<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main.twx FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf
-ucf constraints.ucf

</twCmdLine><twDesign>FPGA_main.ncd</twDesign><twDesignPath>FPGA_main.ncd</twDesignPath><twPCF>FPGA_main.pcf</twPCF><twPcfPath>FPGA_main.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s250e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_10&quot;	 = period &quot;clk_10_tm&quot; 10 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>324</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>59</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status (SLICE_X16Y29.CE), 24 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.471</twSlack><twSrc BELType="FF">pps_status_count_3</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>5.009</twTotPathDel><twClkSkew dest = "0.033" src = "0.053">0.020</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_3</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X17Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>pps_status_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.520</twLogDel><twRouteDel>2.489</twRouteDel><twTotDel>5.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.516</twSlack><twSrc BELType="FF">pps_status_count_2</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>4.964</twTotPathDel><twClkSkew dest = "0.033" src = "0.053">0.020</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_2</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X17Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>2.441</twRouteDel><twTotDel>4.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.027</twSlack><twSrc BELType="FF">pps_status_count_1</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>4.453</twTotPathDel><twClkSkew dest = "0.033" src = "0.053">0.020</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_1</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X17Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>pps_status_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.520</twLogDel><twRouteDel>1.933</twRouteDel><twTotDel>4.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_23 (SLICE_X17Y15.CIN), 22 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.616</twSlack><twSrc BELType="FF">pps_status_count_2</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.881</twTotPathDel><twClkSkew dest = "0.018" src = "0.021">0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_2</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X17Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count&lt;2&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>3.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>85.6</twPctLog><twPctRoute>14.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.628</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.869</twTotPathDel><twClkSkew dest = "0.018" src = "0.021">0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X17Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_cy&lt;0&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.427</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>3.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.713</twSlack><twSrc BELType="FF">pps_status_count_5</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.786</twTotPathDel><twClkSkew dest = "0.018" src = "0.019">0.001</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_5</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X17Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y6.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>pps_status_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count&lt;5&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.078</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>3.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_21 (SLICE_X17Y14.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.719</twSlack><twSrc BELType="FF">pps_status_count_2</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.778</twTotPathDel><twClkSkew dest = "0.018" src = "0.021">0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_2</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X17Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count&lt;2&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>3.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.731</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.766</twTotPathDel><twClkSkew dest = "0.018" src = "0.021">0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X17Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_cy&lt;0&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>3.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>88.3</twPctLog><twPctRoute>11.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.816</twSlack><twSrc BELType="FF">pps_status_count_5</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.683</twTotPathDel><twClkSkew dest = "0.018" src = "0.019">0.001</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_5</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X17Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y6.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>pps_status_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count&lt;5&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>2.975</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>3.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>80.8</twPctLog><twPctRoute>19.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_14 (SLICE_X17Y11.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">pps_status_count_14</twSrc><twDest BELType="FF">pps_status_count_14</twDest><twTotPathDel>1.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_status_count_14</twSrc><twDest BELType='FF'>pps_status_count_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>pps_status_count_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y11.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y11.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>pps_status_count&lt;14&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_xor&lt;14&gt;</twBEL><twBEL>pps_status_count_14</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_0 (SLICE_X17Y4.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.461</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_0</twDest><twTotPathDel>1.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y4.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_xor&lt;0&gt;</twBEL><twBEL>pps_status_count_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>1.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_4 (SLICE_X17Y6.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.461</twSlack><twSrc BELType="FF">pps_status_count_4</twSrc><twDest BELType="FF">pps_status_count_4</twDest><twTotPathDel>1.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pps_status_count_4</twSrc><twDest BELType='FF'>pps_status_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y6.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count&lt;4&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_xor&lt;4&gt;</twBEL><twBEL>pps_status_count_4</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>1.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmpfx" slack="6.933" period="10.000" constraintValue="10.000" deviceLimit="3.067" freqLimit="326.052" physResource="PLL_clock_gen/DCM_SP_INST/CLKFX" logResource="PLL_clock_gen/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y0.CLKFX" clockNet="PLL_clock_gen/CLKFX_BUF"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="PLL_clock_gen/DCM_SP_INST/CLKIN" logResource="PLL_clock_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="clk_10_i_IBUFG1"/><twPinLimit anchorID="35" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="PLL_clock_gen/DCM_SP_INST/CLKIN" logResource="PLL_clock_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="clk_10_i_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_148&quot; = period &quot;clk_148_tm&quot; 149 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>18960</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2441</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.694</twMinPer></twConstHead><twPathRptBanner iPaths="71" iCriticalPaths="0" sType="EndPoint">Paths for end point serial_interface/state_FSM_FFd2 (SLICE_X0Y32.F4), 71 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_4</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd2</twDest><twTotPathDel>6.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_4</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X15Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp><twBEL>serial_interface/recieve_byte_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In72</twComp><twBEL>serial_interface/state_FSM_FFd2-In115</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In115</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In140</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In140</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y32.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In167</twBEL><twBEL>serial_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>4.542</twLogDel><twRouteDel>1.652</twRouteDel><twTotDel>6.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>73.3</twPctLog><twPctRoute>26.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_2</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd2</twDest><twTotPathDel>6.182</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_2</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X14Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>serial_interface/recieve_byte&lt;2&gt;</twComp><twBEL>serial_interface/recieve_byte_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>serial_interface/recieve_byte&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In72</twComp><twBEL>serial_interface/state_FSM_FFd2-In115</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In115</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In140</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In140</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y32.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In167</twBEL><twBEL>serial_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>4.543</twLogDel><twRouteDel>1.639</twRouteDel><twTotDel>6.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>73.5</twPctLog><twPctRoute>26.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_1</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd2</twDest><twTotPathDel>6.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_1</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp><twBEL>serial_interface/recieve_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In72</twComp><twBEL>serial_interface/state_FSM_FFd2-In115</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In115</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In140</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In140</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y32.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In167</twBEL><twBEL>serial_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>4.542</twLogDel><twRouteDel>1.602</twRouteDel><twTotDel>6.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>73.9</twPctLog><twPctRoute>26.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="67" iCriticalPaths="0" sType="EndPoint">Paths for end point serial_interface/state_FSM_FFd4 (SLICE_X2Y30.F2), 67 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_4</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd4</twDest><twTotPathDel>6.193</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_4</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X15Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp><twBEL>serial_interface/recieve_byte_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd4-In136</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N328</twComp><twBEL>serial_interface/state_FSM_FFd4-In179</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In179</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N328</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>N328</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd4</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161</twBEL><twBEL>serial_interface/state_FSM_FFd4</twBEL></twPathDel><twLogDel>5.154</twLogDel><twRouteDel>1.039</twRouteDel><twTotDel>6.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>83.2</twPctLog><twPctRoute>16.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_2</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd4</twDest><twTotPathDel>6.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_2</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X14Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>serial_interface/recieve_byte&lt;2&gt;</twComp><twBEL>serial_interface/recieve_byte_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>serial_interface/recieve_byte&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd4-In136</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N328</twComp><twBEL>serial_interface/state_FSM_FFd4-In179</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In179</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N328</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>N328</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd4</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161</twBEL><twBEL>serial_interface/state_FSM_FFd4</twBEL></twPathDel><twLogDel>5.155</twLogDel><twRouteDel>1.026</twRouteDel><twTotDel>6.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>83.4</twPctLog><twPctRoute>16.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_1</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd4</twDest><twTotPathDel>6.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_1</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp><twBEL>serial_interface/recieve_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd4-In136</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N328</twComp><twBEL>serial_interface/state_FSM_FFd4-In179</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In179</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N328</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>N328</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd4</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161</twBEL><twBEL>serial_interface/state_FSM_FFd4</twBEL></twPathDel><twLogDel>5.154</twLogDel><twRouteDel>0.989</twRouteDel><twTotDel>6.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>83.9</twPctLog><twPctRoute>16.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/period_count_3 (SLICE_X49Y64.SR), 17 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/period_count_14</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/period_count_3</twDest><twTotPathDel>6.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/period_count_14</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/period_count_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;3&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_frame_tick_o</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_frame_tick_o</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000075</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;1&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_mux0003&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>LTC_A/LTC_clockgenerator/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;3&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_3</twBEL></twPathDel><twLogDel>3.285</twLogDel><twRouteDel>2.886</twRouteDel><twTotDel>6.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/period_count_15</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/period_count_3</twDest><twTotPathDel>6.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/period_count_15</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/period_count_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X46Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;15&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_frame_tick_o</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_frame_tick_o</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000075</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;1&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_mux0003&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>LTC_A/LTC_clockgenerator/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;3&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_3</twBEL></twPathDel><twLogDel>3.341</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>6.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/period_count_13</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/period_count_3</twDest><twTotPathDel>6.126</twTotPathDel><twClkSkew dest = "0.030" src = "0.033">0.003</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/period_count_13</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/period_count_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X50Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;13&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_frame_tick_o</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000061</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_frame_tick_o</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq000075</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;1&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_mux0003&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>LTC_A/LTC_clockgenerator/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_A/LTC_clockgenerator/period_count&lt;3&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/period_count_3</twBEL></twPathDel><twLogDel>3.289</twLogDel><twRouteDel>2.837</twRouteDel><twTotDel>6.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_b_delay_9 (SLICE_X19Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.836</twSlack><twSrc BELType="FF">genlock_register_16_1</twSrc><twDest BELType="FF">LTC_b_delay_9</twDest><twTotPathDel>0.837</twTotPathDel><twClkSkew dest = "0.003" src = "0.002">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>genlock_register_16_1</twSrc><twDest BELType='FF'>LTC_b_delay_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X19Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>genlock_register_16_1</twComp><twBEL>genlock_register_16_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>genlock_register_16_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>LTC_b_delay&lt;9&gt;</twComp><twBEL>LTC_b_delay_9</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point serial_interface/SDA_delay_1 (SLICE_X1Y36.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.842</twSlack><twSrc BELType="FF">serial_interface/SDA_delay_0</twSrc><twDest BELType="FF">serial_interface/SDA_delay_1</twDest><twTotPathDel>0.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/SDA_delay_0</twSrc><twDest BELType='FF'>serial_interface/SDA_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X1Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>serial_interface/SDA_delay&lt;1&gt;</twComp><twBEL>serial_interface/SDA_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>serial_interface/SDA_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>serial_interface/SDA_delay&lt;1&gt;</twComp><twBEL>serial_interface/SDA_delay_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_a_secs_3 (SLICE_X51Y31.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.842</twSlack><twSrc BELType="FF">genlock_register_5_3</twSrc><twDest BELType="FF">LTC_a_secs_3</twDest><twTotPathDel>0.844</twTotPathDel><twClkSkew dest = "0.029" src = "0.027">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>genlock_register_5_3</twSrc><twDest BELType='FF'>LTC_a_secs_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>genlock_register_5_3</twComp><twBEL>genlock_register_5_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>genlock_register_5_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>LTC_a_secs&lt;3&gt;</twComp><twBEL>LTC_a_secs_3</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Twpl" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="communication/update_line&lt;1&gt;/CLK" logResource="communication/Mshreg_update_line_0/SRL16E/WS" locationPin="SLICE_X20Y31.CLK" clockNet="clk_148"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Twph" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="communication/update_line&lt;1&gt;/CLK" logResource="communication/Mshreg_update_line_0/SRL16E/WS" locationPin="SLICE_X20Y31.CLK" clockNet="clk_148"/><twPinLimit anchorID="64" type="MINLOWPULSE" name="Twpl" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="VCXO_pll/phase_detector/clk_ref_dec_delayed&lt;1&gt;/CLK" logResource="VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS" locationPin="SLICE_X18Y54.CLK" clockNet="clk_148"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_multi_cycle_100&quot; = FROM &quot;multi_cycle_100&quot; TO &quot;multi_cycle_100&quot; &quot;TS_clk_10&quot; / 1000;" ScopeName="">TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP         &quot;multi_cycle_100&quot; TS_clk_10 / 1000;</twConstName><twItemCnt>649943</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>107</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>13.464</twMaxDel></twConstHead><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_2 (SLICE_X26Y9.F4), 33387 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>99986.536</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_2</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_2</twDest><twTotPathDel>12.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_2</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;2&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;2&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_2</twBEL></twPathDel><twLogDel>6.968</twLogDel><twRouteDel>5.996</twRouteDel><twTotDel>12.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>99986.610</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_7</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_2</twDest><twTotPathDel>12.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_7</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;2&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;2&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_2</twBEL></twPathDel><twLogDel>6.776</twLogDel><twRouteDel>6.114</twRouteDel><twTotDel>12.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>99986.655</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_2</twDest><twTotPathDel>12.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;2&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;2&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_2</twBEL></twPathDel><twLogDel>6.916</twLogDel><twRouteDel>5.929</twRouteDel><twTotDel>12.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_1 (SLICE_X27Y11.F3), 33387 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>99986.871</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_2</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>12.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_2</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>6.920</twLogDel><twRouteDel>5.709</twRouteDel><twTotDel>12.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>99986.945</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_7</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>12.555</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_7</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>6.728</twLogDel><twRouteDel>5.827</twRouteDel><twTotDel>12.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>99986.990</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>12.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>6.868</twLogDel><twRouteDel>5.642</twRouteDel><twTotDel>12.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_12 (SLICE_X29Y11.F3), 33387 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>99986.877</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_2</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_12</twDest><twTotPathDel>12.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_2</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_12</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;12&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;12&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_12</twBEL></twPathDel><twLogDel>6.920</twLogDel><twRouteDel>5.703</twRouteDel><twTotDel>12.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>99986.951</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_7</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_12</twDest><twTotPathDel>12.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_7</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_12</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;12&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;12&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_12</twBEL></twPathDel><twLogDel>6.728</twLogDel><twRouteDel>5.821</twRouteDel><twTotDel>12.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>99986.996</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_12</twDest><twTotPathDel>12.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_12</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;12&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;12&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_12</twBEL></twPathDel><twLogDel>6.868</twLogDel><twRouteDel>5.636</twRouteDel><twTotDel>12.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP
        &quot;multi_cycle_100&quot; TS_clk_10 / 1000;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_23 (SLICE_X14Y6.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMinDelay" ><twTotDel>1.194</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_22</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_23</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_22</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X14Y6.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>dac_OCXO/shift_reg&lt;23&gt;</twComp><twBEL>dac_OCXO/shift_reg_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>dac_OCXO/shift_reg&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y6.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>dac_OCXO/shift_reg&lt;23&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;23&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_23</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>1.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_21 (SLICE_X15Y6.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMinDelay" ><twTotDel>1.178</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_20</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_21</twDest><twDelConst>0.000</twDelConst><twDel>0.730</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_20</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y6.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp><twBEL>dac_OCXO/shift_reg_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>dac_OCXO/shift_reg&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y6.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;21&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_21</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>1.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_22 (SLICE_X14Y6.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMinDelay" ><twTotDel>1.218</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_21</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_22</twDest><twDelConst>0.000</twDelConst><twDel>0.731</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_21</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X15Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp><twBEL>dac_OCXO/shift_reg_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y6.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>dac_OCXO/shift_reg&lt;23&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;22&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_22</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>1.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="90" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_multi_cycle_LTC&quot; = FROM &quot;multi_cycle_LTC&quot; TO &quot;multi_cycle_LTC&quot; &quot;TS_clk_148&quot; / 15;" ScopeName="">TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP         &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;</twConstName><twItemCnt>1520</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>274</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.806</twMaxDel></twConstHead><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICE_X47Y60.CE), 85 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>90.865</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X41Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y62.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.754</twLogDel><twRouteDel>4.552</twRouteDel><twTotDel>9.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>90.865</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X41Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y62.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.754</twLogDel><twRouteDel>4.552</twRouteDel><twTotDel>9.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>91.044</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.127</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X41Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y62.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.755</twLogDel><twRouteDel>4.372</twRouteDel><twTotDel>9.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_B/LTC_frame_count/hour_tens_0 (SLICE_X32Y49.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>91.773</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_1</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_tens_0</twDest><twTotPathDel>8.378</twTotPathDel><twClkSkew dest = "0.040" src = "0.060">0.020</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_1</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_tens_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X30Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N127</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N366</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens&lt;0&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_0</twBEL></twPathDel><twLogDel>4.862</twLogDel><twRouteDel>3.516</twRouteDel><twTotDel>8.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathFromToDelay"><twSlack>92.155</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_units_2</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_tens_0</twDest><twTotPathDel>7.995</twTotPathDel><twClkSkew dest = "0.040" src = "0.061">0.021</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_units_2</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_tens_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X28Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_units&lt;2&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_units_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_units&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N127</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>LTC_B/LTC_frame_count/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N127</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N366</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens&lt;0&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_0</twBEL></twPathDel><twLogDel>4.862</twLogDel><twRouteDel>3.133</twRouteDel><twTotDel>7.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>92.294</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_0</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_tens_0</twDest><twTotPathDel>7.857</twTotPathDel><twClkSkew dest = "0.040" src = "0.060">0.020</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_0</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_tens_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X30Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N127</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N366</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens&lt;0&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_0</twBEL></twPathDel><twLogDel>4.914</twLogDel><twRouteDel>2.943</twRouteDel><twTotDel>7.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_biphase_generator/biphase_code (SLICE_X50Y53.CE), 85 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>91.950</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>8.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y58.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.850</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>8.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>91.950</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>8.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y58.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.850</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>8.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>92.109</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>8.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.158</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_18</twBEL><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y58.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.491</twLogDel><twRouteDel>3.571</twRouteDel><twTotDel>8.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP
        &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_5 (SLICE_X49Y61.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMinDelay" ><twTotDel>1.512</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twDest><twDelConst>0.000</twDelConst><twDel>0.697</twDel><twSUTime>-0.815</twSUTime><twTotPathDel>1.512</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y61.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;5&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>1.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>81.0</twPctLog><twPctRoute>19.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_6 (SLICE_X49Y62.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMinDelay" ><twTotDel>1.403</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-0.696</twSUTime><twTotPathDel>1.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y62.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;6&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>1.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_7 (SLICE_X49Y62.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMinDelay" ><twTotDel>1.807</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_7</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-1.100</twSUTime><twTotPathDel>1.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y62.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_cy&lt;6&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;7&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_7</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>1.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>83.6</twPctLog><twPctRoute>16.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_10&quot;	 = period &quot;clk_10_tm&quot; 10 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>1819</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>340</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.097</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_9 (SLICE_X33Y16.F3), 2 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.903</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_9</twDest><twTotPathDel>6.597</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X45Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.923</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N199</twComp><twBEL>OCXO_pll/phase_loop/dac_word_o&lt;9&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>N199</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>dac_OCXO/shift_reg&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/dac_word_o&lt;10&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>OCXO_pll/phase_loop/dac_word_o&lt;10&gt;11_SW3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;9&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;9&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_9</twBEL></twPathDel><twLogDel>2.466</twLogDel><twRouteDel>4.131</twRouteDel><twTotDel>6.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.929</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_9</twDest><twTotPathDel>5.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X45Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.697</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>dac_OCXO/shift_reg&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/dac_word_o&lt;10&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>OCXO_pll/phase_loop/dac_word_o&lt;10&gt;11_SW3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;9&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;9&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_9</twBEL></twPathDel><twLogDel>1.854</twLogDel><twRouteDel>3.717</twRouteDel><twTotDel>5.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_counter_19 (SLICE_X50Y8.BY), 28 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.925</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_20</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_19</twDest><twTotPathDel>6.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_20</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y5.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y7.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;19&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_19</twBEL></twPathDel><twLogDel>3.564</twLogDel><twRouteDel>3.011</twRouteDel><twTotDel>6.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.943</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_19</twDest><twTotPathDel>6.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y7.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;19&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_19</twBEL></twPathDel><twLogDel>3.424</twLogDel><twRouteDel>3.133</twRouteDel><twTotDel>6.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.189</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_19</twDest><twTotPathDel>6.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y7.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;19&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_19</twBEL></twPathDel><twLogDel>3.561</twLogDel><twRouteDel>2.750</twRouteDel><twTotDel>6.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_2 (SLICE_X26Y9.F2), 2 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.989</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_2</twDest><twTotPathDel>6.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X45Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.934</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N284</twComp><twBEL>OCXO_pll/phase_loop/dac_word_o&lt;2&gt;_SW1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>N284</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dac_OCXO/shift_reg&lt;2&gt;</twComp><twBEL>OCXO_pll/phase_loop/dac_word_o&lt;0&gt;11_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>OCXO_pll/phase_loop/dac_word_o&lt;0&gt;11_SW11/O</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;2&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;2&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_2</twBEL></twPathDel><twLogDel>2.562</twLogDel><twRouteDel>3.949</twRouteDel><twTotDel>6.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.893</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_2</twDest><twTotPathDel>5.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X45Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N283</twComp><twBEL>OCXO_pll/phase_loop/dac_word_o&lt;2&gt;_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dac_OCXO/shift_reg&lt;2&gt;</twComp><twBEL>OCXO_pll/phase_loop/dac_word_o&lt;0&gt;11_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>OCXO_pll/phase_loop/dac_word_o&lt;0&gt;11_SW11/O</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;2&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;2&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_2</twBEL></twPathDel><twLogDel>2.610</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>5.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_edge_1 (SLICE_X51Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">pps_edge_0</twSrc><twDest BELType="FF">pps_edge_1</twDest><twTotPathDel>0.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_edge_0</twSrc><twDest BELType='FF'>pps_edge_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X51Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>pps_edge&lt;1&gt;</twComp><twBEL>pps_edge_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>pps_edge&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>pps_edge&lt;1&gt;</twComp><twBEL>pps_edge_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VCXO_pll/ref_clk_edge_1 (SLICE_X27Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.867</twSlack><twSrc BELType="FF">VCXO_pll/ref_clk_edge_0</twSrc><twDest BELType="FF">VCXO_pll/ref_clk_edge_1</twDest><twTotPathDel>0.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>VCXO_pll/ref_clk_edge_0</twSrc><twDest BELType='FF'>VCXO_pll/ref_clk_edge_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X27Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>VCXO_pll/ref_clk_edge&lt;1&gt;</twComp><twBEL>VCXO_pll/ref_clk_edge_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>VCXO_pll/ref_clk_edge&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>VCXO_pll/ref_clk_edge&lt;1&gt;</twComp><twBEL>VCXO_pll/ref_clk_edge_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_diff_21 (SLICE_X51Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.898</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_20</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_diff_21</twDest><twTotPathDel>0.900</twTotPathDel><twClkSkew dest = "0.026" src = "0.024">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_20</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_diff_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>OCXO_pll/phase_detect/phase_diff&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_diff_21</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="137" type="MINLOWPULSE" name="Tcl" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="OCXO_pll/phase_detect/phase_diff&lt;2&gt;/CLK" logResource="OCXO_pll/phase_detect/phase_diff_2/CK" locationPin="SLICE_X40Y5.CLK" clockNet="clk_100"/><twPinLimit anchorID="138" type="MINHIGHPULSE" name="Tch" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="OCXO_pll/phase_detect/phase_diff&lt;2&gt;/CLK" logResource="OCXO_pll/phase_detect/phase_diff_2/CK" locationPin="SLICE_X40Y5.CLK" clockNet="clk_100"/><twPinLimit anchorID="139" type="MINLOWPULSE" name="Tcl" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="OCXO_pll/phase_detect/phase_diff&lt;2&gt;/CLK" logResource="OCXO_pll/phase_detect/phase_diff_1/CK" locationPin="SLICE_X40Y5.CLK" clockNet="clk_100"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="140"><twConstRollup name="TS_clk_10" fullName="TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;" type="origin" depth="0" requirement="100.000" prefType="period" actual="20.000" actualRollup="70.970" errors="0" errorRollup="0" items="324" itemsRollup="651762"/><twConstRollup name="TS_multi_cycle_100" fullName="TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP         &quot;multi_cycle_100&quot; TS_clk_10 / 1000;" type="child" depth="1" requirement="100000.000" prefType="maxdelay" actual="13.464" actualRollup="N/A" errors="0" errorRollup="0" items="649943" itemsRollup="0"/><twConstRollup name="TS_PLL_clock_gen_CLKFX_BUF" fullName="TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.097" actualRollup="N/A" errors="0" errorRollup="0" items="1819" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="141"><twConstRollup name="TS_clk_148" fullName="TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;" type="origin" depth="0" requirement="6.711" prefType="period" actual="6.694" actualRollup="0.654" errors="0" errorRollup="0" items="18960" itemsRollup="1520"/><twConstRollup name="TS_multi_cycle_LTC" fullName="TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP         &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;" type="child" depth="1" requirement="100.671" prefType="maxdelay" actual="9.806" actualRollup="N/A" errors="0" errorRollup="0" items="1520" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="142">0</twUnmetConstCnt><twDataSheet anchorID="143" twNameLen="15"><twClk2SUList anchorID="144" twDestWidth="8"><twDest>clk_10_i</twDest><twClk2SU><twSrc>clk_10_i</twSrc><twRiseRise>13.464</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="145" twDestWidth="9"><twDest>clk_148_n</twDest><twClk2SU><twSrc>clk_148_n</twSrc><twRiseRise>9.806</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_148_p</twSrc><twRiseRise>9.806</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="146" twDestWidth="9"><twDest>clk_148_p</twDest><twClk2SU><twSrc>clk_148_n</twSrc><twRiseRise>9.806</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_148_p</twSrc><twRiseRise>9.806</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="147"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>672566</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5510</twConnCnt></twConstCov><twStats anchorID="148"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>13.464</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 08 14:33:26 2011 </twTimestamp></twFoot><twClientInfo anchorID="149"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 103 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
