                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.4.0 #14620 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1_TIM1_DeInit
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _TIM1_DeInit
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; absolute external ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area DABS (ABS)
                                     24 
                                     25 ; default segment ordering for linker
                                     26 	.area HOME
                                     27 	.area GSINIT
                                     28 	.area GSFINAL
                                     29 	.area CONST
                                     30 	.area INITIALIZER
                                     31 	.area CODE
                                     32 
                                     33 ;--------------------------------------------------------
                                     34 ; global & static initialisations
                                     35 ;--------------------------------------------------------
                                     36 	.area HOME
                                     37 	.area GSINIT
                                     38 	.area GSFINAL
                                     39 	.area GSINIT
                                     40 ;--------------------------------------------------------
                                     41 ; Home
                                     42 ;--------------------------------------------------------
                                     43 	.area HOME
                                     44 	.area HOME
                                     45 ;--------------------------------------------------------
                                     46 ; code
                                     47 ;--------------------------------------------------------
                                     48 	.area CODE
                                     49 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 36: void TIM1_DeInit(void)
                                     50 ; genLabel
                                     51 ;	-----------------------------------------
                                     52 ;	 function TIM1_DeInit
                                     53 ;	-----------------------------------------
                                     54 ;	Register assignment is optimal.
                                     55 ;	Stack space usage: 0 bytes.
      000000                         56 _TIM1_DeInit:
                                     57 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 38: TIM1->CR1  = TIM1_CR1_RESET_VALUE;
                                     58 ; genPointerSet
      000000 35 00 52 50      [ 1]   59 	mov	0x5250+0, #0x00
                                     60 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 39: TIM1->CR2  = TIM1_CR2_RESET_VALUE;
                                     61 ; genPointerSet
      000004 35 00 52 51      [ 1]   62 	mov	0x5251+0, #0x00
                                     63 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 40: TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
                                     64 ; genPointerSet
      000008 35 00 52 52      [ 1]   65 	mov	0x5252+0, #0x00
                                     66 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 41: TIM1->ETR  = TIM1_ETR_RESET_VALUE;
                                     67 ; genPointerSet
      00000C 35 00 52 53      [ 1]   68 	mov	0x5253+0, #0x00
                                     69 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 42: TIM1->IER  = TIM1_IER_RESET_VALUE;
                                     70 ; genPointerSet
      000010 35 00 52 54      [ 1]   71 	mov	0x5254+0, #0x00
                                     72 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 43: TIM1->SR2  = TIM1_SR2_RESET_VALUE;
                                     73 ; genPointerSet
      000014 35 00 52 56      [ 1]   74 	mov	0x5256+0, #0x00
                                     75 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 45: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                     76 ; genPointerSet
      000018 35 00 52 5C      [ 1]   77 	mov	0x525c+0, #0x00
                                     78 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 46: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                     79 ; genPointerSet
      00001C 35 00 52 5D      [ 1]   80 	mov	0x525d+0, #0x00
                                     81 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 48: TIM1->CCMR1 = 0x01;
                                     82 ; genPointerSet
      000020 35 01 52 58      [ 1]   83 	mov	0x5258+0, #0x01
                                     84 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 49: TIM1->CCMR2 = 0x01;
                                     85 ; genPointerSet
      000024 35 01 52 59      [ 1]   86 	mov	0x5259+0, #0x01
                                     87 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 50: TIM1->CCMR3 = 0x01;
                                     88 ; genPointerSet
      000028 35 01 52 5A      [ 1]   89 	mov	0x525a+0, #0x01
                                     90 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 51: TIM1->CCMR4 = 0x01;
                                     91 ; genPointerSet
      00002C 35 01 52 5B      [ 1]   92 	mov	0x525b+0, #0x01
                                     93 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 53: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                     94 ; genPointerSet
      000030 35 00 52 5C      [ 1]   95 	mov	0x525c+0, #0x00
                                     96 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 54: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                     97 ; genPointerSet
      000034 35 00 52 5D      [ 1]   98 	mov	0x525d+0, #0x00
                                     99 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 55: TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
                                    100 ; genPointerSet
      000038 35 00 52 58      [ 1]  101 	mov	0x5258+0, #0x00
                                    102 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 56: TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
                                    103 ; genPointerSet
      00003C 35 00 52 59      [ 1]  104 	mov	0x5259+0, #0x00
                                    105 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 57: TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
                                    106 ; genPointerSet
      000040 35 00 52 5A      [ 1]  107 	mov	0x525a+0, #0x00
                                    108 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 58: TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
                                    109 ; genPointerSet
      000044 35 00 52 5B      [ 1]  110 	mov	0x525b+0, #0x00
                                    111 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 59: TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
                                    112 ; genPointerSet
      000048 35 00 52 5E      [ 1]  113 	mov	0x525e+0, #0x00
                                    114 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 60: TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
                                    115 ; genPointerSet
      00004C 35 00 52 5F      [ 1]  116 	mov	0x525f+0, #0x00
                                    117 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 61: TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
                                    118 ; genPointerSet
      000050 35 00 52 60      [ 1]  119 	mov	0x5260+0, #0x00
                                    120 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 62: TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
                                    121 ; genPointerSet
      000054 35 00 52 61      [ 1]  122 	mov	0x5261+0, #0x00
                                    123 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 63: TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
                                    124 ; genPointerSet
      000058 35 FF 52 62      [ 1]  125 	mov	0x5262+0, #0xff
                                    126 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 64: TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
                                    127 ; genPointerSet
      00005C 35 FF 52 63      [ 1]  128 	mov	0x5263+0, #0xff
                                    129 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 65: TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
                                    130 ; genPointerSet
      000060 35 00 52 65      [ 1]  131 	mov	0x5265+0, #0x00
                                    132 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 66: TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
                                    133 ; genPointerSet
      000064 35 00 52 66      [ 1]  134 	mov	0x5266+0, #0x00
                                    135 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 67: TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
                                    136 ; genPointerSet
      000068 35 00 52 67      [ 1]  137 	mov	0x5267+0, #0x00
                                    138 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 68: TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
                                    139 ; genPointerSet
      00006C 35 00 52 68      [ 1]  140 	mov	0x5268+0, #0x00
                                    141 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 69: TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
                                    142 ; genPointerSet
      000070 35 00 52 69      [ 1]  143 	mov	0x5269+0, #0x00
                                    144 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 70: TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
                                    145 ; genPointerSet
      000074 35 00 52 6A      [ 1]  146 	mov	0x526a+0, #0x00
                                    147 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 71: TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
                                    148 ; genPointerSet
      000078 35 00 52 6B      [ 1]  149 	mov	0x526b+0, #0x00
                                    150 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 72: TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
                                    151 ; genPointerSet
      00007C 35 00 52 6C      [ 1]  152 	mov	0x526c+0, #0x00
                                    153 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 73: TIM1->OISR  = TIM1_OISR_RESET_VALUE;
                                    154 ; genPointerSet
      000080 35 00 52 6F      [ 1]  155 	mov	0x526f+0, #0x00
                                    156 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 74: TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
                                    157 ; genPointerSet
      000084 35 01 52 57      [ 1]  158 	mov	0x5257+0, #0x01
                                    159 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 75: TIM1->DTR   = TIM1_DTR_RESET_VALUE;
                                    160 ; genPointerSet
      000088 35 00 52 6E      [ 1]  161 	mov	0x526e+0, #0x00
                                    162 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 76: TIM1->BKR   = TIM1_BKR_RESET_VALUE;
                                    163 ; genPointerSet
      00008C 35 00 52 6D      [ 1]  164 	mov	0x526d+0, #0x00
                                    165 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 77: TIM1->RCR   = TIM1_RCR_RESET_VALUE;
                                    166 ; genPointerSet
      000090 35 00 52 64      [ 1]  167 	mov	0x5264+0, #0x00
                                    168 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 78: TIM1->SR1   = TIM1_SR1_RESET_VALUE;
                                    169 ; genPointerSet
      000094 35 00 52 55      [ 1]  170 	mov	0x5255+0, #0x00
                                    171 ; genLabel
      000098                        172 00101$:
                                    173 ;	../SPLSPL/src/stm8s_tim1_TIM1_DeInit.c: 79: }
                                    174 ; genEndFunction
      000098 81               [ 4]  175 	ret
                                    176 	.area CODE
                                    177 	.area CONST
                                    178 	.area INITIALIZER
                                    179 	.area CABS (ABS)
