--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr
debounce_test.pcf -ucf s1.ucf

Design file:              debounce_test.ncd
Physical constraint file: debounce_test.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 505 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.618ns.
--------------------------------------------------------------------------------

Paths for end point unit_btred/q_reg_20 (SLICE_X34Y6.F1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_1 (FF)
  Destination:          unit_btred/q_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.618ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_1 to unit_btred/q_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.XQ       Tcko                  0.720   unit_btred/q_reg<1>
                                                       unit_btred/q_reg_1
    SLICE_X32Y2.G3       net (fanout=2)        1.083   unit_btred/q_reg<1>
    SLICE_X32Y2.COUT     Topcyg                1.096   unit_btred/q_next_addsub0000<0>
                                                       unit_btred/q_reg<1>_rt
                                                       unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<19>
    SLICE_X32Y12.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<19>
    SLICE_X32Y12.X       Tcinx                 0.904   unit_btred/q_next_addsub0000<20>
                                                       unit_btred/Madd_q_next_addsub0000_xor<20>
    SLICE_X34Y6.F1       net (fanout=1)        1.045   unit_btred/q_next_addsub0000<20>
    SLICE_X34Y6.CLK      Tfck                  0.690   unit_btred/q_reg<20>
                                                       unit_btred/q_next<20>1
                                                       unit_btred/q_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      6.618ns (4.490ns logic, 2.128ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_0 (FF)
  Destination:          unit_btred/q_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.617ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_0 to unit_btred/q_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.YQ       Tcko                  0.720   unit_btred/q_reg<20>
                                                       unit_btred/q_reg_0
    SLICE_X32Y2.F4       net (fanout=2)        1.094   unit_btred/q_reg<0>
    SLICE_X32Y2.COUT     Topcyf                1.084   unit_btred/q_next_addsub0000<0>
                                                       unit_btred/Madd_q_next_addsub0000_lut<0>_INV_0
                                                       unit_btred/Madd_q_next_addsub0000_cy<0>
                                                       unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<19>
    SLICE_X32Y12.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<19>
    SLICE_X32Y12.X       Tcinx                 0.904   unit_btred/q_next_addsub0000<20>
                                                       unit_btred/Madd_q_next_addsub0000_xor<20>
    SLICE_X34Y6.F1       net (fanout=1)        1.045   unit_btred/q_next_addsub0000<20>
    SLICE_X34Y6.CLK      Tfck                  0.690   unit_btred/q_reg<20>
                                                       unit_btred/q_next<20>1
                                                       unit_btred/q_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      6.617ns (4.478ns logic, 2.139ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_2 (FF)
  Destination:          unit_btred/q_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.140 - 0.141)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_2 to unit_btred/q_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.YQ       Tcko                  0.720   unit_btred/q_reg<3>
                                                       unit_btred/q_reg_2
    SLICE_X32Y3.F1       net (fanout=2)        0.652   unit_btred/q_reg<2>
    SLICE_X32Y3.COUT     Topcyf                1.084   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/q_reg<2>_rt
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<19>
    SLICE_X32Y12.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<19>
    SLICE_X32Y12.X       Tcinx                 0.904   unit_btred/q_next_addsub0000<20>
                                                       unit_btred/Madd_q_next_addsub0000_xor<20>
    SLICE_X34Y6.F1       net (fanout=1)        1.045   unit_btred/q_next_addsub0000<20>
    SLICE_X34Y6.CLK      Tfck                  0.690   unit_btred/q_reg<20>
                                                       unit_btred/q_next<20>1
                                                       unit_btred/q_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (4.358ns logic, 1.697ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point unit_btred/q_reg_19 (SLICE_X33Y10.F2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_1 (FF)
  Destination:          unit_btred/q_reg_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_1 to unit_btred/q_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.XQ       Tcko                  0.720   unit_btred/q_reg<1>
                                                       unit_btred/q_reg_1
    SLICE_X32Y2.G3       net (fanout=2)        1.083   unit_btred/q_reg<1>
    SLICE_X32Y2.COUT     Topcyg                1.096   unit_btred/q_next_addsub0000<0>
                                                       unit_btred/q_reg<1>_rt
                                                       unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.Y       Tciny                 0.923   unit_btred/q_next_addsub0000<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<18>
                                                       unit_btred/Madd_q_next_addsub0000_xor<19>
    SLICE_X33Y10.F2      net (fanout=1)        0.209   unit_btred/q_next_addsub0000<19>
    SLICE_X33Y10.CLK     Tfck                  0.633   unit_btred/q_reg<19>
                                                       unit_btred/q_next<19>1
                                                       unit_btred/q_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (4.332ns logic, 1.292ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_0 (FF)
  Destination:          unit_btred/q_reg_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.623ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_0 to unit_btred/q_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.YQ       Tcko                  0.720   unit_btred/q_reg<20>
                                                       unit_btred/q_reg_0
    SLICE_X32Y2.F4       net (fanout=2)        1.094   unit_btred/q_reg<0>
    SLICE_X32Y2.COUT     Topcyf                1.084   unit_btred/q_next_addsub0000<0>
                                                       unit_btred/Madd_q_next_addsub0000_lut<0>_INV_0
                                                       unit_btred/Madd_q_next_addsub0000_cy<0>
                                                       unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.Y       Tciny                 0.923   unit_btred/q_next_addsub0000<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<18>
                                                       unit_btred/Madd_q_next_addsub0000_xor<19>
    SLICE_X33Y10.F2      net (fanout=1)        0.209   unit_btred/q_next_addsub0000<19>
    SLICE_X33Y10.CLK     Tfck                  0.633   unit_btred/q_reg<19>
                                                       unit_btred/q_next<19>1
                                                       unit_btred/q_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (4.320ns logic, 1.303ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_2 (FF)
  Destination:          unit_btred/q_reg_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_2 to unit_btred/q_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.YQ       Tcko                  0.720   unit_btred/q_reg<3>
                                                       unit_btred/q_reg_2
    SLICE_X32Y3.F1       net (fanout=2)        0.652   unit_btred/q_reg<2>
    SLICE_X32Y3.COUT     Topcyf                1.084   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/q_reg<2>_rt
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<15>
    SLICE_X32Y10.COUT    Tbyp                  0.120   unit_btred/q_next_addsub0000<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<16>
                                                       unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.CIN     net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<17>
    SLICE_X32Y11.Y       Tciny                 0.923   unit_btred/q_next_addsub0000<18>
                                                       unit_btred/Madd_q_next_addsub0000_cy<18>
                                                       unit_btred/Madd_q_next_addsub0000_xor<19>
    SLICE_X33Y10.F2      net (fanout=1)        0.209   unit_btred/q_next_addsub0000<19>
    SLICE_X33Y10.CLK     Tfck                  0.633   unit_btred/q_reg<19>
                                                       unit_btred/q_next<19>1
                                                       unit_btred/q_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (4.200ns logic, 0.861ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point unit_btred/q_reg_15 (SLICE_X33Y8.F4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_1 (FF)
  Destination:          unit_btred/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.546ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_1 to unit_btred/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.XQ       Tcko                  0.720   unit_btred/q_reg<1>
                                                       unit_btred/q_reg_1
    SLICE_X32Y2.G3       net (fanout=2)        1.083   unit_btred/q_reg<1>
    SLICE_X32Y2.COUT     Topcyg                1.096   unit_btred/q_next_addsub0000<0>
                                                       unit_btred/q_reg<1>_rt
                                                       unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.Y        Tciny                 0.923   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_xor<15>
    SLICE_X33Y8.F4       net (fanout=1)        0.371   unit_btred/q_next_addsub0000<15>
    SLICE_X33Y8.CLK      Tfck                  0.633   unit_btred/q_reg<15>
                                                       unit_btred/q_next<15>1
                                                       unit_btred/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (4.092ns logic, 1.454ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_0 (FF)
  Destination:          unit_btred/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.545ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_0 to unit_btred/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.YQ       Tcko                  0.720   unit_btred/q_reg<20>
                                                       unit_btred/q_reg_0
    SLICE_X32Y2.F4       net (fanout=2)        1.094   unit_btred/q_reg<0>
    SLICE_X32Y2.COUT     Topcyf                1.084   unit_btred/q_next_addsub0000<0>
                                                       unit_btred/Madd_q_next_addsub0000_lut<0>_INV_0
                                                       unit_btred/Madd_q_next_addsub0000_cy<0>
                                                       unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<1>
    SLICE_X32Y3.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.Y        Tciny                 0.923   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_xor<15>
    SLICE_X33Y8.F4       net (fanout=1)        0.371   unit_btred/q_next_addsub0000<15>
    SLICE_X33Y8.CLK      Tfck                  0.633   unit_btred/q_reg<15>
                                                       unit_btred/q_next<15>1
                                                       unit_btred/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (4.080ns logic, 1.465ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_btred/q_reg_2 (FF)
  Destination:          unit_btred/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.983ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.140 - 0.141)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_btred/q_reg_2 to unit_btred/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.YQ       Tcko                  0.720   unit_btred/q_reg<3>
                                                       unit_btred/q_reg_2
    SLICE_X32Y3.F1       net (fanout=2)        0.652   unit_btred/q_reg<2>
    SLICE_X32Y3.COUT     Topcyf                1.084   unit_btred/q_next_addsub0000<2>
                                                       unit_btred/q_reg<2>_rt
                                                       unit_btred/Madd_q_next_addsub0000_cy<2>
                                                       unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<3>
    SLICE_X32Y4.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<4>
                                                       unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<5>
    SLICE_X32Y5.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<6>
                                                       unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<7>
    SLICE_X32Y6.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<8>
                                                       unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<9>
    SLICE_X32Y7.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<10>
                                                       unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<11>
    SLICE_X32Y8.COUT     Tbyp                  0.120   unit_btred/q_next_addsub0000<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<12>
                                                       unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.CIN      net (fanout=1)        0.000   unit_btred/Madd_q_next_addsub0000_cy<13>
    SLICE_X32Y9.Y        Tciny                 0.923   unit_btred/q_next_addsub0000<14>
                                                       unit_btred/Madd_q_next_addsub0000_cy<14>
                                                       unit_btred/Madd_q_next_addsub0000_xor<15>
    SLICE_X33Y8.F4       net (fanout=1)        0.371   unit_btred/q_next_addsub0000<15>
    SLICE_X33Y8.CLK      Tfck                  0.633   unit_btred/q_reg<15>
                                                       unit_btred/q_next<15>1
                                                       unit_btred/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (3.960ns logic, 1.023ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point unit2/state (SLICE_X35Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit2/next_state (FF)
  Destination:          unit2/state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit2/next_state to unit2/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y8.YQ       Tcko                  0.576   unit2/next_state
                                                       unit2/next_state
    SLICE_X35Y10.BY      net (fanout=1)        0.487   unit2/next_state
    SLICE_X35Y10.CLK     Tckdi       (-Th)     0.237   unit2/state
                                                       unit2/state
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.339ns logic, 0.487ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point unit1/state (SLICE_X38Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit1/next_state (FF)
  Destination:          unit1/state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit1/next_state to unit1/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y8.YQ       Tcko                  0.576   unit1/next_state
                                                       unit1/next_state
    SLICE_X38Y11.BY      net (fanout=1)        0.507   unit1/next_state
    SLICE_X38Y11.CLK     Tckdi       (-Th)     0.237   unit1/state
                                                       unit1/state
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.339ns logic, 0.507ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point unit_btred/DFF2 (SLICE_X35Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit_btred/DFF1 (FF)
  Destination:          unit_btred/DFF2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit_btred/DFF1 to unit_btred/DFF2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y6.YQ       Tcko                  0.576   unit_btred/DFF2
                                                       unit_btred/DFF1
    SLICE_X35Y6.BX       net (fanout=3)        0.563   unit_btred/DFF1
    SLICE_X35Y6.CLK      Tckdi       (-Th)     0.283   unit_btred/DFF2
                                                       unit_btred/DFF2
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.293ns logic, 0.563ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: unit_dsp1/q_reg<0>/CLK
  Logical resource: unit_dsp1/q_reg_0/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: unit_dsp1/q_reg<0>/CLK
  Logical resource: unit_dsp1/q_reg_0/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: unit_dsp1/q_reg<0>/CLK
  Logical resource: unit_dsp1/q_reg_1/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.618|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 505 paths, 0 nets, and 211 connections

Design statistics:
   Minimum period:   6.618ns{1}   (Maximum frequency: 151.103MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 11 17:43:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



