Classic Timing Analyzer report for projetoHardware
Sun May 07 20:39:47 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                     ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 27.408 ns                        ; unidadeControle:unidadeControle|state.SW ; Alu[31]                     ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 45.80 MHz ( period = 21.833 ns ) ; unidadeControle:unidadeControle|state.SW ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                          ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.80 MHz ( period = 21.833 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.585 ns               ;
; N/A                                     ; 45.80 MHz ( period = 21.833 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.585 ns               ;
; N/A                                     ; 45.82 MHz ( period = 21.826 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.578 ns               ;
; N/A                                     ; 45.82 MHz ( period = 21.826 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.578 ns               ;
; N/A                                     ; 45.83 MHz ( period = 21.820 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 45.84 MHz ( period = 21.813 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.563 ns               ;
; N/A                                     ; 45.86 MHz ( period = 21.807 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.567 ns               ;
; N/A                                     ; 45.86 MHz ( period = 21.807 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.567 ns               ;
; N/A                                     ; 45.87 MHz ( period = 21.803 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.588 ns               ;
; N/A                                     ; 45.88 MHz ( period = 21.796 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.581 ns               ;
; N/A                                     ; 45.88 MHz ( period = 21.794 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.552 ns               ;
; N/A                                     ; 45.90 MHz ( period = 21.788 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.550 ns               ;
; N/A                                     ; 45.90 MHz ( period = 21.788 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.550 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.781 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.543 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.781 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.543 ns               ;
; N/A                                     ; 45.92 MHz ( period = 21.777 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.762 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.532 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.762 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.532 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.712 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.493 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.712 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.493 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.705 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.486 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.705 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.486 ns               ;
; N/A                                     ; 46.10 MHz ( period = 21.693 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.452 ns               ;
; N/A                                     ; 46.10 MHz ( period = 21.693 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.452 ns               ;
; N/A                                     ; 46.10 MHz ( period = 21.690 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.450 ns               ;
; N/A                                     ; 46.10 MHz ( period = 21.690 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.450 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.686 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.475 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.686 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.475 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.680 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.437 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.677 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 46.16 MHz ( period = 21.663 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.455 ns               ;
; N/A                                     ; 46.17 MHz ( period = 21.660 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.453 ns               ;
; N/A                                     ; 46.17 MHz ( period = 21.657 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.417 ns               ;
; N/A                                     ; 46.17 MHz ( period = 21.657 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.417 ns               ;
; N/A                                     ; 46.19 MHz ( period = 21.648 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.417 ns               ;
; N/A                                     ; 46.19 MHz ( period = 21.648 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.417 ns               ;
; N/A                                     ; 46.20 MHz ( period = 21.645 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.415 ns               ;
; N/A                                     ; 46.20 MHz ( period = 21.645 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.415 ns               ;
; N/A                                     ; 46.20 MHz ( period = 21.644 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.402 ns               ;
; N/A                                     ; 46.23 MHz ( period = 21.633 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.399 ns               ;
; N/A                                     ; 46.23 MHz ( period = 21.633 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.399 ns               ;
; N/A                                     ; 46.24 MHz ( period = 21.627 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.420 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.620 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.384 ns               ;
; N/A                                     ; 46.26 MHz ( period = 21.615 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.375 ns               ;
; N/A                                     ; 46.26 MHz ( period = 21.615 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.375 ns               ;
; N/A                                     ; 46.27 MHz ( period = 21.612 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.382 ns               ;
; N/A                                     ; 46.27 MHz ( period = 21.612 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.382 ns               ;
; N/A                                     ; 46.29 MHz ( period = 21.603 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.402 ns               ;
; N/A                                     ; 46.29 MHz ( period = 21.602 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.360 ns               ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.360 ns               ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.360 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.588 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.364 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.588 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.364 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.587 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.353 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.587 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.345 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.587 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.353 ns               ;
; N/A                                     ; 46.33 MHz ( period = 21.585 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.378 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.578 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.578 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.576 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.336 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.576 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.336 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.575 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.335 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.575 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.335 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.574 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.338 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.572 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.360 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.572 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.345 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.572 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.360 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.305 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.340 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.363 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.340 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.305 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.569 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.358 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.569 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.358 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.566 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.338 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.565 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.322 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.565 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.338 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.564 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.341 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.563 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.298 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.563 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.321 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.563 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.298 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.562 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.320 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.560 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.326 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.560 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.326 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.559 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.331 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.557 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.356 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.557 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.334 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.557 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.332 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.556 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.305 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.555 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.555 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.309 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.309 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.549 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.298 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.548 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.340 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.547 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.311 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.546 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.339 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.546 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.545 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.338 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.544 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.287 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.544 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.287 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.542 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.318 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.542 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.318 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.286 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.286 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.540 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.320 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.303 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.303 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.537 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.294 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.536 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.536 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.534 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.279 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.534 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.279 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.533 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.302 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.533 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.302 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.531 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.301 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.531 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.296 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.531 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.301 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.531 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.296 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.531 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.278 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.531 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.314 ns               ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.300 ns               ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.329 ns               ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.287 ns               ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.300 ns               ;
; N/A                                     ; 46.46 MHz ( period = 21.524 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.271 ns               ;
; N/A                                     ; 46.46 MHz ( period = 21.523 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.291 ns               ;
; N/A                                     ; 46.47 MHz ( period = 21.520 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.312 ns               ;
; N/A                                     ; 46.48 MHz ( period = 21.516 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.284 ns               ;
; N/A                                     ; 46.48 MHz ( period = 21.515 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.268 ns               ;
; N/A                                     ; 46.48 MHz ( period = 21.515 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.291 ns               ;
; N/A                                     ; 46.48 MHz ( period = 21.515 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.268 ns               ;
; N/A                                     ; 46.48 MHz ( period = 21.515 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.291 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.285 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.307 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.285 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.307 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.511 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.277 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.511 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.277 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.509 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.260 ns               ;
; N/A                                     ; 46.50 MHz ( period = 21.506 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 21.267 ns               ;
; N/A                                     ; 46.50 MHz ( period = 21.505 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.274 ns               ;
; N/A                                     ; 46.50 MHz ( period = 21.505 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.274 ns               ;
; N/A                                     ; 46.50 MHz ( period = 21.505 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.260 ns               ;
; N/A                                     ; 46.51 MHz ( period = 21.502 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.253 ns               ;
; N/A                                     ; 46.51 MHz ( period = 21.499 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 21.260 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.262 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.497 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.265 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.497 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.273 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.496 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.244 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.496 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.244 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.495 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 21.266 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.494 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.283 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.494 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.283 ns               ;
; N/A                                     ; 46.53 MHz ( period = 21.490 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.258 ns               ;
; N/A                                     ; 46.54 MHz ( period = 21.489 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.237 ns               ;
; N/A                                     ; 46.54 MHz ( period = 21.489 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.237 ns               ;
; N/A                                     ; 46.54 MHz ( period = 21.488 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 21.259 ns               ;
; N/A                                     ; 46.55 MHz ( period = 21.483 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.242 ns               ;
; N/A                                     ; 46.55 MHz ( period = 21.481 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.280 ns               ;
; N/A                                     ; 46.55 MHz ( period = 21.480 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 21.249 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.479 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.268 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.479 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.268 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.472 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.231 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.472 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.231 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.471 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.247 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.470 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.226 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.470 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.226 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.469 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 21.217 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.469 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 21.248 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.469 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Registrador:pcReg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 21.217 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.467 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.229 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.467 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.229 ns               ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.242 ns               ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.261 ns               ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.242 ns               ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.261 ns               ;
; N/A                                     ; 46.59 MHz ( period = 21.462 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 21.210 ns               ;
; N/A                                     ; 46.59 MHz ( period = 21.462 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Registrador:pcReg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 21.210 ns               ;
; N/A                                     ; 46.60 MHz ( period = 21.459 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.216 ns               ;
; N/A                                     ; 46.60 MHz ( period = 21.457 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.245 ns               ;
; N/A                                     ; 46.60 MHz ( period = 21.457 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.245 ns               ;
; N/A                                     ; 46.61 MHz ( period = 21.455 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.244 ns               ;
; N/A                                     ; 46.61 MHz ( period = 21.455 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.244 ns               ;
; N/A                                     ; 46.61 MHz ( period = 21.454 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.214 ns               ;
; N/A                                     ; 46.61 MHz ( period = 21.454 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.243 ns               ;
; N/A                                     ; 46.61 MHz ( period = 21.454 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.243 ns               ;
; N/A                                     ; 46.63 MHz ( period = 21.445 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.205 ns               ;
; N/A                                     ; 46.63 MHz ( period = 21.445 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.205 ns               ;
; N/A                                     ; 46.64 MHz ( period = 21.443 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 21.199 ns               ;
; N/A                                     ; 46.64 MHz ( period = 21.443 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Registrador:pcReg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 21.199 ns               ;
; N/A                                     ; 46.64 MHz ( period = 21.442 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.234 ns               ;
; N/A                                     ; 46.64 MHz ( period = 21.439 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.234 ns               ;
; N/A                                     ; 46.64 MHz ( period = 21.439 ns )                    ; unidadeControle:unidadeControle|state.And            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.234 ns               ;
; N/A                                     ; 46.65 MHz ( period = 21.437 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.232 ns               ;
; N/A                                     ; 46.66 MHz ( period = 21.432 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.190 ns               ;
; N/A                                     ; 46.66 MHz ( period = 21.432 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.212 ns               ;
; N/A                                     ; 46.66 MHz ( period = 21.430 ns )                    ; unidadeControle:unidadeControle|state.J              ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.172 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 27.408 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.401 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.382 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.268 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.265 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.232 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.208 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.190 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.175 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.162 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.153 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.151 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.150 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.135 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.125 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.086 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.047 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.042 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.042 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.035 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.020 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 27.016 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 27.000 ns  ; Registrador:B|Saida[0]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.992 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.962 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.953 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.920 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.905 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.902 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.899 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.866 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.842 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.824 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.813 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.809 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.796 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.787 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.785 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.784 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.781 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.780 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.769 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.768 ns  ; Registrador:B|Saida[1]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.759 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.726 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.720 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.719 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.700 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.681 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.676 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.654 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.648 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.634 ns  ; Registrador:B|Saida[0]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.626 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.596 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.587 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.586 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.583 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.554 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.550 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.546 ns  ; Registrador:A|Saida[0]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.539 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.532 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.526 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.508 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.493 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.482 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.480 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.471 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.469 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.468 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.453 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.447 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.443 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.415 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.414 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.404 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.402 ns  ; Registrador:B|Saida[1]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.365 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.360 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.338 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.326 ns  ; Instr_Reg:IR|Instr15_0[1]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.318 ns  ; Registrador:B|Saida[0]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.310 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.282 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.280 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.271 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.238 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.223 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.180 ns  ; Registrador:A|Saida[0]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.166 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.149 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.131 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.116 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.099 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.098 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.086 ns  ; Registrador:B|Saida[1]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.016 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 26.009 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.990 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.966 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.960 ns  ; Instr_Reg:IR|Instr15_0[1]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.929 ns  ; Instr_Reg:IR|Instr15_0[2]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.876 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.873 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.864 ns  ; Registrador:A|Saida[0]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.857 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.850 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.850 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.845 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.840 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.838 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.837 ns  ; Registrador:A|Saida[1]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.831 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.819 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.816 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.800 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.798 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.783 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.783 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.770 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.761 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.759 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.758 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.743 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.733 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.717 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.714 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.705 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.702 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.694 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.681 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.669 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.657 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.655 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.650 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.645 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.644 ns  ; Instr_Reg:IR|Instr15_0[1]                            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.639 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.628 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.627 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.624 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.612 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.611 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.608 ns  ; Registrador:B|Saida[0]                               ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.602 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.600 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.600 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.599 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.599 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.590 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.588 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.587 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.584 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.574 ns  ; Instr_Reg:IR|Instr15_0[3]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.574 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.572 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.572 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.570 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.563 ns  ; Instr_Reg:IR|Instr15_0[2]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.562 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.561 ns  ; Registrador:A|Saida[3]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.561 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.547 ns  ; Registrador:B|Saida[2]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.537 ns  ; Registrador:pcReg|Saida[5]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.535 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.528 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.528 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.523 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.521 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.513 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.502 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.496 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.491 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.484 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.479 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.471 ns  ; Registrador:A|Saida[1]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.469 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.467 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.457 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.449 ns  ; Registrador:B|Saida[0]                               ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.441 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.437 ns  ; Registrador:B|Saida[0]                               ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.429 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.421 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.411 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.404 ns  ; Instr_Reg:IR|Instr15_0[5]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.402 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.399 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.390 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.389 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.388 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.388 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.385 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.384 ns  ; Instr_Reg:IR|Instr15_0[4]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.376 ns  ; Registrador:B|Saida[1]                               ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.372 ns  ; Registrador:A|Saida[4]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.369 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 25.357 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 25.354 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[23] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 07 20:39:46 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 45.8 MHz between source register "unidadeControle:unidadeControle|state.SW" and destination register "Registrador:pcReg|Saida[1]" (period= 21.833 ns)
    Info: + Longest register to register delay is 21.585 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y31_N7; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.SW'
        Info: 2: + IC(0.792 ns) + CELL(0.150 ns) = 0.942 ns; Loc. = LCCOMB_X57_Y32_N22; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr59~1'
        Info: 3: + IC(0.258 ns) + CELL(0.385 ns) = 1.585 ns; Loc. = LCCOMB_X57_Y32_N0; Fanout = 40; COMB Node = 'unidadeControle:unidadeControle|WideOr46~1'
        Info: 4: + IC(0.470 ns) + CELL(0.150 ns) = 2.205 ns; Loc. = LCCOMB_X57_Y33_N10; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.615 ns; Loc. = LCCOMB_X57_Y33_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~38'
        Info: 6: + IC(0.430 ns) + CELL(0.437 ns) = 3.482 ns; Loc. = LCCOMB_X57_Y33_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~15'
        Info: 7: + IC(0.256 ns) + CELL(0.150 ns) = 3.888 ns; Loc. = LCCOMB_X57_Y33_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~16'
        Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 4.287 ns; Loc. = LCCOMB_X57_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~17'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 4.690 ns; Loc. = LCCOMB_X57_Y33_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~18'
        Info: 10: + IC(0.263 ns) + CELL(0.150 ns) = 5.103 ns; Loc. = LCCOMB_X57_Y33_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~19'
        Info: 11: + IC(1.019 ns) + CELL(0.150 ns) = 6.272 ns; Loc. = LCCOMB_X53_Y31_N4; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~20'
        Info: 12: + IC(0.252 ns) + CELL(0.271 ns) = 6.795 ns; Loc. = LCCOMB_X53_Y31_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~21'
        Info: 13: + IC(0.255 ns) + CELL(0.150 ns) = 7.200 ns; Loc. = LCCOMB_X53_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~22'
        Info: 14: + IC(0.263 ns) + CELL(0.150 ns) = 7.613 ns; Loc. = LCCOMB_X53_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~23'
        Info: 15: + IC(0.251 ns) + CELL(0.150 ns) = 8.014 ns; Loc. = LCCOMB_X53_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~24'
        Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 8.412 ns; Loc. = LCCOMB_X53_Y31_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 17: + IC(0.249 ns) + CELL(0.150 ns) = 8.811 ns; Loc. = LCCOMB_X53_Y31_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 18: + IC(0.254 ns) + CELL(0.271 ns) = 9.336 ns; Loc. = LCCOMB_X53_Y31_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~27'
        Info: 19: + IC(0.255 ns) + CELL(0.150 ns) = 9.741 ns; Loc. = LCCOMB_X53_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~28'
        Info: 20: + IC(0.248 ns) + CELL(0.150 ns) = 10.139 ns; Loc. = LCCOMB_X53_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~29'
        Info: 21: + IC(0.253 ns) + CELL(0.150 ns) = 10.542 ns; Loc. = LCCOMB_X53_Y31_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~30'
        Info: 22: + IC(0.252 ns) + CELL(0.275 ns) = 11.069 ns; Loc. = LCCOMB_X53_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~31'
        Info: 23: + IC(0.253 ns) + CELL(0.150 ns) = 11.472 ns; Loc. = LCCOMB_X53_Y31_N20; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~32'
        Info: 24: + IC(0.253 ns) + CELL(0.275 ns) = 12.000 ns; Loc. = LCCOMB_X53_Y31_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~39'
        Info: 25: + IC(0.751 ns) + CELL(0.150 ns) = 12.901 ns; Loc. = LCCOMB_X52_Y32_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[21]~33'
        Info: 26: + IC(0.246 ns) + CELL(0.150 ns) = 13.297 ns; Loc. = LCCOMB_X52_Y32_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~40'
        Info: 27: + IC(0.255 ns) + CELL(0.150 ns) = 13.702 ns; Loc. = LCCOMB_X52_Y32_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[23]~34'
        Info: 28: + IC(0.248 ns) + CELL(0.150 ns) = 14.100 ns; Loc. = LCCOMB_X52_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 29: + IC(0.271 ns) + CELL(0.150 ns) = 14.521 ns; Loc. = LCCOMB_X52_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[25]~35'
        Info: 30: + IC(0.257 ns) + CELL(0.271 ns) = 15.049 ns; Loc. = LCCOMB_X52_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~42'
        Info: 31: + IC(0.256 ns) + CELL(0.150 ns) = 15.455 ns; Loc. = LCCOMB_X52_Y32_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[27]~36'
        Info: 32: + IC(0.245 ns) + CELL(0.150 ns) = 15.850 ns; Loc. = LCCOMB_X52_Y32_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 33: + IC(0.275 ns) + CELL(0.275 ns) = 16.400 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~37'
        Info: 34: + IC(0.458 ns) + CELL(0.150 ns) = 17.008 ns; Loc. = LCCOMB_X53_Y32_N22; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 35: + IC(0.732 ns) + CELL(0.150 ns) = 17.890 ns; Loc. = LCCOMB_X53_Y33_N28; Fanout = 1; COMB Node = 'Ula32:Ula|Mux0~2'
        Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 18.287 ns; Loc. = LCCOMB_X53_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|Mux0~3'
        Info: 37: + IC(0.247 ns) + CELL(0.150 ns) = 18.684 ns; Loc. = LCCOMB_X53_Y33_N22; Fanout = 4; COMB Node = 'Ula32:Ula|Mux0~4'
        Info: 38: + IC(0.259 ns) + CELL(0.150 ns) = 19.093 ns; Loc. = LCCOMB_X53_Y33_N10; Fanout = 1; COMB Node = 'Ula32:Ula|Equal0~2'
        Info: 39: + IC(0.242 ns) + CELL(0.150 ns) = 19.485 ns; Loc. = LCCOMB_X53_Y33_N2; Fanout = 2; COMB Node = 'MuxBranch:MuxBranch|Result~0'
        Info: 40: + IC(0.253 ns) + CELL(0.150 ns) = 19.888 ns; Loc. = LCCOMB_X53_Y33_N6; Fanout = 28; COMB Node = 'wOrPCControl~3'
        Info: 41: + IC(1.037 ns) + CELL(0.660 ns) = 21.585 ns; Loc. = LCFF_X57_Y35_N11; Fanout = 4; REG Node = 'Registrador:pcReg|Saida[1]'
        Info: Total cell delay = 7.770 ns ( 36.00 % )
        Info: Total interconnect delay = 13.815 ns ( 64.00 % )
    Info: - Smallest clock skew is -0.034 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.846 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1412; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.206 ns) + CELL(0.537 ns) = 2.846 ns; Loc. = LCFF_X57_Y35_N11; Fanout = 4; REG Node = 'Registrador:pcReg|Saida[1]'
            Info: Total cell delay = 1.526 ns ( 53.62 % )
            Info: Total interconnect delay = 1.320 ns ( 46.38 % )
        Info: - Longest clock path from clock "clock" to source register is 2.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1412; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.880 ns; Loc. = LCFF_X58_Y31_N7; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.SW'
            Info: Total cell delay = 1.526 ns ( 52.99 % )
            Info: Total interconnect delay = 1.354 ns ( 47.01 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "Alu[31]" through register "unidadeControle:unidadeControle|state.SW" is 27.408 ns
    Info: + Longest clock path from clock "clock" to source register is 2.880 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1412; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.880 ns; Loc. = LCFF_X58_Y31_N7; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.SW'
        Info: Total cell delay = 1.526 ns ( 52.99 % )
        Info: Total interconnect delay = 1.354 ns ( 47.01 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 24.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y31_N7; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.SW'
        Info: 2: + IC(0.792 ns) + CELL(0.150 ns) = 0.942 ns; Loc. = LCCOMB_X57_Y32_N22; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr59~1'
        Info: 3: + IC(0.258 ns) + CELL(0.385 ns) = 1.585 ns; Loc. = LCCOMB_X57_Y32_N0; Fanout = 40; COMB Node = 'unidadeControle:unidadeControle|WideOr46~1'
        Info: 4: + IC(0.470 ns) + CELL(0.150 ns) = 2.205 ns; Loc. = LCCOMB_X57_Y33_N10; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.615 ns; Loc. = LCCOMB_X57_Y33_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~38'
        Info: 6: + IC(0.430 ns) + CELL(0.437 ns) = 3.482 ns; Loc. = LCCOMB_X57_Y33_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~15'
        Info: 7: + IC(0.256 ns) + CELL(0.150 ns) = 3.888 ns; Loc. = LCCOMB_X57_Y33_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~16'
        Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 4.287 ns; Loc. = LCCOMB_X57_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~17'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 4.690 ns; Loc. = LCCOMB_X57_Y33_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~18'
        Info: 10: + IC(0.263 ns) + CELL(0.150 ns) = 5.103 ns; Loc. = LCCOMB_X57_Y33_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~19'
        Info: 11: + IC(1.019 ns) + CELL(0.150 ns) = 6.272 ns; Loc. = LCCOMB_X53_Y31_N4; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~20'
        Info: 12: + IC(0.252 ns) + CELL(0.271 ns) = 6.795 ns; Loc. = LCCOMB_X53_Y31_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~21'
        Info: 13: + IC(0.255 ns) + CELL(0.150 ns) = 7.200 ns; Loc. = LCCOMB_X53_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~22'
        Info: 14: + IC(0.263 ns) + CELL(0.150 ns) = 7.613 ns; Loc. = LCCOMB_X53_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~23'
        Info: 15: + IC(0.251 ns) + CELL(0.150 ns) = 8.014 ns; Loc. = LCCOMB_X53_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~24'
        Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 8.412 ns; Loc. = LCCOMB_X53_Y31_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 17: + IC(0.249 ns) + CELL(0.150 ns) = 8.811 ns; Loc. = LCCOMB_X53_Y31_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 18: + IC(0.254 ns) + CELL(0.271 ns) = 9.336 ns; Loc. = LCCOMB_X53_Y31_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~27'
        Info: 19: + IC(0.255 ns) + CELL(0.150 ns) = 9.741 ns; Loc. = LCCOMB_X53_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~28'
        Info: 20: + IC(0.248 ns) + CELL(0.150 ns) = 10.139 ns; Loc. = LCCOMB_X53_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~29'
        Info: 21: + IC(0.253 ns) + CELL(0.150 ns) = 10.542 ns; Loc. = LCCOMB_X53_Y31_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~30'
        Info: 22: + IC(0.252 ns) + CELL(0.275 ns) = 11.069 ns; Loc. = LCCOMB_X53_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~31'
        Info: 23: + IC(0.253 ns) + CELL(0.150 ns) = 11.472 ns; Loc. = LCCOMB_X53_Y31_N20; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~32'
        Info: 24: + IC(0.253 ns) + CELL(0.275 ns) = 12.000 ns; Loc. = LCCOMB_X53_Y31_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~39'
        Info: 25: + IC(0.751 ns) + CELL(0.150 ns) = 12.901 ns; Loc. = LCCOMB_X52_Y32_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[21]~33'
        Info: 26: + IC(0.246 ns) + CELL(0.150 ns) = 13.297 ns; Loc. = LCCOMB_X52_Y32_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~40'
        Info: 27: + IC(0.255 ns) + CELL(0.150 ns) = 13.702 ns; Loc. = LCCOMB_X52_Y32_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[23]~34'
        Info: 28: + IC(0.248 ns) + CELL(0.150 ns) = 14.100 ns; Loc. = LCCOMB_X52_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 29: + IC(0.271 ns) + CELL(0.150 ns) = 14.521 ns; Loc. = LCCOMB_X52_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[25]~35'
        Info: 30: + IC(0.257 ns) + CELL(0.271 ns) = 15.049 ns; Loc. = LCCOMB_X52_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~42'
        Info: 31: + IC(0.256 ns) + CELL(0.150 ns) = 15.455 ns; Loc. = LCCOMB_X52_Y32_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[27]~36'
        Info: 32: + IC(0.245 ns) + CELL(0.150 ns) = 15.850 ns; Loc. = LCCOMB_X52_Y32_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 33: + IC(0.275 ns) + CELL(0.275 ns) = 16.400 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~37'
        Info: 34: + IC(0.458 ns) + CELL(0.150 ns) = 17.008 ns; Loc. = LCCOMB_X53_Y32_N22; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 35: + IC(0.732 ns) + CELL(0.150 ns) = 17.890 ns; Loc. = LCCOMB_X53_Y33_N28; Fanout = 1; COMB Node = 'Ula32:Ula|Mux0~2'
        Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 18.287 ns; Loc. = LCCOMB_X53_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|Mux0~3'
        Info: 37: + IC(0.247 ns) + CELL(0.150 ns) = 18.684 ns; Loc. = LCCOMB_X53_Y33_N22; Fanout = 4; COMB Node = 'Ula32:Ula|Mux0~4'
        Info: 38: + IC(2.952 ns) + CELL(2.642 ns) = 24.278 ns; Loc. = PIN_M3; Fanout = 0; PIN Node = 'Alu[31]'
        Info: Total cell delay = 9.302 ns ( 38.31 % )
        Info: Total interconnect delay = 14.976 ns ( 61.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Sun May 07 20:39:47 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


