{"Source Block": ["oh/common/dv/dv_ctrl.v@61:77@HdlStmProcess", "     #(clk2_phase + 1) clk2 = ~clk2;\n\n   //#################################\n   //RESET\n   //#################################\n   initial\n     begin\t\n\t#(1)\n\tnreset   = 'b0;\t\n\t#(clk1_phase * 20)   //hold reset for 20 clk cycles\n\tnreset   = 'b1;\n     end\n\n   //START TEST\n   always @ (posedge clk1 or negedge nreset)\n     if(!nreset)\n       start = 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[70, "\t#(clk1_phase * 20)   //hold reset for 20 clk cycles\n"]], "Add": [[70, "\t#(clk1_phase * 20 + 100)   //hold reset for 20 clk cycles\n"]]}}