/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [25:0] _00_;
  wire [6:0] _01_;
  reg [11:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [29:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  reg [11:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_18z;
  wire [33:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [20:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_52z;
  wire [21:0] celloutsig_0_53z;
  wire [16:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = { celloutsig_0_11z[19:16], celloutsig_0_26z, celloutsig_0_6z } + celloutsig_0_11z[24:3];
  assign celloutsig_1_1z = in_data[174:167] + { in_data[171:170], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_0z + celloutsig_1_1z[7:5];
  assign celloutsig_1_6z = { in_data[113], _01_[5:3], celloutsig_1_0z } + { celloutsig_1_2z[0], _01_[5:3], celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_3z[12:2], celloutsig_1_0z, celloutsig_1_5z } + { celloutsig_1_1z[6:3], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z[6:2], celloutsig_1_5z } + in_data[122:115];
  assign celloutsig_1_11z = celloutsig_1_9z[14:5] + { celloutsig_1_7z[11:8], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_14z = in_data[134:123] + { celloutsig_1_12z[4:0], celloutsig_1_13z };
  assign celloutsig_1_15z = celloutsig_1_11z[4:1] + in_data[143:140];
  assign celloutsig_0_1z = in_data[74:62] + in_data[64:52];
  assign celloutsig_0_14z = celloutsig_0_2z[9:3] + celloutsig_0_12z[6:0];
  assign celloutsig_0_18z = { celloutsig_0_15z[2:0], celloutsig_0_0z, celloutsig_0_6z } + { celloutsig_0_14z[1:0], celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[24:14] + { celloutsig_0_0z[5:3], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_13z[11:9], celloutsig_0_12z } + { celloutsig_0_1z[12:3], celloutsig_0_14z };
  assign celloutsig_0_24z = celloutsig_0_5z[16:1] + celloutsig_0_22z[16:1];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 12'h000;
    else _02_ <= celloutsig_0_13z;
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 6'h00;
    else _19_ <= celloutsig_0_0z[7:2];
  assign _00_[17:12] = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 3'h0;
    else _20_ <= celloutsig_1_3z[14:12];
  assign _01_[5:3] = _20_;
  assign celloutsig_0_3z = { celloutsig_0_2z[7:3], celloutsig_0_0z } << { in_data[9:8], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[119:117] << in_data[110:108];
  assign celloutsig_1_12z = { celloutsig_1_6z[6:3], celloutsig_1_0z, celloutsig_1_2z } << { in_data[176:170], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_14z[4], celloutsig_1_2z } << celloutsig_1_15z;
  assign celloutsig_1_19z = celloutsig_1_13z[4:2] << celloutsig_1_6z[3:1];
  assign celloutsig_0_8z = { _00_[17:15], celloutsig_0_6z, celloutsig_0_7z } << celloutsig_0_1z[11:1];
  assign celloutsig_0_9z = celloutsig_0_3z[10:4] << celloutsig_0_1z[10:4];
  assign celloutsig_0_10z = { in_data[54:45], celloutsig_0_2z } << { celloutsig_0_6z[2:1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_1z[7:3], celloutsig_0_5z, celloutsig_0_0z } << { celloutsig_0_10z[14:5], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_1z[5:3], celloutsig_0_8z } << { celloutsig_0_0z[3], celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_13z[5:0] << celloutsig_0_0z[6:1];
  assign celloutsig_0_27z = celloutsig_0_5z[12:8] << celloutsig_0_12z[6:2];
  assign celloutsig_0_29z = celloutsig_0_19z[13:11] << celloutsig_0_0z[5:3];
  assign celloutsig_0_0z = in_data[88:81] ^ in_data[69:62];
  assign celloutsig_0_52z = celloutsig_0_31z[6:1] ^ { _02_[10:8], celloutsig_0_28z };
  assign celloutsig_1_2z = celloutsig_1_1z[2:0] ^ celloutsig_1_0z;
  assign celloutsig_1_3z = { in_data[151:143], celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[119:113], celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:1], celloutsig_0_2z } ^ { celloutsig_0_2z[10:8], celloutsig_0_0z, _00_[17:12] };
  assign celloutsig_1_9z = { celloutsig_1_6z[2:0], celloutsig_1_8z, celloutsig_1_8z } ^ { celloutsig_1_8z[4:0], celloutsig_1_2z, celloutsig_1_8z, _01_[5:3] };
  assign celloutsig_1_13z = celloutsig_1_3z[10:4] ^ celloutsig_1_12z[8:2];
  assign celloutsig_0_6z = celloutsig_0_3z[5:2] ^ celloutsig_0_5z[13:10];
  assign celloutsig_0_7z = celloutsig_0_1z[4:1] ^ celloutsig_0_3z[5:2];
  assign celloutsig_0_19z = { celloutsig_0_13z[6:2], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z } ^ { celloutsig_0_1z[10:3], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_0z[5:3], celloutsig_0_2z } ^ celloutsig_0_24z[13:0];
  assign celloutsig_0_28z = celloutsig_0_27z[2:0] ^ in_data[17:15];
  assign celloutsig_0_31z = { celloutsig_0_26z[10:8], celloutsig_0_18z, celloutsig_0_28z } ^ { celloutsig_0_8z[10:4], _00_[17:12], celloutsig_0_27z, celloutsig_0_29z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 12'h000;
    else if (clkin_data[96]) celloutsig_0_13z = celloutsig_0_10z[11:0];
  assign _00_[25:18] = { celloutsig_0_13z[8:6], celloutsig_0_27z };
  assign { _01_[6], _01_[2:0] } = { in_data[113], celloutsig_1_0z };
  assign { out_data[131:128], out_data[98:96], out_data[37:32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
