<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ICV_CTLR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICV_CTLR_EL1, Interrupt Controller Virtual Control Register</h1><p>The ICV_CTLR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.</p>
      <h2>Configuration</h2><p>AArch64 System register ICV_CTLR_EL1 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-icv_ctlr.html">ICV_CTLR[31:0]</a>.</p><p>This register is present only when FEAT_GICv3 is implemented and EL2 is implemented. Otherwise, direct accesses to ICV_CTLR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>ICV_CTLR_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_20">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="12"><a href="#fieldset_0-63_20">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-19_19">ExtRange</a></td><td class="lr" colspan="1"><a href="#fieldset_0-18_18">RSS</a></td><td class="lr" colspan="2"><a href="#fieldset_0-17_16">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">A3V</a></td><td class="lr" colspan="1"><a href="#fieldset_0-14_14">SEIS</a></td><td class="lr" colspan="3"><a href="#fieldset_0-13_11">IDbits</a></td><td class="lr" colspan="3"><a href="#fieldset_0-10_8">PRIbits</a></td><td class="lr" colspan="6"><a href="#fieldset_0-7_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">EOImode</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">CBPR</a></td></tr></tbody></table><h4 id="fieldset_0-63_20">Bits [63:20]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-19_19">ExtRange, bit [19]</h4><div class="field">
      <p>Extended INTID range (read-only).</p>
    <table class="valuetable"><tr><th>ExtRange</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>CPU interface does not support INTIDs in the range 1024..8191.</p>
<ul>
<li>Behavior is <span class="arm-defined-word">UNPREDICTABLE</span> if the IRI delivers an interrupt in the range 1024 to 8191 to the CPU interface.
</li></ul>
<div class="note"><span class="note-header">Note</span><p>Arm strongly recommends that the IRI is not configured to deliver interrupts in this range to a PE that does not support them.</p></div></td></tr><tr><td class="bitfield">0b1</td><td><p>CPU interface supports INTIDs in the range 1024..8191</p>
<ul>
<li>All INTIDs in the range 1024..8191 are treated as requiring deactivation.
</li></ul></td></tr></table>
      <p>ICV_CTLR_EL1.ExtRange is an alias of <a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a>.ExtRange.</p>
    </div><h4 id="fieldset_0-18_18">RSS, bit [18]</h4><div class="field">
      <p>Range Selector Support. Possible values are:</p>
    <table class="valuetable"><tr><th>RSS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Targeted SGIs with affinity level 0 values of 0 - 15 are supported.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Targeted SGIs with affinity level 0 values of 0 - 255 are supported.</p>
        </td></tr></table>
      <p>This bit is read-only.</p>
    </div><h4 id="fieldset_0-17_16">Bits [17:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_15">A3V, bit [15]</h4><div class="field">
      <p>Affinity 3 Valid. Read-only and writes are ignored. Possible values are:</p>
    <table class="valuetable"><tr><th>A3V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The virtual CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers.</p>
        </td></tr></table></div><h4 id="fieldset_0-14_14">SEIS, bit [14]</h4><div class="field">
      <p>SEI Support. Read-only and writes are ignored. Indicates whether the virtual CPU interface supports local generation of SEIs:</p>
    <table class="valuetable"><tr><th>SEIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The virtual CPU interface logic does not support local generation of SEIs.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The virtual CPU interface logic supports local generation of SEIs.</p>
        </td></tr></table></div><h4 id="fieldset_0-13_11">IDbits, bits [13:11]</h4><div class="field">
      <p>Identifier bits. Read-only and writes are ignored. The number of virtual interrupt identifier bits supported:</p>
    <table class="valuetable"><tr><th>IDbits</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>16 bits.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>24 bits.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><h4 id="fieldset_0-10_8">PRIbits, bits [10:8]</h4><div class="field"><p>Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</p>
<p>An implementation must implement at least 32 levels of physical priority (5 priority bits).</p>
<div class="note"><span class="note-header">Note</span><p>This field always returns the number of priority bits implemented.</p></div><p>The division between group priority and subpriority is defined in the binary point registers <a href="AArch64-icv_bpr0_el1.html">ICV_BPR0_EL1</a> and <a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a>.</p></div><h4 id="fieldset_0-7_2">Bits [7:2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1">EOImode, bit [1]</h4><div class="field">
      <p>Virtual EOI mode. Controls whether a write to an End of Interrupt register also deactivates the virtual interrupt:</p>
    <table class="valuetable"><tr><th>EOImode</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-icv_eoir0_el1.html">ICV_EOIR0_EL1</a> and <a href="AArch64-icv_eoir1_el1.html">ICV_EOIR1_EL1</a> provide both priority drop and interrupt deactivation functionality. Accesses to <a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a> are <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-icv_eoir0_el1.html">ICV_EOIR0_EL1</a> and <a href="AArch64-icv_eoir1_el1.html">ICV_EOIR1_EL1</a> provide priority drop functionality only. <a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a> provides interrupt deactivation functionality.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">CBPR, bit [0]</h4><div class="field">
      <p>Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both virtual Group 0 and virtual Group 1 interrupts:</p>
    <table class="valuetable"><tr><th>CBPR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a> determines the preemption group for virtual Group 1 interrupts.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>Non-secure reads of <a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a> return <a href="AArch64-icv_bpr0_el1.html">ICV_BPR0_EL1</a> plus one, saturated to <span class="binarynumber">0b111</span>. Non-secure writes to <a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a> are ignored.</p>
<p>Secure reads of <a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a> return <a href="AArch64-icv_bpr0_el1.html">ICV_BPR0_EL1</a>. Secure writes of <a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a> modify <a href="AArch64-icv_bpr0_el1.html">ICV_BPR0_EL1</a>.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing ICV_CTLR_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, ICC_CTLR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b1100</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        UNDEFINED;
    elsif ICC_SRE_EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elsif EL2Enabled() &amp;&amp; HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;
    else
        X[t, 64] = ICC_CTLR_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        UNDEFINED;
    elsif ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;
    else
        X[t, 64] = ICC_CTLR_EL1;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;
                </p><h4 class="assembler">MSR ICC_CTLR_EL1, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b1100</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        UNDEFINED;
    elsif ICC_SRE_EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2.FMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.IMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
    else
        ICC_CTLR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        UNDEFINED;
    elsif ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ&gt; == '11' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
    else
        ICC_CTLR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
