<h1 align="center">FPGA Tutorial </h1>

æœ¬é¡¹ç›®æ—¨åœ¨**å¸®åŠ©å¤§å®¶è¿›è¡ŒFPGAçš„å…¥é—¨ï¼Œåˆ†äº«FPGAç›¸å…³çš„ä¼˜ç§€æ–‡ç« ï¼Œä¼˜ç§€é¡¹ç›®**ã€‚

[ä¸€èµ·ä¸ºæœ¬é¡¹ç›®ä½œå‡ºè´¡çŒ®](#github)

<h2 align="center">é›¶ã€é•œåƒä¸‹è½½</h2>

- [Vivado2020.1](http://leiblog.wang/static/FPGA/Xilinx_Unified_2020.1_0602_1208.tar.gz)

<h2 align="center">ä¸€ã€å…¥é—¨èµ„æ–™</h2>

<h3>FPGAç›¸å…³é—¨æˆ·ç½‘ç«™</h3>

- [Xilinx](https://www.xilinx.com/)
- [Xilinx Forums](https://forums.xilinx.com/)
- [Xilinx Open Hardware](http://www.openhw.org/)
- [ç”µå­åˆ›æ–°ç½‘Xilinxç¤¾åŒº](http://xilinx.eetrend.com/)
- [Altera](https://www.intel.cn/content/www/cn/zh/products/programmable.html)
- [Digilent ä¸­å›½](http://www.digilent.com.cn/)
- [ç±³è”å®¢](https://www.uisrc.com/portal.php)
- [opencores å¼€æºç¡¬ä»¶IPç«™](https://opencores.org/)

<h3 id="github">æ¯ä¸ªäººéƒ½åº”è¯¥ä¼šä½¿ç”¨GitHub</h3>

- [å»–é›ªå³°çš„Gitæ•™ç¨‹]( https://www.liaoxuefeng.com/wiki/896043488029600 )
- [Github Guides](https://guides.github.com/activities/hello-world/)
- [å¦‚ä½•å‚ä¸åˆ°æœ¬é¡¹ç›®çš„å»ºè®¾](docs/HowContribute.md)

<h3>æ•°å­—ç”µè·¯</h3>

æ•°å­—ç”µè·¯æ˜¯å­¦ä¹ FPGAçš„å‰æã€‚

å¦‚æœæ²¡æœ‰å­¦ä¹ è¿‡æ•°å­—ç”µè·¯ï¼Œå…ˆé€‰æ‹©ä¸€æœ¬æ•°å­—ç”µè·¯æ•™ç¨‹(ä¸‹é¢çš„æ•°å­—ç”µè·¯è¯¾æœ¬ä¸­é€‰ä¸€æœ¬ï¼Œæˆ–è€…ç”¨æ‰‹å¤´çš„æ•°å­—ç”µè·¯è¯¾æœ¬),å†é€‰æ‹©ä¸€æœ¬Verilogæ•™ç¨‹ã€‚ç”¨Verilogå®ç°ä¸€éæ•°å­—ç”µè·¯é‡Œçš„åŠ æ³•å™¨ç­‰ç­‰ï¼Œæ˜¯å¾ˆå¥½çš„å…¥é—¨ç»å†ã€‚

- [ç”µå­æŠ€æœ¯åŸºç¡€ æ•°å­—éƒ¨åˆ† (åº·åå…‰.ç¬¬5ç‰ˆ)](http://leiblog.wang/static/FPGA/books/ç”µå­æŠ€æœ¯åŸºç¡€.æ•°å­—éƒ¨åˆ†.(åº·åå…‰.ç¬¬5ç‰ˆ).pdf)

<h3>Verilog HDLå…¥é—¨</h3>

> HDLæ˜¯ç¡¬ä»¶æè¿°è¯­è¨€(Hardware Design Language)ï¼Œä½¿ç”¨è¿™é—¨è¯­è¨€çš„æ—¶å€™æˆ‘ä»¬åƒæ˜¯åœ¨**å»ºæ¨¡**ï¼Œè¿™ç‚¹åŒºåˆ«äºç¼–ç¨‹è¯­è¨€ï¼Œè¿™å¾€å¾€æ˜¯æ–°æ‰‹é¦–å…ˆéœ€è¦ç»•è¿‡æ¥çš„éš¾å…³ï¼
>
> Xilinxå’ŒAlteraæ˜¯æˆ‘ä»¬ä¸»è¦ä½¿ç”¨åˆ°çš„FPGAèŠ¯ç‰‡å‚å•†ï¼Œæ­¤å¤–è¿˜æœ‰å›½äº§çš„ç´«å…‰ã€å®‰é™†ç­‰ã€‚å¯¹æˆ‘ä»¬ç”¨æˆ·æ¥è¯´ï¼Œä»–ä»¬çš„åŒºåˆ«ä¸»è¦åœ¨äºEDAè½¯ä»¶çš„ä¸åŒï¼Œæ¯”å¦‚Xilinxä½¿ç”¨çš„æ˜¯Vivadoã€Alteraä½¿ç”¨çš„æ˜¯Quatus...
>
> æˆ‘ä¸ªäººè®¤ä¸ºVivadoçš„åŠŸèƒ½æœ€å¼ºå¤§ï¼Œæœ€å¥½ç”¨ï¼Œä½†ç¼ºç‚¹åœ¨äºç»¼åˆã€ç”Ÿæˆç­‰æ­¥éª¤çš„é€Ÿåº¦æ…¢ï¼Œä½ éœ€è¦ä¸€å°å¥½çš„ç”µè„‘ï¼
>
> è™½ç„¶å¯¹äºå­¦ä¹ Verilogæ¥è¯´ä»–ä»¬æ²¡æœ‰å·®åˆ«ï¼Œä½†å­¦ä¹ FPGAçš„æ—¶å€™æ‰‹ä¸Šæœ€å¥½è¦æœ‰ä¸€å—æ¿å¡ï¼Œä¸Šæ¿éªŒè¯ä¼šæœ‰æ›´å¤šçš„æˆå°±æ„Ÿã€‚æ‰€ä»¥ï¼Œç”¨ä»€ä¹ˆå®¶çš„æ¿å¡ï¼Œå°±ç”¨ä»€ä¹ˆè½¯ä»¶ã€‚

- ç»å…¸å›¾ä¹¦
  - [æ­å»ºä½ çš„æ•°å­—ç§¯æœ¨](https://book.douban.com/subject/30242443/)
    - Xilinxå¤§å­¦è®¡åˆ’ä¹¦ç›®ï¼Œæ¯”è¾ƒæ¨èï¼Œä½†æ˜¯æ²¡æ‰¾åˆ°PDF,å¹¶ä¸”è¿˜æœ‰é…å¥—çš„Basys3/EGO1ä¾‹ç¨‹([ä»“åº“åœ°å€](https://github.com/xupsh/Digital-Design-Lab))
  - [Verilogæ•°å­—ç³»ç»Ÿè®¾è®¡æ•™ç¨‹ å¤å®‡é—»](http://leiblog.wang/static/FPGA/books/Verilogæ•°å­—ç³»ç»Ÿè®¾è®¡æ•™ç¨‹å¤å®‡é—».pdf)
  - [Verilogç»å…¸æ•™ç¨‹ å¤å®‡é—»](http://leiblog.wang/static/FPGA/books/å¤å®‡é—»-Verilogç»å…¸æ•™ç¨‹.pdf)
  - [æ·±å…¥æµ…å‡ºFPGA](http://leiblog.wang/static/FPGA/books/æ·±å…¥æµ…å‡ºFPGA.pdf)
- ç½‘è·¯ä¸Šç”ŸåŠ¨çš„å¤§ç¥æ•™ç¨‹
  - [Artix7ä¿®ç‚¼ç§˜ç±](http://leiblog.wang/static/FPGA/books/00ã€ŠArtix7ä¿®ç‚¼ç§˜ç±ã€‹-MIA701ç¬¬ä¸€å­£.pdf)
  - [Verilogé‚£äº›äº‹å„¿](http://leiblog.wang/static/FPGA/books/Verilogé‚£äº›äº‹å„¿/)
    - [é©±åŠ¨ç¯‡](http://leiblog.wang/static/FPGA/books/Verilogé‚£äº›äº‹å„¿/02Veilogé‚£äº›äº‹å„¿-é©±åŠ¨ç¯‡I.pdf)
    - [æ—¶ç»­ç¯‡](http://leiblog.wang/static/FPGA/books/Verilogé‚£äº›äº‹å„¿/03Verilog_HDL_é‚£äº›äº‹å„¿_æ—¶åºç¯‡v2.pdf)
    - [å»ºæ¨¡ç¯‡](http://leiblog.wang/static/FPGA/books/Verilogé‚£äº›äº‹å„¿/04VerilogHDLé‚£äº›äº‹å„¿_å»ºæ¨¡ç¯‡.pdf)
    - [æ•´åˆç¯‡](http://leiblog.wang/static/FPGA/books/Verilogé‚£äº›äº‹å„¿/05VerilogHDLé‚£äº›äº‹å„¿-æ•´åˆç¯‡.pdf)
  - [XilinxåŸè¯­çš„ä½¿ç”¨æ–¹æ³•](http://leiblog.wang/static/FPGA/books/xilinxåŸè¯­çš„ä½¿ç”¨æ–¹æ³•.pdf)
  - [FPGAè‡ªå­¦ç¬”è®°-è®¾è®¡ä¸éªŒè¯](http://leiblog.wang/static/FPGA/books/FPGAè‡ªå­¦ç¬”è®°â€”â€”è®¾è®¡ä¸éªŒè¯å…¬å¼€ç‰ˆ.pdf)
  - [Verilogå¼€å‘ç»éªŒæ€»ç»“](http://leiblog.wang/static/FPGA/books/Verilogå¼€å‘ç»éªŒæ€»ç»“.pdf)
- å®˜æ–¹pdfæ–‡æ¡£
  - [Vivadoä»æ­¤å¼€å§‹](http://leiblog.wang/static/FPGA/books/Vivadoä»æ­¤å¼€å§‹/)
  - [Verilog HDLç¨‹åºè®¾è®¡ä¸å®è·µ Xilinxå¤§å­¦è®¡åˆ’](http://leiblog.wang/static/FPGA/books/VerilogHDLç¨‹åºè®¾è®¡ä¸å®è·µ.pdf)
- Xilinx å…¥é—¨è§†é¢‘
  - [Digilent Basys3 æ‰‹æŠŠæ‰‹æ•™å­¦](https://space.bilibili.com/511019924/channel/detail?cid=134957)
    - é¡ºä¾¿å­¦ä¸€ä¸‹Vivadoå¦‚ä½•ä½¿ç”¨
  - [Vivado SDKå·¥ç¨‹ç§»æ¤åˆ°Vitis](https://forums.xilinx.com/t5/Xilinx-%E4%BA%A7%E5%93%81%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%8A%9F%E8%83%BD%E8%B0%83%E8%AF%95%E6%8A%80%E5%B7%A7/%E5%B0%86%E8%B5%9B%E7%81%B5%E6%80%9D-SDK-%E5%B7%A5%E7%A8%8B%E7%A7%BB%E6%A4%8D%E5%88%B0-Vitis-%E7%9A%84%E5%88%86%E6%AD%A5%E6%8C%87%E5%8D%97/ba-p/1066332)
- Altera å…¥é—¨è§†é¢‘
  - [æ­£ç‚¹åŸå­ FPGAæ•™å­¦](https://www.bilibili.com/video/BV1Mb411E7gd?from=search&seid=11737352508875302131)
    - å¦‚æœä¹°çš„æ˜¯æ­£ç‚¹åŸå­å®¶çš„FPGAï¼Œå¯ä»¥ç™½å«–å¾ˆå¤šé¡¹ç›®ã€‚
    - åˆ«å®¶çš„FPGAï¼Œå­¦ä¹ è¯­æ³•ã€é©±åŠ¨ï¼Œä¹Ÿæ˜¯æ²¡é—®é¢˜çš„ã€‚
  - [èŠ¯èˆªçº¿ FPGAä»é›¶åˆ°å…¥é—¨](https://www.bilibili.com/video/BV1tW411v78j?from=search&seid=11737352508875302131)

<h3>é£é€Ÿæå‡å¼€å‘æ•ˆç‡âœˆï¸</h3>

- [VsCodeå–ä»£Vivadoè‡ªå¸¦ç¼–è¾‘å™¨](https://editor.csdn.net/md/?articleId=84668833)
- [ä½¿ç”¨æ¿å¡æ–‡ä»¶è‡ªåŠ¨é…ç½®ç¯å¢ƒ(æ¿å¡èŠ¯ç‰‡ã€DDRç­‰)](https://www.bilibili.com/s/video/BV1zg4y1q7Jd)
  - [EGO1æ¿å¡æ–‡ä»¶]( https://github.com/LeiWang1999/FPGA/boards)
  - [Digilent Boards å…¨å®¶æ¡¶]( https://github.com/Digilent/vivado-boards)
- [ModelSimä¸Matlabæ­å»ºå›¾åƒä»¿çœŸç¯å¢ƒ(æ— éœ€ä¸Šæ¿å³å¯éªŒè¯Verilogç®—æ³•!)](http://leiblog.wang/technicaldetail/5e397c7937a947e1fa893314)
- [Pythonå®ç°Vivadoå’ŒModelSimä»¿çœŸè‡ªåŠ¨åŒ–](https://mp.weixin.qq.com/s/LvmzGJt4ywOUXO7TfyPtcg)

<h3>è§„èŒƒä½ çš„å·¥ç¨‹ğŸŒŸ</h3>

- [åä¸ºverilogç¼–ç¨‹è§„èŒƒ](http://leiblog.wang/static/FPGA/books/standard/åä¸ºverilogç¼–ç¨‹è§„èŒƒ.pdf)
- [IEEE_Verilog](http://leiblog.wang/static/FPGA/books/standard/IEEE_Verilog.pdf)

<h2 align="center">äºŒã€è¿›é˜¶èµ„æ–™</h2>
<h3>SOC System on Chip</h3>

> Xilinxç³»åˆ—æœ€å…¨æœ€è¯¦ç»†çš„æ–‡æ¡£å…¶å®æ˜¯å®˜æ–¹æä¾›çš„ [Xilinx Docnav](https://china.xilinx.com/support/documentation-navigation/overview.html)
>
> https://www.zhihu.com/question/56596019

- [MicroBlaze](https://china.xilinx.com/products/design-tools/microblaze.html)

- ZYNQ
  - [UG 585 æœ€æƒå¨çš„å®˜æ–¹æ–‡æ¡£](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)
  - [The ZYNQ Book](http://www.zynqbook.com/)
  - [The ZYNQ Book ä¸­æ–‡ç‰ˆ](http://leiblog.wang/static/FPGA/books/The_Zynq_Book_ebook_chinese.pdf)
  - [MicroZed 300å¤šç¯‡æ•™å­¦åšå®¢](http://adiuvoengineering.com/microzed-chronicles/?tdsourcetag=s_pctim_aiomsg)
  - [ç±³è”å®¢ SOC ä¿®ç‚¼ç§˜ç±](http://leiblog.wang/static/FPGA/books/ZYNQ/%E7%B1%B3%E8%81%94%E3%80%8AZYNQ%20SOC%E4%BF%AE%E7%82%BC%E7%A7%98%E7%B1%8D%E3%80%8B.pdf)

- [PYNQ](http://www.pynq.io/)
  - [Github](https://github.com/Xilinx/Pynq)
  - [Docs](https://pynq.readthedocs.io/en/v2.5.1/)
  - [DIscuss](https://discuss.pynq.io/)

<h3>HLS High-Level Synthesis</h3>

- [Xilinx å®˜æ–¹æ•™ç¨‹](http://xilinx.eetop.cn/list-83-1.html)

- [FPGA å¹¶è¡Œç¼–ç¨‹](https://github.com/xupsh/pp4fpgas-cn)

<h3>è®¡ç®—æœºä½“ç³»ç»“æ„</h3>

- [CPUè‡ªåˆ¶å…¥é—¨](http://leiblog.wang/static/FPGA/books/CPUè‡ªåˆ¶å…¥é—¨.pdf)

<h3>Hardware Driver</h3>

- [AC620ä»¥å¤ªç½‘é©±åŠ¨ èŠ¯èˆªçº¿](http://leiblog.wang/static/FPGA/books/HardwareDriver/AC620ä»¥å¤ªç½‘è®¾è®¡ä¸åº”ç”¨æ•™ç¨‹V1.0.pdf)

- [Video Series æ•™ä½ å¦‚ä½•æ­å»ºè§†é¢‘é€šè·¯](https://forums.xilinx.com/t5/Video-and-Audio/Xilinx-Video-Series/td-p/849583)

- UART
  - [HDL ç“œå¤§ä¸‰å“¥](https://mp.weixin.qq.com/s?__biz=MzI4NjE3MzUwMA==&mid=2652138569&idx=1&sn=0fd5b6a75dd563bcc0a4480c8d095179&chksm=f0003c1ac777b50cff872bb53840fdc52a6f53bcef523cb5ecdf94aa3371fc398edfdf1b7807&token=1263105418&lang=zh_CN&scene=21#wechat_redirect)

- IIC
  - [HDL ç“œå¤§ä¸‰å“¥](https://mp.weixin.qq.com/s?__biz=MzI4NjE3MzUwMA==&mid=2652139704&idx=1&sn=817b2e70e4dc7ac3dd20db5306271ccd&chksm=f00020ebc777a9fda8234e95fd00d1c1fdc64fbbac4af9b03b63dbb2df8573fb8ac40a189810&scene=21#wechat_redirect)

- SPI
  - [HDL ç“œå¤§ä¸‰å“¥](https://mp.weixin.qq.com/s?__biz=MzI4NjE3MzUwMA==&mid=2652139702&idx=1&sn=c4b450e0913083e6e4d5db29a410924f&chksm=f00020e5c777a9f356ebd73fe9c0699c606f346d8c82d54e67e036d94a57f90edbce37fa5039&scene=21#wechat_redirect)

- CAN
  - [HDL ç“œå¤§ä¸‰å“¥](https://mp.weixin.qq.com/s?__biz=MzI4NjE3MzUwMA==&mid=2652138778&idx=1&sn=144a45d6f49f51613a399eac5ff7a257&chksm=f0003d49c777b45fa9dc06810638906f5fead6acc311b450c96d541f3cd44f35869809d722fd&token=272554766&lang=zh_CN&scene=21#wechat_redirect)


<h2 align="center">ä¸‰ã€ä¼˜ç§€é¡¹ç›®</h2>
<h3>å®˜æ–¹å¼€æºé¡¹ç›®</h3>

- [ALINX é»‘é‡‘ å®˜æ–¹ä»“åº“ (åŒ…å«OVç³»åˆ—æ‘„åƒå¤´é©±åŠ¨ã€DDRé©±åŠ¨ç­‰)](https://github.com/alinxalinx)
  - [AC616](https://github.com/alinxalinx/AC616)
  - [AX4010](https://github.com/alinxalinx/AX4010)
  - [AX7035](https://github.com/alinxalinx/AX7035)
  - [AX309](https://github.com/alinxalinx/AX309)
  - [AX7101](https://github.com/alinxalinx/AX7101)
  - [AX7102](https://github.com/alinxalinx/AX7102)
  - [AX7103](https://github.com/alinxalinx/AX7103)
  - [AX7021](https://github.com/alinxalinx/AX7021)
  - [AX7010](https://github.com/alinxalinx/AX7010)
  - [AX301](https://github.com/alinxalinx/AX301)
  - [AX7020](https://github.com/alinxalinx/AX7020)
  - [AX7015](https://github.com/alinxalinx/AX7015)
- [Digilent å®˜æ–¹ä»“åº“](https://github.com/Digilent)
  - [vivado-library å¾ˆå¤šå¥½ç”¨çš„IP-VGAã€HDMIç­‰](https://github.com/Digilent/vivado-library)
  - [vivado-boards Digilentå¼€å‘æ¿çš„æ¿å¡æ–‡ä»¶](https://github.com/Digilent/vivado-boards)
    - [ä½¿ç”¨æ¿å¡æ–‡ä»¶ï¼Œè®©ä½ çš„è®¾è®¡äº‹åŠåŠŸå€](https://www.bilibili.com/s/video/BV1zg4y1q7Jd)
  - [Digilent å¤§ç¥ç”¨æˆ·ä»¬çš„é¡¹ç›®](http://www.digilent.com.cn/project/all/open.html)
- [èµ›çµæ€ä¸­æ–‡å­¦ä¹ èµ„æ–™å’Œå¼€æºè®¾è®¡](https://github.com/xupsh)
  - [74LSXX èŠ¯ç‰‡IP](https://github.com/xupsh/Digital-Design-Reference-Design/tree/dd239f50d5117917479b7a3b51eeb8a0d6945cc9/Library/74LSXX_Lib)

<h3>ä¼˜ç§€å¼€æºé¡¹ç›® - åˆçº§</h3>

- [å¸¦é—¹é’ŸåŠŸèƒ½çš„è®¡æ•°å™¨](https://github.com/LeiWang1999/DigitalAlarmClock)
  - æ¿å¡:`Nexys4 DDR`
  - åŠŸèƒ½
    - æ”¯æŒI2Såè®®é©±åŠ¨çš„éŸ³å“ï¼Œæ¥å…¥è€³æœºæ’­æ”¾é—¹é’Ÿ
    - æ”¯æŒVGAæ˜¾ç¤ºå‰©ä½™æ—¶é—´
    - æ”¯æŒé—¹é’Ÿè®¡æ•°æ—¶é’Ÿå˜é€Ÿ(ä¸€å€é€Ÿå’Œäº”å€é€Ÿ)
- [æ­å»ºä½ çš„æ•°å­—ç§¯æœ¨ é…å¥—å·¥ç¨‹](https://github.com/xupsh/Digital-Design-Lab)
  - æ¿å¡:`Basys3`|`EGO-1`
  - é…å¥—å›¾ä¹¦:[æ­å»ºä½ çš„æ•°å­—ç§¯æœ¨](https://book.douban.com/subject/30242443/)

<h3>ä¼˜ç§€å¼€æºé¡¹ç›® - ä¸­çº§</h3>

- [åŸºäºFPGAçš„æœºå™¨åšå¼ˆäº”å­æ£‹æ¸¸æˆ](https://github.com/Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang)
  - æ¿å¡:`PYNQ-Z2`
  - 2018å…¨å›½å¤§å­¦ç”ŸFPGAåˆ›æ–°è®¾è®¡é‚€è¯·èµ›ä¸€ç­‰å¥–ã€æœ€ä½³åˆ›æ„å¥–
- [CM3è½¯æ ¸ FPGA è½¦ç‰Œè¯†åˆ«ç³»ç»Ÿ](https://github.com/Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition)
  - æ¿å¡:`Nexys4 DDR`
  - å…¨å›½å¤§å­¦ç”Ÿé›†æˆç”µè·¯åˆ›æ–°åˆ›ä¸šå¤§èµ›å‚èµ›ä½œå“

<h3>ä¼˜ç§€å¼€æºé¡¹ç›® - é«˜çº§</h3>
- [PYNQé›†ç¾¤ ç±»è„‘è®¡ç®—](https://github.com/OpenHEC/SNN-simulator-on-PYNQcluster)
  - æ¿å¡:`PYNQ`
  - å…¨å›½å¤§å­¦ç”ŸFPGAåˆ›æ–°è®¾è®¡ä½œå“
