-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon May 17 21:42:53 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v14
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                     244  606309     606314            0  0        ? 
    Design Total:                            244  606309     606314            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(5,11,64,2048,2048,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,2,1,10)                                   10.000     0.000     10.000            9.000   1.035          1           0 
    mgc_add(10,0,9,0,10)                                   10.000     0.000     10.000            9.000   1.035          3           1 
    mgc_add(11,0,8,0,11)                                   11.000     0.000     11.000           10.000   1.050          1           1 
    mgc_add(12,0,10,0,13)                                  12.000     0.000     12.000           11.000   1.065          2           0 
    mgc_add(12,0,9,0,12)                                   12.000     0.000     12.000           11.000   1.065          1           1 
    mgc_add(13,0,10,0,13)                                  13.000     0.000     13.000           12.000   1.080          2           0 
    mgc_add(3,0,3,0,3)                                      3.000     0.000      3.000            2.000   0.930          1           0 
    mgc_add(4,0,2,1,4)                                      4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(64,0,1,1,65)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,2,1,64)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,64,0,64)                                  64.000     0.000     64.000           63.000   1.845         10           2 
    mgc_add(64,0,64,1,65)                                  64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(65,0,2,1,65)                                   65.000     0.000     65.000           64.000   1.860          1           1 
    mgc_add(8,0,1,0,9)                                      8.000     0.000      8.000            7.000   1.005          0           1 
    mgc_add(8,0,2,1,9)                                      8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(9,0,2,1,9)                                      9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,8,0,9)                                      9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000   0.550          0         133 
    mgc_and(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          28 
    mgc_and(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          20 
    mgc_and(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_and(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_and(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(12,2)                                          12.000     0.000     12.000            0.000   0.550          0           1 
    mgc_and(2,2)                                            2.000     0.000      2.000            0.000   0.550          0           2 
    mgc_and(51,2)                                          51.000     0.000     51.000            0.000   0.550          0           1 
    mgc_and(8,2)                                            8.000     0.000      8.000            0.000   0.550          0           2 
    mgc_div(65,11,1)                                     1665.200     0.000   1665.200            0.000  89.429          1           1 
    mgc_mul(64,0,64,0,64)                                6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000   0.080          0         255 
    mgc_mux(10,1,2)                                        10.000     0.000     10.000            0.000   0.080          0           1 
    mgc_mux(11,1,2)                                        11.000     0.000     11.000            0.000   0.080          0           1 
    mgc_mux(12,1,2)                                        12.000     0.000     12.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                          4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(63,1,2)                                        63.000     0.000     63.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                        64.000     0.000     64.000            0.000   0.080         10           2 
    mgc_mux(65,1,2)                                        65.000     0.000     65.000            0.000   0.080          0           1 
    mgc_mux(8,1,2)                                          8.000     0.000      8.000            0.000   0.080          0           1 
    mgc_mux1hot(1,3)                                        1.446     0.000      1.446            0.000   0.550          0           8 
    mgc_mux1hot(1,4)                                        1.830     0.000      1.830            0.000   1.500          0          10 
    mgc_mux1hot(10,6)                                      25.984     0.000     25.984            0.000   1.500          0           1 
    mgc_mux1hot(10,9)                                      37.505     0.000     37.505            0.000   1.500          0           1 
    mgc_mux1hot(11,5)                                      24.358     0.000     24.358            0.000   1.500          0           1 
    mgc_mux1hot(2,3)                                        2.893     0.000      2.893            0.000   0.550          0           1 
    mgc_mux1hot(2,5)                                        4.429     0.000      4.429            0.000   1.500          0           1 
    mgc_mux1hot(51,3)                                      73.763     0.000     73.763            0.000   0.550          0           1 
    mgc_mux1hot(64,3)                                      92.565     0.000     92.565            0.000   0.550          1           4 
    mgc_mux1hot(64,4)                                     117.142     0.000    117.142            0.000   1.500          0           2 
    mgc_mux1hot(64,5)                                     141.720     0.000    141.720            0.000   1.500          0           1 
    mgc_mux1hot(65,3)                                      94.011     0.000     94.011            0.000   0.550          0           1 
    mgc_nand(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          17 
    mgc_nand(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nand(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nand(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          32 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          17 
    mgc_nor(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          19 
    mgc_nor(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_nor(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nor(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           7 
    mgc_nor(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_nor(1,9)                                            2.000     0.000      2.000            0.000   1.500          0          52 
    mgc_not(1)                                              0.000     0.000      0.000            0.000   0.000          0         317 
    mgc_not(10)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(2)                                              0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(51)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                             0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(8)                                              0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                              0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000   0.550          0         119 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000   0.550          0          46 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000   0.550          0          21 
    mgc_or(1,5)                                             1.000     0.000      1.000            0.000   0.550          0          13 
    mgc_or(1,6)                                             1.000     0.000      1.000            0.000   0.550          0           8 
    mgc_or(1,7)                                             2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_or(10,2)                                           10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_or(2,2)                                             2.000     0.000      2.000            0.000   0.550          0           2 
    mgc_or(51,2)                                           51.000     0.000     51.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           7 
    mgc_reg_pos(10,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(11,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(12,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(4,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(64,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(65,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(8,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(64,64,1)                                     8104.865     0.000   8104.865            0.000 226.321          1           1 
    mgc_shift_l(1,0,4,10)                                   8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xnor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_xor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                                       
    TOTAL AREA (After Assignment):                      18551.883    10.000  12472.000          307.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   17571.4          37291.8          18565.9        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           17571.4 (100%)   37277.8 (100%)   18551.9 (100%) 
      MUX:                732.6   (4%)    2221.0   (6%)    1595.1   (9%) 
      FUNC:             16838.8  (96%)   34686.8  (93%)   16175.8  (87%) 
      LOGIC:                0.0            370.0   (1%)     781.0   (4%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0             14.0   (0%)      14.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0             14.0 (100%)      14.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                                                             Size(bits) Gated Register CG Opt Done Variables                                                                            
    ------------------------------------------------------------------------------------ ---------- -------------- ----------- ------------------------------------------------------------------------------------
    operator_<66,true>:div:cmp.a                                                                 65                            operator_<66,true>:div:cmp.a                                                         
    VEC_LOOP-1:COMP_LOOP-1:acc#8.itm                                                             64         Y           Y      VEC_LOOP-1:COMP_LOOP-1:acc#8.itm                                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:acc#8.itm                                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:acc#8.itm                                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:acc#8.itm                                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-1:modExp#1:while:mul.itm                                        
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:modExp#1:while:mul.mut                                        
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:modExp#1:while:mul.itm                                        
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:modExp#1:while:mul.mut                                        
                                                                                                                               modExp:while:mul.itm                                                                 
    modExp:base#1.sva                                                                            64         Y           Y      modExp:base#1.sva                                                                    
                                                                                                                               modExp:base#3.sva                                                                    
                                                                                                                               modExp:base#2.sva                                                                    
                                                                                                                               modExp:base#4.sva                                                                    
                                                                                                                               modExp:base.sva                                                                      
                                                                                                                               modulo#3:mux#1.itm                                                                   
                                                                                                                               modulo#3:mux#3.itm                                                                   
    modExp:result.sva                                                                            64         Y           Y      modExp:result.sva                                                                    
    modulo:result:rem:cmp.a                                                                      64                            modulo:result:rem:cmp.a                                                              
    modulo:result:rem:cmp.b                                                                      64                            modulo:result:rem:cmp.b                                                              
    operator-<64,false>:acc.mut(63:0)                                                            64         Y           Y      operator-<64,false>:acc.mut                                                          
                                                                                                                               operator>><64,false>:slc(modExp:exp)(63-1).itm                                       
                                                                                                                               VEC_LOOP-1:COMP_LOOP-1:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-1:modExp#1:while:if:mul.mut                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:modExp#1:while:if:mul.itm                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:modExp#1:while:if:mul.mut                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:modExp#1:while:if:mul.itm                                     
                                                                                                                               modExp:while:if:mul.mut                                                              
                                                                                                                               VEC_LOOP-1:COMP_LOOP-1:mul.mut                                                       
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:mul.mut                                                       
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:mul.mut                                                       
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:mul.mut                                                       
                                                                                                                               modExp#1:result#1.sva                                                                
                                                                                                                               modExp#1:result.sva                                                                  
                                                                                                                               modExp#1:result#3.sva                                                                
                                                                                                                               modExp#1:result.sva.dfm                                                              
                                                                                                                               modExp#1:result#2.sva                                                                
                                                                                                                               modExp#1:result#2.sva.dfm                                                            
    p.sva                                                                                        64         Y           Y      p.sva                                                                                
    r.sva                                                                                        64         Y           Y      r.sva                                                                                
    tmp#2.lpi#4.dfm                                                                              64         Y           Y      tmp#2.lpi#4.dfm                                                                      
                                                                                                                               tmp#4.lpi#4.dfm                                                                      
                                                                                                                               tmp#6.lpi#4.dfm                                                                      
                                                                                                                               tmp.lpi#4.dfm                                                                        
                                                                                                                               modExp:exp.sva                                                                       
    COMP_LOOP:acc#1.cse#2.sva                                                                    12         Y           Y      COMP_LOOP:acc#1.cse#2.sva                                                            
                                                                                                                               COMP_LOOP:acc#1.cse.sva                                                              
    COMP_LOOP:acc#10.cse(12:1)#1.sva                                                             12         Y           Y      COMP_LOOP:acc#10.cse(12:1)#1.sva                                                     
                                                                                                                               COMP_LOOP:acc#10.cse(12:1)#2.sva                                                     
                                                                                                                               COMP_LOOP:acc#10.cse(12:1)#3.sva                                                     
                                                                                                                               COMP_LOOP:acc#10.cse(12:1).sva                                                       
    VEC_LOOP:j#1(12:0).sva(11:0)                                                                 12         Y           Y      VEC_LOOP:j#1(12:0).sva(11:0)                                                         
    reg(VEC_LOOP-1:acc#1.psp).ftd#1                                                              12         Y           Y      reg(VEC_LOOP-1:acc#1.psp).ftd#1                                                      
    COMP_LOOP:acc.psp#1.sva                                                                      11         Y           Y      COMP_LOOP:acc.psp#1.sva                                                              
                                                                                                                               COMP_LOOP:acc.psp.sva                                                                
    STAGE_LOOP:lshift.psp.sva                                                                    10         Y           Y      STAGE_LOOP:lshift.psp.sva                                                            
    operator_<66,true>:div:cmp.b(9:0)                                                            10                            operator_<66,true>:div:cmp.b(9:0)                                                    
    COMP_LOOP:k(9:1)#1.sva(7:0)                                                                   8         Y           Y      COMP_LOOP:k(9:1)#1.sva(7:0)                                                          
                                                                                                                               COMP_LOOP:k(9:1).sva(7:0)                                                            
    STAGE_LOOP:i(3:0).sva                                                                         4         Y           Y      STAGE_LOOP:i(3:0).sva                                                                
    VEC_LOOP-1:COMP_LOOP-1:operator><64,false>#1:slc(operator><64,false>#1:acc)(9)#1.itm          1         Y           Y      VEC_LOOP-1:COMP_LOOP-1:operator><64,false>#1:slc(operator><64,false>#1:acc)(9)#1.itm 
                                                                                                                               VEC_LOOP-1:operator><64,false>#1:slc(COMP_LOOP-2:operator><64,false>#1:acc)(8).itm   
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:operator><64,false>#1:slc(operator><64,false>#1:acc)(9)#1.itm 
                                                                                                                               VEC_LOOP-2:operator><64,false>#1:slc(COMP_LOOP-2:operator><64,false>#1:acc)(8).itm   
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                                     
    exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while.sva                                                1         Y           Y      exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while.sva                                       
                                                                                                                               exit:VEC_LOOP-2:COMP_LOOP-1:modExp#1:while.sva                                       
                                                                                                                               exit:modExp:while.sva                                                                
                                                                                                                               exit:VEC_LOOP-1:COMP_LOOP.sva                                                        
                                                                                                                               exit:VEC_LOOP-2:COMP_LOOP.sva                                                        
    modExp:exp#1(0)#1.sva                                                                         1                            modExp:exp#1(0)#1.sva                                                                
                                                                                                                               modExp:exp#1(0)#2.sva                                                                
                                                                                                                               modExp:exp#1(0)#3.sva                                                                
                                                                                                                               modExp:exp#1(0).sva                                                                  
                                                                                                                               operator%<64,false>:slc(modExp:exp)(0)#1.itm                                         
    modExp:exp#1(0)#1.sva#1                                                                       1         Y           Y      modExp:exp#1(0)#1.sva#1                                                              
                                                                                                                               modExp:exp#1(0)#3.sva#1                                                              
                                                                                                                               modExp:exp#1(1)#2.sva                                                                
                                                                                                                               modExp:exp#1(1).sva                                                                  
    modExp:exp#1(1)#1.sva                                                                         1                            modExp:exp#1(1)#1.sva                                                                
                                                                                                                               modExp:exp#1(1)#3.sva                                                                
                                                                                                                               modExp:exp#1(2)#2.sva                                                                
                                                                                                                               modExp:exp#1(2).sva                                                                  
                                                                                                                               modExp:exp#1(8)#1.sva                                                                
                                                                                                                               modExp:exp#1(8)#3.sva                                                                
    modExp:exp#1(2)#1.sva                                                                         1         Y           Y      modExp:exp#1(2)#1.sva                                                                
                                                                                                                               modExp:exp#1(2)#3.sva                                                                
                                                                                                                               modExp:exp#1(3)#2.sva                                                                
                                                                                                                               modExp:exp#1(3).sva                                                                  
    modExp:exp#1(3)#1.sva                                                                         1         Y           Y      modExp:exp#1(3)#1.sva                                                                
                                                                                                                               modExp:exp#1(3)#3.sva                                                                
                                                                                                                               modExp:exp#1(4)#2.sva                                                                
                                                                                                                               modExp:exp#1(4).sva                                                                  
    modExp:exp#1(4)#1.sva                                                                         1         Y           Y      modExp:exp#1(4)#1.sva                                                                
                                                                                                                               modExp:exp#1(4)#3.sva                                                                
                                                                                                                               modExp:exp#1(5)#2.sva                                                                
                                                                                                                               modExp:exp#1(5).sva                                                                  
    modExp:exp#1(5)#1.sva                                                                         1         Y           Y      modExp:exp#1(5)#1.sva                                                                
                                                                                                                               modExp:exp#1(5)#3.sva                                                                
                                                                                                                               modExp:exp#1(6)#2.sva                                                                
                                                                                                                               modExp:exp#1(6).sva                                                                  
    modExp:exp#1(6)#1.sva                                                                         1         Y           Y      modExp:exp#1(6)#1.sva                                                                
                                                                                                                               modExp:exp#1(6)#3.sva                                                                
                                                                                                                               modExp:exp#1(7)#2.sva                                                                
                                                                                                                               modExp:exp#1(7).sva                                                                  
    modExp:exp#1(7)#1.sva                                                                         1                            modExp:exp#1(7)#1.sva                                                                
                                                                                                                               modExp:exp#1(7)#3.sva                                                                
                                                                                                                               modExp:exp#1(8)#2.sva                                                                
                                                                                                                               modExp:exp#1(8).sva                                                                  
    operator-<64,false>:acc.mut(64)                                                               1         Y           Y      operator-<64,false>:acc.mut                                                          
                                                                                                                               operator>><64,false>:slc(modExp:exp)(63-1).itm                                       
                                                                                                                               VEC_LOOP-1:COMP_LOOP-1:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:acc#5.mut                                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-1:modExp#1:while:if:mul.mut                                     
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:modExp#1:while:if:mul.itm                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:modExp#1:while:if:mul.mut                                     
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:modExp#1:while:if:mul.itm                                     
                                                                                                                               modExp:while:if:mul.mut                                                              
                                                                                                                               VEC_LOOP-1:COMP_LOOP-1:mul.mut                                                       
                                                                                                                               VEC_LOOP-1:COMP_LOOP-2:mul.mut                                                       
                                                                                                                               VEC_LOOP-2:COMP_LOOP-1:mul.mut                                                       
                                                                                                                               VEC_LOOP-2:COMP_LOOP-2:mul.mut                                                       
                                                                                                                               modExp#1:result#1.sva                                                                
                                                                                                                               modExp#1:result.sva                                                                  
                                                                                                                               modExp#1:result#3.sva                                                                
                                                                                                                               modExp#1:result.sva.dfm                                                              
                                                                                                                               modExp#1:result#2.sva                                                                
                                                                                                                               modExp#1:result#2.sva.dfm                                                            
    reg(vec:rsc.triosy(0)(1):obj.ld).cse                                                          1                            reg(vec:rsc.triosy(0)(1):obj.ld).cse                                                 
                                                                                                                                                                                                                    
    Total:                                                                                      745            538         538 (Total Gating Ratio: 0.72, CG Opt Gating Ratio: 0.72)                                
    
  Timing Report
    Critical Path
      Max Delay:  14.510867000000003
      Slack:      5.489132999999997
      
      Path                                                                                                           Startpoint                                       Endpoint                                                            Delay   Slack   
      -------------------------------------------------------------------------------------------------------------- ------------------------------------------------ ------------------------------------------------------------------- ------- -------
      1                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                14.5109 5.4891  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#2                                                                                                                                                                    0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#2.itm                                                                                                                                                                0.0000  12.4609 
        inPlaceNTT_DIT:core/mux1h                                                                                    mgc_mux1hot_64_5                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                                                     0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                                                      0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                                                                  0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                                                              mgc_mux1hot_65_3                                                                                                     0.5500  14.5109 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                                                               0.0000  14.5109 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                                                                      0.0000  14.5109 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                                                                  0.0000  14.5109 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                                                         mgc_reg_pos_1_0_0_0_0_1_1                                                                                            0.0000  14.5109 
                                                                                                                                                                                                                                                          
      2                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1              14.5109 5.4891  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#2                                                                                                                                                                    0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#2.itm                                                                                                                                                                0.0000  12.4609 
        inPlaceNTT_DIT:core/mux1h                                                                                    mgc_mux1hot_64_5                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                                                     0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                                                      0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                                                                  0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                                                              mgc_mux1hot_65_3                                                                                                     0.5500  14.5109 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                                                               0.0000  14.5109 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0)                                                                                                                                                                    0.0000  14.5109 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm                                                                                                                                                                0.0000  14.5109 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                                                       mgc_reg_pos_64_0_0_0_0_1_1                                                                                           0.0000  14.5109 
                                                                                                                                                                                                                                                          
      3                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1              14.5109 5.4891  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.b                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#2                                                                                                                                                                    0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#2.itm                                                                                                                                                                0.0000  12.4609 
        inPlaceNTT_DIT:core/mux1h                                                                                    mgc_mux1hot_64_5                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                                                     0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                                                      0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                                                                  0.0000  13.9609 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                                                              mgc_mux1hot_65_3                                                                                                     0.5500  14.5109 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                                                               0.0000  14.5109 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0)                                                                                                                                                                    0.0000  14.5109 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm                                                                                                                                                                0.0000  14.5109 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                                                       mgc_reg_pos_64_0_0_0_0_1_1                                                                                           0.0000  14.5109 
                                                                                                                                                                                                                                                          
      4                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT/vec:rsc(0)(1).adra                                   14.4609 5.5391  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(12-0)                                                                                                                                                                      0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(12-0).itm                                                                                                                                                                  0.0000  12.4609 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#3                                                                        mgc_mux1hot_11_5                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/vec:rsc(0)(0)i.adra_d.pff                                                                                                                                                                                     0.0000  13.9609 
        inPlaceNTT_DIT/vec:rsc(0)(0)i.adra_d.iff                                                                                                                                                                                          0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,11,64,2048,2048,64,1)gen/adra_d                                                                                                                                           0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,11,64,2048,2048,64,1)gen/COMP_LOOP:slc(adra_d)(10-0)                                                                                                                      0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,11,64,2048,2048,64,1)gen/COMP_LOOP:asn(adra)                                                                                                                              0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,11,64,2048,2048,64,1)gen/adra                                                                                                                                             0.0000  13.9609 
        inPlaceNTT_DIT/vec:rsc(0)(1).adra                                                                                                                                                                                                 0.5000  14.4609 
                                                                                                                                                                                                                                                          
      5                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT/vec:rsc(0)(0).adra                                   14.4609 5.5391  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(12-0)                                                                                                                                                                      0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(12-0).itm                                                                                                                                                                  0.0000  12.4609 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#3                                                                        mgc_mux1hot_11_5                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/vec:rsc(0)(0)i.adra_d.pff                                                                                                                                                                                     0.0000  13.9609 
        inPlaceNTT_DIT/vec:rsc(0)(0)i.adra_d.iff                                                                                                                                                                                          0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/adra_d                                                                                                                                           0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/COMP_LOOP:slc(adra_d)(10-0)                                                                                                                      0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/COMP_LOOP:asn(adra)                                                                                                                              0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/adra                                                                                                                                             0.0000  13.9609 
        inPlaceNTT_DIT/vec:rsc(0)(0).adra                                                                                                                                                                                                 0.5000  14.4609 
                                                                                                                                                                                                                                                          
      6                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b) inPlaceNTT_DIT/vec:rsc(0)(0).adra                                   14.4609 5.5391  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.b                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(12-0)                                                                                                                                                                      0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(12-0).itm                                                                                                                                                                  0.0000  12.4609 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#3                                                                        mgc_mux1hot_11_5                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/vec:rsc(0)(0)i.adra_d.pff                                                                                                                                                                                     0.0000  13.9609 
        inPlaceNTT_DIT/vec:rsc(0)(0)i.adra_d.iff                                                                                                                                                                                          0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/adra_d                                                                                                                                           0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/COMP_LOOP:slc(adra_d)(10-0)                                                                                                                      0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/COMP_LOOP:asn(adra)                                                                                                                              0.0000  13.9609 
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(4,11,64,2048,2048,64,1)gen/adra                                                                                                                                             0.0000  13.9609 
        inPlaceNTT_DIT/vec:rsc(0)(0).adra                                                                                                                                                                                                 0.5000  14.4609 
                                                                                                                                                                                                                                                          
      7                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                       13.9609 6.0391  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#3                                                                                                                                                                    0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#3.itm                                                                                                                                                                0.0000  12.4609 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                                    mgc_mux1hot_64_4                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                                     0.0000  13.9609 
                                                                                                                                                                                                                                                          
      8                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b) inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                       13.9609 6.0391  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.b                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#3                                                                                                                                                                    0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#3.itm                                                                                                                                                                0.0000  12.4609 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                                    mgc_mux1hot_64_4                                                                                                     1.5000  13.9609 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                                     0.0000  13.9609 
                                                                                                                                                                                                                                                          
      9                                                                                                              inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while) 13.0109 6.9891  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#1                                                                                                                                                                    0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(63-0)#1.itm                                                                                                                                                                0.0000  12.4609 
        inPlaceNTT_DIT:core/modExp:while:not                                                                         mgc_not_1                                                                                                            0.0000  12.4609 
        inPlaceNTT_DIT:core/modExp:while:not.itm                                                                                                                                                                                          0.0000  12.4609 
        inPlaceNTT_DIT:core/modExp:while:mux1h                                                                       mgc_mux1hot_1_3                                                                                                      0.5500  13.0109 
        inPlaceNTT_DIT:core/modExp:while:mux1h.itm                                                                                                                                                                                        0.0000  13.0109 
        inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while)                                          mgc_reg_pos_1_0_0_1_1_1_1                                                                                            0.0000  13.0109 
                                                                                                                                                                                                                                                          
      10                                                                                                             inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(1):obj.ld)                13.0109 6.9891  
                                                                                                                                                                                                                                                          
        Instance                                                                                                     Component                                                                                                            Delta   Delay   
        --------                                                                                                     ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                             mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                                                       0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                                                                    mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/modulo:qelse:acc                                                                         mgc_addc_64_0_64_0_64                                                                                                1.8450  8.4859  
        inPlaceNTT_DIT:core/modulo:_qr.sva#1:mx0w5                                                                                                                                                                                        0.0000  8.4859  
        inPlaceNTT_DIT:core/modulo:result:mux                                                                        mgc_mux_64_1_2                                                                                                       0.0800  8.5659  
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0)                                                                                                                                                         0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(modExp:base#1.sva:mx1)(9-0).itm                                                                                                                                                     0.0000  8.5659  
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5                                                            mgc_mux1hot_10_6                                                                                                     1.5000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h#5.itm                                                                                                                                                                             0.0000  10.0659 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7                                                               mgc_or_10_2                                                                                                          0.5500  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:or#7.itm                                                                                                                                                                                0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5                                                                                                                                                                                  0.0000  10.6159 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc#5.itm                                                                                                                                                                              0.0000  10.6159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                                                        mgc_addc_64_0_64_1_65                                                                                                1.8450  12.4609 
        inPlaceNTT_DIT:core/z.out#3                                                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(2-0)                                                                                                                                                                       0.0000  12.4609 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#3)(2-0).itm                                                                                                                                                                   0.0000  12.4609 
        inPlaceNTT_DIT:core/STAGE_LOOP:not#2                                                                         mgc_not_1                                                                                                            0.0000  12.4609 
        inPlaceNTT_DIT:core/STAGE_LOOP:not#2.itm                                                                                                                                                                                          0.0000  12.4609 
        inPlaceNTT_DIT:core/and#73                                                                                   mgc_and_1_5                                                                                                          0.5500  13.0109 
        inPlaceNTT_DIT:core/and#73.itm                                                                                                                                                                                                    0.0000  13.0109 
        inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(1):obj.ld)                                                         mgc_reg_pos_1_0_0_1_1_0_0                                                                                            0.0000  13.0109 
                                                                                                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                                  Port                                              Slack (Delay) Messages 
      --------------------------------------------------------------------------------------------------------- ----------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT:core/reg(p)                                                                                p:rsci.idat                                     20.0000  0.0000          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:i(3:0))                                                                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm               17.6550  2.3450          
      inPlaceNTT_DIT:core/reg(r)                                                                                r:rsci.idat                                     20.0000  0.0000          
      inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(1):obj.ld)                                                      and#73.itm                                       6.9891 13.0109          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                                          modulo:result:mux1h#2.itm                        6.0391 13.9609          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                                                          p.sva                                           11.8100  8.1900          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                                                     operator-<64,false>:mux.itm                      7.4591 12.5409          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))                                                STAGE_LOOP:mux.itm                              18.2700  1.7300          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:lshift.psp)                                                            STAGE_LOOP:lshift.psp.sva:mx0w0                 19.0500  0.9500          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                                                      slc(operator-<64,false>:mux1h#2.rgt)(64).itm     5.4891 14.5109          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                                                    slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm   5.4891 14.5109          
      inPlaceNTT_DIT:core/reg(VEC_LOOP:j#1(12:0).sva(11:0))                                                     VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm         6.9891 13.0109          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:k(9:1)#1.sva(7:0))                                                      COMP_LOOP:k:COMP_LOOP:k:and.itm                 17.1850  2.8150          
      inPlaceNTT_DIT:core/reg(modExp:result)                                                                    modExp:result:mux1h#1.itm                       10.9641  9.0359          
      inPlaceNTT_DIT:core/reg(modExp:base#1)                                                                    r:mux1h#1.itm                                   10.0141  9.9859          
      inPlaceNTT_DIT:core/reg(tmp#2.lpi#4.dfm)                                                                  COMP_LOOP:mux1h#8.itm                            9.6211 10.3789          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)                                                                COMP_LOOP:or#3.itm                               8.2011 11.7989          
      inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while)                                       modExp:while:mux1h.itm                           6.9891 13.0109          
      inPlaceNTT_DIT:core/reg(VEC_LOOP-1:COMP_LOOP-1:acc#8)                                                     modExp:while:modExp:while:mux.itm                9.5091 10.4909          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc.psp#1)                                                              z.out#2                                         16.2700  3.7300          
      inPlaceNTT_DIT:core/reg(VEC_LOOP-1:COMP_LOOP-1:operator><64,false>#1:slc(operator><64,false>#1:acc)(9)#1) operator><64,false>#1:mux1h.itm                  6.9891 13.0109          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)                                                                  z.out#4                                         17.7550  2.2450          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)#1                                                              COMP_LOOP:COMP_LOOP:mux.itm                     18.7400  1.2600          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(1)#1)                                                                COMP_LOOP:and#1.itm                             16.0600  3.9400          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(2)#1)                                                                COMP_LOOP:mux1h#25.itm                          17.8000  2.2000          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(3)#1)                                                                COMP_LOOP:mux1h#28.itm                          17.8000  2.2000          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(4)#1)                                                                COMP_LOOP:mux1h#31.itm                          17.8000  2.2000          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(5)#1)                                                                COMP_LOOP:mux1h#34.itm                          17.8000  2.2000          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(6)#1)                                                                COMP_LOOP:mux1h#37.itm                          17.8000  2.2000          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(7)#1)                                                                COMP_LOOP:and.itm                               16.1400  3.8600          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(12:1)#1)                                                     operator><64,false>#1:slc(z.out#3)(12-0)#13.itm  7.5391 12.4609          
      inPlaceNTT_DIT:core/reg(VEC_LOOP-1:acc#1.psp)#1                                                           operator><64,false>#1:slc(z.out#3)(12-0)#4.itm   7.5391 12.4609          
      inPlaceNTT_DIT                                                                                            vec:rsc(0)(0).adra                               5.5391 14.4609          
      inPlaceNTT_DIT                                                                                            vec:rsc(0)(0).da                                10.9341  9.0659          
      inPlaceNTT_DIT                                                                                            vec:rsc(0)(0).wea                               16.7400  3.2600          
      inPlaceNTT_DIT                                                                                            vec:rsc.triosy(0)(0).lz                         19.6800  0.3200          
      inPlaceNTT_DIT                                                                                            vec:rsc(0)(1).adra                               5.5391 14.4609          
      inPlaceNTT_DIT                                                                                            vec:rsc(0)(1).da                                10.9341  9.0659          
      inPlaceNTT_DIT                                                                                            vec:rsc(0)(1).wea                               16.7400  3.2600          
      inPlaceNTT_DIT                                                                                            vec:rsc.triosy(0)(1).lz                         19.6800  0.3200          
      inPlaceNTT_DIT                                                                                            p:rsc.triosy.lz                                 19.6800  0.3200          
      inPlaceNTT_DIT                                                                                            r:rsc.triosy.lz                                 19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     2 
    -                  65     2 
    -                  64     2 
    -                  12     1 
    -                  11     1 
    -                  10     2 
    and                         
    -                   8     2 
    -                  51     1 
    -                   2     2 
    -                  12     1 
    -                   1   192 
    div                         
    -                  65     1 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     1 
    mux                         
    -                   8     1 
    -                  65     1 
    -                  64     2 
    -                  63     1 
    -                   4     1 
    -                  12     1 
    -                  11     1 
    -                  10     1 
    -                   1   255 
    mux1h                       
    -                  65     1 
    -                  64     7 
    -                  51     1 
    -                   2     2 
    -                  11     1 
    -                  10     2 
    -                   1    18 
    nand                        
    -                   1    26 
    nor                         
    -                   1   140 
    not                         
    -                   9     1 
    -                   8     1 
    -                  64     2 
    -                  51     1 
    -                   2     1 
    -                  10     1 
    -                   1   317 
    or                          
    -                  51     1 
    -                   2     2 
    -                  10     1 
    -                   1   208 
    read_port                   
    -                  64     2 
    read_sync                   
    -                   0     4 
    reg                         
    -                   8     1 
    -                  65     1 
    -                  64     9 
    -                   4     1 
    -                  12     4 
    -                  11     1 
    -                  10     2 
    -                   1    13 
    rem                         
    -                  64     1 
    xnor                        
    -                   1     2 
    xor                         
    -                   1     1 
    
  End of Report
