{
	"author": ["Let√≠cia Maria Veiras Bolzani", "Andrea Calimera", "Alberto Macii", "Enrico Macii", "Massimo Poncino"],
	"booktitle": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/BolzaniCMMP09",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090684&count=326&index=70",
	"pages": "334-339",
	"publisher": "IEEE",
	"stemmed": ["enabl", "concurr", "clock", "and", "power", "gate", "in", "an", "industri", "design", "flow"],
	"tag": ["concurrent", "design", "industrial", "power management"],
	"title": "Enabling concurrent clock and power gating in an industrial design flow",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}