Test pipeline from decode to writeback under normal conditions

Test exceptions and interrupts

Verify entire pipeline 

Add AXI interface for memory operations

Memory load: supply N words in N clock cycles after L amount of clock cycles. Valid signal is kept high until all words are accepted

Add burst / single store / load options