### Verilog_Projects
Verilog Projects – Combinational & Sequential Circuits

This repository contains my Verilog HDL practice codes for core Digital Electronics building blocks — useful for understanding RTL design and Design Verification concepts.
##📂 Contents
#🔸 Combinational Circuits
Half Adder / Full Adder
Half Subtractor / Full Subtractor
Multibit Adder
Encoder / Decoder
Multiplexers / Demultiplexers
Comparator
Binary ↔ Gray Code Conversion

#🔸 Sequential Circuits
SR, JK, D, and T Flip-Flops
Counters (Up, Down, MOD-N, Gray Code Counter)
Shift Registers
Finite State Machine Examples 

#🔸 Verilog Concepts
Blocking vs Non-Blocking Assignments

#🛠️ Tools Used
ModelSim / QuestaSim – simulation
Xilinx Vivado / ISE – waveform visualization

#🚀 How to Run
Clone the repo
Open any module’s .v file and its corresponding testbench
Simulate using your preferred tool (ModelSim/Vivado)
View waveforms and verify outputs

#🎯 Purpose
This repo reflects my journey in:
Practicing Verilog coding & testbenching
Strengthening digital design fundamentals
Preparing for Design Verification Engineer interviews
