*****************************************************************

  Device    [TSERDES_CLKGEN]

  Author    [xiexin]

  Abstract  [The Prim Device Of TSERDES]

  Revision History:

********************************************************************************/
prim
device TSERDES_CLKGEN
{
    parameter
    (
        config string   CP_CLK_POL4 = "FALSE",
        config string   CP_CLK_POL5 = "FALSE",
        config string   CP_CLK_POL6 = "FALSE"
    )
    port 
    ( 
        input       OCLKDIV,
        input       OCLKDIVB,
        input       SERCLK,
        input       SERCLKB,
        input       OCLK,
        input       OCLKB,
        output      CLK_STG0,
        output      CLK_STG1,
        output      CLK_STG2_0,
        output      CLK_STG2_1
    );
};

/**Device***********************************************************************

  Device    [TSERDES_CLKGEN]
  
  Author    [shenqiang]  

  Abstract  [This specified how to propagate the input signal to the outputs based on
             configuration]

  Revision History:

********************************************************************************/
propagation pop of TSERDES_CLKGEN
{
    propagate ( OCLKDIV --> CLK_STG0);
    propagate ( OCLKDIVB --> CLK_STG0);
    propagate ( SERCLK --> CLK_STG0);
    propagate ( SERCLKB --> CLK_STG0);
    propagate ( OCLK --> CLK_STG0);
    propagate ( OCLKB --> CLK_STG0);
    
    propagate ( OCLKDIV --> CLK_STG1);
    propagate ( OCLKDIVB --> CLK_STG1);
    propagate ( SERCLK --> CLK_STG1);
    propagate ( SERCLKB --> CLK_STG1);
    propagate ( OCLK --> CLK_STG1);
    propagate ( OCLKB --> CLK_STG1);
    
    propagate ( OCLKDIV --> CLK_STG2_0);
    propagate ( OCLKDIVB --> CLK_STG2_0);
    propagate ( SERCLK --> CLK_STG2_0);
    propagate ( SERCLKB --> CLK_STG2_0);
    propagate ( OCLK --> CLK_STG2_0);
    propagate ( OCLKB --> CLK_STG2_0);
    
    propagate ( OCLKDIV --> CLK_STG2_1);
    propagate ( OCLKDIVB --> CLK_STG2_1);
    propagate ( SERCLK --> CLK_STG2_1);
    propagate ( SERCLKB --> CLK_STG2_1);
    propagate ( OCLK --> CLK_STG2_1);
    propagate ( OCLKB --> CLK_STG2_1);
    
    
}; // end of propagation for TSERDES_CLKGEN
