Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug 20 21:28:06 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mealy_fsm_serial_detector_timing_summary_routed.rpt -pb mealy_fsm_serial_detector_timing_summary_routed.pb -rpx mealy_fsm_serial_detector_timing_summary_routed.rpx -warn_on_violation
| Design       : mealy_fsm_serial_detector
| Device       : 7a35tl-fgg484
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            detected
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.081ns  (logic 4.004ns (56.536%)  route 3.078ns (43.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    P16                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  serial_in_IBUF_inst/O
                         net (fo=3, routed)           1.200     2.223    serial_in_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.148     2.371 r  detected_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.878     4.249    detected_OBUF
    N15                  OBUF (Prop_obuf_I_O)         2.832     7.081 r  detected_OBUF_inst/O
                         net (fo=0)                   0.000     7.081    detected
    N15                                                               r  detected (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.704ns  (logic 1.196ns (44.247%)  route 1.507ns (55.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    P16                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  serial_in_IBUF_inst/O
                         net (fo=3, routed)           1.200     2.223    serial_in_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.173     2.396 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.307     2.704    next_state[0]
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.039ns  (logic 1.171ns (57.440%)  route 0.868ns (42.560%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    P16                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  serial_in_IBUF_inst/O
                         net (fo=3, routed)           0.868     1.891    serial_in_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.148     2.039 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.039    next_state[1]
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.925ns  (logic 1.021ns (53.017%)  route 0.904ns (46.983%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R17                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.925    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.925ns  (logic 1.021ns (53.017%)  route 0.904ns (46.983%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R17                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.925    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.255ns (51.699%)  route 0.238ns (48.301%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.238     0.431    state[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.062     0.493 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.493    next_state[1]
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.250ns (39.314%)  route 0.386ns (60.686%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.234     0.427    state[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.057     0.484 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.151     0.636    next_state[0]
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.431ns (50.225%)  route 0.427ns (49.775%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.427     0.859    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.431ns (50.225%)  route 0.427ns (49.775%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.427     0.859    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            detected
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.486ns (64.578%)  route 0.815ns (35.422%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.234     0.427    state[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.062     0.489 r  detected_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.581     1.070    detected_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.231     2.301 r  detected_OBUF_inst/O
                         net (fo=0)                   0.000     2.301    detected
    N15                                                               r  detected (OUT)
  -------------------------------------------------------------------    -------------------





