{
  "Top": "edgedetect",
  "RtlTop": "edgedetect",
  "RtlPrefix": "",
  "RtlSubPrefix": "edgedetect_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image_rgb": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_rgb_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_rgb_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "image_gray": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_gray_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_gray_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "temp_buf": {
      "index": "2",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "temp_buf_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "temp_buf_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "filter": {
      "index": "3",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "4",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "edgedetect"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.667",
    "Uncertainty": "1.80009",
    "IsCombinational": "0",
    "II": "18005296",
    "Latency": "18005295"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "edgedetect",
    "Version": "1.0",
    "DisplayName": "Edgedetect",
    "Revision": "2113642728",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_edgedetect_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/edgedetect.cpp"],
    "Vhdl": [
      "impl\/vhdl\/edgedetect_control_s_axi.vhd",
      "impl\/vhdl\/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.vhd",
      "impl\/vhdl\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.vhd",
      "impl\/vhdl\/edgedetect_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/edgedetect_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_gmem_m_axi.vhd",
      "impl\/vhdl\/edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1.vhd",
      "impl\/vhdl\/edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1.vhd",
      "impl\/vhdl\/edgedetect_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/edgedetect_sitodp_32ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/edgedetect_sparsemux_9_3_64_1_1.vhd",
      "impl\/vhdl\/edgedetect_udiv_20ns_12ns_8_24_1.vhd",
      "impl\/vhdl\/edgedetect.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/edgedetect_control_s_axi.v",
      "impl\/verilog\/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.v",
      "impl\/verilog\/edgedetect_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.v",
      "impl\/verilog\/edgedetect_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/edgedetect_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/edgedetect_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/edgedetect_gmem_m_axi.v",
      "impl\/verilog\/edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1.v",
      "impl\/verilog\/edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1.v",
      "impl\/verilog\/edgedetect_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/edgedetect_sitodp_32ns_64_5_no_dsp_1.v",
      "impl\/verilog\/edgedetect_sparsemux_9_3_64_1_1.v",
      "impl\/verilog\/edgedetect_udiv_20ns_12ns_8_24_1.v",
      "impl\/verilog\/edgedetect.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/edgedetect_v1_0\/data\/edgedetect.mdd",
      "impl\/misc\/drivers\/edgedetect_v1_0\/data\/edgedetect.tcl",
      "impl\/misc\/drivers\/edgedetect_v1_0\/data\/edgedetect.yaml",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect.c",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect.h",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect_hw.h",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect_linux.c",
      "impl\/misc\/drivers\/edgedetect_v1_0\/src\/xedgedetect_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/edgedetect.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/edgedetect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "edgedetect_sitodp_32ns_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name edgedetect_sitodp_32ns_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_rgb_1",
          "access": "W",
          "description": "Data signal of image_rgb",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_rgb",
              "access": "W",
              "description": "Bit 31 to 0 of image_rgb"
            }]
        },
        {
          "offset": "0x14",
          "name": "image_rgb_2",
          "access": "W",
          "description": "Data signal of image_rgb",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_rgb",
              "access": "W",
              "description": "Bit 63 to 32 of image_rgb"
            }]
        },
        {
          "offset": "0x1c",
          "name": "image_gray_1",
          "access": "W",
          "description": "Data signal of image_gray",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_gray",
              "access": "W",
              "description": "Bit 31 to 0 of image_gray"
            }]
        },
        {
          "offset": "0x20",
          "name": "image_gray_2",
          "access": "W",
          "description": "Data signal of image_gray",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_gray",
              "access": "W",
              "description": "Bit 63 to 32 of image_gray"
            }]
        },
        {
          "offset": "0x28",
          "name": "temp_buf_1",
          "access": "W",
          "description": "Data signal of temp_buf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "temp_buf",
              "access": "W",
              "description": "Bit 31 to 0 of temp_buf"
            }]
        },
        {
          "offset": "0x2c",
          "name": "temp_buf_2",
          "access": "W",
          "description": "Data signal of temp_buf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "temp_buf",
              "access": "W",
              "description": "Bit 63 to 32 of temp_buf"
            }]
        },
        {
          "offset": "0x34",
          "name": "filter_1",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 31 to 0 of filter"
            }]
        },
        {
          "offset": "0x38",
          "name": "filter_2",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 63 to 32 of filter"
            }]
        },
        {
          "offset": "0x40",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x44",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "image_rgb"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "image_gray"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "temp_buf"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "image_rgb"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "512",
          "argName": "image_rgb"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "image_gray"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "512",
          "argName": "image_gray"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "temp_buf"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "512",
          "argName": "temp_buf"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "filter"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "512",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "512",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "edgedetect",
      "BindInstances": "icmp_ln49_fu_408_p2 empty_52_fu_423_p2 empty_54_fu_452_p2 empty_56_fu_481_p2 empty_58_fu_510_p2 empty_60_fu_539_p2 empty_62_fu_568_p2 empty_64_fu_597_p2 empty_66_fu_626_p2 icmp_ln92_fu_659_p2 icmp_ln135_fu_670_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213",
          "BindInstances": "icmp_ln10_fu_325_p2 add_ln10_fu_331_p2 icmp_ln13_fu_346_p2 select_ln10_fu_352_p3 select_ln10_1_fu_360_p3 select_ln10_2_fu_991_p3 add_ln10_1_fu_368_p2 select_ln10_3_fu_374_p3 empty_fu_402_p2 add_ln15_fu_440_p2 add_ln15_1_fu_445_p2 lshr_ln15_fu_604_p2 add_ln15_2_fu_535_p2 lshr_ln15_1_fu_624_p2 add_ln15_3_fu_554_p2 lshr_ln15_2_fu_648_p2 add_ln18_fu_465_p2 sitodp_32ns_64_5_no_dsp_1_U5 dmul_64ns_64ns_64_7_max_dsp_1_U4 sitodp_32ns_64_5_no_dsp_1_U5 dmul_64ns_64ns_64_7_max_dsp_1_U4 dadd_64ns_64ns_64_8_full_dsp_1_U3 sitodp_32ns_64_5_no_dsp_1_U5 dmul_64ns_64ns_64_7_max_dsp_1_U4 dadd_64ns_64ns_64_8_full_dsp_1_U3 fptrunc_64ns_32_2_no_dsp_1_U1 fpext_32ns_64_2_no_dsp_1_U2 icmp_ln18_fu_710_p2 icmp_ln24_fu_715_p2 add_ln36_fu_742_p2 xs_sign_2_fu_770_p2 xs_exp_2_fu_775_p3 xs_sig_2_fu_781_p3 xor_ln39_fu_787_p2 xs_sig_3_fu_793_p2 xor_ln18_fu_813_p2 and_ln24_fu_819_p2 or_ln24_fu_825_p2 xor_ln24_fu_831_p2 icmp_ln19_fu_837_p2 icmp_ln19_1_fu_842_p2 or_ln19_fu_847_p2 and_ln19_fu_853_p2 and_ln19_1_fu_858_p2 sparsemux_9_3_64_1_1_U6 add_ln486_fu_932_p2 sub_ln71_fu_946_p2 select_ln71_fu_956_p3 lshr_ln71_fu_972_p2 shl_ln71_fu_998_p2 icmp_ln21_fu_471_p2 select_ln71_1_fu_1012_p3 add_ln13_fu_477_p2 select_ln21_fu_1044_p3 mask_table_U"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223",
          "BindInstances": "icmp_ln41_fu_140_p2 add_ln41_fu_146_p2 icmp_ln43_fu_158_p2 select_ln31_fu_164_p3 add_ln41_1_fu_172_p2 select_ln41_fu_178_p3 empty_fu_198_p2 lshr_ln45_fu_283_p2 neg_fu_292_p2 abscond_fu_298_p2 abs_fu_304_p3 normal_factor_fu_316_p2 add_ln43_fu_238_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231",
          "BindInstances": "icmp_ln52_fu_607_p2 add_ln52_fu_613_p2 icmp_ln54_fu_625_p2 select_ln31_fu_631_p3 indvars_iv_next25_i_dup443_fu_639_p2 select_ln52_fu_645_p3 empty_fu_677_p2 add_ln57_fu_687_p2 empty_36_fu_697_p2 lshr_ln61_fu_1062_p2 lshr_ln61_1_fu_1074_p2 add_ln61_fu_753_p2 lshr_ln61_2_fu_1097_p2 lshr_ln61_3_fu_1109_p2 add_ln61_1_fu_788_p2 lshr_ln61_4_fu_1142_p2 lshr_ln61_5_fu_1154_p2 tmp7_fu_823_p2 empty_37_fu_832_p2 lshr_ln61_6_fu_1183_p2 lshr_ln61_7_fu_1195_p2 add_ln61_2_fu_867_p2 lshr_ln61_8_fu_1218_p2 lshr_ln61_9_fu_1230_p2 add_ln61_3_fu_902_p2 lshr_ln61_10_fu_1262_p2 lshr_ln61_11_fu_1286_p2 tmp8_fu_937_p2 empty_38_fu_946_p2 lshr_ln61_12_fu_1309_p2 lshr_ln61_13_fu_1318_p2 add_ln61_4_fu_981_p2 lshr_ln61_14_fu_1340_p2 lshr_ln61_15_fu_1352_p2 add_ln61_5_fu_1016_p2 lshr_ln61_16_fu_1381_p2 lshr_ln61_17_fu_1393_p2 mul_8ns_8ns_16_1_1_U23 mac_muladd_8ns_8ns_16ns_17_4_1_U28 mac_muladd_8ns_8ns_16ns_17_4_1_U28 mul_8ns_8ns_16_1_1_U21 mul_8ns_8ns_16_1_1_U20 mac_muladd_8ns_8ns_16ns_17_4_1_U27 mac_muladd_8ns_8ns_16ns_17_4_1_U27 mac_muladd_8ns_8ns_16ns_17_4_1_U26 mac_muladd_8ns_8ns_16ns_17_4_1_U26 mul_8ns_8ns_16_1_1_U22 mac_muladd_8ns_8ns_17ns_18_4_1_U29 mac_muladd_8ns_8ns_17ns_18_4_1_U29 mac_muladd_8ns_8ns_16ns_17_4_1_U25 mac_muladd_8ns_8ns_16ns_17_4_1_U25 mac_muladd_8ns_8ns_16ns_17_4_1_U25 mac_muladd_8ns_8ns_16ns_17_4_1_U26 add_ln61_8_fu_1277_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U27 mac_muladd_8ns_8ns_16ns_17_4_1_U28 mac_muladd_8ns_8ns_17ns_18_4_1_U29 add_ln61_12_fu_1426_p2 grp_fu_1452_p0 select_ln64_fu_1442_p3 udiv_20ns_12ns_8_24_1_U24 add_ln64_fu_716_p2 add_ln64_3_fu_1469_p2 shl_ln64_fu_1493_p2 shl_ln64_2_fu_1528_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_fu_259",
          "BindInstances": "icmp_ln84_fu_140_p2 add_ln84_fu_146_p2 icmp_ln86_fu_158_p2 select_ln74_fu_164_p3 add_ln84_1_fu_172_p2 select_ln84_fu_178_p3 empty_fu_198_p2 lshr_ln88_fu_283_p2 neg2_fu_292_p2 abscond3_fu_298_p2 abs4_fu_304_p3 normal_factor_2_fu_316_p2 add_ln86_fu_238_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_fu_267",
          "BindInstances": "icmp_ln95_fu_607_p2 add_ln95_fu_613_p2 icmp_ln97_fu_625_p2 select_ln74_fu_631_p3 indvars_iv_next25_i33_dup449_fu_639_p2 select_ln95_fu_645_p3 empty_fu_677_p2 add_ln100_fu_687_p2 empty_31_fu_697_p2 lshr_ln104_fu_1062_p2 lshr_ln104_1_fu_1074_p2 add_ln104_fu_753_p2 lshr_ln104_2_fu_1097_p2 lshr_ln104_3_fu_1109_p2 add_ln104_1_fu_788_p2 lshr_ln104_4_fu_1142_p2 lshr_ln104_5_fu_1154_p2 tmp20_fu_823_p2 empty_32_fu_832_p2 lshr_ln104_6_fu_1183_p2 lshr_ln104_7_fu_1195_p2 add_ln104_2_fu_867_p2 lshr_ln104_8_fu_1218_p2 lshr_ln104_9_fu_1230_p2 add_ln104_3_fu_902_p2 lshr_ln104_10_fu_1262_p2 lshr_ln104_11_fu_1286_p2 tmp21_fu_937_p2 empty_33_fu_946_p2 lshr_ln104_12_fu_1309_p2 lshr_ln104_13_fu_1318_p2 add_ln104_4_fu_981_p2 lshr_ln104_14_fu_1340_p2 lshr_ln104_15_fu_1352_p2 add_ln104_5_fu_1016_p2 lshr_ln104_16_fu_1381_p2 lshr_ln104_17_fu_1393_p2 mul_8ns_8ns_16_1_1_U63 mac_muladd_8ns_8ns_16ns_17_4_1_U68 mac_muladd_8ns_8ns_16ns_17_4_1_U68 mul_8ns_8ns_16_1_1_U61 mul_8ns_8ns_16_1_1_U60 mac_muladd_8ns_8ns_16ns_17_4_1_U67 mac_muladd_8ns_8ns_16ns_17_4_1_U67 mac_muladd_8ns_8ns_16ns_17_4_1_U66 mac_muladd_8ns_8ns_16ns_17_4_1_U66 mul_8ns_8ns_16_1_1_U62 mac_muladd_8ns_8ns_17ns_18_4_1_U69 mac_muladd_8ns_8ns_17ns_18_4_1_U69 mac_muladd_8ns_8ns_16ns_17_4_1_U65 mac_muladd_8ns_8ns_16ns_17_4_1_U65 mac_muladd_8ns_8ns_16ns_17_4_1_U65 mac_muladd_8ns_8ns_16ns_17_4_1_U66 add_ln104_8_fu_1277_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U67 mac_muladd_8ns_8ns_16ns_17_4_1_U68 mac_muladd_8ns_8ns_17ns_18_4_1_U69 add_ln104_12_fu_1426_p2 grp_fu_1452_p0 select_ln107_fu_1442_p3 udiv_20ns_12ns_8_24_1_U64 add_ln107_fu_716_p2 add_ln107_3_fu_1469_p2 shl_ln107_fu_1493_p2 shl_ln107_2_fu_1528_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_fu_295",
          "BindInstances": "icmp_ln127_fu_140_p2 add_ln127_fu_146_p2 icmp_ln129_fu_158_p2 select_ln117_fu_164_p3 add_ln127_1_fu_172_p2 select_ln127_fu_178_p3 empty_fu_198_p2 lshr_ln131_fu_283_p2 neg5_fu_292_p2 abscond6_fu_298_p2 abs7_fu_304_p3 normal_factor_4_fu_316_p2 add_ln129_fu_238_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_fu_303",
          "BindInstances": "icmp_ln138_fu_607_p2 add_ln138_fu_613_p2 icmp_ln140_fu_625_p2 select_ln117_fu_631_p3 indvars_iv_next25_i85_dup455_fu_639_p2 select_ln138_fu_645_p3 empty_fu_677_p2 add_ln143_fu_687_p2 empty_43_fu_697_p2 lshr_ln147_fu_1062_p2 lshr_ln147_1_fu_1074_p2 add_ln147_fu_753_p2 lshr_ln147_2_fu_1097_p2 lshr_ln147_3_fu_1109_p2 add_ln147_1_fu_788_p2 lshr_ln147_4_fu_1142_p2 lshr_ln147_5_fu_1154_p2 tmp33_fu_823_p2 empty_44_fu_832_p2 lshr_ln147_6_fu_1183_p2 lshr_ln147_7_fu_1195_p2 add_ln147_2_fu_867_p2 lshr_ln147_8_fu_1218_p2 lshr_ln147_9_fu_1230_p2 add_ln147_3_fu_902_p2 lshr_ln147_10_fu_1262_p2 lshr_ln147_11_fu_1286_p2 tmp34_fu_937_p2 empty_45_fu_946_p2 lshr_ln147_12_fu_1309_p2 lshr_ln147_13_fu_1318_p2 add_ln147_4_fu_981_p2 lshr_ln147_14_fu_1340_p2 lshr_ln147_15_fu_1352_p2 add_ln147_5_fu_1016_p2 lshr_ln147_16_fu_1381_p2 lshr_ln147_17_fu_1393_p2 mul_8ns_8ns_16_1_1_U99 mac_muladd_8ns_8ns_16ns_17_4_1_U104 mac_muladd_8ns_8ns_16ns_17_4_1_U104 mul_8ns_8ns_16_1_1_U97 mul_8ns_8ns_16_1_1_U96 mac_muladd_8ns_8ns_16ns_17_4_1_U103 mac_muladd_8ns_8ns_16ns_17_4_1_U103 mac_muladd_8ns_8ns_16ns_17_4_1_U102 mac_muladd_8ns_8ns_16ns_17_4_1_U102 mul_8ns_8ns_16_1_1_U98 mac_muladd_8ns_8ns_17ns_18_4_1_U105 mac_muladd_8ns_8ns_17ns_18_4_1_U105 mac_muladd_8ns_8ns_16ns_17_4_1_U101 mac_muladd_8ns_8ns_16ns_17_4_1_U101 mac_muladd_8ns_8ns_16ns_17_4_1_U101 mac_muladd_8ns_8ns_16ns_17_4_1_U102 add_ln147_8_fu_1277_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U103 mac_muladd_8ns_8ns_16ns_17_4_1_U104 mac_muladd_8ns_8ns_17ns_18_4_1_U105 add_ln147_12_fu_1426_p2 grp_fu_1452_p0 select_ln150_fu_1442_p3 udiv_20ns_12ns_8_24_1_U100 add_ln150_fu_716_p2 add_ln150_3_fu_1469_p2 shl_ln150_fu_1493_p2 shl_ln150_2_fu_1528_p2"
        },
        {
          "ModuleName": "edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2",
          "InstanceName": "grp_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_fu_331",
          "BindInstances": "icmp_ln162_fu_243_p2 add_ln162_fu_249_p2 icmp_ln164_fu_261_p2 select_ln157_fu_267_p3 select_ln157_1_fu_419_p3 select_ln157_2_fu_426_p3 select_ln157_3_fu_433_p3 add_ln162_1_fu_275_p2 select_ln162_fu_281_p3 icmp_ln167_fu_347_p2 add_ln167_1_fu_353_p2 add_ln168_fu_358_p2 neg8_fu_462_p2 abscond9_fu_468_p2 temp1_fu_474_p3 neg11_fu_496_p2 abscond12_fu_502_p2 temp2_fu_508_p3 icmp_ln169_fu_516_p2 temp3_fu_522_p3 icmp_ln170_fu_530_p2 icmp_ln170_1_fu_363_p2 add_ln164_fu_369_p2 select_ln170_fu_557_p3"
        }
      ]
    },
    "Info": {
      "edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edgedetect": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2": {
        "Latency": {
          "LatencyBest": "921709",
          "LatencyAvg": "921709",
          "LatencyWorst": "921709",
          "PipelineII": "921603",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1_VITIS_LOOP_13_2",
            "TripCount": "307200",
            "Latency": "921707",
            "PipelineII": "3",
            "PipelineDepth": "111"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "14",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "5357",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "10869",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2": {
        "Latency": {
          "LatencyBest": "83",
          "LatencyAvg": "83",
          "LatencyWorst": "83",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1_VITIS_LOOP_43_2",
            "TripCount": "9",
            "Latency": "81",
            "PipelineII": "1",
            "PipelineDepth": "74"
          }],
        "Area": {
          "FF": "872",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2592",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4": {
        "Latency": {
          "LatencyBest": "5489522",
          "LatencyAvg": "5489522",
          "LatencyWorst": "5489522",
          "PipelineII": "5489370",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_3_VITIS_LOOP_54_4",
            "TripCount": "304964",
            "Latency": "5489520",
            "PipelineII": "18",
            "PipelineDepth": "187"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "13395",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "44273",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "16",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2": {
        "Latency": {
          "LatencyBest": "83",
          "LatencyAvg": "83",
          "LatencyWorst": "83",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_84_1_VITIS_LOOP_86_2",
            "TripCount": "9",
            "Latency": "81",
            "PipelineII": "1",
            "PipelineDepth": "74"
          }],
        "Area": {
          "FF": "872",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2592",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4": {
        "Latency": {
          "LatencyBest": "5489522",
          "LatencyAvg": "5489522",
          "LatencyWorst": "5489522",
          "PipelineII": "5489370",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_95_3_VITIS_LOOP_97_4",
            "TripCount": "304964",
            "Latency": "5489520",
            "PipelineII": "18",
            "PipelineDepth": "187"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "13395",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "44273",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "16",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2": {
        "Latency": {
          "LatencyBest": "83",
          "LatencyAvg": "83",
          "LatencyWorst": "83",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_127_1_VITIS_LOOP_129_2",
            "TripCount": "9",
            "Latency": "81",
            "PipelineII": "1",
            "PipelineDepth": "74"
          }],
        "Area": {
          "FF": "872",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2592",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4": {
        "Latency": {
          "LatencyBest": "5489522",
          "LatencyAvg": "5489522",
          "LatencyWorst": "5489522",
          "PipelineII": "5489370",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_138_3_VITIS_LOOP_140_4",
            "TripCount": "304964",
            "Latency": "5489520",
            "PipelineII": "18",
            "PipelineDepth": "187"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "13395",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "44273",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "16",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2": {
        "Latency": {
          "LatencyBest": "614475",
          "LatencyAvg": "614475",
          "LatencyWorst": "614475",
          "PipelineII": "614402",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_162_1_VITIS_LOOP_164_2",
            "TripCount": "307200",
            "Latency": "614473",
            "PipelineII": "2",
            "PipelineDepth": "76"
          }],
        "Area": {
          "FF": "41528",
          "AVAIL_FF": "548160",
          "UTIL_FF": "7",
          "LUT": "3075",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "edgedetect": {
        "Latency": {
          "LatencyBest": "18005295",
          "LatencyAvg": "18005295",
          "LatencyWorst": "18005295",
          "PipelineII": "18005296",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Area": {
          "BRAM_18K": "60",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "3",
          "DSP": "29",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "93251",
          "AVAIL_FF": "548160",
          "UTIL_FF": "17",
          "LUT": "159639",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "58",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-12 21:48:19 WEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
