-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Thu Jun 13 12:40:50 2024
-- Host        : Tey running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ kria_starter_kit_v_demosaic_0_0_sim_netlist.vhdl
-- Design      : kria_starter_kit_v_demosaic_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_return_preg_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc is
  signal Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_preg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => \ap_return_preg_reg[0]_0\,
      O => Block_entry_split_proc_U0_ap_ready
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(0),
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(10),
      Q => ap_return_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(11),
      Q => ap_return_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(12),
      Q => ap_return_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(13),
      Q => ap_return_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(14),
      Q => ap_return_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(15),
      Q => ap_return_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(1),
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(2),
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(3),
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(4),
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(5),
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(6),
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(7),
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(8),
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(9),
      Q => ap_return_preg(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi is
  port (
    interrupt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_width_reg[15]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \int_width_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_width_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_width_reg[11]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_height_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bayer_phase_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready : out STD_LOGIC;
    \int_bayer_phase_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_Block_entry_split_proc_U0_ap_ready : out STD_LOGIC;
    \int_height_reg[13]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    \cmp59_i_reg_545_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmp59_i_reg_465_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm[2]_i_2__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \icmp_ln228_reg_199_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln228_reg_199_reg[0]_0\ : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_5_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_2_n_5 : STD_LOGIC;
  signal int_bayer_phase0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_bayer_phase[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_bayer_phase_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal \int_task_ap_done0__3\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_width_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^interrupt\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_loopHeight_reg_377_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopHeight_reg_377_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopHeight_reg_441_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopHeight_reg_441_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_loopWidth_reg_382_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopWidth_reg_382_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopWidth_reg_446_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopWidth_reg_446_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair25";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1 : label is "soft_lutpair22";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp59_i_reg_465_reg[0]_i_1\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \cmp59_i_reg_545_reg[0]_i_1\ : label is 14;
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_bayer_phase[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_bayer_phase[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_bayer_phase[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_bayer_phase[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_bayer_phase[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_bayer_phase[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_bayer_phase[15]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_bayer_phase[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_bayer_phase[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_bayer_phase[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_bayer_phase[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_bayer_phase[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_bayer_phase[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_bayer_phase[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_bayer_phase[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_bayer_phase[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \loopHeight_reg_377_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \loopHeight_reg_377_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopHeight_reg_441_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \loopHeight_reg_441_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_382_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_382_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_446_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_446_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \rdata[15]_i_4\ : label is "soft_lutpair23";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  ap_start <= \^ap_start\;
  \int_bayer_phase_reg[15]_0\(15 downto 0) <= \^int_bayer_phase_reg[15]_0\(15 downto 0);
  \int_width_reg[15]_1\(15 downto 0) <= \^int_width_reg[15]_1\(15 downto 0);
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F277"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => s_axi_CTRL_BREADY,
      I4 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(0),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(0),
      O => \int_bayer_phase_reg[15]_1\(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(10),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(10),
      O => \int_bayer_phase_reg[15]_1\(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(11),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(11),
      O => \int_bayer_phase_reg[15]_1\(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(12),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(12),
      O => \int_bayer_phase_reg[15]_1\(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(13),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(13),
      O => \int_bayer_phase_reg[15]_1\(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(14),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(14),
      O => \int_bayer_phase_reg[15]_1\(14)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(15),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(15),
      O => \int_bayer_phase_reg[15]_1\(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(1),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(1),
      O => \int_bayer_phase_reg[15]_1\(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(2),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(2),
      O => \int_bayer_phase_reg[15]_1\(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(3),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(3),
      O => \int_bayer_phase_reg[15]_1\(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(4),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(4),
      O => \int_bayer_phase_reg[15]_1\(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(5),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(5),
      O => \int_bayer_phase_reg[15]_1\(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(6),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(6),
      O => \int_bayer_phase_reg[15]_1\(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(7),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(7),
      O => \int_bayer_phase_reg[15]_1\(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(8),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(8),
      O => \int_bayer_phase_reg[15]_1\(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(9),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(9),
      O => \int_bayer_phase_reg[15]_1\(9)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      O => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(0)
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \ap_CS_fsm[2]_i_2__1\(1),
      I2 => \^q\(12),
      I3 => \ap_CS_fsm[2]_i_2__1\(0),
      I4 => \ap_CS_fsm[2]_i_2__1\(2),
      I5 => \^q\(14),
      O => \int_height_reg[13]_0\
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_ready,
      I2 => ap_rst_n,
      O => ap_sync_reg_Block_entry_split_proc_U0_ap_ready
    );
ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \^ap_start\,
      I2 => ap_done_reg,
      O => ap_sync_Block_entry_split_proc_U0_ap_ready
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => ap_rst_n_inv
    );
\cmp59_i_reg_465[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \cmp59_i_reg_465_reg[0]\(6),
      I2 => \^q\(7),
      I3 => \cmp59_i_reg_465_reg[0]\(7),
      O => \cmp59_i_reg_465[0]_i_10_n_5\
    );
\cmp59_i_reg_465[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \cmp59_i_reg_465_reg[0]\(4),
      I2 => \^q\(5),
      I3 => \cmp59_i_reg_465_reg[0]\(5),
      O => \cmp59_i_reg_465[0]_i_11_n_5\
    );
\cmp59_i_reg_465[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cmp59_i_reg_465_reg[0]\(3),
      I2 => \^q\(2),
      I3 => \cmp59_i_reg_465_reg[0]\(2),
      O => \cmp59_i_reg_465[0]_i_12_n_5\
    );
\cmp59_i_reg_465[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cmp59_i_reg_465_reg[0]\(0),
      I2 => \^q\(1),
      I3 => \cmp59_i_reg_465_reg[0]\(1),
      O => \cmp59_i_reg_465[0]_i_13_n_5\
    );
\cmp59_i_reg_465[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \cmp59_i_reg_465_reg[0]\(10),
      I2 => \cmp59_i_reg_465_reg[0]\(11),
      I3 => \^q\(11),
      O => \cmp59_i_reg_465[0]_i_2_n_5\
    );
\cmp59_i_reg_465[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \cmp59_i_reg_465_reg[0]\(8),
      I2 => \cmp59_i_reg_465_reg[0]\(9),
      I3 => \^q\(9),
      O => \cmp59_i_reg_465[0]_i_3_n_5\
    );
\cmp59_i_reg_465[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \cmp59_i_reg_465_reg[0]\(6),
      I2 => \cmp59_i_reg_465_reg[0]\(7),
      I3 => \^q\(7),
      O => \cmp59_i_reg_465[0]_i_4_n_5\
    );
\cmp59_i_reg_465[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \cmp59_i_reg_465_reg[0]\(4),
      I2 => \cmp59_i_reg_465_reg[0]\(5),
      I3 => \^q\(5),
      O => \cmp59_i_reg_465[0]_i_5_n_5\
    );
\cmp59_i_reg_465[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \cmp59_i_reg_465_reg[0]\(2),
      I2 => \cmp59_i_reg_465_reg[0]\(3),
      I3 => \^q\(3),
      O => \cmp59_i_reg_465[0]_i_6_n_5\
    );
\cmp59_i_reg_465[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cmp59_i_reg_465_reg[0]\(0),
      I2 => \cmp59_i_reg_465_reg[0]\(1),
      I3 => \^q\(1),
      O => \cmp59_i_reg_465[0]_i_7_n_5\
    );
\cmp59_i_reg_465[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \cmp59_i_reg_465_reg[0]\(10),
      I2 => \^q\(11),
      I3 => \cmp59_i_reg_465_reg[0]\(11),
      O => \cmp59_i_reg_465[0]_i_8_n_5\
    );
\cmp59_i_reg_465[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \cmp59_i_reg_465_reg[0]\(9),
      I2 => \^q\(8),
      I3 => \cmp59_i_reg_465_reg[0]\(8),
      O => \cmp59_i_reg_465[0]_i_9_n_5\
    );
\cmp59_i_reg_465_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \int_height_reg[10]_0\(0),
      CO(4) => \cmp59_i_reg_465_reg[0]_i_1_n_8\,
      CO(3) => \cmp59_i_reg_465_reg[0]_i_1_n_9\,
      CO(2) => \cmp59_i_reg_465_reg[0]_i_1_n_10\,
      CO(1) => \cmp59_i_reg_465_reg[0]_i_1_n_11\,
      CO(0) => \cmp59_i_reg_465_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp59_i_reg_465[0]_i_2_n_5\,
      DI(4) => \cmp59_i_reg_465[0]_i_3_n_5\,
      DI(3) => \cmp59_i_reg_465[0]_i_4_n_5\,
      DI(2) => \cmp59_i_reg_465[0]_i_5_n_5\,
      DI(1) => \cmp59_i_reg_465[0]_i_6_n_5\,
      DI(0) => \cmp59_i_reg_465[0]_i_7_n_5\,
      O(7 downto 0) => \NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \cmp59_i_reg_465[0]_i_8_n_5\,
      S(4) => \cmp59_i_reg_465[0]_i_9_n_5\,
      S(3) => \cmp59_i_reg_465[0]_i_10_n_5\,
      S(2) => \cmp59_i_reg_465[0]_i_11_n_5\,
      S(1) => \cmp59_i_reg_465[0]_i_12_n_5\,
      S(0) => \cmp59_i_reg_465[0]_i_13_n_5\
    );
\cmp59_i_reg_545[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \cmp59_i_reg_545_reg[0]\(6),
      I2 => \cmp59_i_reg_545_reg[0]\(7),
      I3 => \^q\(7),
      O => \cmp59_i_reg_545[0]_i_10_n_5\
    );
\cmp59_i_reg_545[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \cmp59_i_reg_545_reg[0]\(4),
      I2 => \cmp59_i_reg_545_reg[0]\(5),
      I3 => \^q\(5),
      O => \cmp59_i_reg_545[0]_i_11_n_5\
    );
\cmp59_i_reg_545[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cmp59_i_reg_545_reg[0]\(3),
      I2 => \cmp59_i_reg_545_reg[0]\(2),
      I3 => \^q\(2),
      O => \cmp59_i_reg_545[0]_i_12_n_5\
    );
\cmp59_i_reg_545[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cmp59_i_reg_545_reg[0]\(0),
      I2 => \cmp59_i_reg_545_reg[0]\(1),
      I3 => \^q\(1),
      O => \cmp59_i_reg_545[0]_i_13_n_5\
    );
\cmp59_i_reg_545[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \cmp59_i_reg_545_reg[0]\(11),
      I2 => \^q\(10),
      I3 => \cmp59_i_reg_545_reg[0]\(10),
      O => \cmp59_i_reg_545[0]_i_2_n_5\
    );
\cmp59_i_reg_545[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \cmp59_i_reg_545_reg[0]\(9),
      I2 => \^q\(8),
      I3 => \cmp59_i_reg_545_reg[0]\(8),
      O => \cmp59_i_reg_545[0]_i_3_n_5\
    );
\cmp59_i_reg_545[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \cmp59_i_reg_545_reg[0]\(7),
      I2 => \^q\(6),
      I3 => \cmp59_i_reg_545_reg[0]\(6),
      O => \cmp59_i_reg_545[0]_i_4_n_5\
    );
\cmp59_i_reg_545[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \cmp59_i_reg_545_reg[0]\(5),
      I2 => \^q\(4),
      I3 => \cmp59_i_reg_545_reg[0]\(4),
      O => \cmp59_i_reg_545[0]_i_5_n_5\
    );
\cmp59_i_reg_545[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cmp59_i_reg_545_reg[0]\(3),
      I2 => \^q\(2),
      I3 => \cmp59_i_reg_545_reg[0]\(2),
      O => \cmp59_i_reg_545[0]_i_6_n_5\
    );
\cmp59_i_reg_545[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \cmp59_i_reg_545_reg[0]\(1),
      I2 => \^q\(0),
      I3 => \cmp59_i_reg_545_reg[0]\(0),
      O => \cmp59_i_reg_545[0]_i_7_n_5\
    );
\cmp59_i_reg_545[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \cmp59_i_reg_545_reg[0]\(10),
      I2 => \cmp59_i_reg_545_reg[0]\(11),
      I3 => \^q\(11),
      O => \cmp59_i_reg_545[0]_i_8_n_5\
    );
\cmp59_i_reg_545[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \cmp59_i_reg_545_reg[0]\(9),
      I2 => \cmp59_i_reg_545_reg[0]\(8),
      I3 => \^q\(8),
      O => \cmp59_i_reg_545[0]_i_9_n_5\
    );
\cmp59_i_reg_545_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \cmp59_i_reg_545_reg[0]_i_1_n_8\,
      CO(3) => \cmp59_i_reg_545_reg[0]_i_1_n_9\,
      CO(2) => \cmp59_i_reg_545_reg[0]_i_1_n_10\,
      CO(1) => \cmp59_i_reg_545_reg[0]_i_1_n_11\,
      CO(0) => \cmp59_i_reg_545_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp59_i_reg_545[0]_i_2_n_5\,
      DI(4) => \cmp59_i_reg_545[0]_i_3_n_5\,
      DI(3) => \cmp59_i_reg_545[0]_i_4_n_5\,
      DI(2) => \cmp59_i_reg_545[0]_i_5_n_5\,
      DI(1) => \cmp59_i_reg_545[0]_i_6_n_5\,
      DI(0) => \cmp59_i_reg_545[0]_i_7_n_5\,
      O(7 downto 0) => \NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \cmp59_i_reg_545[0]_i_8_n_5\,
      S(4) => \cmp59_i_reg_545[0]_i_9_n_5\,
      S(3) => \cmp59_i_reg_545[0]_i_10_n_5\,
      S(2) => \cmp59_i_reg_545[0]_i_11_n_5\,
      S(1) => \cmp59_i_reg_545[0]_i_12_n_5\,
      S(0) => \cmp59_i_reg_545[0]_i_13_n_5\
    );
\icmp_ln228_reg_199[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80808080"
    )
        port map (
      I0 => \icmp_ln228_reg_199[0]_i_2_n_5\,
      I1 => \icmp_ln228_reg_199[0]_i_3_n_5\,
      I2 => \icmp_ln228_reg_199[0]_i_4_n_5\,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => \icmp_ln228_reg_199_reg[0]\(0),
      I5 => \icmp_ln228_reg_199_reg[0]_0\,
      O => empty_n_reg
    );
\icmp_ln228_reg_199[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(10),
      I1 => \^int_width_reg[15]_1\(11),
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => \icmp_ln228_reg_199_reg[0]\(0),
      I4 => \icmp_ln228_reg_199[0]_i_5_n_5\,
      O => \icmp_ln228_reg_199[0]_i_2_n_5\
    );
\icmp_ln228_reg_199[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(10),
      I1 => \^int_width_reg[15]_1\(11),
      I2 => \^int_width_reg[15]_1\(9),
      I3 => \^int_width_reg[15]_1\(7),
      I4 => \^int_width_reg[15]_1\(8),
      I5 => \^int_width_reg[15]_1\(6),
      O => \icmp_ln228_reg_199[0]_i_3_n_5\
    );
\icmp_ln228_reg_199[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000023"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(4),
      I1 => \^int_width_reg[15]_1\(5),
      I2 => \^int_width_reg[15]_1\(3),
      I3 => \^int_width_reg[15]_1\(0),
      I4 => \^int_width_reg[15]_1\(1),
      I5 => \^int_width_reg[15]_1\(2),
      O => \icmp_ln228_reg_199[0]_i_4_n_5\
    );
\icmp_ln228_reg_199[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(8),
      I1 => \^int_width_reg[15]_1\(7),
      I2 => \^int_width_reg[15]_1\(5),
      I3 => \^int_width_reg[15]_1\(4),
      O => \icmp_ln228_reg_199[0]_i_5_n_5\
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F444"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \^ap_start\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => start_once_reg,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      O => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_3_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => \int_task_ap_done0__3\,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \waddr_reg_n_5_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_auto_restart_i_2_n_5,
      I4 => p_3_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_auto_restart_i_2_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_3_in(7),
      R => ap_rst_n_inv
    );
\int_bayer_phase[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_bayer_phase0(0)
    );
\int_bayer_phase[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_bayer_phase0(10)
    );
\int_bayer_phase[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_bayer_phase0(11)
    );
\int_bayer_phase[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_bayer_phase0(12)
    );
\int_bayer_phase[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_bayer_phase0(13)
    );
\int_bayer_phase[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_bayer_phase0(14)
    );
\int_bayer_phase[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_CTRL_WVALID,
      O => \int_bayer_phase[15]_i_1_n_5\
    );
\int_bayer_phase[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_bayer_phase0(15)
    );
\int_bayer_phase[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_bayer_phase0(1)
    );
\int_bayer_phase[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_bayer_phase0(2)
    );
\int_bayer_phase[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_bayer_phase0(3)
    );
\int_bayer_phase[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_bayer_phase0(4)
    );
\int_bayer_phase[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_bayer_phase0(5)
    );
\int_bayer_phase[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_bayer_phase0(6)
    );
\int_bayer_phase[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_bayer_phase0(7)
    );
\int_bayer_phase[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_bayer_phase0(8)
    );
\int_bayer_phase[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_bayer_phase0(9)
    );
\int_bayer_phase_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(0),
      Q => \^int_bayer_phase_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(10),
      Q => \^int_bayer_phase_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(11),
      Q => \^int_bayer_phase_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(12),
      Q => \^int_bayer_phase_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(13),
      Q => \^int_bayer_phase_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(14),
      Q => \^int_bayer_phase_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(15),
      Q => \^int_bayer_phase_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(1),
      Q => \^int_bayer_phase_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(2),
      Q => \^int_bayer_phase_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(3),
      Q => \^int_bayer_phase_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(4),
      Q => \^int_bayer_phase_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(5),
      Q => \^int_bayer_phase_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(6),
      Q => \^int_bayer_phase_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(7),
      Q => \^int_bayer_phase_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(8),
      Q => \^int_bayer_phase_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(9),
      Q => \^int_bayer_phase_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[2]\,
      I3 => int_auto_restart_i_2_n_5,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => ap_rst_n_inv
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \waddr_reg_n_5_[4]\,
      O => int_ier10_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \waddr_reg_n_5_[5]\,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(1),
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => int_gie_reg_n_5,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => MultiPixStream2AXIvideo_U0_ap_ready,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \waddr_reg_n_5_[4]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F202F20"
    )
        port map (
      I0 => ap_idle,
      I1 => p_3_in(2),
      I2 => auto_restart_status_reg_n_5,
      I3 => MultiPixStream2AXIvideo_U0_ap_ready,
      I4 => \int_task_ap_done0__3\,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => int_task_ap_done_i_3_n_5,
      O => \int_task_ap_done0__3\
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(5),
      O => int_task_ap_done_i_3_n_5
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => \^int_width_reg[15]_1\(0),
      R => ap_rst_n_inv
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => \^int_width_reg[15]_1\(10),
      R => ap_rst_n_inv
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => \^int_width_reg[15]_1\(11),
      R => ap_rst_n_inv
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \^int_width_reg[15]_1\(12),
      R => ap_rst_n_inv
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \^int_width_reg[15]_1\(13),
      R => ap_rst_n_inv
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \^int_width_reg[15]_1\(14),
      R => ap_rst_n_inv
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \^int_width_reg[15]_1\(15),
      R => ap_rst_n_inv
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => \^int_width_reg[15]_1\(1),
      R => ap_rst_n_inv
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => \^int_width_reg[15]_1\(2),
      R => ap_rst_n_inv
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => \^int_width_reg[15]_1\(3),
      R => ap_rst_n_inv
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => \^int_width_reg[15]_1\(4),
      R => ap_rst_n_inv
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => \^int_width_reg[15]_1\(5),
      R => ap_rst_n_inv
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => \^int_width_reg[15]_1\(6),
      R => ap_rst_n_inv
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => \^int_width_reg[15]_1\(7),
      R => ap_rst_n_inv
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => \^int_width_reg[15]_1\(8),
      R => ap_rst_n_inv
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => \^int_width_reg[15]_1\(9),
      R => ap_rst_n_inv
    );
\loopHeight_reg_377_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_377_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopHeight_reg_377_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopHeight_reg_377_reg[11]_i_2_n_11\,
      CO(0) => \loopHeight_reg_377_reg[11]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopHeight_reg_377_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_height_reg[11]_0\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^q\(11 downto 9)
    );
\loopHeight_reg_377_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_377_reg[8]_i_1_n_5\,
      CO(6) => \loopHeight_reg_377_reg[8]_i_1_n_6\,
      CO(5) => \loopHeight_reg_377_reg[8]_i_1_n_7\,
      CO(4) => \loopHeight_reg_377_reg[8]_i_1_n_8\,
      CO(3) => \loopHeight_reg_377_reg[8]_i_1_n_9\,
      CO(2) => \loopHeight_reg_377_reg[8]_i_1_n_10\,
      CO(1) => \loopHeight_reg_377_reg[8]_i_1_n_11\,
      CO(0) => \loopHeight_reg_377_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_height_reg[11]_0\(7 downto 0),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\loopHeight_reg_441[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => D(0)
    );
\loopHeight_reg_441_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_441_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopHeight_reg_441_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopHeight_reg_441_reg[11]_i_2_n_11\,
      CO(0) => \loopHeight_reg_441_reg[11]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopHeight_reg_441_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^q\(11 downto 9)
    );
\loopHeight_reg_441_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_441_reg[8]_i_1_n_5\,
      CO(6) => \loopHeight_reg_441_reg[8]_i_1_n_6\,
      CO(5) => \loopHeight_reg_441_reg[8]_i_1_n_7\,
      CO(4) => \loopHeight_reg_441_reg[8]_i_1_n_8\,
      CO(3) => \loopHeight_reg_441_reg[8]_i_1_n_9\,
      CO(2) => \loopHeight_reg_441_reg[8]_i_1_n_10\,
      CO(1) => \loopHeight_reg_441_reg[8]_i_1_n_11\,
      CO(0) => \loopHeight_reg_441_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => D(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\loopWidth_reg_281_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_281_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \int_width_reg[15]_0\(16),
      CO(6) => \NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \loopWidth_reg_281_reg[16]_i_2_n_7\,
      CO(4) => \loopWidth_reg_281_reg[16]_i_2_n_8\,
      CO(3) => \loopWidth_reg_281_reg[16]_i_2_n_9\,
      CO(2) => \loopWidth_reg_281_reg[16]_i_2_n_10\,
      CO(1) => \loopWidth_reg_281_reg[16]_i_2_n_11\,
      CO(0) => \loopWidth_reg_281_reg[16]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \int_width_reg[15]_0\(15 downto 9),
      S(7) => '1',
      S(6 downto 0) => \^int_width_reg[15]_1\(15 downto 9)
    );
\loopWidth_reg_281_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^int_width_reg[15]_1\(0),
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_281_reg[8]_i_1_n_5\,
      CO(6) => \loopWidth_reg_281_reg[8]_i_1_n_6\,
      CO(5) => \loopWidth_reg_281_reg[8]_i_1_n_7\,
      CO(4) => \loopWidth_reg_281_reg[8]_i_1_n_8\,
      CO(3) => \loopWidth_reg_281_reg[8]_i_1_n_9\,
      CO(2) => \loopWidth_reg_281_reg[8]_i_1_n_10\,
      CO(1) => \loopWidth_reg_281_reg[8]_i_1_n_11\,
      CO(0) => \loopWidth_reg_281_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_width_reg[15]_0\(8 downto 1),
      S(7 downto 0) => \^int_width_reg[15]_1\(8 downto 1)
    );
\loopWidth_reg_382_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_382_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopWidth_reg_382_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopWidth_reg_382_reg[11]_i_1_n_11\,
      CO(0) => \loopWidth_reg_382_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopWidth_reg_382_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_width_reg[11]_1\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^int_width_reg[15]_1\(11 downto 9)
    );
\loopWidth_reg_382_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^int_width_reg[15]_1\(0),
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_382_reg[8]_i_1_n_5\,
      CO(6) => \loopWidth_reg_382_reg[8]_i_1_n_6\,
      CO(5) => \loopWidth_reg_382_reg[8]_i_1_n_7\,
      CO(4) => \loopWidth_reg_382_reg[8]_i_1_n_8\,
      CO(3) => \loopWidth_reg_382_reg[8]_i_1_n_9\,
      CO(2) => \loopWidth_reg_382_reg[8]_i_1_n_10\,
      CO(1) => \loopWidth_reg_382_reg[8]_i_1_n_11\,
      CO(0) => \loopWidth_reg_382_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_width_reg[11]_1\(7 downto 0),
      S(7 downto 0) => \^int_width_reg[15]_1\(8 downto 1)
    );
\loopWidth_reg_446[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(0),
      O => \int_width_reg[15]_0\(0)
    );
\loopWidth_reg_446_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_446_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopWidth_reg_446_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopWidth_reg_446_reg[11]_i_1_n_11\,
      CO(0) => \loopWidth_reg_446_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopWidth_reg_446_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_width_reg[11]_0\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^int_width_reg[15]_1\(11 downto 9)
    );
\loopWidth_reg_446_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^int_width_reg[15]_1\(0),
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_446_reg[8]_i_1_n_5\,
      CO(6) => \loopWidth_reg_446_reg[8]_i_1_n_6\,
      CO(5) => \loopWidth_reg_446_reg[8]_i_1_n_7\,
      CO(4) => \loopWidth_reg_446_reg[8]_i_1_n_8\,
      CO(3) => \loopWidth_reg_446_reg[8]_i_1_n_9\,
      CO(2) => \loopWidth_reg_446_reg[8]_i_1_n_10\,
      CO(1) => \loopWidth_reg_446_reg[8]_i_1_n_11\,
      CO(0) => \loopWidth_reg_446_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_width_reg[11]_0\(7 downto 0),
      S(7 downto 0) => \^int_width_reg[15]_1\(8 downto 1)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[0]\,
      I2 => \rdata[1]_i_5_n_5\,
      I3 => \rdata[1]_i_4_n_5\,
      I4 => \^ap_start\,
      I5 => \int_ier_reg_n_5_[0]\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(0),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(0),
      I4 => \^q\(0),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(10),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(10),
      I4 => \^q\(10),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[10]_i_1_n_5\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(11),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(11),
      I4 => \^q\(11),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[11]_i_1_n_5\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(12),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(12),
      I4 => \^q\(12),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[12]_i_1_n_5\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(13),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(13),
      I4 => \^q\(13),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[13]_i_1_n_5\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(14),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(14),
      I4 => \^q\(14),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[14]_i_1_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(1),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(15),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(15),
      I4 => \^q\(15),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[15]_i_3_n_5\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_4_n_5\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[15]_i_5_n_5\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000042"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(1),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => \int_task_ap_done__0\,
      I1 => p_0_in,
      I2 => \rdata[1]_i_4_n_5\,
      I3 => \rdata[1]_i_5_n_5\,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(1),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(1),
      I4 => \^q\(1),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_5_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[2]_i_2_n_5\,
      I1 => p_3_in(2),
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(2),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(2),
      I4 => \^q\(2),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[2]_i_2_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[3]_i_2_n_5\,
      I1 => \int_ap_ready__0\,
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(3),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(3),
      I4 => \^q\(3),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[3]_i_2_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(4),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(4),
      I4 => \^q\(4),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[4]_i_1_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(5),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(5),
      I4 => \^q\(5),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[5]_i_1_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(6),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(6),
      I4 => \^q\(6),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[6]_i_1_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[7]_i_2_n_5\,
      I1 => p_3_in(7),
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(7),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(7),
      I4 => \^q\(7),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(8),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(8),
      I4 => \^q\(8),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[8]_i_1_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[9]_i_2_n_5\,
      I1 => \^interrupt\,
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_width_reg[15]_1\(9),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(9),
      I4 => \^q\(9),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_3_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_5\,
      I1 => \rdata[0]_i_3_n_5\,
      O => rdata(0),
      S => \rdata[9]_i_3_n_5\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_5\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_5\,
      I1 => \rdata[1]_i_3_n_5\,
      O => rdata(1),
      S => \rdata[9]_i_3_n_5\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\sub_i_i_fu_136_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(12),
      O => S(3)
    );
\sub_i_i_fu_136_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(11),
      O => S(2)
    );
\sub_i_i_fu_136_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(10),
      O => S(1)
    );
\sub_i_i_fu_136_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(9),
      O => S(0)
    );
sub_i_i_fu_136_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(8),
      O => \int_width_reg[8]_0\(6)
    );
sub_i_i_fu_136_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(7),
      O => \int_width_reg[8]_0\(5)
    );
sub_i_i_fu_136_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(6),
      O => \int_width_reg[8]_0\(4)
    );
sub_i_i_fu_136_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(5),
      O => \int_width_reg[8]_0\(3)
    );
sub_i_i_fu_136_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(4),
      O => \int_width_reg[8]_0\(2)
    );
sub_i_i_fu_136_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(3),
      O => \int_width_reg[8]_0\(1)
    );
sub_i_i_fu_136_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_1\(2),
      O => \int_width_reg[8]_0\(0)
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B : out STD_LOGIC_VECTOR ( 8 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A : out STD_LOGIC_VECTOR ( 17 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    q0_reg_6 : out STD_LOGIC;
    q0_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_8 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_9_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_13_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_12_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_5 : in STD_LOGIC;
    DSP_A_B_DATA_INST_6 : in STD_LOGIC;
    DSP_A_B_DATA_INST_7 : in STD_LOGIC;
    DSP_A_B_DATA_INST_8 : in STD_LOGIC;
    DSP_A_B_DATA_INST_9 : in STD_LOGIC;
    DSP_A_B_DATA_INST_10 : in STD_LOGIC;
    ave_1_reg_4050 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_27_reg_4088 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg_i_167_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1_reg_i_101_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1_reg_i_72_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ave_2_reg_4066 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_28_reg_4098 : in STD_LOGIC;
    q1_reg_i_103_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1_reg_i_99_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ave_3_reg_4082 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    q0_reg_i_97_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg_i_128_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg_i_130_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg_i_126_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lshr_ln501_1_reg_4193_reg_i_19_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_19_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_19_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_19_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_19_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_19_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_19_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_19_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_18_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_17_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_16_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_31_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_15_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_14_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_31_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_13_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_13_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_29_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_29_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_29_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_11 : in STD_LOGIC;
    DSP_A_B_DATA_INST_12 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    q1_reg_i_15_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    q0_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R is
  signal \^b\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^doutadout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln492_1_fu_3035_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln492_3_fu_3066_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln492_4_fu_3087_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal lshr_ln501_1_reg_4193_reg_i_21_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_28_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_29_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_30_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_31_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_32_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_33_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_34_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_35_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_36_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_37_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_38_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_39_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_40_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_41_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_42_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_43_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_44_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_52_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_55_n_5 : STD_LOGIC;
  signal mean_1_fu_2392_p3 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal mean_2_fu_2427_p3 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal mean_3_fu_2462_p3 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \^q0_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q0_reg_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \^q0_reg_3\ : STD_LOGIC;
  signal \^q0_reg_4\ : STD_LOGIC;
  signal \^q0_reg_5\ : STD_LOGIC;
  signal \^q0_reg_6\ : STD_LOGIC;
  signal \^q0_reg_8\ : STD_LOGIC;
  signal q0_reg_i_100_n_5 : STD_LOGIC;
  signal q0_reg_i_101_n_5 : STD_LOGIC;
  signal q0_reg_i_102_n_5 : STD_LOGIC;
  signal q0_reg_i_103_n_5 : STD_LOGIC;
  signal q0_reg_i_104_n_5 : STD_LOGIC;
  signal q0_reg_i_105_n_5 : STD_LOGIC;
  signal q0_reg_i_106_n_5 : STD_LOGIC;
  signal q0_reg_i_107_n_5 : STD_LOGIC;
  signal q0_reg_i_108_n_5 : STD_LOGIC;
  signal q0_reg_i_109_n_5 : STD_LOGIC;
  signal q0_reg_i_10_n_5 : STD_LOGIC;
  signal q0_reg_i_110_n_5 : STD_LOGIC;
  signal q0_reg_i_111_n_5 : STD_LOGIC;
  signal q0_reg_i_112_n_5 : STD_LOGIC;
  signal q0_reg_i_113_n_5 : STD_LOGIC;
  signal q0_reg_i_114_n_5 : STD_LOGIC;
  signal q0_reg_i_115_n_5 : STD_LOGIC;
  signal q0_reg_i_116_n_5 : STD_LOGIC;
  signal q0_reg_i_117_n_5 : STD_LOGIC;
  signal q0_reg_i_118_n_5 : STD_LOGIC;
  signal q0_reg_i_119_n_5 : STD_LOGIC;
  signal q0_reg_i_11_n_5 : STD_LOGIC;
  signal q0_reg_i_120_n_5 : STD_LOGIC;
  signal q0_reg_i_121_n_5 : STD_LOGIC;
  signal q0_reg_i_122_n_5 : STD_LOGIC;
  signal q0_reg_i_123_n_10 : STD_LOGIC;
  signal q0_reg_i_123_n_11 : STD_LOGIC;
  signal q0_reg_i_123_n_12 : STD_LOGIC;
  signal q0_reg_i_123_n_5 : STD_LOGIC;
  signal q0_reg_i_123_n_6 : STD_LOGIC;
  signal q0_reg_i_123_n_7 : STD_LOGIC;
  signal q0_reg_i_123_n_8 : STD_LOGIC;
  signal q0_reg_i_123_n_9 : STD_LOGIC;
  signal q0_reg_i_124_n_10 : STD_LOGIC;
  signal q0_reg_i_124_n_11 : STD_LOGIC;
  signal q0_reg_i_124_n_12 : STD_LOGIC;
  signal q0_reg_i_124_n_5 : STD_LOGIC;
  signal q0_reg_i_124_n_6 : STD_LOGIC;
  signal q0_reg_i_124_n_7 : STD_LOGIC;
  signal q0_reg_i_124_n_8 : STD_LOGIC;
  signal q0_reg_i_124_n_9 : STD_LOGIC;
  signal q0_reg_i_125_n_10 : STD_LOGIC;
  signal q0_reg_i_125_n_11 : STD_LOGIC;
  signal q0_reg_i_125_n_12 : STD_LOGIC;
  signal q0_reg_i_125_n_5 : STD_LOGIC;
  signal q0_reg_i_125_n_6 : STD_LOGIC;
  signal q0_reg_i_125_n_7 : STD_LOGIC;
  signal q0_reg_i_125_n_8 : STD_LOGIC;
  signal q0_reg_i_125_n_9 : STD_LOGIC;
  signal q0_reg_i_126_n_11 : STD_LOGIC;
  signal q0_reg_i_126_n_12 : STD_LOGIC;
  signal q0_reg_i_127_n_5 : STD_LOGIC;
  signal q0_reg_i_128_n_11 : STD_LOGIC;
  signal q0_reg_i_128_n_12 : STD_LOGIC;
  signal q0_reg_i_129_n_5 : STD_LOGIC;
  signal q0_reg_i_12_n_5 : STD_LOGIC;
  signal q0_reg_i_130_n_11 : STD_LOGIC;
  signal q0_reg_i_130_n_12 : STD_LOGIC;
  signal q0_reg_i_131_n_5 : STD_LOGIC;
  signal q0_reg_i_132_n_5 : STD_LOGIC;
  signal q0_reg_i_133_n_5 : STD_LOGIC;
  signal q0_reg_i_134_n_5 : STD_LOGIC;
  signal q0_reg_i_135_n_5 : STD_LOGIC;
  signal q0_reg_i_136_n_11 : STD_LOGIC;
  signal q0_reg_i_136_n_12 : STD_LOGIC;
  signal q0_reg_i_137_n_5 : STD_LOGIC;
  signal q0_reg_i_138_n_5 : STD_LOGIC;
  signal q0_reg_i_139_n_5 : STD_LOGIC;
  signal q0_reg_i_13_n_5 : STD_LOGIC;
  signal q0_reg_i_140_n_5 : STD_LOGIC;
  signal q0_reg_i_141_n_5 : STD_LOGIC;
  signal q0_reg_i_142_n_5 : STD_LOGIC;
  signal q0_reg_i_143_n_5 : STD_LOGIC;
  signal q0_reg_i_144_n_5 : STD_LOGIC;
  signal q0_reg_i_145_n_5 : STD_LOGIC;
  signal q0_reg_i_146_n_5 : STD_LOGIC;
  signal q0_reg_i_147_n_5 : STD_LOGIC;
  signal q0_reg_i_148_n_5 : STD_LOGIC;
  signal q0_reg_i_149_n_5 : STD_LOGIC;
  signal q0_reg_i_14_n_11 : STD_LOGIC;
  signal q0_reg_i_14_n_12 : STD_LOGIC;
  signal q0_reg_i_150_n_5 : STD_LOGIC;
  signal q0_reg_i_151_n_5 : STD_LOGIC;
  signal q0_reg_i_152_n_5 : STD_LOGIC;
  signal q0_reg_i_153_n_5 : STD_LOGIC;
  signal q0_reg_i_154_n_5 : STD_LOGIC;
  signal q0_reg_i_155_n_5 : STD_LOGIC;
  signal q0_reg_i_156_n_5 : STD_LOGIC;
  signal q0_reg_i_157_n_5 : STD_LOGIC;
  signal q0_reg_i_158_n_5 : STD_LOGIC;
  signal q0_reg_i_159_n_5 : STD_LOGIC;
  signal q0_reg_i_15_n_5 : STD_LOGIC;
  signal q0_reg_i_160_n_5 : STD_LOGIC;
  signal q0_reg_i_161_n_5 : STD_LOGIC;
  signal q0_reg_i_162_n_10 : STD_LOGIC;
  signal q0_reg_i_162_n_11 : STD_LOGIC;
  signal q0_reg_i_162_n_12 : STD_LOGIC;
  signal q0_reg_i_162_n_5 : STD_LOGIC;
  signal q0_reg_i_162_n_6 : STD_LOGIC;
  signal q0_reg_i_162_n_7 : STD_LOGIC;
  signal q0_reg_i_162_n_8 : STD_LOGIC;
  signal q0_reg_i_162_n_9 : STD_LOGIC;
  signal q0_reg_i_163_n_10 : STD_LOGIC;
  signal q0_reg_i_163_n_11 : STD_LOGIC;
  signal q0_reg_i_163_n_12 : STD_LOGIC;
  signal q0_reg_i_163_n_5 : STD_LOGIC;
  signal q0_reg_i_163_n_6 : STD_LOGIC;
  signal q0_reg_i_163_n_7 : STD_LOGIC;
  signal q0_reg_i_163_n_8 : STD_LOGIC;
  signal q0_reg_i_163_n_9 : STD_LOGIC;
  signal q0_reg_i_164_n_10 : STD_LOGIC;
  signal q0_reg_i_164_n_11 : STD_LOGIC;
  signal q0_reg_i_164_n_12 : STD_LOGIC;
  signal q0_reg_i_164_n_5 : STD_LOGIC;
  signal q0_reg_i_164_n_6 : STD_LOGIC;
  signal q0_reg_i_164_n_7 : STD_LOGIC;
  signal q0_reg_i_164_n_8 : STD_LOGIC;
  signal q0_reg_i_164_n_9 : STD_LOGIC;
  signal q0_reg_i_165_n_11 : STD_LOGIC;
  signal q0_reg_i_165_n_12 : STD_LOGIC;
  signal q0_reg_i_166_n_5 : STD_LOGIC;
  signal q0_reg_i_167_n_11 : STD_LOGIC;
  signal q0_reg_i_167_n_12 : STD_LOGIC;
  signal q0_reg_i_168_n_5 : STD_LOGIC;
  signal q0_reg_i_169_n_11 : STD_LOGIC;
  signal q0_reg_i_169_n_12 : STD_LOGIC;
  signal q0_reg_i_16_n_5 : STD_LOGIC;
  signal q0_reg_i_170_n_5 : STD_LOGIC;
  signal q0_reg_i_171_n_5 : STD_LOGIC;
  signal q0_reg_i_172_n_5 : STD_LOGIC;
  signal q0_reg_i_173_n_5 : STD_LOGIC;
  signal q0_reg_i_174_n_5 : STD_LOGIC;
  signal q0_reg_i_175_n_5 : STD_LOGIC;
  signal q0_reg_i_176_n_5 : STD_LOGIC;
  signal q0_reg_i_177_n_5 : STD_LOGIC;
  signal q0_reg_i_179_n_5 : STD_LOGIC;
  signal q0_reg_i_17_n_5 : STD_LOGIC;
  signal q0_reg_i_180_n_5 : STD_LOGIC;
  signal q0_reg_i_181_n_5 : STD_LOGIC;
  signal q0_reg_i_182_n_5 : STD_LOGIC;
  signal q0_reg_i_183_n_5 : STD_LOGIC;
  signal q0_reg_i_184_n_5 : STD_LOGIC;
  signal q0_reg_i_185_n_5 : STD_LOGIC;
  signal q0_reg_i_186_n_5 : STD_LOGIC;
  signal q0_reg_i_187_n_5 : STD_LOGIC;
  signal q0_reg_i_188_n_5 : STD_LOGIC;
  signal q0_reg_i_189_n_5 : STD_LOGIC;
  signal q0_reg_i_18_n_5 : STD_LOGIC;
  signal q0_reg_i_190_n_5 : STD_LOGIC;
  signal q0_reg_i_191_n_5 : STD_LOGIC;
  signal q0_reg_i_192_n_5 : STD_LOGIC;
  signal q0_reg_i_193_n_5 : STD_LOGIC;
  signal q0_reg_i_194_n_5 : STD_LOGIC;
  signal q0_reg_i_195_n_5 : STD_LOGIC;
  signal q0_reg_i_196_n_5 : STD_LOGIC;
  signal q0_reg_i_197_n_5 : STD_LOGIC;
  signal q0_reg_i_198_n_5 : STD_LOGIC;
  signal q0_reg_i_199_n_5 : STD_LOGIC;
  signal q0_reg_i_19_n_5 : STD_LOGIC;
  signal q0_reg_i_1_n_11 : STD_LOGIC;
  signal q0_reg_i_1_n_12 : STD_LOGIC;
  signal q0_reg_i_200_n_5 : STD_LOGIC;
  signal q0_reg_i_201_n_5 : STD_LOGIC;
  signal q0_reg_i_202_n_5 : STD_LOGIC;
  signal q0_reg_i_203_n_5 : STD_LOGIC;
  signal q0_reg_i_204_n_5 : STD_LOGIC;
  signal q0_reg_i_205_n_5 : STD_LOGIC;
  signal q0_reg_i_206_n_5 : STD_LOGIC;
  signal q0_reg_i_207_n_5 : STD_LOGIC;
  signal q0_reg_i_208_n_5 : STD_LOGIC;
  signal q0_reg_i_209_n_5 : STD_LOGIC;
  signal q0_reg_i_20_n_5 : STD_LOGIC;
  signal q0_reg_i_210_n_5 : STD_LOGIC;
  signal q0_reg_i_211_n_5 : STD_LOGIC;
  signal q0_reg_i_212_n_5 : STD_LOGIC;
  signal q0_reg_i_213_n_5 : STD_LOGIC;
  signal q0_reg_i_214_n_5 : STD_LOGIC;
  signal q0_reg_i_215_n_5 : STD_LOGIC;
  signal q0_reg_i_216_n_5 : STD_LOGIC;
  signal q0_reg_i_217_n_5 : STD_LOGIC;
  signal q0_reg_i_218_n_5 : STD_LOGIC;
  signal q0_reg_i_219_n_5 : STD_LOGIC;
  signal q0_reg_i_21_n_5 : STD_LOGIC;
  signal q0_reg_i_220_n_5 : STD_LOGIC;
  signal q0_reg_i_221_n_5 : STD_LOGIC;
  signal q0_reg_i_222_n_5 : STD_LOGIC;
  signal q0_reg_i_223_n_5 : STD_LOGIC;
  signal q0_reg_i_224_n_5 : STD_LOGIC;
  signal q0_reg_i_226_n_5 : STD_LOGIC;
  signal q0_reg_i_227_n_5 : STD_LOGIC;
  signal q0_reg_i_228_n_5 : STD_LOGIC;
  signal q0_reg_i_229_n_5 : STD_LOGIC;
  signal q0_reg_i_22_n_5 : STD_LOGIC;
  signal q0_reg_i_230_n_5 : STD_LOGIC;
  signal q0_reg_i_231_n_5 : STD_LOGIC;
  signal q0_reg_i_232_n_5 : STD_LOGIC;
  signal q0_reg_i_233_n_5 : STD_LOGIC;
  signal q0_reg_i_234_n_5 : STD_LOGIC;
  signal q0_reg_i_235_n_5 : STD_LOGIC;
  signal q0_reg_i_236_n_5 : STD_LOGIC;
  signal q0_reg_i_237_n_5 : STD_LOGIC;
  signal q0_reg_i_238_n_5 : STD_LOGIC;
  signal q0_reg_i_239_n_5 : STD_LOGIC;
  signal q0_reg_i_23_n_10 : STD_LOGIC;
  signal q0_reg_i_23_n_11 : STD_LOGIC;
  signal q0_reg_i_23_n_12 : STD_LOGIC;
  signal q0_reg_i_23_n_5 : STD_LOGIC;
  signal q0_reg_i_23_n_6 : STD_LOGIC;
  signal q0_reg_i_23_n_7 : STD_LOGIC;
  signal q0_reg_i_23_n_8 : STD_LOGIC;
  signal q0_reg_i_23_n_9 : STD_LOGIC;
  signal q0_reg_i_240_n_5 : STD_LOGIC;
  signal q0_reg_i_241_n_5 : STD_LOGIC;
  signal q0_reg_i_242_n_5 : STD_LOGIC;
  signal q0_reg_i_243_n_5 : STD_LOGIC;
  signal q0_reg_i_244_n_5 : STD_LOGIC;
  signal q0_reg_i_245_n_5 : STD_LOGIC;
  signal q0_reg_i_246_n_5 : STD_LOGIC;
  signal q0_reg_i_247_n_5 : STD_LOGIC;
  signal q0_reg_i_248_n_5 : STD_LOGIC;
  signal q0_reg_i_249_n_5 : STD_LOGIC;
  signal q0_reg_i_24_n_5 : STD_LOGIC;
  signal q0_reg_i_250_n_5 : STD_LOGIC;
  signal q0_reg_i_251_n_5 : STD_LOGIC;
  signal q0_reg_i_252_n_5 : STD_LOGIC;
  signal q0_reg_i_253_n_5 : STD_LOGIC;
  signal q0_reg_i_254_n_5 : STD_LOGIC;
  signal q0_reg_i_255_n_5 : STD_LOGIC;
  signal q0_reg_i_256_n_5 : STD_LOGIC;
  signal q0_reg_i_257_n_5 : STD_LOGIC;
  signal q0_reg_i_258_n_5 : STD_LOGIC;
  signal q0_reg_i_259_n_5 : STD_LOGIC;
  signal q0_reg_i_25_n_5 : STD_LOGIC;
  signal q0_reg_i_260_n_5 : STD_LOGIC;
  signal q0_reg_i_261_n_5 : STD_LOGIC;
  signal q0_reg_i_262_n_5 : STD_LOGIC;
  signal q0_reg_i_263_n_5 : STD_LOGIC;
  signal q0_reg_i_264_n_5 : STD_LOGIC;
  signal q0_reg_i_265_n_5 : STD_LOGIC;
  signal q0_reg_i_266_n_5 : STD_LOGIC;
  signal q0_reg_i_267_n_5 : STD_LOGIC;
  signal q0_reg_i_268_n_5 : STD_LOGIC;
  signal q0_reg_i_269_n_5 : STD_LOGIC;
  signal q0_reg_i_26_n_5 : STD_LOGIC;
  signal q0_reg_i_270_n_5 : STD_LOGIC;
  signal q0_reg_i_271_n_5 : STD_LOGIC;
  signal q0_reg_i_272_n_5 : STD_LOGIC;
  signal q0_reg_i_273_n_5 : STD_LOGIC;
  signal q0_reg_i_274_n_5 : STD_LOGIC;
  signal q0_reg_i_275_n_5 : STD_LOGIC;
  signal q0_reg_i_276_n_5 : STD_LOGIC;
  signal q0_reg_i_277_n_5 : STD_LOGIC;
  signal q0_reg_i_278_n_5 : STD_LOGIC;
  signal q0_reg_i_279_n_5 : STD_LOGIC;
  signal q0_reg_i_27_n_5 : STD_LOGIC;
  signal q0_reg_i_280_n_5 : STD_LOGIC;
  signal q0_reg_i_281_n_5 : STD_LOGIC;
  signal q0_reg_i_282_n_5 : STD_LOGIC;
  signal q0_reg_i_283_n_5 : STD_LOGIC;
  signal q0_reg_i_284_n_5 : STD_LOGIC;
  signal q0_reg_i_285_n_5 : STD_LOGIC;
  signal q0_reg_i_286_n_5 : STD_LOGIC;
  signal q0_reg_i_287_n_5 : STD_LOGIC;
  signal q0_reg_i_288_n_5 : STD_LOGIC;
  signal q0_reg_i_289_n_5 : STD_LOGIC;
  signal q0_reg_i_28_n_5 : STD_LOGIC;
  signal q0_reg_i_290_n_5 : STD_LOGIC;
  signal q0_reg_i_291_n_5 : STD_LOGIC;
  signal q0_reg_i_292_n_5 : STD_LOGIC;
  signal q0_reg_i_293_n_5 : STD_LOGIC;
  signal q0_reg_i_294_n_5 : STD_LOGIC;
  signal q0_reg_i_29_n_5 : STD_LOGIC;
  signal q0_reg_i_2_n_10 : STD_LOGIC;
  signal q0_reg_i_2_n_11 : STD_LOGIC;
  signal q0_reg_i_2_n_12 : STD_LOGIC;
  signal q0_reg_i_2_n_5 : STD_LOGIC;
  signal q0_reg_i_2_n_6 : STD_LOGIC;
  signal q0_reg_i_2_n_7 : STD_LOGIC;
  signal q0_reg_i_2_n_8 : STD_LOGIC;
  signal q0_reg_i_2_n_9 : STD_LOGIC;
  signal q0_reg_i_30_n_10 : STD_LOGIC;
  signal q0_reg_i_30_n_11 : STD_LOGIC;
  signal q0_reg_i_30_n_12 : STD_LOGIC;
  signal q0_reg_i_30_n_5 : STD_LOGIC;
  signal q0_reg_i_30_n_6 : STD_LOGIC;
  signal q0_reg_i_30_n_7 : STD_LOGIC;
  signal q0_reg_i_30_n_8 : STD_LOGIC;
  signal q0_reg_i_30_n_9 : STD_LOGIC;
  signal q0_reg_i_31_n_5 : STD_LOGIC;
  signal q0_reg_i_32_n_5 : STD_LOGIC;
  signal q0_reg_i_33_n_5 : STD_LOGIC;
  signal q0_reg_i_34_n_5 : STD_LOGIC;
  signal q0_reg_i_35_n_5 : STD_LOGIC;
  signal q0_reg_i_36_n_5 : STD_LOGIC;
  signal q0_reg_i_37_n_5 : STD_LOGIC;
  signal q0_reg_i_38_n_5 : STD_LOGIC;
  signal q0_reg_i_39_n_5 : STD_LOGIC;
  signal q0_reg_i_3_n_11 : STD_LOGIC;
  signal q0_reg_i_3_n_12 : STD_LOGIC;
  signal q0_reg_i_40_n_5 : STD_LOGIC;
  signal q0_reg_i_41_n_5 : STD_LOGIC;
  signal q0_reg_i_42_n_5 : STD_LOGIC;
  signal q0_reg_i_43_n_5 : STD_LOGIC;
  signal q0_reg_i_44_n_10 : STD_LOGIC;
  signal q0_reg_i_44_n_11 : STD_LOGIC;
  signal q0_reg_i_44_n_12 : STD_LOGIC;
  signal q0_reg_i_44_n_5 : STD_LOGIC;
  signal q0_reg_i_44_n_6 : STD_LOGIC;
  signal q0_reg_i_44_n_7 : STD_LOGIC;
  signal q0_reg_i_44_n_8 : STD_LOGIC;
  signal q0_reg_i_44_n_9 : STD_LOGIC;
  signal q0_reg_i_45_n_5 : STD_LOGIC;
  signal q0_reg_i_46_n_5 : STD_LOGIC;
  signal q0_reg_i_47_n_5 : STD_LOGIC;
  signal q0_reg_i_48_n_5 : STD_LOGIC;
  signal q0_reg_i_49_n_5 : STD_LOGIC;
  signal q0_reg_i_4_n_10 : STD_LOGIC;
  signal q0_reg_i_4_n_11 : STD_LOGIC;
  signal q0_reg_i_4_n_12 : STD_LOGIC;
  signal q0_reg_i_4_n_5 : STD_LOGIC;
  signal q0_reg_i_4_n_6 : STD_LOGIC;
  signal q0_reg_i_4_n_7 : STD_LOGIC;
  signal q0_reg_i_4_n_8 : STD_LOGIC;
  signal q0_reg_i_4_n_9 : STD_LOGIC;
  signal q0_reg_i_50_n_5 : STD_LOGIC;
  signal q0_reg_i_51_n_5 : STD_LOGIC;
  signal q0_reg_i_52_n_5 : STD_LOGIC;
  signal q0_reg_i_53_n_5 : STD_LOGIC;
  signal q0_reg_i_54_n_5 : STD_LOGIC;
  signal q0_reg_i_55_n_5 : STD_LOGIC;
  signal q0_reg_i_56_n_5 : STD_LOGIC;
  signal q0_reg_i_57_n_5 : STD_LOGIC;
  signal q0_reg_i_58_n_5 : STD_LOGIC;
  signal q0_reg_i_59_n_5 : STD_LOGIC;
  signal q0_reg_i_5_n_11 : STD_LOGIC;
  signal q0_reg_i_5_n_12 : STD_LOGIC;
  signal q0_reg_i_60_n_5 : STD_LOGIC;
  signal q0_reg_i_61_n_5 : STD_LOGIC;
  signal q0_reg_i_62_n_5 : STD_LOGIC;
  signal q0_reg_i_63_n_5 : STD_LOGIC;
  signal q0_reg_i_64_n_5 : STD_LOGIC;
  signal q0_reg_i_65_n_5 : STD_LOGIC;
  signal q0_reg_i_66_n_5 : STD_LOGIC;
  signal q0_reg_i_67_n_5 : STD_LOGIC;
  signal q0_reg_i_68_n_5 : STD_LOGIC;
  signal q0_reg_i_69_n_5 : STD_LOGIC;
  signal q0_reg_i_6_n_5 : STD_LOGIC;
  signal q0_reg_i_70_n_5 : STD_LOGIC;
  signal q0_reg_i_71_n_5 : STD_LOGIC;
  signal q0_reg_i_72_n_5 : STD_LOGIC;
  signal q0_reg_i_73_n_10 : STD_LOGIC;
  signal q0_reg_i_73_n_11 : STD_LOGIC;
  signal q0_reg_i_73_n_12 : STD_LOGIC;
  signal q0_reg_i_73_n_5 : STD_LOGIC;
  signal q0_reg_i_73_n_6 : STD_LOGIC;
  signal q0_reg_i_73_n_7 : STD_LOGIC;
  signal q0_reg_i_73_n_8 : STD_LOGIC;
  signal q0_reg_i_73_n_9 : STD_LOGIC;
  signal q0_reg_i_74_n_5 : STD_LOGIC;
  signal q0_reg_i_75_n_5 : STD_LOGIC;
  signal q0_reg_i_76_n_5 : STD_LOGIC;
  signal q0_reg_i_77_n_5 : STD_LOGIC;
  signal q0_reg_i_78_n_5 : STD_LOGIC;
  signal q0_reg_i_79_n_5 : STD_LOGIC;
  signal q0_reg_i_7_n_5 : STD_LOGIC;
  signal q0_reg_i_80_n_5 : STD_LOGIC;
  signal q0_reg_i_81_n_5 : STD_LOGIC;
  signal q0_reg_i_82_n_5 : STD_LOGIC;
  signal q0_reg_i_83_n_5 : STD_LOGIC;
  signal q0_reg_i_84_n_5 : STD_LOGIC;
  signal q0_reg_i_85_n_5 : STD_LOGIC;
  signal q0_reg_i_86_n_5 : STD_LOGIC;
  signal q0_reg_i_87_n_5 : STD_LOGIC;
  signal q0_reg_i_88_n_5 : STD_LOGIC;
  signal q0_reg_i_89_n_5 : STD_LOGIC;
  signal q0_reg_i_8_n_5 : STD_LOGIC;
  signal q0_reg_i_90_n_5 : STD_LOGIC;
  signal q0_reg_i_91_n_5 : STD_LOGIC;
  signal q0_reg_i_92_n_5 : STD_LOGIC;
  signal q0_reg_i_93_n_5 : STD_LOGIC;
  signal q0_reg_i_94_n_5 : STD_LOGIC;
  signal q0_reg_i_95_n_5 : STD_LOGIC;
  signal q0_reg_i_96_n_5 : STD_LOGIC;
  signal q0_reg_i_97_n_11 : STD_LOGIC;
  signal q0_reg_i_97_n_12 : STD_LOGIC;
  signal q0_reg_i_98_n_5 : STD_LOGIC;
  signal q0_reg_i_99_n_5 : STD_LOGIC;
  signal q0_reg_i_9_n_5 : STD_LOGIC;
  signal q0_reg_n_52 : STD_LOGIC;
  signal q1_reg_i_100_n_5 : STD_LOGIC;
  signal q1_reg_i_101_n_11 : STD_LOGIC;
  signal q1_reg_i_101_n_12 : STD_LOGIC;
  signal q1_reg_i_102_n_5 : STD_LOGIC;
  signal q1_reg_i_103_n_11 : STD_LOGIC;
  signal q1_reg_i_103_n_12 : STD_LOGIC;
  signal q1_reg_i_104_n_5 : STD_LOGIC;
  signal q1_reg_i_105_n_5 : STD_LOGIC;
  signal q1_reg_i_106_n_5 : STD_LOGIC;
  signal q1_reg_i_107_n_5 : STD_LOGIC;
  signal q1_reg_i_108_n_5 : STD_LOGIC;
  signal q1_reg_i_10_n_5 : STD_LOGIC;
  signal q1_reg_i_110_n_5 : STD_LOGIC;
  signal q1_reg_i_111_n_5 : STD_LOGIC;
  signal q1_reg_i_112_n_5 : STD_LOGIC;
  signal q1_reg_i_113_n_5 : STD_LOGIC;
  signal q1_reg_i_114_n_5 : STD_LOGIC;
  signal q1_reg_i_115_n_5 : STD_LOGIC;
  signal q1_reg_i_116_n_5 : STD_LOGIC;
  signal q1_reg_i_117_n_5 : STD_LOGIC;
  signal q1_reg_i_118_n_5 : STD_LOGIC;
  signal q1_reg_i_119_n_5 : STD_LOGIC;
  signal q1_reg_i_11_n_5 : STD_LOGIC;
  signal q1_reg_i_120_n_5 : STD_LOGIC;
  signal q1_reg_i_121_n_5 : STD_LOGIC;
  signal q1_reg_i_122_n_5 : STD_LOGIC;
  signal q1_reg_i_123_n_5 : STD_LOGIC;
  signal q1_reg_i_124_n_5 : STD_LOGIC;
  signal q1_reg_i_125_n_5 : STD_LOGIC;
  signal q1_reg_i_126_n_5 : STD_LOGIC;
  signal q1_reg_i_127_n_5 : STD_LOGIC;
  signal q1_reg_i_128_n_5 : STD_LOGIC;
  signal q1_reg_i_129_n_5 : STD_LOGIC;
  signal q1_reg_i_12_n_5 : STD_LOGIC;
  signal q1_reg_i_130_n_5 : STD_LOGIC;
  signal q1_reg_i_131_n_5 : STD_LOGIC;
  signal q1_reg_i_132_n_5 : STD_LOGIC;
  signal q1_reg_i_133_n_5 : STD_LOGIC;
  signal q1_reg_i_134_n_5 : STD_LOGIC;
  signal q1_reg_i_135_n_5 : STD_LOGIC;
  signal q1_reg_i_136_n_5 : STD_LOGIC;
  signal q1_reg_i_137_n_5 : STD_LOGIC;
  signal q1_reg_i_138_n_5 : STD_LOGIC;
  signal q1_reg_i_139_n_5 : STD_LOGIC;
  signal q1_reg_i_13_n_5 : STD_LOGIC;
  signal q1_reg_i_140_n_5 : STD_LOGIC;
  signal q1_reg_i_141_n_5 : STD_LOGIC;
  signal q1_reg_i_142_n_5 : STD_LOGIC;
  signal q1_reg_i_143_n_5 : STD_LOGIC;
  signal q1_reg_i_144_n_5 : STD_LOGIC;
  signal q1_reg_i_145_n_5 : STD_LOGIC;
  signal q1_reg_i_146_n_5 : STD_LOGIC;
  signal q1_reg_i_147_n_5 : STD_LOGIC;
  signal q1_reg_i_148_n_5 : STD_LOGIC;
  signal q1_reg_i_149_n_5 : STD_LOGIC;
  signal q1_reg_i_14_n_5 : STD_LOGIC;
  signal q1_reg_i_150_n_5 : STD_LOGIC;
  signal q1_reg_i_151_n_5 : STD_LOGIC;
  signal q1_reg_i_152_n_5 : STD_LOGIC;
  signal q1_reg_i_153_n_5 : STD_LOGIC;
  signal q1_reg_i_154_n_5 : STD_LOGIC;
  signal q1_reg_i_155_n_5 : STD_LOGIC;
  signal q1_reg_i_156_n_5 : STD_LOGIC;
  signal q1_reg_i_157_n_5 : STD_LOGIC;
  signal q1_reg_i_158_n_5 : STD_LOGIC;
  signal q1_reg_i_159_n_5 : STD_LOGIC;
  signal q1_reg_i_15_n_11 : STD_LOGIC;
  signal q1_reg_i_15_n_12 : STD_LOGIC;
  signal q1_reg_i_160_n_5 : STD_LOGIC;
  signal q1_reg_i_161_n_5 : STD_LOGIC;
  signal q1_reg_i_162_n_5 : STD_LOGIC;
  signal q1_reg_i_163_n_5 : STD_LOGIC;
  signal q1_reg_i_164_n_5 : STD_LOGIC;
  signal q1_reg_i_165_n_5 : STD_LOGIC;
  signal q1_reg_i_166_n_5 : STD_LOGIC;
  signal q1_reg_i_167_n_5 : STD_LOGIC;
  signal q1_reg_i_168_n_5 : STD_LOGIC;
  signal q1_reg_i_169_n_5 : STD_LOGIC;
  signal q1_reg_i_16_n_5 : STD_LOGIC;
  signal q1_reg_i_170_n_5 : STD_LOGIC;
  signal q1_reg_i_171_n_5 : STD_LOGIC;
  signal q1_reg_i_172_n_5 : STD_LOGIC;
  signal q1_reg_i_17_n_5 : STD_LOGIC;
  signal q1_reg_i_18_n_5 : STD_LOGIC;
  signal q1_reg_i_19_n_5 : STD_LOGIC;
  signal q1_reg_i_1_n_5 : STD_LOGIC;
  signal q1_reg_i_20_n_5 : STD_LOGIC;
  signal q1_reg_i_21_n_5 : STD_LOGIC;
  signal q1_reg_i_22_n_5 : STD_LOGIC;
  signal q1_reg_i_23_n_5 : STD_LOGIC;
  signal q1_reg_i_24_n_10 : STD_LOGIC;
  signal q1_reg_i_24_n_11 : STD_LOGIC;
  signal q1_reg_i_24_n_12 : STD_LOGIC;
  signal q1_reg_i_24_n_5 : STD_LOGIC;
  signal q1_reg_i_24_n_6 : STD_LOGIC;
  signal q1_reg_i_24_n_7 : STD_LOGIC;
  signal q1_reg_i_24_n_8 : STD_LOGIC;
  signal q1_reg_i_24_n_9 : STD_LOGIC;
  signal q1_reg_i_25_n_5 : STD_LOGIC;
  signal q1_reg_i_26_n_5 : STD_LOGIC;
  signal q1_reg_i_27_n_5 : STD_LOGIC;
  signal q1_reg_i_28_n_5 : STD_LOGIC;
  signal q1_reg_i_29_n_5 : STD_LOGIC;
  signal q1_reg_i_2_n_11 : STD_LOGIC;
  signal q1_reg_i_2_n_12 : STD_LOGIC;
  signal q1_reg_i_30_n_5 : STD_LOGIC;
  signal q1_reg_i_31_n_10 : STD_LOGIC;
  signal q1_reg_i_31_n_11 : STD_LOGIC;
  signal q1_reg_i_31_n_12 : STD_LOGIC;
  signal q1_reg_i_31_n_5 : STD_LOGIC;
  signal q1_reg_i_31_n_6 : STD_LOGIC;
  signal q1_reg_i_31_n_7 : STD_LOGIC;
  signal q1_reg_i_31_n_8 : STD_LOGIC;
  signal q1_reg_i_31_n_9 : STD_LOGIC;
  signal q1_reg_i_32_n_5 : STD_LOGIC;
  signal q1_reg_i_33_n_5 : STD_LOGIC;
  signal q1_reg_i_34_n_5 : STD_LOGIC;
  signal q1_reg_i_35_n_5 : STD_LOGIC;
  signal q1_reg_i_36_n_5 : STD_LOGIC;
  signal q1_reg_i_37_n_5 : STD_LOGIC;
  signal q1_reg_i_38_n_5 : STD_LOGIC;
  signal q1_reg_i_39_n_5 : STD_LOGIC;
  signal q1_reg_i_3_n_10 : STD_LOGIC;
  signal q1_reg_i_3_n_11 : STD_LOGIC;
  signal q1_reg_i_3_n_12 : STD_LOGIC;
  signal q1_reg_i_3_n_5 : STD_LOGIC;
  signal q1_reg_i_3_n_6 : STD_LOGIC;
  signal q1_reg_i_3_n_7 : STD_LOGIC;
  signal q1_reg_i_3_n_8 : STD_LOGIC;
  signal q1_reg_i_3_n_9 : STD_LOGIC;
  signal q1_reg_i_40_n_5 : STD_LOGIC;
  signal q1_reg_i_41_n_5 : STD_LOGIC;
  signal q1_reg_i_42_n_10 : STD_LOGIC;
  signal q1_reg_i_42_n_11 : STD_LOGIC;
  signal q1_reg_i_42_n_12 : STD_LOGIC;
  signal q1_reg_i_42_n_5 : STD_LOGIC;
  signal q1_reg_i_42_n_6 : STD_LOGIC;
  signal q1_reg_i_42_n_7 : STD_LOGIC;
  signal q1_reg_i_42_n_8 : STD_LOGIC;
  signal q1_reg_i_42_n_9 : STD_LOGIC;
  signal q1_reg_i_43_n_5 : STD_LOGIC;
  signal q1_reg_i_44_n_5 : STD_LOGIC;
  signal q1_reg_i_45_n_5 : STD_LOGIC;
  signal q1_reg_i_46_n_5 : STD_LOGIC;
  signal q1_reg_i_47_n_5 : STD_LOGIC;
  signal q1_reg_i_48_n_5 : STD_LOGIC;
  signal q1_reg_i_49_n_5 : STD_LOGIC;
  signal q1_reg_i_4_n_11 : STD_LOGIC;
  signal q1_reg_i_4_n_12 : STD_LOGIC;
  signal q1_reg_i_50_n_5 : STD_LOGIC;
  signal q1_reg_i_51_n_5 : STD_LOGIC;
  signal q1_reg_i_52_n_5 : STD_LOGIC;
  signal q1_reg_i_53_n_5 : STD_LOGIC;
  signal q1_reg_i_54_n_5 : STD_LOGIC;
  signal q1_reg_i_55_n_5 : STD_LOGIC;
  signal q1_reg_i_56_n_5 : STD_LOGIC;
  signal q1_reg_i_57_n_5 : STD_LOGIC;
  signal q1_reg_i_58_n_5 : STD_LOGIC;
  signal q1_reg_i_59_n_5 : STD_LOGIC;
  signal q1_reg_i_5_n_10 : STD_LOGIC;
  signal q1_reg_i_5_n_11 : STD_LOGIC;
  signal q1_reg_i_5_n_12 : STD_LOGIC;
  signal q1_reg_i_5_n_5 : STD_LOGIC;
  signal q1_reg_i_5_n_6 : STD_LOGIC;
  signal q1_reg_i_5_n_7 : STD_LOGIC;
  signal q1_reg_i_5_n_8 : STD_LOGIC;
  signal q1_reg_i_5_n_9 : STD_LOGIC;
  signal q1_reg_i_60_n_5 : STD_LOGIC;
  signal q1_reg_i_61_n_5 : STD_LOGIC;
  signal q1_reg_i_62_n_5 : STD_LOGIC;
  signal q1_reg_i_63_n_5 : STD_LOGIC;
  signal q1_reg_i_64_n_5 : STD_LOGIC;
  signal q1_reg_i_65_n_5 : STD_LOGIC;
  signal q1_reg_i_66_n_5 : STD_LOGIC;
  signal q1_reg_i_67_n_5 : STD_LOGIC;
  signal q1_reg_i_68_n_5 : STD_LOGIC;
  signal q1_reg_i_69_n_5 : STD_LOGIC;
  signal q1_reg_i_6_n_11 : STD_LOGIC;
  signal q1_reg_i_6_n_12 : STD_LOGIC;
  signal q1_reg_i_70_n_5 : STD_LOGIC;
  signal q1_reg_i_71_n_5 : STD_LOGIC;
  signal q1_reg_i_72_n_11 : STD_LOGIC;
  signal q1_reg_i_72_n_12 : STD_LOGIC;
  signal q1_reg_i_73_n_5 : STD_LOGIC;
  signal q1_reg_i_74_n_5 : STD_LOGIC;
  signal q1_reg_i_75_n_5 : STD_LOGIC;
  signal q1_reg_i_76_n_5 : STD_LOGIC;
  signal q1_reg_i_77_n_5 : STD_LOGIC;
  signal q1_reg_i_78_n_5 : STD_LOGIC;
  signal q1_reg_i_79_n_5 : STD_LOGIC;
  signal q1_reg_i_7_n_5 : STD_LOGIC;
  signal q1_reg_i_80_n_5 : STD_LOGIC;
  signal q1_reg_i_81_n_5 : STD_LOGIC;
  signal q1_reg_i_82_n_5 : STD_LOGIC;
  signal q1_reg_i_83_n_5 : STD_LOGIC;
  signal q1_reg_i_84_n_5 : STD_LOGIC;
  signal q1_reg_i_85_n_5 : STD_LOGIC;
  signal q1_reg_i_86_n_5 : STD_LOGIC;
  signal q1_reg_i_87_n_5 : STD_LOGIC;
  signal q1_reg_i_88_n_5 : STD_LOGIC;
  signal q1_reg_i_89_n_5 : STD_LOGIC;
  signal q1_reg_i_8_n_5 : STD_LOGIC;
  signal q1_reg_i_90_n_5 : STD_LOGIC;
  signal q1_reg_i_91_n_5 : STD_LOGIC;
  signal q1_reg_i_92_n_5 : STD_LOGIC;
  signal q1_reg_i_93_n_5 : STD_LOGIC;
  signal q1_reg_i_94_n_5 : STD_LOGIC;
  signal q1_reg_i_95_n_5 : STD_LOGIC;
  signal q1_reg_i_96_n_10 : STD_LOGIC;
  signal q1_reg_i_96_n_11 : STD_LOGIC;
  signal q1_reg_i_96_n_12 : STD_LOGIC;
  signal q1_reg_i_96_n_5 : STD_LOGIC;
  signal q1_reg_i_96_n_6 : STD_LOGIC;
  signal q1_reg_i_96_n_7 : STD_LOGIC;
  signal q1_reg_i_96_n_8 : STD_LOGIC;
  signal q1_reg_i_96_n_9 : STD_LOGIC;
  signal q1_reg_i_97_n_10 : STD_LOGIC;
  signal q1_reg_i_97_n_11 : STD_LOGIC;
  signal q1_reg_i_97_n_12 : STD_LOGIC;
  signal q1_reg_i_97_n_5 : STD_LOGIC;
  signal q1_reg_i_97_n_6 : STD_LOGIC;
  signal q1_reg_i_97_n_7 : STD_LOGIC;
  signal q1_reg_i_97_n_8 : STD_LOGIC;
  signal q1_reg_i_97_n_9 : STD_LOGIC;
  signal q1_reg_i_98_n_10 : STD_LOGIC;
  signal q1_reg_i_98_n_11 : STD_LOGIC;
  signal q1_reg_i_98_n_12 : STD_LOGIC;
  signal q1_reg_i_98_n_5 : STD_LOGIC;
  signal q1_reg_i_98_n_6 : STD_LOGIC;
  signal q1_reg_i_98_n_7 : STD_LOGIC;
  signal q1_reg_i_98_n_8 : STD_LOGIC;
  signal q1_reg_i_98_n_9 : STD_LOGIC;
  signal q1_reg_i_99_n_11 : STD_LOGIC;
  signal q1_reg_i_99_n_12 : STD_LOGIC;
  signal q1_reg_i_9_n_5 : STD_LOGIC;
  signal q1_reg_n_51 : STD_LOGIC;
  signal q1_reg_n_52 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln477_1_fu_2526_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln477_2_fu_2561_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln477_3_fu_2596_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln477_fu_2491_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln478_1_fu_2702_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln478_2_fu_2737_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln478_3_fu_2772_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln478_fu_2667_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln479_1_fu_2878_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln479_2_fu_2913_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln479_3_fu_2948_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln479_fu_2843_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_1_fu_2657_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_2_fu_2833_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_3_fu_3009_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_fu_2481_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_q0_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_q0_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_126_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_126_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_128_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_128_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_130_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_130_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_136_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_136_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_165_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_165_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_167_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_167_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_169_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_169_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q0_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q0_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_30_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q0_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q0_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q0_reg_i_97_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q0_reg_i_97_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_q1_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_i_101_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_101_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_i_103_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_103_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_i_15_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q1_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q1_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q1_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_i_72_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_72_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_q1_reg_i_99_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_q1_reg_i_99_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of q0_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of q0_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 9;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of q0_reg_i_1 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q0_reg_i_100 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of q0_reg_i_107 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of q0_reg_i_108 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of q0_reg_i_109 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of q0_reg_i_112 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of q0_reg_i_114 : label is "soft_lutpair52";
  attribute ADDER_THRESHOLD of q0_reg_i_123 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_124 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_125 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_126 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_128 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_130 : label is 35;
  attribute SOFT_HLUTNM of q0_reg_i_132 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of q0_reg_i_133 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of q0_reg_i_134 : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD of q0_reg_i_136 : label is 35;
  attribute SOFT_HLUTNM of q0_reg_i_138 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of q0_reg_i_139 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of q0_reg_i_143 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of q0_reg_i_147 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of q0_reg_i_148 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of q0_reg_i_151 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of q0_reg_i_153 : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD of q0_reg_i_162 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_163 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_164 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_165 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_167 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_169 : label is 35;
  attribute SOFT_HLUTNM of q0_reg_i_171 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of q0_reg_i_172 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of q0_reg_i_173 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of q0_reg_i_175 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of q0_reg_i_176 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of q0_reg_i_182 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of q0_reg_i_183 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of q0_reg_i_184 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of q0_reg_i_185 : label is "soft_lutpair54";
  attribute ADDER_THRESHOLD of q0_reg_i_2 : label is 35;
  attribute SOFT_HLUTNM of q0_reg_i_229 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of q0_reg_i_230 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of q0_reg_i_233 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of q0_reg_i_234 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of q0_reg_i_235 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of q0_reg_i_236 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of q0_reg_i_237 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of q0_reg_i_238 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of q0_reg_i_239 : label is "soft_lutpair57";
  attribute HLUTNM : string;
  attribute HLUTNM of q0_reg_i_26 : label is "lutpair42";
  attribute ADDER_THRESHOLD of q0_reg_i_3 : label is 35;
  attribute HLUTNM of q0_reg_i_33 : label is "lutpair41";
  attribute ADDER_THRESHOLD of q0_reg_i_4 : label is 35;
  attribute ADDER_THRESHOLD of q0_reg_i_44 : label is 35;
  attribute HLUTNM of q0_reg_i_45 : label is "lutpair42";
  attribute SOFT_HLUTNM of q0_reg_i_59 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of q0_reg_i_60 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of q0_reg_i_62 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of q0_reg_i_63 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of q0_reg_i_64 : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD of q0_reg_i_73 : label is 35;
  attribute HLUTNM of q0_reg_i_74 : label is "lutpair41";
  attribute SOFT_HLUTNM of q0_reg_i_88 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of q0_reg_i_89 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of q0_reg_i_91 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of q0_reg_i_92 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of q0_reg_i_93 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of q0_reg_i_95 : label is "soft_lutpair58";
  attribute ADDER_THRESHOLD of q0_reg_i_97 : label is 35;
  attribute SOFT_HLUTNM of q0_reg_i_98 : label is "soft_lutpair67";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of q1_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of q1_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of q1_reg : label is 10240;
  attribute RTL_RAM_NAME of q1_reg : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q1_reg";
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end of q1_reg : label is 1023;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end of q1_reg : label is 9;
  attribute ADDER_THRESHOLD of q1_reg_i_101 : label is 35;
  attribute ADDER_THRESHOLD of q1_reg_i_103 : label is 35;
  attribute SOFT_HLUTNM of q1_reg_i_105 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of q1_reg_i_106 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of q1_reg_i_107 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of q1_reg_i_113 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of q1_reg_i_114 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of q1_reg_i_119 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of q1_reg_i_120 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of q1_reg_i_121 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of q1_reg_i_122 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of q1_reg_i_123 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of q1_reg_i_124 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of q1_reg_i_125 : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD of q1_reg_i_2 : label is 35;
  attribute HLUTNM of q1_reg_i_27 : label is "lutpair40";
  attribute ADDER_THRESHOLD of q1_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of q1_reg_i_4 : label is 35;
  attribute ADDER_THRESHOLD of q1_reg_i_42 : label is 35;
  attribute HLUTNM of q1_reg_i_43 : label is "lutpair40";
  attribute ADDER_THRESHOLD of q1_reg_i_5 : label is 35;
  attribute SOFT_HLUTNM of q1_reg_i_57 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of q1_reg_i_58 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of q1_reg_i_60 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of q1_reg_i_61 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of q1_reg_i_62 : label is "soft_lutpair75";
  attribute ADDER_THRESHOLD of q1_reg_i_72 : label is 35;
  attribute SOFT_HLUTNM of q1_reg_i_74 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of q1_reg_i_75 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of q1_reg_i_77 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of q1_reg_i_78 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of q1_reg_i_80 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of q1_reg_i_81 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of q1_reg_i_84 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of q1_reg_i_85 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of q1_reg_i_87 : label is "soft_lutpair51";
  attribute ADDER_THRESHOLD of q1_reg_i_96 : label is 35;
  attribute ADDER_THRESHOLD of q1_reg_i_97 : label is 35;
  attribute ADDER_THRESHOLD of q1_reg_i_98 : label is 35;
  attribute ADDER_THRESHOLD of q1_reg_i_99 : label is 35;
begin
  B(8 downto 0) <= \^b\(8 downto 0);
  DOUTADOUT(7 downto 0) <= \^doutadout\(7 downto 0);
  q0_reg_0(8 downto 0) <= \^q0_reg_0\(8 downto 0);
  q0_reg_1(7 downto 0) <= \^q0_reg_1\(7 downto 0);
  q0_reg_2 <= \^q0_reg_2\;
  q0_reg_3 <= \^q0_reg_3\;
  q0_reg_4 <= \^q0_reg_4\;
  q0_reg_5 <= \^q0_reg_5\;
  q0_reg_6 <= \^q0_reg_6\;
  q0_reg_8 <= \^q0_reg_8\;
g0_b0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => \^doutadout\(6),
      I2 => \^b\(6),
      O => \^q0_reg_6\
    );
g0_b0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => \^doutadout\(5),
      I2 => \^b\(5),
      O => \^q0_reg_5\
    );
g0_b0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(4),
      I1 => \^doutadout\(4),
      I2 => \^b\(4),
      O => \^q0_reg_4\
    );
g0_b0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(6),
      I1 => \^q0_reg_6\,
      I2 => \^q0_reg_0\(5),
      I3 => \^b\(5),
      I4 => \^doutadout\(5),
      O => DI(4)
    );
g0_b0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(3),
      I1 => \^doutadout\(3),
      I2 => \^b\(3),
      O => \^q0_reg_3\
    );
g0_b0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(2),
      I1 => \^doutadout\(2),
      I2 => \^b\(2),
      O => \^q0_reg_2\
    );
g0_b0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \^doutadout\(7),
      I2 => \^b\(7),
      O => \^q0_reg_8\
    );
g0_b0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(5),
      I1 => \^q0_reg_5\,
      I2 => \^q0_reg_0\(4),
      I3 => \^b\(4),
      I4 => \^doutadout\(4),
      O => DI(3)
    );
g0_b0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(4),
      I1 => \^q0_reg_4\,
      I2 => \^q0_reg_0\(3),
      I3 => \^b\(3),
      I4 => \^doutadout\(3),
      O => DI(2)
    );
g0_b0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(3),
      I1 => \^q0_reg_3\,
      I2 => \^q0_reg_0\(2),
      I3 => \^b\(2),
      I4 => \^doutadout\(2),
      O => DI(1)
    );
g0_b0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(2),
      I1 => \^q0_reg_2\,
      I2 => \^q0_reg_0\(1),
      I3 => \^b\(1),
      I4 => \^doutadout\(1),
      O => DI(0)
    );
lshr_ln501_1_reg_4193_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055544454"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_1,
      I3 => DSP_A_B_DATA_INST_2(1),
      I4 => DSP_A_B_DATA_INST_3,
      I5 => CO(0),
      O => A(9)
    );
lshr_ln501_1_reg_4193_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFB8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_0,
      I3 => O(1),
      I4 => CO(0),
      O => A(8)
    );
lshr_ln501_1_reg_4193_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST_11,
      I2 => O(0),
      I3 => DSP_A_B_DATA_INST_12,
      I4 => O(1),
      I5 => lshr_ln501_1_reg_4193_reg_i_28_n_5,
      O => A(7)
    );
lshr_ln501_1_reg_4193_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_29_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_30_n_5,
      O => A(6),
      S => CO(0)
    );
lshr_ln501_1_reg_4193_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_31_n_5,
      I1 => CO(0),
      I2 => lshr_ln501_1_reg_4193_reg_i_32_n_5,
      I3 => O(1),
      I4 => lshr_ln501_1_reg_4193_reg_i_33_n_5,
      O => A(5)
    );
lshr_ln501_1_reg_4193_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_34_n_5,
      I1 => O(1),
      I2 => lshr_ln501_1_reg_4193_reg_i_35_n_5,
      I3 => CO(0),
      I4 => lshr_ln501_1_reg_4193_reg_i_36_n_5,
      O => A(4)
    );
lshr_ln501_1_reg_4193_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_37_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_38_n_5,
      O => A(3),
      S => CO(0)
    );
lshr_ln501_1_reg_4193_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_39_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_40_n_5,
      O => A(2),
      S => CO(0)
    );
lshr_ln501_1_reg_4193_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_41_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_42_n_5,
      O => A(1),
      S => CO(0)
    );
lshr_ln501_1_reg_4193_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_43_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_44_n_5,
      O => A(0),
      S => CO(0)
    );
lshr_ln501_1_reg_4193_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_10,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(17)
    );
lshr_ln501_1_reg_4193_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055544454"
    )
        port map (
      I0 => O(0),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => lshr_ln501_1_reg_4193_reg_i_9_0,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => lshr_ln501_1_reg_4193_reg_i_13_0,
      I5 => O(1),
      O => lshr_ln501_1_reg_4193_reg_i_21_n_5
    );
lshr_ln501_1_reg_4193_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(1),
      I1 => lshr_ln501_1_reg_4193_reg_i_12_0,
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => O(0),
      O => lshr_ln501_1_reg_4193_reg_i_28_n_5
    );
lshr_ln501_1_reg_4193_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_52_n_5,
      I1 => O(1),
      I2 => lshr_ln501_1_reg_4193_reg_i_13_1,
      I3 => O(0),
      I4 => lshr_ln501_1_reg_4193_reg_i_13_2,
      O => lshr_ln501_1_reg_4193_reg_i_29_n_5
    );
lshr_ln501_1_reg_4193_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_9,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(16)
    );
lshr_ln501_1_reg_4193_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055F7"
    )
        port map (
      I0 => O(0),
      I1 => DSP_A_B_DATA_INST_2(0),
      I2 => lshr_ln501_1_reg_4193_reg_i_13_0,
      I3 => DSP_A_B_DATA_INST_2(1),
      I4 => O(1),
      O => lshr_ln501_1_reg_4193_reg_i_30_n_5
    );
lshr_ln501_1_reg_4193_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045FFFF00450000"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(1),
      I1 => lshr_ln501_1_reg_4193_reg_i_14_7,
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => O(0),
      I4 => O(1),
      I5 => lshr_ln501_1_reg_4193_reg_i_55_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_31_n_5
    );
lshr_ln501_1_reg_4193_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38FFFF3B380000"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_14_4,
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => lshr_ln501_1_reg_4193_reg_i_14_5,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_14_6,
      O => lshr_ln501_1_reg_4193_reg_i_32_n_5
    );
lshr_ln501_1_reg_4193_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_14_0,
      I1 => lshr_ln501_1_reg_4193_reg_i_14_1,
      I2 => O(0),
      I3 => lshr_ln501_1_reg_4193_reg_i_14_2,
      I4 => DSP_A_B_DATA_INST_2(1),
      I5 => lshr_ln501_1_reg_4193_reg_i_14_3,
      O => lshr_ln501_1_reg_4193_reg_i_33_n_5
    );
lshr_ln501_1_reg_4193_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33303838"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_15_6,
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_2(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_15_7,
      I4 => DSP_A_B_DATA_INST_2(0),
      O => lshr_ln501_1_reg_4193_reg_i_34_n_5
    );
lshr_ln501_1_reg_4193_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC8CFFFFBC8C0000"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_15_4,
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => lshr_ln501_1_reg_4193_reg_i_31_0,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_15_5,
      O => lshr_ln501_1_reg_4193_reg_i_35_n_5
    );
lshr_ln501_1_reg_4193_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_15_0,
      I1 => lshr_ln501_1_reg_4193_reg_i_15_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_15_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_15_3,
      O => lshr_ln501_1_reg_4193_reg_i_36_n_5
    );
lshr_ln501_1_reg_4193_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_16_0,
      I1 => lshr_ln501_1_reg_4193_reg_i_16_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_16_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_16_3,
      O => lshr_ln501_1_reg_4193_reg_i_37_n_5
    );
lshr_ln501_1_reg_4193_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_16_4,
      I1 => lshr_ln501_1_reg_4193_reg_i_16_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_16_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_16_7,
      O => lshr_ln501_1_reg_4193_reg_i_38_n_5
    );
lshr_ln501_1_reg_4193_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_17_0,
      I1 => lshr_ln501_1_reg_4193_reg_i_17_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_17_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_17_3,
      O => lshr_ln501_1_reg_4193_reg_i_39_n_5
    );
lshr_ln501_1_reg_4193_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_8,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(15)
    );
lshr_ln501_1_reg_4193_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_17_4,
      I1 => lshr_ln501_1_reg_4193_reg_i_17_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_17_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_17_7,
      O => lshr_ln501_1_reg_4193_reg_i_40_n_5
    );
lshr_ln501_1_reg_4193_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_18_0,
      I1 => lshr_ln501_1_reg_4193_reg_i_18_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_18_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_18_3,
      O => lshr_ln501_1_reg_4193_reg_i_41_n_5
    );
lshr_ln501_1_reg_4193_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_18_4,
      I1 => lshr_ln501_1_reg_4193_reg_i_18_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_18_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_18_7,
      O => lshr_ln501_1_reg_4193_reg_i_42_n_5
    );
lshr_ln501_1_reg_4193_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_19_0,
      I1 => lshr_ln501_1_reg_4193_reg_i_19_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_19_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_19_3,
      O => lshr_ln501_1_reg_4193_reg_i_43_n_5
    );
lshr_ln501_1_reg_4193_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_19_4,
      I1 => lshr_ln501_1_reg_4193_reg_i_19_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4193_reg_i_19_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4193_reg_i_19_7,
      O => lshr_ln501_1_reg_4193_reg_i_44_n_5
    );
lshr_ln501_1_reg_4193_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(7),
      I1 => \^q0_reg_8\,
      I2 => \^q0_reg_0\(6),
      I3 => \^b\(6),
      I4 => \^doutadout\(6),
      O => q0_reg_7(0)
    );
lshr_ln501_1_reg_4193_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^b\(8),
      I1 => \^q0_reg_0\(8),
      I2 => \^q0_reg_0\(7),
      I3 => \^b\(7),
      I4 => \^doutadout\(7),
      O => S(0)
    );
lshr_ln501_1_reg_4193_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_7,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(14)
    );
lshr_ln501_1_reg_4193_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333330030BB30BB"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_29_0,
      I1 => O(0),
      I2 => lshr_ln501_1_reg_4193_reg_i_29_1,
      I3 => DSP_A_B_DATA_INST_2(1),
      I4 => lshr_ln501_1_reg_4193_reg_i_29_2,
      I5 => DSP_A_B_DATA_INST_2(0),
      O => lshr_ln501_1_reg_4193_reg_i_52_n_5
    );
lshr_ln501_1_reg_4193_reg_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCCB3B3"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_31_0,
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => lshr_ln501_1_reg_4193_reg_i_31_1,
      I4 => DSP_A_B_DATA_INST_2(1),
      O => lshr_ln501_1_reg_4193_reg_i_55_n_5
    );
lshr_ln501_1_reg_4193_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_6,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(13)
    );
lshr_ln501_1_reg_4193_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_5,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(12)
    );
lshr_ln501_1_reg_4193_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => DSP_A_B_DATA_INST_4,
      I4 => O(0),
      I5 => CO(0),
      O => A(11)
    );
lshr_ln501_1_reg_4193_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_21_n_5,
      I1 => CO(0),
      O => A(10)
    );
q0_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sel(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => add_ln492_3_fu_3066_p2(10 downto 1),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_q0_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_q0_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_q0_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_q0_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => NLW_q0_reg_DOUTADOUT_UNCONNECTED(15 downto 10),
      DOUTADOUT(9 downto 1) => \^q0_reg_0\(8 downto 0),
      DOUTADOUT(0) => q0_reg_n_52,
      DOUTBDOUT(15 downto 10) => NLW_q0_reg_DOUTBDOUT_UNCONNECTED(15 downto 10),
      DOUTBDOUT(9 downto 2) => \^q0_reg_1\(7 downto 0),
      DOUTBDOUT(1 downto 0) => NLW_q0_reg_DOUTBDOUT_UNCONNECTED(1 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_q0_reg_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => q1_reg_i_1_n_5,
      ENBWREN => q1_reg_i_1_n_5,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_2_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_1_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_1_n_11,
      CO(0) => q0_reg_i_1_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => NLW_q0_reg_i_1_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sel(9 downto 7),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => var_3_fu_3009_p4(10 downto 8)
    );
q0_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(3),
      I1 => var_3_fu_3009_p4(3),
      O => q0_reg_i_10_n_5
    );
q0_reg_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(10),
      I1 => q0_reg_i_177_n_5,
      I2 => sub_ln479_2_fu_2913_p2(5),
      I3 => q0_reg_i_176_n_5,
      I4 => q0_reg_i_175_n_5,
      O => q0_reg_i_100_n_5
    );
q0_reg_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => q0_reg_i_103_n_5,
      I1 => q0_reg_i_102_n_5,
      I2 => q0_reg_i_104_n_5,
      O => q0_reg_i_101_n_5
    );
q0_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(4),
      I1 => sub_ln479_3_fu_2948_p2(3),
      I2 => sub_ln479_3_fu_2948_p2(0),
      I3 => sub_ln479_3_fu_2948_p2(1),
      I4 => sub_ln479_3_fu_2948_p2(2),
      I5 => sub_ln479_3_fu_2948_p2(10),
      O => q0_reg_i_102_n_5
    );
q0_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(4),
      I1 => sub_ln479_1_fu_2878_p2(3),
      I2 => sub_ln479_1_fu_2878_p2(0),
      I3 => sub_ln479_1_fu_2878_p2(1),
      I4 => sub_ln479_1_fu_2878_p2(2),
      I5 => sub_ln479_1_fu_2878_p2(10),
      O => q0_reg_i_103_n_5
    );
q0_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(4),
      I1 => sub_ln479_2_fu_2913_p2(10),
      I2 => sub_ln479_2_fu_2913_p2(3),
      I3 => sub_ln479_2_fu_2913_p2(0),
      I4 => sub_ln479_2_fu_2913_p2(1),
      I5 => sub_ln479_2_fu_2913_p2(2),
      O => q0_reg_i_104_n_5
    );
q0_reg_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(4),
      I1 => sub_ln479_fu_2843_p2(3),
      I2 => sub_ln479_fu_2843_p2(0),
      I3 => sub_ln479_fu_2843_p2(1),
      I4 => sub_ln479_fu_2843_p2(2),
      I5 => sub_ln479_fu_2843_p2(10),
      O => q0_reg_i_105_n_5
    );
q0_reg_i_106: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => q0_reg_i_108_n_5,
      I1 => q0_reg_i_107_n_5,
      I2 => q0_reg_i_109_n_5,
      O => q0_reg_i_106_n_5
    );
q0_reg_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(3),
      I1 => sub_ln479_3_fu_2948_p2(2),
      I2 => sub_ln479_3_fu_2948_p2(1),
      I3 => sub_ln479_3_fu_2948_p2(0),
      I4 => sub_ln479_3_fu_2948_p2(10),
      O => q0_reg_i_107_n_5
    );
q0_reg_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(3),
      I1 => sub_ln479_1_fu_2878_p2(2),
      I2 => sub_ln479_1_fu_2878_p2(1),
      I3 => sub_ln479_1_fu_2878_p2(0),
      I4 => sub_ln479_1_fu_2878_p2(10),
      O => q0_reg_i_108_n_5
    );
q0_reg_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(3),
      I1 => sub_ln479_2_fu_2913_p2(10),
      I2 => sub_ln479_2_fu_2913_p2(2),
      I3 => sub_ln479_2_fu_2913_p2(1),
      I4 => sub_ln479_2_fu_2913_p2(0),
      O => q0_reg_i_109_n_5
    );
q0_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(2),
      I1 => var_3_fu_3009_p4(2),
      O => q0_reg_i_11_n_5
    );
q0_reg_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(3),
      I1 => sub_ln479_fu_2843_p2(2),
      I2 => sub_ln479_fu_2843_p2(1),
      I3 => sub_ln479_fu_2843_p2(0),
      I4 => sub_ln479_fu_2843_p2(10),
      O => q0_reg_i_110_n_5
    );
q0_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7117711771171717"
    )
        port map (
      I0 => q0_reg_i_182_n_5,
      I1 => q0_reg_i_183_n_5,
      I2 => sub_ln479_2_fu_2913_p2(2),
      I3 => sub_ln479_2_fu_2913_p2(10),
      I4 => sub_ln479_2_fu_2913_p2(0),
      I5 => sub_ln479_2_fu_2913_p2(1),
      O => q0_reg_i_111_n_5
    );
q0_reg_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(0),
      I1 => sub_ln479_3_fu_2948_p2(10),
      I2 => sub_ln479_3_fu_2948_p2(1),
      I3 => q0_reg_i_184_n_5,
      I4 => q0_reg_i_185_n_5,
      O => q0_reg_i_112_n_5
    );
q0_reg_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E01FE01F1FE0"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(1),
      I1 => sub_ln479_2_fu_2913_p2(0),
      I2 => sub_ln479_2_fu_2913_p2(10),
      I3 => sub_ln479_2_fu_2913_p2(2),
      I4 => q0_reg_i_183_n_5,
      I5 => q0_reg_i_182_n_5,
      O => q0_reg_i_113_n_5
    );
q0_reg_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(1),
      I1 => sub_ln479_3_fu_2948_p2(10),
      I2 => sub_ln479_3_fu_2948_p2(0),
      I3 => q0_reg_i_185_n_5,
      I4 => q0_reg_i_184_n_5,
      O => q0_reg_i_114_n_5
    );
q0_reg_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_97_0(7),
      I1 => q0_reg_i_186_n_5,
      O => q0_reg_i_115_n_5
    );
q0_reg_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_97_0(6),
      I1 => q0_reg_i_187_n_5,
      O => q0_reg_i_116_n_5
    );
q0_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => ave_3_reg_4082(6),
      I2 => q0_reg_i_189_n_5,
      I3 => ave_3_reg_4082(7),
      I4 => ave_3_reg_4082(11),
      I5 => q0_reg_i_97_0(5),
      O => q0_reg_i_117_n_5
    );
q0_reg_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => q0_reg_i_189_n_5,
      I2 => ave_3_reg_4082(6),
      I3 => ave_3_reg_4082(11),
      I4 => q0_reg_i_97_0(4),
      O => q0_reg_i_118_n_5
    );
q0_reg_i_119: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_97_0(3),
      I1 => q0_reg_i_190_n_5,
      O => q0_reg_i_119_n_5
    );
q0_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(1),
      I1 => var_3_fu_3009_p4(1),
      O => q0_reg_i_12_n_5
    );
q0_reg_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_97_0(2),
      I1 => q0_reg_i_191_n_5,
      O => q0_reg_i_120_n_5
    );
q0_reg_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q0_reg_i_97_0(1),
      I1 => ave_3_reg_4082(11),
      I2 => ave_3_reg_4082(2),
      I3 => ave_3_reg_4082(1),
      I4 => ave_3_reg_4082(0),
      I5 => ave_3_reg_4082(3),
      O => q0_reg_i_121_n_5
    );
q0_reg_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q0_reg_i_97_0(0),
      I1 => ave_3_reg_4082(2),
      I2 => ave_3_reg_4082(1),
      I3 => ave_3_reg_4082(0),
      I4 => ave_3_reg_4082(11),
      O => q0_reg_i_122_n_5
    );
q0_reg_i_123: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_123_n_5,
      CO(6) => q0_reg_i_123_n_6,
      CO(5) => q0_reg_i_123_n_7,
      CO(4) => q0_reg_i_123_n_8,
      CO(3) => q0_reg_i_123_n_9,
      CO(2) => q0_reg_i_123_n_10,
      CO(1) => q0_reg_i_123_n_11,
      CO(0) => q0_reg_i_123_n_12,
      DI(7 downto 0) => q0_reg_i_130_0(7 downto 0),
      O(7 downto 0) => sub_ln479_2_fu_2913_p2(7 downto 0),
      S(7) => q0_reg_i_192_n_5,
      S(6) => q0_reg_i_193_n_5,
      S(5) => q0_reg_i_194_n_5,
      S(4) => q0_reg_i_195_n_5,
      S(3) => q0_reg_i_196_n_5,
      S(2) => q0_reg_i_197_n_5,
      S(1) => q0_reg_i_198_n_5,
      S(0) => q0_reg_i_199_n_5
    );
q0_reg_i_124: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_124_n_5,
      CO(6) => q0_reg_i_124_n_6,
      CO(5) => q0_reg_i_124_n_7,
      CO(4) => q0_reg_i_124_n_8,
      CO(3) => q0_reg_i_124_n_9,
      CO(2) => q0_reg_i_124_n_10,
      CO(1) => q0_reg_i_124_n_11,
      CO(0) => q0_reg_i_124_n_12,
      DI(7 downto 0) => q0_reg_i_126_0(7 downto 0),
      O(7 downto 0) => sub_ln479_1_fu_2878_p2(7 downto 0),
      S(7) => q0_reg_i_200_n_5,
      S(6) => q0_reg_i_201_n_5,
      S(5) => q0_reg_i_202_n_5,
      S(4) => q0_reg_i_203_n_5,
      S(3) => q0_reg_i_204_n_5,
      S(2) => q0_reg_i_205_n_5,
      S(1) => q0_reg_i_206_n_5,
      S(0) => q0_reg_i_207_n_5
    );
q0_reg_i_125: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_125_n_5,
      CO(6) => q0_reg_i_125_n_6,
      CO(5) => q0_reg_i_125_n_7,
      CO(4) => q0_reg_i_125_n_8,
      CO(3) => q0_reg_i_125_n_9,
      CO(2) => q0_reg_i_125_n_10,
      CO(1) => q0_reg_i_125_n_11,
      CO(0) => q0_reg_i_125_n_12,
      DI(7 downto 0) => q0_reg_i_128_0(7 downto 0),
      O(7 downto 0) => sub_ln479_3_fu_2948_p2(7 downto 0),
      S(7) => q0_reg_i_208_n_5,
      S(6) => q0_reg_i_209_n_5,
      S(5) => q0_reg_i_210_n_5,
      S(4) => q0_reg_i_211_n_5,
      S(3) => q0_reg_i_212_n_5,
      S(2) => q0_reg_i_213_n_5,
      S(1) => q0_reg_i_214_n_5,
      S(0) => q0_reg_i_215_n_5
    );
q0_reg_i_126: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_124_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_126_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_126_n_11,
      CO(0) => q0_reg_i_126_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_fu_2462_p3(9),
      DI(0) => q0_reg_i_126_0(8),
      O(7 downto 3) => NLW_q0_reg_i_126_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln479_1_fu_2878_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_216_n_5,
      S(1) => q0_reg_i_217_n_5,
      S(0) => q0_reg_i_218_n_5
    );
q0_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(5),
      I1 => sub_ln479_1_fu_2878_p2(3),
      I2 => sub_ln479_1_fu_2878_p2(0),
      I3 => sub_ln479_1_fu_2878_p2(1),
      I4 => sub_ln479_1_fu_2878_p2(2),
      I5 => sub_ln479_1_fu_2878_p2(4),
      O => q0_reg_i_127_n_5
    );
q0_reg_i_128: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_125_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_128_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_128_n_11,
      CO(0) => q0_reg_i_128_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_fu_2462_p3(9),
      DI(0) => q0_reg_i_128_0(8),
      O(7 downto 3) => NLW_q0_reg_i_128_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln479_3_fu_2948_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_219_n_5,
      S(1) => q0_reg_i_220_n_5,
      S(0) => q0_reg_i_221_n_5
    );
q0_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(5),
      I1 => sub_ln479_3_fu_2948_p2(3),
      I2 => sub_ln479_3_fu_2948_p2(0),
      I3 => sub_ln479_3_fu_2948_p2(1),
      I4 => sub_ln479_3_fu_2948_p2(2),
      I5 => sub_ln479_3_fu_2948_p2(4),
      O => q0_reg_i_129_n_5
    );
q0_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(0),
      I1 => var_3_fu_3009_p4(0),
      O => q0_reg_i_13_n_5
    );
q0_reg_i_130: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_123_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_130_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_130_n_11,
      CO(0) => q0_reg_i_130_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_fu_2462_p3(9),
      DI(0) => q0_reg_i_130_0(8),
      O(7 downto 3) => NLW_q0_reg_i_130_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln479_2_fu_2913_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_222_n_5,
      S(1) => q0_reg_i_223_n_5,
      S(0) => q0_reg_i_224_n_5
    );
q0_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(5),
      I1 => sub_ln479_2_fu_2913_p2(3),
      I2 => sub_ln479_2_fu_2913_p2(0),
      I3 => sub_ln479_2_fu_2913_p2(1),
      I4 => sub_ln479_2_fu_2913_p2(2),
      I5 => sub_ln479_2_fu_2913_p2(4),
      O => q0_reg_i_131_n_5
    );
q0_reg_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(7),
      I1 => sub_ln479_3_fu_2948_p2(6),
      I2 => q0_reg_i_129_n_5,
      I3 => sub_ln479_3_fu_2948_p2(10),
      O => q0_reg_i_132_n_5
    );
q0_reg_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(7),
      I1 => sub_ln479_1_fu_2878_p2(6),
      I2 => q0_reg_i_127_n_5,
      I3 => sub_ln479_1_fu_2878_p2(10),
      O => q0_reg_i_133_n_5
    );
q0_reg_i_134: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(6),
      I1 => q0_reg_i_129_n_5,
      I2 => sub_ln479_3_fu_2948_p2(10),
      O => q0_reg_i_134_n_5
    );
q0_reg_i_135: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(6),
      I1 => q0_reg_i_127_n_5,
      I2 => sub_ln479_1_fu_2878_p2(10),
      O => q0_reg_i_135_n_5
    );
q0_reg_i_136: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_73_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_136_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_136_n_11,
      CO(0) => q0_reg_i_136_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_1_fu_2392_p3(9),
      DI(0) => Q(8),
      O(7 downto 3) => NLW_q0_reg_i_136_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln477_fu_2491_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_226_n_5,
      S(1) => q0_reg_i_227_n_5,
      S(0) => q0_reg_i_228_n_5
    );
q0_reg_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(5),
      I1 => sub_ln477_fu_2491_p2(3),
      I2 => sub_ln477_fu_2491_p2(0),
      I3 => sub_ln477_fu_2491_p2(1),
      I4 => sub_ln477_fu_2491_p2(2),
      I5 => sub_ln477_fu_2491_p2(4),
      O => q0_reg_i_137_n_5
    );
q0_reg_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => q0_reg_i_170_n_5,
      I1 => sub_ln477_2_fu_2561_p2(10),
      I2 => sub_ln477_2_fu_2561_p2(6),
      I3 => q0_reg_i_174_n_5,
      I4 => q0_reg_i_173_n_5,
      O => q0_reg_i_138_n_5
    );
q0_reg_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D4D4"
    )
        port map (
      I0 => q0_reg_i_229_n_5,
      I1 => q0_reg_i_230_n_5,
      I2 => sub_ln477_2_fu_2561_p2(5),
      I3 => sub_ln477_2_fu_2561_p2(10),
      I4 => q0_reg_i_231_n_5,
      O => q0_reg_i_139_n_5
    );
q0_reg_i_14: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_30_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_q0_reg_i_14_CO_UNCONNECTED(7 downto 4),
      CO(3) => var_1_fu_2657_p4(10),
      CO(2) => NLW_q0_reg_i_14_CO_UNCONNECTED(2),
      CO(1) => q0_reg_i_14_n_11,
      CO(0) => q0_reg_i_14_n_12,
      DI(7 downto 3) => B"00000",
      DI(2) => q0_reg_i_31_n_5,
      DI(1) => q0_reg_i_32_n_5,
      DI(0) => q0_reg_i_33_n_5,
      O(7 downto 3) => NLW_q0_reg_i_14_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => var_1_fu_2657_p4(9 downto 7),
      S(7 downto 3) => B"00001",
      S(2) => q0_reg_i_34_n_5,
      S(1) => q0_reg_i_35_n_5,
      S(0) => q0_reg_i_36_n_5
    );
q0_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(4),
      I1 => sub_ln477_1_fu_2526_p2(3),
      I2 => sub_ln477_1_fu_2526_p2(0),
      I3 => sub_ln477_1_fu_2526_p2(1),
      I4 => sub_ln477_1_fu_2526_p2(2),
      I5 => sub_ln477_1_fu_2526_p2(10),
      O => q0_reg_i_140_n_5
    );
q0_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(4),
      I1 => sub_ln477_3_fu_2596_p2(3),
      I2 => sub_ln477_3_fu_2596_p2(0),
      I3 => sub_ln477_3_fu_2596_p2(1),
      I4 => sub_ln477_3_fu_2596_p2(2),
      I5 => sub_ln477_3_fu_2596_p2(10),
      O => q0_reg_i_141_n_5
    );
q0_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(4),
      I1 => sub_ln477_2_fu_2561_p2(10),
      I2 => sub_ln477_2_fu_2561_p2(3),
      I3 => sub_ln477_2_fu_2561_p2(0),
      I4 => sub_ln477_2_fu_2561_p2(1),
      I5 => sub_ln477_2_fu_2561_p2(2),
      O => q0_reg_i_142_n_5
    );
q0_reg_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => q0_reg_i_230_n_5,
      I1 => q0_reg_i_229_n_5,
      I2 => sub_ln477_2_fu_2561_p2(5),
      I3 => sub_ln477_2_fu_2561_p2(10),
      I4 => q0_reg_i_231_n_5,
      O => q0_reg_i_143_n_5
    );
q0_reg_i_144: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(5),
      I1 => sub_ln477_fu_2491_p2(10),
      I2 => q0_reg_i_232_n_5,
      O => q0_reg_i_144_n_5
    );
q0_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(4),
      I1 => sub_ln477_fu_2491_p2(3),
      I2 => sub_ln477_fu_2491_p2(0),
      I3 => sub_ln477_fu_2491_p2(1),
      I4 => sub_ln477_fu_2491_p2(2),
      I5 => sub_ln477_fu_2491_p2(10),
      O => q0_reg_i_145_n_5
    );
q0_reg_i_146: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_i_141_n_5,
      I1 => q0_reg_i_140_n_5,
      I2 => q0_reg_i_142_n_5,
      O => q0_reg_i_146_n_5
    );
q0_reg_i_147: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => q0_reg_i_233_n_5,
      I1 => q0_reg_i_234_n_5,
      I2 => q0_reg_i_235_n_5,
      O => q0_reg_i_147_n_5
    );
q0_reg_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_i_233_n_5,
      I1 => q0_reg_i_235_n_5,
      I2 => q0_reg_i_234_n_5,
      O => q0_reg_i_148_n_5
    );
q0_reg_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(3),
      I1 => sub_ln477_fu_2491_p2(10),
      I2 => sub_ln477_fu_2491_p2(2),
      I3 => sub_ln477_fu_2491_p2(1),
      I4 => sub_ln477_fu_2491_p2(0),
      O => q0_reg_i_149_n_5
    );
q0_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(7),
      I1 => var_1_fu_2657_p4(7),
      O => q0_reg_i_15_n_5
    );
q0_reg_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EE88EE88EE8E8E8"
    )
        port map (
      I0 => q0_reg_i_236_n_5,
      I1 => q0_reg_i_237_n_5,
      I2 => sub_ln477_2_fu_2561_p2(2),
      I3 => sub_ln477_2_fu_2561_p2(10),
      I4 => sub_ln477_2_fu_2561_p2(0),
      I5 => sub_ln477_2_fu_2561_p2(1),
      O => q0_reg_i_150_n_5
    );
q0_reg_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(0),
      I1 => sub_ln477_3_fu_2596_p2(10),
      I2 => sub_ln477_3_fu_2596_p2(1),
      I3 => q0_reg_i_238_n_5,
      I4 => q0_reg_i_239_n_5,
      O => q0_reg_i_151_n_5
    );
q0_reg_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E01FE01F1FE0"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(1),
      I1 => sub_ln477_2_fu_2561_p2(0),
      I2 => sub_ln477_2_fu_2561_p2(10),
      I3 => sub_ln477_2_fu_2561_p2(2),
      I4 => q0_reg_i_237_n_5,
      I5 => q0_reg_i_236_n_5,
      O => q0_reg_i_152_n_5
    );
q0_reg_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(1),
      I1 => sub_ln477_3_fu_2596_p2(10),
      I2 => sub_ln477_3_fu_2596_p2(0),
      I3 => q0_reg_i_239_n_5,
      I4 => q0_reg_i_238_n_5,
      O => q0_reg_i_153_n_5
    );
q0_reg_i_154: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => q0_reg_i_240_n_5,
      O => q0_reg_i_154_n_5
    );
q0_reg_i_155: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => q0_reg_i_241_n_5,
      O => q0_reg_i_155_n_5
    );
q0_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => ave_1_reg_4050(6),
      I2 => q0_reg_i_243_n_5,
      I3 => ave_1_reg_4050(7),
      I4 => tmp_27_reg_4088,
      I5 => Q(5),
      O => q0_reg_i_156_n_5
    );
q0_reg_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => q0_reg_i_243_n_5,
      I2 => ave_1_reg_4050(6),
      I3 => tmp_27_reg_4088,
      I4 => Q(4),
      O => q0_reg_i_157_n_5
    );
q0_reg_i_158: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => q0_reg_i_244_n_5,
      O => q0_reg_i_158_n_5
    );
q0_reg_i_159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => q0_reg_i_245_n_5,
      O => q0_reg_i_159_n_5
    );
q0_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(6),
      I1 => var_1_fu_2657_p4(6),
      O => q0_reg_i_16_n_5
    );
q0_reg_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_27_reg_4088,
      I2 => ave_1_reg_4050(2),
      I3 => ave_1_reg_4050(1),
      I4 => ave_1_reg_4050(0),
      I5 => ave_1_reg_4050(3),
      O => q0_reg_i_160_n_5
    );
q0_reg_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => Q(0),
      I1 => ave_1_reg_4050(2),
      I2 => ave_1_reg_4050(1),
      I3 => ave_1_reg_4050(0),
      I4 => tmp_27_reg_4088,
      O => q0_reg_i_161_n_5
    );
q0_reg_i_162: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_162_n_5,
      CO(6) => q0_reg_i_162_n_6,
      CO(5) => q0_reg_i_162_n_7,
      CO(4) => q0_reg_i_162_n_8,
      CO(3) => q0_reg_i_162_n_9,
      CO(2) => q0_reg_i_162_n_10,
      CO(1) => q0_reg_i_162_n_11,
      CO(0) => q0_reg_i_162_n_12,
      DI(7 downto 0) => q1_reg_i_101_0(7 downto 0),
      O(7 downto 0) => sub_ln477_2_fu_2561_p2(7 downto 0),
      S(7) => q0_reg_i_246_n_5,
      S(6) => q0_reg_i_247_n_5,
      S(5) => q0_reg_i_248_n_5,
      S(4) => q0_reg_i_249_n_5,
      S(3) => q0_reg_i_250_n_5,
      S(2) => q0_reg_i_251_n_5,
      S(1) => q0_reg_i_252_n_5,
      S(0) => q0_reg_i_253_n_5
    );
q0_reg_i_163: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_163_n_5,
      CO(6) => q0_reg_i_163_n_6,
      CO(5) => q0_reg_i_163_n_7,
      CO(4) => q0_reg_i_163_n_8,
      CO(3) => q0_reg_i_163_n_9,
      CO(2) => q0_reg_i_163_n_10,
      CO(1) => q0_reg_i_163_n_11,
      CO(0) => q0_reg_i_163_n_12,
      DI(7 downto 0) => q1_reg_i_72_0(7 downto 0),
      O(7 downto 0) => sub_ln477_1_fu_2526_p2(7 downto 0),
      S(7) => q0_reg_i_254_n_5,
      S(6) => q0_reg_i_255_n_5,
      S(5) => q0_reg_i_256_n_5,
      S(4) => q0_reg_i_257_n_5,
      S(3) => q0_reg_i_258_n_5,
      S(2) => q0_reg_i_259_n_5,
      S(1) => q0_reg_i_260_n_5,
      S(0) => q0_reg_i_261_n_5
    );
q0_reg_i_164: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_164_n_5,
      CO(6) => q0_reg_i_164_n_6,
      CO(5) => q0_reg_i_164_n_7,
      CO(4) => q0_reg_i_164_n_8,
      CO(3) => q0_reg_i_164_n_9,
      CO(2) => q0_reg_i_164_n_10,
      CO(1) => q0_reg_i_164_n_11,
      CO(0) => q0_reg_i_164_n_12,
      DI(7 downto 0) => q0_reg_i_167_0(7 downto 0),
      O(7 downto 0) => sub_ln477_3_fu_2596_p2(7 downto 0),
      S(7) => q0_reg_i_262_n_5,
      S(6) => q0_reg_i_263_n_5,
      S(5) => q0_reg_i_264_n_5,
      S(4) => q0_reg_i_265_n_5,
      S(3) => q0_reg_i_266_n_5,
      S(2) => q0_reg_i_267_n_5,
      S(1) => q0_reg_i_268_n_5,
      S(0) => q0_reg_i_269_n_5
    );
q0_reg_i_165: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_163_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_165_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_165_n_11,
      CO(0) => q0_reg_i_165_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_1_fu_2392_p3(9),
      DI(0) => q1_reg_i_72_0(8),
      O(7 downto 3) => NLW_q0_reg_i_165_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln477_1_fu_2526_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_270_n_5,
      S(1) => q0_reg_i_271_n_5,
      S(0) => q0_reg_i_272_n_5
    );
q0_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(5),
      I1 => sub_ln477_1_fu_2526_p2(3),
      I2 => sub_ln477_1_fu_2526_p2(0),
      I3 => sub_ln477_1_fu_2526_p2(1),
      I4 => sub_ln477_1_fu_2526_p2(2),
      I5 => sub_ln477_1_fu_2526_p2(4),
      O => q0_reg_i_166_n_5
    );
q0_reg_i_167: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_164_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_167_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_167_n_11,
      CO(0) => q0_reg_i_167_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_1_fu_2392_p3(9),
      DI(0) => q0_reg_i_167_0(8),
      O(7 downto 3) => NLW_q0_reg_i_167_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln477_3_fu_2596_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_273_n_5,
      S(1) => q0_reg_i_274_n_5,
      S(0) => q0_reg_i_275_n_5
    );
q0_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(5),
      I1 => sub_ln477_3_fu_2596_p2(3),
      I2 => sub_ln477_3_fu_2596_p2(0),
      I3 => sub_ln477_3_fu_2596_p2(1),
      I4 => sub_ln477_3_fu_2596_p2(2),
      I5 => sub_ln477_3_fu_2596_p2(4),
      O => q0_reg_i_168_n_5
    );
q0_reg_i_169: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_162_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_169_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_169_n_11,
      CO(0) => q0_reg_i_169_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_1_fu_2392_p3(9),
      DI(0) => q1_reg_i_101_0(8),
      O(7 downto 3) => NLW_q0_reg_i_169_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln477_2_fu_2561_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_276_n_5,
      S(1) => q0_reg_i_277_n_5,
      S(0) => q0_reg_i_278_n_5
    );
q0_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(5),
      I1 => var_1_fu_2657_p4(5),
      O => q0_reg_i_17_n_5
    );
q0_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(5),
      I1 => sub_ln477_2_fu_2561_p2(3),
      I2 => sub_ln477_2_fu_2561_p2(0),
      I3 => sub_ln477_2_fu_2561_p2(1),
      I4 => sub_ln477_2_fu_2561_p2(2),
      I5 => sub_ln477_2_fu_2561_p2(4),
      O => q0_reg_i_170_n_5
    );
q0_reg_i_171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(7),
      I1 => sub_ln477_3_fu_2596_p2(6),
      I2 => q0_reg_i_168_n_5,
      I3 => sub_ln477_3_fu_2596_p2(10),
      O => q0_reg_i_171_n_5
    );
q0_reg_i_172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(7),
      I1 => sub_ln477_1_fu_2526_p2(6),
      I2 => q0_reg_i_166_n_5,
      I3 => sub_ln477_1_fu_2526_p2(10),
      O => q0_reg_i_172_n_5
    );
q0_reg_i_173: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(6),
      I1 => q0_reg_i_168_n_5,
      I2 => sub_ln477_3_fu_2596_p2(10),
      O => q0_reg_i_173_n_5
    );
q0_reg_i_174: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(6),
      I1 => q0_reg_i_166_n_5,
      I2 => sub_ln477_1_fu_2526_p2(10),
      O => q0_reg_i_174_n_5
    );
q0_reg_i_175: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(5),
      I1 => q0_reg_i_279_n_5,
      I2 => sub_ln479_3_fu_2948_p2(10),
      O => q0_reg_i_175_n_5
    );
q0_reg_i_176: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(5),
      I1 => q0_reg_i_280_n_5,
      I2 => sub_ln479_1_fu_2878_p2(10),
      O => q0_reg_i_176_n_5
    );
q0_reg_i_177: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(4),
      I1 => sub_ln479_2_fu_2913_p2(2),
      I2 => sub_ln479_2_fu_2913_p2(1),
      I3 => sub_ln479_2_fu_2913_p2(0),
      I4 => sub_ln479_2_fu_2913_p2(3),
      O => q0_reg_i_177_n_5
    );
q0_reg_i_178: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA8"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => q0_reg_i_281_n_5,
      I2 => ave_3_reg_4082(10),
      I3 => q0_reg_i_282_n_5,
      O => mean_3_fu_2462_p3(9)
    );
q0_reg_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => ave_3_reg_4082(9),
      I2 => ave_3_reg_4082(7),
      I3 => q0_reg_i_283_n_5,
      I4 => ave_3_reg_4082(8),
      I5 => ave_3_reg_4082(10),
      O => q0_reg_i_179_n_5
    );
q0_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(4),
      I1 => var_1_fu_2657_p4(4),
      O => q0_reg_i_18_n_5
    );
q0_reg_i_180: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => q0_reg_i_281_n_5,
      I2 => ave_3_reg_4082(10),
      I3 => q0_reg_i_282_n_5,
      I4 => q0_reg_i_97_0(9),
      O => q0_reg_i_180_n_5
    );
q0_reg_i_181: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_282_n_5,
      I1 => q0_reg_i_284_n_5,
      I2 => ave_3_reg_4082(11),
      I3 => ave_3_reg_4082(10),
      I4 => q0_reg_i_97_0(8),
      O => q0_reg_i_181_n_5
    );
q0_reg_i_182: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(2),
      I1 => sub_ln479_3_fu_2948_p2(10),
      I2 => sub_ln479_3_fu_2948_p2(0),
      I3 => sub_ln479_3_fu_2948_p2(1),
      O => q0_reg_i_182_n_5
    );
q0_reg_i_183: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(2),
      I1 => sub_ln479_1_fu_2878_p2(10),
      I2 => sub_ln479_1_fu_2878_p2(0),
      I3 => sub_ln479_1_fu_2878_p2(1),
      O => q0_reg_i_183_n_5
    );
q0_reg_i_184: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(0),
      I1 => sub_ln479_1_fu_2878_p2(10),
      I2 => sub_ln479_1_fu_2878_p2(1),
      O => q0_reg_i_184_n_5
    );
q0_reg_i_185: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(0),
      I1 => sub_ln479_2_fu_2913_p2(10),
      I2 => sub_ln479_2_fu_2913_p2(1),
      O => q0_reg_i_185_n_5
    );
q0_reg_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80017FFE0000FFFF"
    )
        port map (
      I0 => q0_reg_i_285_n_5,
      I1 => ave_3_reg_4082(8),
      I2 => q0_reg_i_283_n_5,
      I3 => ave_3_reg_4082(7),
      I4 => ave_3_reg_4082(9),
      I5 => ave_3_reg_4082(11),
      O => q0_reg_i_186_n_5
    );
q0_reg_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80017FFE0000FFFF"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => ave_3_reg_4082(7),
      I2 => q0_reg_i_189_n_5,
      I3 => ave_3_reg_4082(6),
      I4 => ave_3_reg_4082(8),
      I5 => ave_3_reg_4082(11),
      O => q0_reg_i_187_n_5
    );
q0_reg_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000001"
    )
        port map (
      I0 => ave_3_reg_4082(4),
      I1 => ave_3_reg_4082(2),
      I2 => ave_3_reg_4082(0),
      I3 => ave_3_reg_4082(1),
      I4 => ave_3_reg_4082(3),
      I5 => ave_3_reg_4082(5),
      O => q0_reg_i_188_n_5
    );
q0_reg_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ave_3_reg_4082(5),
      I1 => ave_3_reg_4082(3),
      I2 => ave_3_reg_4082(1),
      I3 => ave_3_reg_4082(0),
      I4 => ave_3_reg_4082(2),
      I5 => ave_3_reg_4082(4),
      O => q0_reg_i_189_n_5
    );
q0_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(3),
      I1 => var_1_fu_2657_p4(3),
      O => q0_reg_i_19_n_5
    );
q0_reg_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F7FF0000FFFF"
    )
        port map (
      I0 => ave_3_reg_4082(4),
      I1 => ave_3_reg_4082(2),
      I2 => q0_reg_i_286_n_5,
      I3 => ave_3_reg_4082(3),
      I4 => ave_3_reg_4082(5),
      I5 => ave_3_reg_4082(11),
      O => q0_reg_i_190_n_5
    );
q0_reg_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000001FFFFFFF"
    )
        port map (
      I0 => ave_3_reg_4082(1),
      I1 => ave_3_reg_4082(0),
      I2 => ave_3_reg_4082(2),
      I3 => ave_3_reg_4082(3),
      I4 => ave_3_reg_4082(11),
      I5 => ave_3_reg_4082(4),
      O => q0_reg_i_191_n_5
    );
q0_reg_i_192: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_130_0(7),
      I1 => q0_reg_i_186_n_5,
      O => q0_reg_i_192_n_5
    );
q0_reg_i_193: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_130_0(6),
      I1 => q0_reg_i_187_n_5,
      O => q0_reg_i_193_n_5
    );
q0_reg_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => ave_3_reg_4082(6),
      I2 => q0_reg_i_189_n_5,
      I3 => ave_3_reg_4082(7),
      I4 => ave_3_reg_4082(11),
      I5 => q0_reg_i_130_0(5),
      O => q0_reg_i_194_n_5
    );
q0_reg_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => q0_reg_i_189_n_5,
      I2 => ave_3_reg_4082(6),
      I3 => ave_3_reg_4082(11),
      I4 => q0_reg_i_130_0(4),
      O => q0_reg_i_195_n_5
    );
q0_reg_i_196: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_130_0(3),
      I1 => q0_reg_i_190_n_5,
      O => q0_reg_i_196_n_5
    );
q0_reg_i_197: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_130_0(2),
      I1 => q0_reg_i_191_n_5,
      O => q0_reg_i_197_n_5
    );
q0_reg_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q0_reg_i_130_0(1),
      I1 => ave_3_reg_4082(11),
      I2 => ave_3_reg_4082(2),
      I3 => ave_3_reg_4082(1),
      I4 => ave_3_reg_4082(0),
      I5 => ave_3_reg_4082(3),
      O => q0_reg_i_198_n_5
    );
q0_reg_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q0_reg_i_130_0(0),
      I1 => ave_3_reg_4082(2),
      I2 => ave_3_reg_4082(1),
      I3 => ave_3_reg_4082(0),
      I4 => ave_3_reg_4082(11),
      O => q0_reg_i_199_n_5
    );
q0_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_2_n_5,
      CO(6) => q0_reg_i_2_n_6,
      CO(5) => q0_reg_i_2_n_7,
      CO(4) => q0_reg_i_2_n_8,
      CO(3) => q0_reg_i_2_n_9,
      CO(2) => q0_reg_i_2_n_10,
      CO(1) => q0_reg_i_2_n_11,
      CO(0) => q0_reg_i_2_n_12,
      DI(7 downto 0) => q0_reg_11(7 downto 0),
      O(7 downto 1) => sel(6 downto 0),
      O(0) => NLW_q0_reg_i_2_O_UNCONNECTED(0),
      S(7) => q0_reg_i_6_n_5,
      S(6) => q0_reg_i_7_n_5,
      S(5) => q0_reg_i_8_n_5,
      S(4) => q0_reg_i_9_n_5,
      S(3) => q0_reg_i_10_n_5,
      S(2) => q0_reg_i_11_n_5,
      S(1) => q0_reg_i_12_n_5,
      S(0) => q0_reg_i_13_n_5
    );
q0_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(2),
      I1 => var_1_fu_2657_p4(2),
      O => q0_reg_i_20_n_5
    );
q0_reg_i_200: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_126_0(7),
      I1 => q0_reg_i_186_n_5,
      O => q0_reg_i_200_n_5
    );
q0_reg_i_201: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_126_0(6),
      I1 => q0_reg_i_187_n_5,
      O => q0_reg_i_201_n_5
    );
q0_reg_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => ave_3_reg_4082(6),
      I2 => q0_reg_i_189_n_5,
      I3 => ave_3_reg_4082(7),
      I4 => ave_3_reg_4082(11),
      I5 => q0_reg_i_126_0(5),
      O => q0_reg_i_202_n_5
    );
q0_reg_i_203: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => q0_reg_i_189_n_5,
      I2 => ave_3_reg_4082(6),
      I3 => ave_3_reg_4082(11),
      I4 => q0_reg_i_126_0(4),
      O => q0_reg_i_203_n_5
    );
q0_reg_i_204: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_126_0(3),
      I1 => q0_reg_i_190_n_5,
      O => q0_reg_i_204_n_5
    );
q0_reg_i_205: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_126_0(2),
      I1 => q0_reg_i_191_n_5,
      O => q0_reg_i_205_n_5
    );
q0_reg_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q0_reg_i_126_0(1),
      I1 => ave_3_reg_4082(11),
      I2 => ave_3_reg_4082(2),
      I3 => ave_3_reg_4082(1),
      I4 => ave_3_reg_4082(0),
      I5 => ave_3_reg_4082(3),
      O => q0_reg_i_206_n_5
    );
q0_reg_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q0_reg_i_126_0(0),
      I1 => ave_3_reg_4082(2),
      I2 => ave_3_reg_4082(1),
      I3 => ave_3_reg_4082(0),
      I4 => ave_3_reg_4082(11),
      O => q0_reg_i_207_n_5
    );
q0_reg_i_208: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_128_0(7),
      I1 => q0_reg_i_186_n_5,
      O => q0_reg_i_208_n_5
    );
q0_reg_i_209: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_128_0(6),
      I1 => q0_reg_i_187_n_5,
      O => q0_reg_i_209_n_5
    );
q0_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(1),
      I1 => var_1_fu_2657_p4(1),
      O => q0_reg_i_21_n_5
    );
q0_reg_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => ave_3_reg_4082(6),
      I2 => q0_reg_i_189_n_5,
      I3 => ave_3_reg_4082(7),
      I4 => ave_3_reg_4082(11),
      I5 => q0_reg_i_128_0(5),
      O => q0_reg_i_210_n_5
    );
q0_reg_i_211: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => q0_reg_i_189_n_5,
      I2 => ave_3_reg_4082(6),
      I3 => ave_3_reg_4082(11),
      I4 => q0_reg_i_128_0(4),
      O => q0_reg_i_211_n_5
    );
q0_reg_i_212: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_128_0(3),
      I1 => q0_reg_i_190_n_5,
      O => q0_reg_i_212_n_5
    );
q0_reg_i_213: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_128_0(2),
      I1 => q0_reg_i_191_n_5,
      O => q0_reg_i_213_n_5
    );
q0_reg_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q0_reg_i_128_0(1),
      I1 => ave_3_reg_4082(11),
      I2 => ave_3_reg_4082(2),
      I3 => ave_3_reg_4082(1),
      I4 => ave_3_reg_4082(0),
      I5 => ave_3_reg_4082(3),
      O => q0_reg_i_214_n_5
    );
q0_reg_i_215: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q0_reg_i_128_0(0),
      I1 => ave_3_reg_4082(2),
      I2 => ave_3_reg_4082(1),
      I3 => ave_3_reg_4082(0),
      I4 => ave_3_reg_4082(11),
      O => q0_reg_i_215_n_5
    );
q0_reg_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => ave_3_reg_4082(9),
      I2 => ave_3_reg_4082(7),
      I3 => q0_reg_i_283_n_5,
      I4 => ave_3_reg_4082(8),
      I5 => ave_3_reg_4082(10),
      O => q0_reg_i_216_n_5
    );
q0_reg_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => q0_reg_i_281_n_5,
      I2 => ave_3_reg_4082(10),
      I3 => q0_reg_i_282_n_5,
      I4 => q0_reg_i_126_0(9),
      O => q0_reg_i_217_n_5
    );
q0_reg_i_218: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_282_n_5,
      I1 => q0_reg_i_284_n_5,
      I2 => ave_3_reg_4082(11),
      I3 => ave_3_reg_4082(10),
      I4 => q0_reg_i_126_0(8),
      O => q0_reg_i_218_n_5
    );
q0_reg_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => ave_3_reg_4082(9),
      I2 => ave_3_reg_4082(7),
      I3 => q0_reg_i_283_n_5,
      I4 => ave_3_reg_4082(8),
      I5 => ave_3_reg_4082(10),
      O => q0_reg_i_219_n_5
    );
q0_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(0),
      I1 => var_1_fu_2657_p4(0),
      O => q0_reg_i_22_n_5
    );
q0_reg_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => q0_reg_i_281_n_5,
      I2 => ave_3_reg_4082(10),
      I3 => q0_reg_i_282_n_5,
      I4 => q0_reg_i_128_0(9),
      O => q0_reg_i_220_n_5
    );
q0_reg_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_282_n_5,
      I1 => q0_reg_i_284_n_5,
      I2 => ave_3_reg_4082(11),
      I3 => ave_3_reg_4082(10),
      I4 => q0_reg_i_128_0(8),
      O => q0_reg_i_221_n_5
    );
q0_reg_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => ave_3_reg_4082(9),
      I2 => ave_3_reg_4082(7),
      I3 => q0_reg_i_283_n_5,
      I4 => ave_3_reg_4082(8),
      I5 => ave_3_reg_4082(10),
      O => q0_reg_i_222_n_5
    );
q0_reg_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => ave_3_reg_4082(11),
      I1 => q0_reg_i_281_n_5,
      I2 => ave_3_reg_4082(10),
      I3 => q0_reg_i_282_n_5,
      I4 => q0_reg_i_130_0(9),
      O => q0_reg_i_223_n_5
    );
q0_reg_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_282_n_5,
      I1 => q0_reg_i_284_n_5,
      I2 => ave_3_reg_4082(11),
      I3 => ave_3_reg_4082(10),
      I4 => q0_reg_i_130_0(8),
      O => q0_reg_i_224_n_5
    );
q0_reg_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA8"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => q0_reg_i_287_n_5,
      I2 => ave_1_reg_4050(10),
      I3 => q0_reg_i_288_n_5,
      O => mean_1_fu_2392_p3(9)
    );
q0_reg_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => ave_1_reg_4050(9),
      I2 => ave_1_reg_4050(7),
      I3 => q0_reg_i_289_n_5,
      I4 => ave_1_reg_4050(8),
      I5 => ave_1_reg_4050(10),
      O => q0_reg_i_226_n_5
    );
q0_reg_i_227: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => q0_reg_i_287_n_5,
      I2 => ave_1_reg_4050(10),
      I3 => q0_reg_i_288_n_5,
      I4 => Q(9),
      O => q0_reg_i_227_n_5
    );
q0_reg_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_288_n_5,
      I1 => q0_reg_i_290_n_5,
      I2 => tmp_27_reg_4088,
      I3 => ave_1_reg_4050(10),
      I4 => Q(8),
      O => q0_reg_i_228_n_5
    );
q0_reg_i_229: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(5),
      I1 => q0_reg_i_291_n_5,
      I2 => sub_ln477_1_fu_2526_p2(10),
      O => q0_reg_i_229_n_5
    );
q0_reg_i_23: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => q0_reg_i_23_n_5,
      CO(6) => q0_reg_i_23_n_6,
      CO(5) => q0_reg_i_23_n_7,
      CO(4) => q0_reg_i_23_n_8,
      CO(3) => q0_reg_i_23_n_9,
      CO(2) => q0_reg_i_23_n_10,
      CO(1) => q0_reg_i_23_n_11,
      CO(0) => q0_reg_i_23_n_12,
      DI(7) => q0_reg_i_37_n_5,
      DI(6) => q0_reg_i_38_n_5,
      DI(5) => q0_reg_i_39_n_5,
      DI(4) => q0_reg_i_40_n_5,
      DI(3) => q0_reg_i_41_n_5,
      DI(2) => q0_reg_i_42_n_5,
      DI(1) => q0_reg_i_43_n_5,
      DI(0) => sub_ln479_fu_2843_p2(0),
      O(7 downto 1) => var_3_fu_3009_p4(6 downto 0),
      O(0) => NLW_q0_reg_i_23_O_UNCONNECTED(0),
      S(7) => q0_reg_i_45_n_5,
      S(6) => q0_reg_i_46_n_5,
      S(5) => q0_reg_i_47_n_5,
      S(4) => q0_reg_i_48_n_5,
      S(3) => q0_reg_i_49_n_5,
      S(2) => q0_reg_i_50_n_5,
      S(1) => q0_reg_i_51_n_5,
      S(0) => q0_reg_i_52_n_5
    );
q0_reg_i_230: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(5),
      I1 => sub_ln477_3_fu_2596_p2(10),
      I2 => q0_reg_i_292_n_5,
      O => q0_reg_i_230_n_5
    );
q0_reg_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(4),
      I1 => sub_ln477_2_fu_2561_p2(2),
      I2 => sub_ln477_2_fu_2561_p2(1),
      I3 => sub_ln477_2_fu_2561_p2(0),
      I4 => sub_ln477_2_fu_2561_p2(3),
      O => q0_reg_i_231_n_5
    );
q0_reg_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(4),
      I1 => sub_ln477_fu_2491_p2(2),
      I2 => sub_ln477_fu_2491_p2(1),
      I3 => sub_ln477_fu_2491_p2(0),
      I4 => sub_ln477_fu_2491_p2(3),
      O => q0_reg_i_232_n_5
    );
q0_reg_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(3),
      I1 => sub_ln477_2_fu_2561_p2(2),
      I2 => sub_ln477_2_fu_2561_p2(1),
      I3 => sub_ln477_2_fu_2561_p2(0),
      I4 => sub_ln477_2_fu_2561_p2(10),
      O => q0_reg_i_233_n_5
    );
q0_reg_i_234: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(3),
      I1 => sub_ln477_3_fu_2596_p2(2),
      I2 => sub_ln477_3_fu_2596_p2(1),
      I3 => sub_ln477_3_fu_2596_p2(0),
      I4 => sub_ln477_3_fu_2596_p2(10),
      O => q0_reg_i_234_n_5
    );
q0_reg_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(3),
      I1 => sub_ln477_1_fu_2526_p2(2),
      I2 => sub_ln477_1_fu_2526_p2(1),
      I3 => sub_ln477_1_fu_2526_p2(0),
      I4 => sub_ln477_1_fu_2526_p2(10),
      O => q0_reg_i_235_n_5
    );
q0_reg_i_236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(2),
      I1 => sub_ln477_3_fu_2596_p2(10),
      I2 => sub_ln477_3_fu_2596_p2(0),
      I3 => sub_ln477_3_fu_2596_p2(1),
      O => q0_reg_i_236_n_5
    );
q0_reg_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(2),
      I1 => sub_ln477_1_fu_2526_p2(10),
      I2 => sub_ln477_1_fu_2526_p2(0),
      I3 => sub_ln477_1_fu_2526_p2(1),
      O => q0_reg_i_237_n_5
    );
q0_reg_i_238: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(0),
      I1 => sub_ln477_1_fu_2526_p2(10),
      I2 => sub_ln477_1_fu_2526_p2(1),
      O => q0_reg_i_238_n_5
    );
q0_reg_i_239: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(0),
      I1 => sub_ln477_2_fu_2561_p2(10),
      I2 => sub_ln477_2_fu_2561_p2(1),
      O => q0_reg_i_239_n_5
    );
q0_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => q0_reg_i_53_n_5,
      I1 => q0_reg_i_54_n_5,
      I2 => q0_reg_i_55_n_5,
      I3 => q0_reg_i_56_n_5,
      I4 => q0_reg_i_57_n_5,
      O => q0_reg_i_24_n_5
    );
q0_reg_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80017FFE0000FFFF"
    )
        port map (
      I0 => q0_reg_i_293_n_5,
      I1 => ave_1_reg_4050(8),
      I2 => q0_reg_i_289_n_5,
      I3 => ave_1_reg_4050(7),
      I4 => ave_1_reg_4050(9),
      I5 => tmp_27_reg_4088,
      O => q0_reg_i_240_n_5
    );
q0_reg_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80017FFE0000FFFF"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => ave_1_reg_4050(7),
      I2 => q0_reg_i_243_n_5,
      I3 => ave_1_reg_4050(6),
      I4 => ave_1_reg_4050(8),
      I5 => tmp_27_reg_4088,
      O => q0_reg_i_241_n_5
    );
q0_reg_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000001"
    )
        port map (
      I0 => ave_1_reg_4050(4),
      I1 => ave_1_reg_4050(2),
      I2 => ave_1_reg_4050(0),
      I3 => ave_1_reg_4050(1),
      I4 => ave_1_reg_4050(3),
      I5 => ave_1_reg_4050(5),
      O => q0_reg_i_242_n_5
    );
q0_reg_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ave_1_reg_4050(5),
      I1 => ave_1_reg_4050(3),
      I2 => ave_1_reg_4050(1),
      I3 => ave_1_reg_4050(0),
      I4 => ave_1_reg_4050(2),
      I5 => ave_1_reg_4050(4),
      O => q0_reg_i_243_n_5
    );
q0_reg_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F7FF0000FFFF"
    )
        port map (
      I0 => ave_1_reg_4050(4),
      I1 => ave_1_reg_4050(2),
      I2 => q0_reg_i_294_n_5,
      I3 => ave_1_reg_4050(3),
      I4 => ave_1_reg_4050(5),
      I5 => tmp_27_reg_4088,
      O => q0_reg_i_244_n_5
    );
q0_reg_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000001FFFFFFF"
    )
        port map (
      I0 => ave_1_reg_4050(1),
      I1 => ave_1_reg_4050(0),
      I2 => ave_1_reg_4050(2),
      I3 => ave_1_reg_4050(3),
      I4 => tmp_27_reg_4088,
      I5 => ave_1_reg_4050(4),
      O => q0_reg_i_245_n_5
    );
q0_reg_i_246: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(7),
      I1 => q0_reg_i_240_n_5,
      O => q0_reg_i_246_n_5
    );
q0_reg_i_247: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(6),
      I1 => q0_reg_i_241_n_5,
      O => q0_reg_i_247_n_5
    );
q0_reg_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => ave_1_reg_4050(6),
      I2 => q0_reg_i_243_n_5,
      I3 => ave_1_reg_4050(7),
      I4 => tmp_27_reg_4088,
      I5 => q1_reg_i_101_0(5),
      O => q0_reg_i_248_n_5
    );
q0_reg_i_249: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => q0_reg_i_243_n_5,
      I2 => ave_1_reg_4050(6),
      I3 => tmp_27_reg_4088,
      I4 => q1_reg_i_101_0(4),
      O => q0_reg_i_249_n_5
    );
q0_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => q0_reg_i_58_n_5,
      I1 => q0_reg_i_59_n_5,
      I2 => q0_reg_i_60_n_5,
      I3 => q0_reg_i_61_n_5,
      I4 => q0_reg_i_62_n_5,
      O => q0_reg_i_25_n_5
    );
q0_reg_i_250: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(3),
      I1 => q0_reg_i_244_n_5,
      O => q0_reg_i_250_n_5
    );
q0_reg_i_251: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(2),
      I1 => q0_reg_i_245_n_5,
      O => q0_reg_i_251_n_5
    );
q0_reg_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q1_reg_i_101_0(1),
      I1 => tmp_27_reg_4088,
      I2 => ave_1_reg_4050(2),
      I3 => ave_1_reg_4050(1),
      I4 => ave_1_reg_4050(0),
      I5 => ave_1_reg_4050(3),
      O => q0_reg_i_252_n_5
    );
q0_reg_i_253: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q1_reg_i_101_0(0),
      I1 => ave_1_reg_4050(2),
      I2 => ave_1_reg_4050(1),
      I3 => ave_1_reg_4050(0),
      I4 => tmp_27_reg_4088,
      O => q0_reg_i_253_n_5
    );
q0_reg_i_254: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(7),
      I1 => q0_reg_i_240_n_5,
      O => q0_reg_i_254_n_5
    );
q0_reg_i_255: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(6),
      I1 => q0_reg_i_241_n_5,
      O => q0_reg_i_255_n_5
    );
q0_reg_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => ave_1_reg_4050(6),
      I2 => q0_reg_i_243_n_5,
      I3 => ave_1_reg_4050(7),
      I4 => tmp_27_reg_4088,
      I5 => q1_reg_i_72_0(5),
      O => q0_reg_i_256_n_5
    );
q0_reg_i_257: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => q0_reg_i_243_n_5,
      I2 => ave_1_reg_4050(6),
      I3 => tmp_27_reg_4088,
      I4 => q1_reg_i_72_0(4),
      O => q0_reg_i_257_n_5
    );
q0_reg_i_258: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(3),
      I1 => q0_reg_i_244_n_5,
      O => q0_reg_i_258_n_5
    );
q0_reg_i_259: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(2),
      I1 => q0_reg_i_245_n_5,
      O => q0_reg_i_259_n_5
    );
q0_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => q0_reg_i_63_n_5,
      I1 => q0_reg_i_64_n_5,
      I2 => q0_reg_i_65_n_5,
      O => q0_reg_i_26_n_5
    );
q0_reg_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q1_reg_i_72_0(1),
      I1 => tmp_27_reg_4088,
      I2 => ave_1_reg_4050(2),
      I3 => ave_1_reg_4050(1),
      I4 => ave_1_reg_4050(0),
      I5 => ave_1_reg_4050(3),
      O => q0_reg_i_260_n_5
    );
q0_reg_i_261: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q1_reg_i_72_0(0),
      I1 => ave_1_reg_4050(2),
      I2 => ave_1_reg_4050(1),
      I3 => ave_1_reg_4050(0),
      I4 => tmp_27_reg_4088,
      O => q0_reg_i_261_n_5
    );
q0_reg_i_262: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_167_0(7),
      I1 => q0_reg_i_240_n_5,
      O => q0_reg_i_262_n_5
    );
q0_reg_i_263: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_167_0(6),
      I1 => q0_reg_i_241_n_5,
      O => q0_reg_i_263_n_5
    );
q0_reg_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => ave_1_reg_4050(6),
      I2 => q0_reg_i_243_n_5,
      I3 => ave_1_reg_4050(7),
      I4 => tmp_27_reg_4088,
      I5 => q0_reg_i_167_0(5),
      O => q0_reg_i_264_n_5
    );
q0_reg_i_265: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => q0_reg_i_243_n_5,
      I2 => ave_1_reg_4050(6),
      I3 => tmp_27_reg_4088,
      I4 => q0_reg_i_167_0(4),
      O => q0_reg_i_265_n_5
    );
q0_reg_i_266: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_167_0(3),
      I1 => q0_reg_i_244_n_5,
      O => q0_reg_i_266_n_5
    );
q0_reg_i_267: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_i_167_0(2),
      I1 => q0_reg_i_245_n_5,
      O => q0_reg_i_267_n_5
    );
q0_reg_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q0_reg_i_167_0(1),
      I1 => tmp_27_reg_4088,
      I2 => ave_1_reg_4050(2),
      I3 => ave_1_reg_4050(1),
      I4 => ave_1_reg_4050(0),
      I5 => ave_1_reg_4050(3),
      O => q0_reg_i_268_n_5
    );
q0_reg_i_269: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q0_reg_i_167_0(0),
      I1 => ave_1_reg_4050(2),
      I2 => ave_1_reg_4050(1),
      I3 => ave_1_reg_4050(0),
      I4 => tmp_27_reg_4088,
      O => q0_reg_i_269_n_5
    );
q0_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7718EE7"
    )
        port map (
      I0 => q0_reg_i_57_n_5,
      I1 => q0_reg_i_56_n_5,
      I2 => q0_reg_i_54_n_5,
      I3 => q0_reg_i_55_n_5,
      I4 => q0_reg_i_53_n_5,
      O => q0_reg_i_27_n_5
    );
q0_reg_i_270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => ave_1_reg_4050(9),
      I2 => ave_1_reg_4050(7),
      I3 => q0_reg_i_289_n_5,
      I4 => ave_1_reg_4050(8),
      I5 => ave_1_reg_4050(10),
      O => q0_reg_i_270_n_5
    );
q0_reg_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => q0_reg_i_287_n_5,
      I2 => ave_1_reg_4050(10),
      I3 => q0_reg_i_288_n_5,
      I4 => q1_reg_i_72_0(9),
      O => q0_reg_i_271_n_5
    );
q0_reg_i_272: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_288_n_5,
      I1 => q0_reg_i_290_n_5,
      I2 => tmp_27_reg_4088,
      I3 => ave_1_reg_4050(10),
      I4 => q1_reg_i_72_0(8),
      O => q0_reg_i_272_n_5
    );
q0_reg_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => ave_1_reg_4050(9),
      I2 => ave_1_reg_4050(7),
      I3 => q0_reg_i_289_n_5,
      I4 => ave_1_reg_4050(8),
      I5 => ave_1_reg_4050(10),
      O => q0_reg_i_273_n_5
    );
q0_reg_i_274: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => q0_reg_i_287_n_5,
      I2 => ave_1_reg_4050(10),
      I3 => q0_reg_i_288_n_5,
      I4 => q0_reg_i_167_0(9),
      O => q0_reg_i_274_n_5
    );
q0_reg_i_275: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_288_n_5,
      I1 => q0_reg_i_290_n_5,
      I2 => tmp_27_reg_4088,
      I3 => ave_1_reg_4050(10),
      I4 => q0_reg_i_167_0(8),
      O => q0_reg_i_275_n_5
    );
q0_reg_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => ave_1_reg_4050(9),
      I2 => ave_1_reg_4050(7),
      I3 => q0_reg_i_289_n_5,
      I4 => ave_1_reg_4050(8),
      I5 => ave_1_reg_4050(10),
      O => q0_reg_i_276_n_5
    );
q0_reg_i_277: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_27_reg_4088,
      I1 => q0_reg_i_287_n_5,
      I2 => ave_1_reg_4050(10),
      I3 => q0_reg_i_288_n_5,
      I4 => q1_reg_i_101_0(9),
      O => q0_reg_i_277_n_5
    );
q0_reg_i_278: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q0_reg_i_288_n_5,
      I1 => q0_reg_i_290_n_5,
      I2 => tmp_27_reg_4088,
      I3 => ave_1_reg_4050(10),
      I4 => q1_reg_i_101_0(8),
      O => q0_reg_i_278_n_5
    );
q0_reg_i_279: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(4),
      I1 => sub_ln479_3_fu_2948_p2(2),
      I2 => sub_ln479_3_fu_2948_p2(1),
      I3 => sub_ln479_3_fu_2948_p2(0),
      I4 => sub_ln479_3_fu_2948_p2(3),
      O => q0_reg_i_279_n_5
    );
q0_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_i_53_n_5,
      I1 => q0_reg_i_54_n_5,
      I2 => q0_reg_i_55_n_5,
      I3 => q0_reg_i_25_n_5,
      I4 => q0_reg_i_56_n_5,
      I5 => q0_reg_i_57_n_5,
      O => q0_reg_i_28_n_5
    );
q0_reg_i_280: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(4),
      I1 => sub_ln479_1_fu_2878_p2(2),
      I2 => sub_ln479_1_fu_2878_p2(1),
      I3 => sub_ln479_1_fu_2878_p2(0),
      I4 => sub_ln479_1_fu_2878_p2(3),
      O => q0_reg_i_280_n_5
    );
q0_reg_i_281: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ave_3_reg_4082(9),
      I1 => ave_3_reg_4082(7),
      I2 => q0_reg_i_189_n_5,
      I3 => ave_3_reg_4082(6),
      I4 => ave_3_reg_4082(8),
      O => q0_reg_i_281_n_5
    );
q0_reg_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => q0_reg_i_188_n_5,
      I1 => ave_3_reg_4082(8),
      I2 => ave_3_reg_4082(6),
      I3 => q0_reg_i_189_n_5,
      I4 => ave_3_reg_4082(7),
      I5 => ave_3_reg_4082(9),
      O => q0_reg_i_282_n_5
    );
q0_reg_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ave_3_reg_4082(6),
      I1 => ave_3_reg_4082(4),
      I2 => ave_3_reg_4082(2),
      I3 => q0_reg_i_286_n_5,
      I4 => ave_3_reg_4082(3),
      I5 => ave_3_reg_4082(5),
      O => q0_reg_i_283_n_5
    );
q0_reg_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => ave_3_reg_4082(10),
      I1 => ave_3_reg_4082(8),
      I2 => ave_3_reg_4082(6),
      I3 => q0_reg_i_189_n_5,
      I4 => ave_3_reg_4082(7),
      I5 => ave_3_reg_4082(9),
      O => q0_reg_i_284_n_5
    );
q0_reg_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => ave_3_reg_4082(5),
      I1 => ave_3_reg_4082(3),
      I2 => q0_reg_i_286_n_5,
      I3 => ave_3_reg_4082(2),
      I4 => ave_3_reg_4082(4),
      I5 => ave_3_reg_4082(6),
      O => q0_reg_i_285_n_5
    );
q0_reg_i_286: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_3_reg_4082(1),
      I1 => ave_3_reg_4082(0),
      O => q0_reg_i_286_n_5
    );
q0_reg_i_287: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ave_1_reg_4050(9),
      I1 => ave_1_reg_4050(7),
      I2 => q0_reg_i_243_n_5,
      I3 => ave_1_reg_4050(6),
      I4 => ave_1_reg_4050(8),
      O => q0_reg_i_287_n_5
    );
q0_reg_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => q0_reg_i_242_n_5,
      I1 => ave_1_reg_4050(8),
      I2 => ave_1_reg_4050(6),
      I3 => q0_reg_i_243_n_5,
      I4 => ave_1_reg_4050(7),
      I5 => ave_1_reg_4050(9),
      O => q0_reg_i_288_n_5
    );
q0_reg_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ave_1_reg_4050(6),
      I1 => ave_1_reg_4050(4),
      I2 => ave_1_reg_4050(2),
      I3 => q0_reg_i_294_n_5,
      I4 => ave_1_reg_4050(3),
      I5 => ave_1_reg_4050(5),
      O => q0_reg_i_289_n_5
    );
q0_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_i_58_n_5,
      I1 => q0_reg_i_59_n_5,
      I2 => q0_reg_i_60_n_5,
      I3 => q0_reg_i_26_n_5,
      I4 => q0_reg_i_61_n_5,
      I5 => q0_reg_i_62_n_5,
      O => q0_reg_i_29_n_5
    );
q0_reg_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => ave_1_reg_4050(10),
      I1 => ave_1_reg_4050(8),
      I2 => ave_1_reg_4050(6),
      I3 => q0_reg_i_243_n_5,
      I4 => ave_1_reg_4050(7),
      I5 => ave_1_reg_4050(9),
      O => q0_reg_i_290_n_5
    );
q0_reg_i_291: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(4),
      I1 => sub_ln477_1_fu_2526_p2(2),
      I2 => sub_ln477_1_fu_2526_p2(1),
      I3 => sub_ln477_1_fu_2526_p2(0),
      I4 => sub_ln477_1_fu_2526_p2(3),
      O => q0_reg_i_291_n_5
    );
q0_reg_i_292: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(4),
      I1 => sub_ln477_3_fu_2596_p2(2),
      I2 => sub_ln477_3_fu_2596_p2(1),
      I3 => sub_ln477_3_fu_2596_p2(0),
      I4 => sub_ln477_3_fu_2596_p2(3),
      O => q0_reg_i_292_n_5
    );
q0_reg_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => ave_1_reg_4050(5),
      I1 => ave_1_reg_4050(3),
      I2 => q0_reg_i_294_n_5,
      I3 => ave_1_reg_4050(2),
      I4 => ave_1_reg_4050(4),
      I5 => ave_1_reg_4050(6),
      O => q0_reg_i_293_n_5
    );
q0_reg_i_294: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_1_reg_4050(1),
      I1 => ave_1_reg_4050(0),
      O => q0_reg_i_294_n_5
    );
q0_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_4_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_3_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_3_n_11,
      CO(0) => q0_reg_i_3_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => NLW_q0_reg_i_3_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => add_ln492_3_fu_3066_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => var_1_fu_2657_p4(10 downto 8)
    );
q0_reg_i_30: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => q0_reg_i_30_n_5,
      CO(6) => q0_reg_i_30_n_6,
      CO(5) => q0_reg_i_30_n_7,
      CO(4) => q0_reg_i_30_n_8,
      CO(3) => q0_reg_i_30_n_9,
      CO(2) => q0_reg_i_30_n_10,
      CO(1) => q0_reg_i_30_n_11,
      CO(0) => q0_reg_i_30_n_12,
      DI(7) => q0_reg_i_66_n_5,
      DI(6) => q0_reg_i_67_n_5,
      DI(5) => q0_reg_i_68_n_5,
      DI(4) => q0_reg_i_69_n_5,
      DI(3) => q0_reg_i_70_n_5,
      DI(2) => q0_reg_i_71_n_5,
      DI(1) => q0_reg_i_72_n_5,
      DI(0) => sub_ln477_fu_2491_p2(0),
      O(7 downto 1) => var_1_fu_2657_p4(6 downto 0),
      O(0) => NLW_q0_reg_i_30_O_UNCONNECTED(0),
      S(7) => q0_reg_i_74_n_5,
      S(6) => q0_reg_i_75_n_5,
      S(5) => q0_reg_i_76_n_5,
      S(4) => q0_reg_i_77_n_5,
      S(3) => q0_reg_i_78_n_5,
      S(2) => q0_reg_i_79_n_5,
      S(1) => q0_reg_i_80_n_5,
      S(0) => q0_reg_i_81_n_5
    );
q0_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => q0_reg_i_82_n_5,
      I1 => q0_reg_i_83_n_5,
      I2 => q0_reg_i_84_n_5,
      I3 => q0_reg_i_85_n_5,
      I4 => q0_reg_i_86_n_5,
      O => q0_reg_i_31_n_5
    );
q0_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => q0_reg_i_87_n_5,
      I1 => q0_reg_i_88_n_5,
      I2 => q0_reg_i_89_n_5,
      I3 => q0_reg_i_90_n_5,
      I4 => q0_reg_i_91_n_5,
      O => q0_reg_i_32_n_5
    );
q0_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => q0_reg_i_92_n_5,
      I1 => q0_reg_i_93_n_5,
      I2 => q0_reg_i_94_n_5,
      O => q0_reg_i_33_n_5
    );
q0_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8177E"
    )
        port map (
      I0 => q0_reg_i_86_n_5,
      I1 => q0_reg_i_85_n_5,
      I2 => q0_reg_i_83_n_5,
      I3 => q0_reg_i_84_n_5,
      I4 => q0_reg_i_82_n_5,
      O => q0_reg_i_34_n_5
    );
q0_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_i_82_n_5,
      I1 => q0_reg_i_83_n_5,
      I2 => q0_reg_i_84_n_5,
      I3 => q0_reg_i_32_n_5,
      I4 => q0_reg_i_85_n_5,
      I5 => q0_reg_i_86_n_5,
      O => q0_reg_i_35_n_5
    );
q0_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_i_87_n_5,
      I1 => q0_reg_i_88_n_5,
      I2 => q0_reg_i_89_n_5,
      I3 => q0_reg_i_33_n_5,
      I4 => q0_reg_i_90_n_5,
      I5 => q0_reg_i_91_n_5,
      O => q0_reg_i_36_n_5
    );
q0_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FD51540"
    )
        port map (
      I0 => q0_reg_i_95_n_5,
      I1 => q0_reg_i_96_n_5,
      I2 => sub_ln479_fu_2843_p2(10),
      I3 => sub_ln479_fu_2843_p2(6),
      I4 => q0_reg_i_98_n_5,
      O => q0_reg_i_37_n_5
    );
q0_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(10),
      I1 => q0_reg_i_99_n_5,
      I2 => sub_ln479_fu_2843_p2(5),
      I3 => q0_reg_i_100_n_5,
      I4 => q0_reg_i_101_n_5,
      O => q0_reg_i_38_n_5
    );
q0_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => q0_reg_i_102_n_5,
      I1 => q0_reg_i_103_n_5,
      I2 => q0_reg_i_104_n_5,
      I3 => q0_reg_i_105_n_5,
      I4 => q0_reg_i_106_n_5,
      O => q0_reg_i_39_n_5
    );
q0_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_4_n_5,
      CO(6) => q0_reg_i_4_n_6,
      CO(5) => q0_reg_i_4_n_7,
      CO(4) => q0_reg_i_4_n_8,
      CO(3) => q0_reg_i_4_n_9,
      CO(2) => q0_reg_i_4_n_10,
      CO(1) => q0_reg_i_4_n_11,
      CO(0) => q0_reg_i_4_n_12,
      DI(7 downto 0) => q0_reg_10(7 downto 0),
      O(7 downto 1) => add_ln492_3_fu_3066_p2(7 downto 1),
      O(0) => NLW_q0_reg_i_4_O_UNCONNECTED(0),
      S(7) => q0_reg_i_15_n_5,
      S(6) => q0_reg_i_16_n_5,
      S(5) => q0_reg_i_17_n_5,
      S(4) => q0_reg_i_18_n_5,
      S(3) => q0_reg_i_19_n_5,
      S(2) => q0_reg_i_20_n_5,
      S(1) => q0_reg_i_21_n_5,
      S(0) => q0_reg_i_22_n_5
    );
q0_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => q0_reg_i_107_n_5,
      I1 => q0_reg_i_108_n_5,
      I2 => q0_reg_i_109_n_5,
      I3 => q0_reg_i_110_n_5,
      I4 => q0_reg_i_111_n_5,
      O => q0_reg_i_40_n_5
    );
q0_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888EEEEEEEE88888"
    )
        port map (
      I0 => q0_reg_i_112_n_5,
      I1 => q0_reg_i_113_n_5,
      I2 => sub_ln479_fu_2843_p2(1),
      I3 => sub_ln479_fu_2843_p2(0),
      I4 => sub_ln479_fu_2843_p2(10),
      I5 => sub_ln479_fu_2843_p2(2),
      O => q0_reg_i_41_n_5
    );
q0_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => q0_reg_i_112_n_5,
      I1 => sub_ln479_fu_2843_p2(2),
      I2 => sub_ln479_fu_2843_p2(10),
      I3 => sub_ln479_fu_2843_p2(0),
      I4 => sub_ln479_fu_2843_p2(1),
      I5 => q0_reg_i_113_n_5,
      O => q0_reg_i_42_n_5
    );
q0_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => q0_reg_i_114_n_5,
      I1 => sub_ln479_fu_2843_p2(1),
      I2 => sub_ln479_fu_2843_p2(10),
      I3 => sub_ln479_fu_2843_p2(0),
      O => q0_reg_i_43_n_5
    );
q0_reg_i_44: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_44_n_5,
      CO(6) => q0_reg_i_44_n_6,
      CO(5) => q0_reg_i_44_n_7,
      CO(4) => q0_reg_i_44_n_8,
      CO(3) => q0_reg_i_44_n_9,
      CO(2) => q0_reg_i_44_n_10,
      CO(1) => q0_reg_i_44_n_11,
      CO(0) => q0_reg_i_44_n_12,
      DI(7 downto 0) => q0_reg_i_97_0(7 downto 0),
      O(7 downto 0) => sub_ln479_fu_2843_p2(7 downto 0),
      S(7) => q0_reg_i_115_n_5,
      S(6) => q0_reg_i_116_n_5,
      S(5) => q0_reg_i_117_n_5,
      S(4) => q0_reg_i_118_n_5,
      S(3) => q0_reg_i_119_n_5,
      S(2) => q0_reg_i_120_n_5,
      S(1) => q0_reg_i_121_n_5,
      S(0) => q0_reg_i_122_n_5
    );
q0_reg_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => q0_reg_i_63_n_5,
      I1 => q0_reg_i_64_n_5,
      I2 => q0_reg_i_65_n_5,
      I3 => q0_reg_i_37_n_5,
      O => q0_reg_i_45_n_5
    );
q0_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => q0_reg_i_38_n_5,
      I1 => q0_reg_i_95_n_5,
      I2 => q0_reg_i_98_n_5,
      I3 => sub_ln479_fu_2843_p2(6),
      I4 => sub_ln479_fu_2843_p2(10),
      I5 => q0_reg_i_96_n_5,
      O => q0_reg_i_46_n_5
    );
q0_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696969969696"
    )
        port map (
      I0 => q0_reg_i_39_n_5,
      I1 => q0_reg_i_100_n_5,
      I2 => sub_ln479_fu_2843_p2(5),
      I3 => q0_reg_i_99_n_5,
      I4 => sub_ln479_fu_2843_p2(10),
      I5 => q0_reg_i_101_n_5,
      O => q0_reg_i_47_n_5
    );
q0_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_i_102_n_5,
      I1 => q0_reg_i_103_n_5,
      I2 => q0_reg_i_104_n_5,
      I3 => q0_reg_i_40_n_5,
      I4 => q0_reg_i_105_n_5,
      I5 => q0_reg_i_106_n_5,
      O => q0_reg_i_48_n_5
    );
q0_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_i_107_n_5,
      I1 => q0_reg_i_108_n_5,
      I2 => q0_reg_i_109_n_5,
      I3 => q0_reg_i_41_n_5,
      I4 => q0_reg_i_110_n_5,
      I5 => q0_reg_i_111_n_5,
      O => q0_reg_i_49_n_5
    );
q0_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_23_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_q0_reg_i_5_CO_UNCONNECTED(7 downto 4),
      CO(3) => var_3_fu_3009_p4(10),
      CO(2) => NLW_q0_reg_i_5_CO_UNCONNECTED(2),
      CO(1) => q0_reg_i_5_n_11,
      CO(0) => q0_reg_i_5_n_12,
      DI(7 downto 3) => B"00000",
      DI(2) => q0_reg_i_24_n_5,
      DI(1) => q0_reg_i_25_n_5,
      DI(0) => q0_reg_i_26_n_5,
      O(7 downto 3) => NLW_q0_reg_i_5_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => var_3_fu_3009_p4(9 downto 7),
      S(7 downto 3) => B"00001",
      S(2) => q0_reg_i_27_n_5,
      S(1) => q0_reg_i_28_n_5,
      S(0) => q0_reg_i_29_n_5
    );
q0_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAAAA"
    )
        port map (
      I0 => q0_reg_i_42_n_5,
      I1 => sub_ln479_fu_2843_p2(0),
      I2 => sub_ln479_fu_2843_p2(10),
      I3 => sub_ln479_fu_2843_p2(1),
      I4 => q0_reg_i_114_n_5,
      O => q0_reg_i_50_n_5
    );
q0_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => q0_reg_i_43_n_5,
      I1 => sub_ln479_2_fu_2913_p2(0),
      I2 => sub_ln479_1_fu_2878_p2(0),
      I3 => sub_ln479_3_fu_2948_p2(0),
      O => q0_reg_i_51_n_5
    );
q0_reg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(0),
      I1 => sub_ln479_2_fu_2913_p2(0),
      I2 => sub_ln479_3_fu_2948_p2(0),
      I3 => sub_ln479_fu_2843_p2(0),
      O => q0_reg_i_52_n_5
    );
q0_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A6A"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(9),
      I1 => sub_ln479_1_fu_2878_p2(8),
      I2 => sub_ln479_1_fu_2878_p2(10),
      I3 => sub_ln479_1_fu_2878_p2(6),
      I4 => q0_reg_i_127_n_5,
      I5 => sub_ln479_1_fu_2878_p2(7),
      O => q0_reg_i_53_n_5
    );
q0_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(9),
      I1 => sub_ln479_3_fu_2948_p2(10),
      I2 => sub_ln479_3_fu_2948_p2(6),
      I3 => q0_reg_i_129_n_5,
      I4 => sub_ln479_3_fu_2948_p2(7),
      I5 => sub_ln479_3_fu_2948_p2(8),
      O => q0_reg_i_54_n_5
    );
q0_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A595"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(9),
      I1 => sub_ln479_2_fu_2913_p2(8),
      I2 => sub_ln479_2_fu_2913_p2(10),
      I3 => sub_ln479_2_fu_2913_p2(6),
      I4 => q0_reg_i_131_n_5,
      I5 => sub_ln479_2_fu_2913_p2(7),
      O => q0_reg_i_55_n_5
    );
q0_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => q0_reg_i_58_n_5,
      I1 => q0_reg_i_59_n_5,
      I2 => q0_reg_i_60_n_5,
      O => q0_reg_i_56_n_5
    );
q0_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A6A"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(9),
      I1 => sub_ln479_fu_2843_p2(8),
      I2 => sub_ln479_fu_2843_p2(10),
      I3 => sub_ln479_fu_2843_p2(6),
      I4 => q0_reg_i_96_n_5,
      I5 => sub_ln479_fu_2843_p2(7),
      O => q0_reg_i_57_n_5
    );
q0_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(8),
      I1 => sub_ln479_2_fu_2913_p2(10),
      I2 => sub_ln479_2_fu_2913_p2(7),
      I3 => q0_reg_i_131_n_5,
      I4 => sub_ln479_2_fu_2913_p2(6),
      O => q0_reg_i_58_n_5
    );
q0_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln479_1_fu_2878_p2(8),
      I1 => sub_ln479_1_fu_2878_p2(7),
      I2 => q0_reg_i_127_n_5,
      I3 => sub_ln479_1_fu_2878_p2(6),
      I4 => sub_ln479_1_fu_2878_p2(10),
      O => q0_reg_i_59_n_5
    );
q0_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(7),
      I1 => var_3_fu_3009_p4(7),
      O => q0_reg_i_6_n_5
    );
q0_reg_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln479_3_fu_2948_p2(8),
      I1 => sub_ln479_3_fu_2948_p2(7),
      I2 => q0_reg_i_129_n_5,
      I3 => sub_ln479_3_fu_2948_p2(6),
      I4 => sub_ln479_3_fu_2948_p2(10),
      O => q0_reg_i_60_n_5
    );
q0_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A955A955FFFF"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(7),
      I1 => sub_ln479_2_fu_2913_p2(6),
      I2 => q0_reg_i_131_n_5,
      I3 => sub_ln479_2_fu_2913_p2(10),
      I4 => q0_reg_i_132_n_5,
      I5 => q0_reg_i_133_n_5,
      O => q0_reg_i_61_n_5
    );
q0_reg_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(8),
      I1 => sub_ln479_fu_2843_p2(7),
      I2 => q0_reg_i_96_n_5,
      I3 => sub_ln479_fu_2843_p2(6),
      I4 => sub_ln479_fu_2843_p2(10),
      O => q0_reg_i_62_n_5
    );
q0_reg_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8E8E"
    )
        port map (
      I0 => q0_reg_i_134_n_5,
      I1 => q0_reg_i_135_n_5,
      I2 => sub_ln479_2_fu_2913_p2(6),
      I3 => sub_ln479_2_fu_2913_p2(10),
      I4 => q0_reg_i_131_n_5,
      O => q0_reg_i_63_n_5
    );
q0_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(7),
      I1 => sub_ln479_fu_2843_p2(6),
      I2 => q0_reg_i_96_n_5,
      I3 => sub_ln479_fu_2843_p2(10),
      O => q0_reg_i_64_n_5
    );
q0_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85757A857A8A857"
    )
        port map (
      I0 => sub_ln479_2_fu_2913_p2(10),
      I1 => q0_reg_i_131_n_5,
      I2 => sub_ln479_2_fu_2913_p2(6),
      I3 => sub_ln479_2_fu_2913_p2(7),
      I4 => q0_reg_i_133_n_5,
      I5 => q0_reg_i_132_n_5,
      O => q0_reg_i_65_n_5
    );
q0_reg_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(10),
      I1 => q0_reg_i_137_n_5,
      I2 => sub_ln477_fu_2491_p2(6),
      I3 => q0_reg_i_138_n_5,
      I4 => q0_reg_i_139_n_5,
      O => q0_reg_i_66_n_5
    );
q0_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007171FF"
    )
        port map (
      I0 => q0_reg_i_140_n_5,
      I1 => q0_reg_i_141_n_5,
      I2 => q0_reg_i_142_n_5,
      I3 => q0_reg_i_143_n_5,
      I4 => q0_reg_i_144_n_5,
      O => q0_reg_i_67_n_5
    );
q0_reg_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => q0_reg_i_145_n_5,
      I1 => q0_reg_i_146_n_5,
      I2 => q0_reg_i_147_n_5,
      O => q0_reg_i_68_n_5
    );
q0_reg_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => q0_reg_i_148_n_5,
      I1 => q0_reg_i_149_n_5,
      I2 => q0_reg_i_150_n_5,
      O => q0_reg_i_69_n_5
    );
q0_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(6),
      I1 => var_3_fu_3009_p4(6),
      O => q0_reg_i_7_n_5
    );
q0_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888EEEEEEEE88888"
    )
        port map (
      I0 => q0_reg_i_151_n_5,
      I1 => q0_reg_i_152_n_5,
      I2 => sub_ln477_fu_2491_p2(1),
      I3 => sub_ln477_fu_2491_p2(0),
      I4 => sub_ln477_fu_2491_p2(10),
      I5 => sub_ln477_fu_2491_p2(2),
      O => q0_reg_i_70_n_5
    );
q0_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => q0_reg_i_151_n_5,
      I1 => sub_ln477_fu_2491_p2(2),
      I2 => sub_ln477_fu_2491_p2(10),
      I3 => sub_ln477_fu_2491_p2(0),
      I4 => sub_ln477_fu_2491_p2(1),
      I5 => q0_reg_i_152_n_5,
      O => q0_reg_i_71_n_5
    );
q0_reg_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => q0_reg_i_153_n_5,
      I1 => sub_ln477_fu_2491_p2(1),
      I2 => sub_ln477_fu_2491_p2(10),
      I3 => sub_ln477_fu_2491_p2(0),
      O => q0_reg_i_72_n_5
    );
q0_reg_i_73: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q0_reg_i_73_n_5,
      CO(6) => q0_reg_i_73_n_6,
      CO(5) => q0_reg_i_73_n_7,
      CO(4) => q0_reg_i_73_n_8,
      CO(3) => q0_reg_i_73_n_9,
      CO(2) => q0_reg_i_73_n_10,
      CO(1) => q0_reg_i_73_n_11,
      CO(0) => q0_reg_i_73_n_12,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => sub_ln477_fu_2491_p2(7 downto 0),
      S(7) => q0_reg_i_154_n_5,
      S(6) => q0_reg_i_155_n_5,
      S(5) => q0_reg_i_156_n_5,
      S(4) => q0_reg_i_157_n_5,
      S(3) => q0_reg_i_158_n_5,
      S(2) => q0_reg_i_159_n_5,
      S(1) => q0_reg_i_160_n_5,
      S(0) => q0_reg_i_161_n_5
    );
q0_reg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => q0_reg_i_92_n_5,
      I1 => q0_reg_i_93_n_5,
      I2 => q0_reg_i_94_n_5,
      I3 => q0_reg_i_66_n_5,
      O => q0_reg_i_74_n_5
    );
q0_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696969969696"
    )
        port map (
      I0 => q0_reg_i_67_n_5,
      I1 => q0_reg_i_138_n_5,
      I2 => sub_ln477_fu_2491_p2(6),
      I3 => q0_reg_i_137_n_5,
      I4 => sub_ln477_fu_2491_p2(10),
      I5 => q0_reg_i_139_n_5,
      O => q0_reg_i_75_n_5
    );
q0_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => q0_reg_i_140_n_5,
      I1 => q0_reg_i_141_n_5,
      I2 => q0_reg_i_142_n_5,
      I3 => q0_reg_i_68_n_5,
      I4 => q0_reg_i_143_n_5,
      I5 => q0_reg_i_144_n_5,
      O => q0_reg_i_76_n_5
    );
q0_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E718E71718E"
    )
        port map (
      I0 => q0_reg_i_148_n_5,
      I1 => q0_reg_i_149_n_5,
      I2 => q0_reg_i_150_n_5,
      I3 => q0_reg_i_145_n_5,
      I4 => q0_reg_i_146_n_5,
      I5 => q0_reg_i_147_n_5,
      O => q0_reg_i_77_n_5
    );
q0_reg_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => q0_reg_i_70_n_5,
      I1 => q0_reg_i_149_n_5,
      I2 => q0_reg_i_148_n_5,
      I3 => q0_reg_i_150_n_5,
      O => q0_reg_i_78_n_5
    );
q0_reg_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAAAA"
    )
        port map (
      I0 => q0_reg_i_71_n_5,
      I1 => sub_ln477_fu_2491_p2(0),
      I2 => sub_ln477_fu_2491_p2(10),
      I3 => sub_ln477_fu_2491_p2(1),
      I4 => q0_reg_i_153_n_5,
      O => q0_reg_i_79_n_5
    );
q0_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(5),
      I1 => var_3_fu_3009_p4(5),
      O => q0_reg_i_8_n_5
    );
q0_reg_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => q0_reg_i_72_n_5,
      I1 => sub_ln477_2_fu_2561_p2(0),
      I2 => sub_ln477_1_fu_2526_p2(0),
      I3 => sub_ln477_3_fu_2596_p2(0),
      O => q0_reg_i_80_n_5
    );
q0_reg_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(0),
      I1 => sub_ln477_2_fu_2561_p2(0),
      I2 => sub_ln477_3_fu_2596_p2(0),
      I3 => sub_ln477_fu_2491_p2(0),
      O => q0_reg_i_81_n_5
    );
q0_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A6A"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(9),
      I1 => sub_ln477_1_fu_2526_p2(8),
      I2 => sub_ln477_1_fu_2526_p2(10),
      I3 => sub_ln477_1_fu_2526_p2(6),
      I4 => q0_reg_i_166_n_5,
      I5 => sub_ln477_1_fu_2526_p2(7),
      O => q0_reg_i_82_n_5
    );
q0_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(9),
      I1 => sub_ln477_3_fu_2596_p2(10),
      I2 => sub_ln477_3_fu_2596_p2(6),
      I3 => q0_reg_i_168_n_5,
      I4 => sub_ln477_3_fu_2596_p2(7),
      I5 => sub_ln477_3_fu_2596_p2(8),
      O => q0_reg_i_83_n_5
    );
q0_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A595"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(9),
      I1 => sub_ln477_2_fu_2561_p2(8),
      I2 => sub_ln477_2_fu_2561_p2(10),
      I3 => sub_ln477_2_fu_2561_p2(6),
      I4 => q0_reg_i_170_n_5,
      I5 => sub_ln477_2_fu_2561_p2(7),
      O => q0_reg_i_84_n_5
    );
q0_reg_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => q0_reg_i_87_n_5,
      I1 => q0_reg_i_89_n_5,
      I2 => q0_reg_i_88_n_5,
      O => q0_reg_i_85_n_5
    );
q0_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A595"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(9),
      I1 => sub_ln477_fu_2491_p2(8),
      I2 => sub_ln477_fu_2491_p2(10),
      I3 => sub_ln477_fu_2491_p2(6),
      I4 => q0_reg_i_137_n_5,
      I5 => sub_ln477_fu_2491_p2(7),
      O => q0_reg_i_86_n_5
    );
q0_reg_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(8),
      I1 => sub_ln477_2_fu_2561_p2(10),
      I2 => sub_ln477_2_fu_2561_p2(7),
      I3 => q0_reg_i_170_n_5,
      I4 => sub_ln477_2_fu_2561_p2(6),
      O => q0_reg_i_87_n_5
    );
q0_reg_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln477_1_fu_2526_p2(8),
      I1 => sub_ln477_1_fu_2526_p2(7),
      I2 => q0_reg_i_166_n_5,
      I3 => sub_ln477_1_fu_2526_p2(6),
      I4 => sub_ln477_1_fu_2526_p2(10),
      O => q0_reg_i_88_n_5
    );
q0_reg_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln477_3_fu_2596_p2(8),
      I1 => sub_ln477_3_fu_2596_p2(7),
      I2 => q0_reg_i_168_n_5,
      I3 => sub_ln477_3_fu_2596_p2(6),
      I4 => sub_ln477_3_fu_2596_p2(10),
      O => q0_reg_i_89_n_5
    );
q0_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(4),
      I1 => var_3_fu_3009_p4(4),
      O => q0_reg_i_9_n_5
    );
q0_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A955A955FFFF"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(7),
      I1 => sub_ln477_2_fu_2561_p2(6),
      I2 => q0_reg_i_170_n_5,
      I3 => sub_ln477_2_fu_2561_p2(10),
      I4 => q0_reg_i_171_n_5,
      I5 => q0_reg_i_172_n_5,
      O => q0_reg_i_90_n_5
    );
q0_reg_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(8),
      I1 => sub_ln477_fu_2491_p2(7),
      I2 => q0_reg_i_137_n_5,
      I3 => sub_ln477_fu_2491_p2(6),
      I4 => sub_ln477_fu_2491_p2(10),
      O => q0_reg_i_91_n_5
    );
q0_reg_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8E8E"
    )
        port map (
      I0 => q0_reg_i_173_n_5,
      I1 => q0_reg_i_174_n_5,
      I2 => sub_ln477_2_fu_2561_p2(6),
      I3 => sub_ln477_2_fu_2561_p2(10),
      I4 => q0_reg_i_170_n_5,
      O => q0_reg_i_92_n_5
    );
q0_reg_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln477_fu_2491_p2(7),
      I1 => sub_ln477_fu_2491_p2(6),
      I2 => q0_reg_i_137_n_5,
      I3 => sub_ln477_fu_2491_p2(10),
      O => q0_reg_i_93_n_5
    );
q0_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85757A857A8A857"
    )
        port map (
      I0 => sub_ln477_2_fu_2561_p2(10),
      I1 => q0_reg_i_170_n_5,
      I2 => sub_ln477_2_fu_2561_p2(6),
      I3 => sub_ln477_2_fu_2561_p2(7),
      I4 => q0_reg_i_172_n_5,
      I5 => q0_reg_i_171_n_5,
      O => q0_reg_i_94_n_5
    );
q0_reg_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8E8E"
    )
        port map (
      I0 => q0_reg_i_175_n_5,
      I1 => q0_reg_i_176_n_5,
      I2 => sub_ln479_2_fu_2913_p2(5),
      I3 => q0_reg_i_177_n_5,
      I4 => sub_ln479_2_fu_2913_p2(10),
      O => q0_reg_i_95_n_5
    );
q0_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(5),
      I1 => sub_ln479_fu_2843_p2(3),
      I2 => sub_ln479_fu_2843_p2(0),
      I3 => sub_ln479_fu_2843_p2(1),
      I4 => sub_ln479_fu_2843_p2(2),
      I5 => sub_ln479_fu_2843_p2(4),
      O => q0_reg_i_96_n_5
    );
q0_reg_i_97: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_i_44_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q0_reg_i_97_CO_UNCONNECTED(7 downto 2),
      CO(1) => q0_reg_i_97_n_11,
      CO(0) => q0_reg_i_97_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_fu_2462_p3(9),
      DI(0) => q0_reg_i_97_0(8),
      O(7 downto 3) => NLW_q0_reg_i_97_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln479_fu_2843_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q0_reg_i_179_n_5,
      S(1) => q0_reg_i_180_n_5,
      S(0) => q0_reg_i_181_n_5
    );
q0_reg_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => q0_reg_i_131_n_5,
      I1 => sub_ln479_2_fu_2913_p2(10),
      I2 => sub_ln479_2_fu_2913_p2(6),
      I3 => q0_reg_i_135_n_5,
      I4 => q0_reg_i_134_n_5,
      O => q0_reg_i_98_n_5
    );
q0_reg_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_fu_2843_p2(4),
      I1 => sub_ln479_fu_2843_p2(2),
      I2 => sub_ln479_fu_2843_p2(1),
      I3 => sub_ln479_fu_2843_p2(0),
      I4 => sub_ln479_fu_2843_p2(3),
      O => q0_reg_i_99_n_5
    );
q1_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => add_ln492_4_fu_3087_p2(10 downto 1),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => add_ln492_1_fu_3035_p2(10 downto 1),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_q1_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_q1_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_q1_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_q1_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => NLW_q1_reg_DOUTADOUT_UNCONNECTED(15 downto 10),
      DOUTADOUT(9 downto 2) => \^doutadout\(7 downto 0),
      DOUTADOUT(1) => q1_reg_n_51,
      DOUTADOUT(0) => q1_reg_n_52,
      DOUTBDOUT(15 downto 10) => NLW_q1_reg_DOUTBDOUT_UNCONNECTED(15 downto 10),
      DOUTBDOUT(9 downto 1) => \^b\(8 downto 0),
      DOUTBDOUT(0) => NLW_q1_reg_DOUTBDOUT_UNCONNECTED(0),
      DOUTPADOUTP(1 downto 0) => NLW_q1_reg_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => q1_reg_i_1_n_5,
      ENBWREN => q1_reg_i_1_n_5,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => q0_reg_9,
      O => q1_reg_i_1_n_5
    );
q1_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(4),
      I1 => var_2_fu_2833_p4(4),
      O => q1_reg_i_10_n_5
    );
q1_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(5),
      I1 => sub_ln478_1_fu_2702_p2(3),
      I2 => sub_ln478_1_fu_2702_p2(0),
      I3 => sub_ln478_1_fu_2702_p2(1),
      I4 => sub_ln478_1_fu_2702_p2(2),
      I5 => sub_ln478_1_fu_2702_p2(4),
      O => q1_reg_i_100_n_5
    );
q1_reg_i_101: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_98_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q1_reg_i_101_CO_UNCONNECTED(7 downto 2),
      CO(1) => q1_reg_i_101_n_11,
      CO(0) => q1_reg_i_101_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_2_fu_2427_p3(9),
      DI(0) => q1_reg_i_101_0(8),
      O(7 downto 3) => NLW_q1_reg_i_101_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln478_3_fu_2772_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q1_reg_i_159_n_5,
      S(1) => q1_reg_i_160_n_5,
      S(0) => q1_reg_i_161_n_5
    );
q1_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(5),
      I1 => sub_ln478_3_fu_2772_p2(3),
      I2 => sub_ln478_3_fu_2772_p2(0),
      I3 => sub_ln478_3_fu_2772_p2(1),
      I4 => sub_ln478_3_fu_2772_p2(2),
      I5 => sub_ln478_3_fu_2772_p2(4),
      O => q1_reg_i_102_n_5
    );
q1_reg_i_103: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_96_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q1_reg_i_103_CO_UNCONNECTED(7 downto 2),
      CO(1) => q1_reg_i_103_n_11,
      CO(0) => q1_reg_i_103_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_2_fu_2427_p3(9),
      DI(0) => q1_reg_i_103_0(8),
      O(7 downto 3) => NLW_q1_reg_i_103_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln478_2_fu_2737_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q1_reg_i_162_n_5,
      S(1) => q1_reg_i_163_n_5,
      S(0) => q1_reg_i_164_n_5
    );
q1_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(5),
      I1 => sub_ln478_2_fu_2737_p2(3),
      I2 => sub_ln478_2_fu_2737_p2(0),
      I3 => sub_ln478_2_fu_2737_p2(1),
      I4 => sub_ln478_2_fu_2737_p2(2),
      I5 => sub_ln478_2_fu_2737_p2(4),
      O => q1_reg_i_104_n_5
    );
q1_reg_i_105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(7),
      I1 => sub_ln478_3_fu_2772_p2(6),
      I2 => q1_reg_i_102_n_5,
      I3 => sub_ln478_3_fu_2772_p2(10),
      O => q1_reg_i_105_n_5
    );
q1_reg_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(7),
      I1 => sub_ln478_1_fu_2702_p2(6),
      I2 => q1_reg_i_100_n_5,
      I3 => sub_ln478_1_fu_2702_p2(10),
      O => q1_reg_i_106_n_5
    );
q1_reg_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(6),
      I1 => q1_reg_i_102_n_5,
      I2 => sub_ln478_3_fu_2772_p2(10),
      O => q1_reg_i_107_n_5
    );
q1_reg_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(6),
      I1 => q1_reg_i_100_n_5,
      I2 => sub_ln478_1_fu_2702_p2(10),
      O => q1_reg_i_108_n_5
    );
q1_reg_i_109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA8"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => q1_reg_i_165_n_5,
      I2 => ave_2_reg_4066(10),
      I3 => q1_reg_i_166_n_5,
      O => mean_2_fu_2427_p3(9)
    );
q1_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(3),
      I1 => var_2_fu_2833_p4(3),
      O => q1_reg_i_11_n_5
    );
q1_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => ave_2_reg_4066(9),
      I2 => ave_2_reg_4066(7),
      I3 => q1_reg_i_167_n_5,
      I4 => ave_2_reg_4066(8),
      I5 => ave_2_reg_4066(10),
      O => q1_reg_i_110_n_5
    );
q1_reg_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => q1_reg_i_165_n_5,
      I2 => ave_2_reg_4066(10),
      I3 => q1_reg_i_166_n_5,
      I4 => q1_reg_i_72_0(9),
      O => q1_reg_i_111_n_5
    );
q1_reg_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q1_reg_i_166_n_5,
      I1 => q1_reg_i_168_n_5,
      I2 => tmp_28_reg_4098,
      I3 => ave_2_reg_4066(10),
      I4 => q1_reg_i_72_0(8),
      O => q1_reg_i_112_n_5
    );
q1_reg_i_113: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(5),
      I1 => q1_reg_i_169_n_5,
      I2 => sub_ln478_3_fu_2772_p2(10),
      O => q1_reg_i_113_n_5
    );
q1_reg_i_114: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(5),
      I1 => q1_reg_i_170_n_5,
      I2 => sub_ln478_1_fu_2702_p2(10),
      O => q1_reg_i_114_n_5
    );
q1_reg_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(4),
      I1 => sub_ln478_2_fu_2737_p2(2),
      I2 => sub_ln478_2_fu_2737_p2(1),
      I3 => sub_ln478_2_fu_2737_p2(0),
      I4 => sub_ln478_2_fu_2737_p2(3),
      O => q1_reg_i_115_n_5
    );
q1_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(4),
      I1 => sub_ln478_1_fu_2702_p2(3),
      I2 => sub_ln478_1_fu_2702_p2(0),
      I3 => sub_ln478_1_fu_2702_p2(1),
      I4 => sub_ln478_1_fu_2702_p2(2),
      I5 => sub_ln478_1_fu_2702_p2(10),
      O => q1_reg_i_116_n_5
    );
q1_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(4),
      I1 => sub_ln478_3_fu_2772_p2(3),
      I2 => sub_ln478_3_fu_2772_p2(0),
      I3 => sub_ln478_3_fu_2772_p2(1),
      I4 => sub_ln478_3_fu_2772_p2(2),
      I5 => sub_ln478_3_fu_2772_p2(10),
      O => q1_reg_i_117_n_5
    );
q1_reg_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(4),
      I1 => sub_ln478_2_fu_2737_p2(10),
      I2 => sub_ln478_2_fu_2737_p2(3),
      I3 => sub_ln478_2_fu_2737_p2(0),
      I4 => sub_ln478_2_fu_2737_p2(1),
      I5 => sub_ln478_2_fu_2737_p2(2),
      O => q1_reg_i_118_n_5
    );
q1_reg_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(3),
      I1 => sub_ln478_2_fu_2737_p2(2),
      I2 => sub_ln478_2_fu_2737_p2(1),
      I3 => sub_ln478_2_fu_2737_p2(0),
      I4 => sub_ln478_2_fu_2737_p2(10),
      O => q1_reg_i_119_n_5
    );
q1_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(2),
      I1 => var_2_fu_2833_p4(2),
      O => q1_reg_i_12_n_5
    );
q1_reg_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(3),
      I1 => sub_ln478_3_fu_2772_p2(2),
      I2 => sub_ln478_3_fu_2772_p2(1),
      I3 => sub_ln478_3_fu_2772_p2(0),
      I4 => sub_ln478_3_fu_2772_p2(10),
      O => q1_reg_i_120_n_5
    );
q1_reg_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(3),
      I1 => sub_ln478_1_fu_2702_p2(2),
      I2 => sub_ln478_1_fu_2702_p2(1),
      I3 => sub_ln478_1_fu_2702_p2(0),
      I4 => sub_ln478_1_fu_2702_p2(10),
      O => q1_reg_i_121_n_5
    );
q1_reg_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(2),
      I1 => sub_ln478_3_fu_2772_p2(10),
      I2 => sub_ln478_3_fu_2772_p2(0),
      I3 => sub_ln478_3_fu_2772_p2(1),
      O => q1_reg_i_122_n_5
    );
q1_reg_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(2),
      I1 => sub_ln478_1_fu_2702_p2(10),
      I2 => sub_ln478_1_fu_2702_p2(0),
      I3 => sub_ln478_1_fu_2702_p2(1),
      O => q1_reg_i_123_n_5
    );
q1_reg_i_124: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(0),
      I1 => sub_ln478_1_fu_2702_p2(10),
      I2 => sub_ln478_1_fu_2702_p2(1),
      O => q1_reg_i_124_n_5
    );
q1_reg_i_125: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(0),
      I1 => sub_ln478_2_fu_2737_p2(10),
      I2 => sub_ln478_2_fu_2737_p2(1),
      O => q1_reg_i_125_n_5
    );
q1_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80017FFE0000FFFF"
    )
        port map (
      I0 => q1_reg_i_171_n_5,
      I1 => ave_2_reg_4066(8),
      I2 => q1_reg_i_167_n_5,
      I3 => ave_2_reg_4066(7),
      I4 => ave_2_reg_4066(9),
      I5 => tmp_28_reg_4098,
      O => q1_reg_i_126_n_5
    );
q1_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80017FFE0000FFFF"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => ave_2_reg_4066(7),
      I2 => q1_reg_i_129_n_5,
      I3 => ave_2_reg_4066(6),
      I4 => ave_2_reg_4066(8),
      I5 => tmp_28_reg_4098,
      O => q1_reg_i_127_n_5
    );
q1_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000001"
    )
        port map (
      I0 => ave_2_reg_4066(4),
      I1 => ave_2_reg_4066(2),
      I2 => ave_2_reg_4066(0),
      I3 => ave_2_reg_4066(1),
      I4 => ave_2_reg_4066(3),
      I5 => ave_2_reg_4066(5),
      O => q1_reg_i_128_n_5
    );
q1_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ave_2_reg_4066(5),
      I1 => ave_2_reg_4066(3),
      I2 => ave_2_reg_4066(1),
      I3 => ave_2_reg_4066(0),
      I4 => ave_2_reg_4066(2),
      I5 => ave_2_reg_4066(4),
      O => q1_reg_i_129_n_5
    );
q1_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(1),
      I1 => var_2_fu_2833_p4(1),
      O => q1_reg_i_13_n_5
    );
q1_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F7FF0000FFFF"
    )
        port map (
      I0 => ave_2_reg_4066(4),
      I1 => ave_2_reg_4066(2),
      I2 => q1_reg_i_172_n_5,
      I3 => ave_2_reg_4066(3),
      I4 => ave_2_reg_4066(5),
      I5 => tmp_28_reg_4098,
      O => q1_reg_i_130_n_5
    );
q1_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000001FFFFFFF"
    )
        port map (
      I0 => ave_2_reg_4066(1),
      I1 => ave_2_reg_4066(0),
      I2 => ave_2_reg_4066(2),
      I3 => ave_2_reg_4066(3),
      I4 => tmp_28_reg_4098,
      I5 => ave_2_reg_4066(4),
      O => q1_reg_i_131_n_5
    );
q1_reg_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_103_0(7),
      I1 => q1_reg_i_126_n_5,
      O => q1_reg_i_132_n_5
    );
q1_reg_i_133: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_103_0(6),
      I1 => q1_reg_i_127_n_5,
      O => q1_reg_i_133_n_5
    );
q1_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => ave_2_reg_4066(6),
      I2 => q1_reg_i_129_n_5,
      I3 => ave_2_reg_4066(7),
      I4 => tmp_28_reg_4098,
      I5 => q1_reg_i_103_0(5),
      O => q1_reg_i_134_n_5
    );
q1_reg_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => q1_reg_i_129_n_5,
      I2 => ave_2_reg_4066(6),
      I3 => tmp_28_reg_4098,
      I4 => q1_reg_i_103_0(4),
      O => q1_reg_i_135_n_5
    );
q1_reg_i_136: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_103_0(3),
      I1 => q1_reg_i_130_n_5,
      O => q1_reg_i_136_n_5
    );
q1_reg_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_103_0(2),
      I1 => q1_reg_i_131_n_5,
      O => q1_reg_i_137_n_5
    );
q1_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q1_reg_i_103_0(1),
      I1 => tmp_28_reg_4098,
      I2 => ave_2_reg_4066(2),
      I3 => ave_2_reg_4066(1),
      I4 => ave_2_reg_4066(0),
      I5 => ave_2_reg_4066(3),
      O => q1_reg_i_138_n_5
    );
q1_reg_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q1_reg_i_103_0(0),
      I1 => ave_2_reg_4066(2),
      I2 => ave_2_reg_4066(1),
      I3 => ave_2_reg_4066(0),
      I4 => tmp_28_reg_4098,
      O => q1_reg_i_139_n_5
    );
q1_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(0),
      I1 => var_2_fu_2833_p4(0),
      O => q1_reg_i_14_n_5
    );
q1_reg_i_140: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_99_0(7),
      I1 => q1_reg_i_126_n_5,
      O => q1_reg_i_140_n_5
    );
q1_reg_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_99_0(6),
      I1 => q1_reg_i_127_n_5,
      O => q1_reg_i_141_n_5
    );
q1_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => ave_2_reg_4066(6),
      I2 => q1_reg_i_129_n_5,
      I3 => ave_2_reg_4066(7),
      I4 => tmp_28_reg_4098,
      I5 => q1_reg_i_99_0(5),
      O => q1_reg_i_142_n_5
    );
q1_reg_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => q1_reg_i_129_n_5,
      I2 => ave_2_reg_4066(6),
      I3 => tmp_28_reg_4098,
      I4 => q1_reg_i_99_0(4),
      O => q1_reg_i_143_n_5
    );
q1_reg_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_99_0(3),
      I1 => q1_reg_i_130_n_5,
      O => q1_reg_i_144_n_5
    );
q1_reg_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_99_0(2),
      I1 => q1_reg_i_131_n_5,
      O => q1_reg_i_145_n_5
    );
q1_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q1_reg_i_99_0(1),
      I1 => tmp_28_reg_4098,
      I2 => ave_2_reg_4066(2),
      I3 => ave_2_reg_4066(1),
      I4 => ave_2_reg_4066(0),
      I5 => ave_2_reg_4066(3),
      O => q1_reg_i_146_n_5
    );
q1_reg_i_147: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q1_reg_i_99_0(0),
      I1 => ave_2_reg_4066(2),
      I2 => ave_2_reg_4066(1),
      I3 => ave_2_reg_4066(0),
      I4 => tmp_28_reg_4098,
      O => q1_reg_i_147_n_5
    );
q1_reg_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(7),
      I1 => q1_reg_i_126_n_5,
      O => q1_reg_i_148_n_5
    );
q1_reg_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(6),
      I1 => q1_reg_i_127_n_5,
      O => q1_reg_i_149_n_5
    );
q1_reg_i_15: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_31_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_q1_reg_i_15_CO_UNCONNECTED(7 downto 4),
      CO(3) => var_fu_2481_p4(10),
      CO(2) => NLW_q1_reg_i_15_CO_UNCONNECTED(2),
      CO(1) => q1_reg_i_15_n_11,
      CO(0) => q1_reg_i_15_n_12,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => q1_reg_0(10 downto 8),
      O(7 downto 3) => NLW_q1_reg_i_15_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => var_fu_2481_p4(9 downto 7),
      S(7 downto 3) => B"00001",
      S(2) => q1_reg_i_32_n_5,
      S(1) => q1_reg_i_33_n_5,
      S(0) => q1_reg_i_34_n_5
    );
q1_reg_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => ave_2_reg_4066(6),
      I2 => q1_reg_i_129_n_5,
      I3 => ave_2_reg_4066(7),
      I4 => tmp_28_reg_4098,
      I5 => q1_reg_i_101_0(5),
      O => q1_reg_i_150_n_5
    );
q1_reg_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => q1_reg_i_129_n_5,
      I2 => ave_2_reg_4066(6),
      I3 => tmp_28_reg_4098,
      I4 => q1_reg_i_101_0(4),
      O => q1_reg_i_151_n_5
    );
q1_reg_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(3),
      I1 => q1_reg_i_130_n_5,
      O => q1_reg_i_152_n_5
    );
q1_reg_i_153: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_101_0(2),
      I1 => q1_reg_i_131_n_5,
      O => q1_reg_i_153_n_5
    );
q1_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q1_reg_i_101_0(1),
      I1 => tmp_28_reg_4098,
      I2 => ave_2_reg_4066(2),
      I3 => ave_2_reg_4066(1),
      I4 => ave_2_reg_4066(0),
      I5 => ave_2_reg_4066(3),
      O => q1_reg_i_154_n_5
    );
q1_reg_i_155: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q1_reg_i_101_0(0),
      I1 => ave_2_reg_4066(2),
      I2 => ave_2_reg_4066(1),
      I3 => ave_2_reg_4066(0),
      I4 => tmp_28_reg_4098,
      O => q1_reg_i_155_n_5
    );
q1_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => ave_2_reg_4066(9),
      I2 => ave_2_reg_4066(7),
      I3 => q1_reg_i_167_n_5,
      I4 => ave_2_reg_4066(8),
      I5 => ave_2_reg_4066(10),
      O => q1_reg_i_156_n_5
    );
q1_reg_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => q1_reg_i_165_n_5,
      I2 => ave_2_reg_4066(10),
      I3 => q1_reg_i_166_n_5,
      I4 => q1_reg_i_99_0(9),
      O => q1_reg_i_157_n_5
    );
q1_reg_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q1_reg_i_166_n_5,
      I1 => q1_reg_i_168_n_5,
      I2 => tmp_28_reg_4098,
      I3 => ave_2_reg_4066(10),
      I4 => q1_reg_i_99_0(8),
      O => q1_reg_i_158_n_5
    );
q1_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => ave_2_reg_4066(9),
      I2 => ave_2_reg_4066(7),
      I3 => q1_reg_i_167_n_5,
      I4 => ave_2_reg_4066(8),
      I5 => ave_2_reg_4066(10),
      O => q1_reg_i_159_n_5
    );
q1_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(7),
      I1 => var_fu_2481_p4(7),
      O => q1_reg_i_16_n_5
    );
q1_reg_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => q1_reg_i_165_n_5,
      I2 => ave_2_reg_4066(10),
      I3 => q1_reg_i_166_n_5,
      I4 => q1_reg_i_101_0(9),
      O => q1_reg_i_160_n_5
    );
q1_reg_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q1_reg_i_166_n_5,
      I1 => q1_reg_i_168_n_5,
      I2 => tmp_28_reg_4098,
      I3 => ave_2_reg_4066(10),
      I4 => q1_reg_i_101_0(8),
      O => q1_reg_i_161_n_5
    );
q1_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => ave_2_reg_4066(9),
      I2 => ave_2_reg_4066(7),
      I3 => q1_reg_i_167_n_5,
      I4 => ave_2_reg_4066(8),
      I5 => ave_2_reg_4066(10),
      O => q1_reg_i_162_n_5
    );
q1_reg_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA8D557"
    )
        port map (
      I0 => tmp_28_reg_4098,
      I1 => q1_reg_i_165_n_5,
      I2 => ave_2_reg_4066(10),
      I3 => q1_reg_i_166_n_5,
      I4 => q1_reg_i_103_0(9),
      O => q1_reg_i_163_n_5
    );
q1_reg_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90606F"
    )
        port map (
      I0 => q1_reg_i_166_n_5,
      I1 => q1_reg_i_168_n_5,
      I2 => tmp_28_reg_4098,
      I3 => ave_2_reg_4066(10),
      I4 => q1_reg_i_103_0(8),
      O => q1_reg_i_164_n_5
    );
q1_reg_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ave_2_reg_4066(9),
      I1 => ave_2_reg_4066(7),
      I2 => q1_reg_i_129_n_5,
      I3 => ave_2_reg_4066(6),
      I4 => ave_2_reg_4066(8),
      O => q1_reg_i_165_n_5
    );
q1_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => ave_2_reg_4066(8),
      I2 => ave_2_reg_4066(6),
      I3 => q1_reg_i_129_n_5,
      I4 => ave_2_reg_4066(7),
      I5 => ave_2_reg_4066(9),
      O => q1_reg_i_166_n_5
    );
q1_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ave_2_reg_4066(6),
      I1 => ave_2_reg_4066(4),
      I2 => ave_2_reg_4066(2),
      I3 => q1_reg_i_172_n_5,
      I4 => ave_2_reg_4066(3),
      I5 => ave_2_reg_4066(5),
      O => q1_reg_i_167_n_5
    );
q1_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => ave_2_reg_4066(10),
      I1 => ave_2_reg_4066(8),
      I2 => ave_2_reg_4066(6),
      I3 => q1_reg_i_129_n_5,
      I4 => ave_2_reg_4066(7),
      I5 => ave_2_reg_4066(9),
      O => q1_reg_i_168_n_5
    );
q1_reg_i_169: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(4),
      I1 => sub_ln478_3_fu_2772_p2(2),
      I2 => sub_ln478_3_fu_2772_p2(1),
      I3 => sub_ln478_3_fu_2772_p2(0),
      I4 => sub_ln478_3_fu_2772_p2(3),
      O => q1_reg_i_169_n_5
    );
q1_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(6),
      I1 => var_fu_2481_p4(6),
      O => q1_reg_i_17_n_5
    );
q1_reg_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(4),
      I1 => sub_ln478_1_fu_2702_p2(2),
      I2 => sub_ln478_1_fu_2702_p2(1),
      I3 => sub_ln478_1_fu_2702_p2(0),
      I4 => sub_ln478_1_fu_2702_p2(3),
      O => q1_reg_i_170_n_5
    );
q1_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => ave_2_reg_4066(5),
      I1 => ave_2_reg_4066(3),
      I2 => q1_reg_i_172_n_5,
      I3 => ave_2_reg_4066(2),
      I4 => ave_2_reg_4066(4),
      I5 => ave_2_reg_4066(6),
      O => q1_reg_i_171_n_5
    );
q1_reg_i_172: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_2_reg_4066(1),
      I1 => ave_2_reg_4066(0),
      O => q1_reg_i_172_n_5
    );
q1_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(5),
      I1 => var_fu_2481_p4(5),
      O => q1_reg_i_18_n_5
    );
q1_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(4),
      I1 => var_fu_2481_p4(4),
      O => q1_reg_i_19_n_5
    );
q1_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_3_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q1_reg_i_2_CO_UNCONNECTED(7 downto 2),
      CO(1) => q1_reg_i_2_n_11,
      CO(0) => q1_reg_i_2_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => NLW_q1_reg_i_2_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => add_ln492_4_fu_3087_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => var_2_fu_2833_p4(10 downto 8)
    );
q1_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(3),
      I1 => var_fu_2481_p4(3),
      O => q1_reg_i_20_n_5
    );
q1_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(2),
      I1 => var_fu_2481_p4(2),
      O => q1_reg_i_21_n_5
    );
q1_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(1),
      I1 => var_fu_2481_p4(1),
      O => q1_reg_i_22_n_5
    );
q1_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_11(0),
      I1 => var_fu_2481_p4(0),
      O => q1_reg_i_23_n_5
    );
q1_reg_i_24: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => q1_reg_i_24_n_5,
      CO(6) => q1_reg_i_24_n_6,
      CO(5) => q1_reg_i_24_n_7,
      CO(4) => q1_reg_i_24_n_8,
      CO(3) => q1_reg_i_24_n_9,
      CO(2) => q1_reg_i_24_n_10,
      CO(1) => q1_reg_i_24_n_11,
      CO(0) => q1_reg_i_24_n_12,
      DI(7) => q1_reg_i_35_n_5,
      DI(6) => q1_reg_i_36_n_5,
      DI(5) => q1_reg_i_37_n_5,
      DI(4) => q1_reg_i_38_n_5,
      DI(3) => q1_reg_i_39_n_5,
      DI(2) => q1_reg_i_40_n_5,
      DI(1) => q1_reg_i_41_n_5,
      DI(0) => sub_ln478_fu_2667_p2(0),
      O(7 downto 1) => var_2_fu_2833_p4(6 downto 0),
      O(0) => NLW_q1_reg_i_24_O_UNCONNECTED(0),
      S(7) => q1_reg_i_43_n_5,
      S(6) => q1_reg_i_44_n_5,
      S(5) => q1_reg_i_45_n_5,
      S(4) => q1_reg_i_46_n_5,
      S(3) => q1_reg_i_47_n_5,
      S(2) => q1_reg_i_48_n_5,
      S(1) => q1_reg_i_49_n_5,
      S(0) => q1_reg_i_50_n_5
    );
q1_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => q1_reg_i_51_n_5,
      I1 => q1_reg_i_52_n_5,
      I2 => q1_reg_i_53_n_5,
      I3 => q1_reg_i_54_n_5,
      I4 => q1_reg_i_55_n_5,
      O => q1_reg_i_25_n_5
    );
q1_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => q1_reg_i_56_n_5,
      I1 => q1_reg_i_57_n_5,
      I2 => q1_reg_i_58_n_5,
      I3 => q1_reg_i_59_n_5,
      I4 => q1_reg_i_60_n_5,
      O => q1_reg_i_26_n_5
    );
q1_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => q1_reg_i_61_n_5,
      I1 => q1_reg_i_62_n_5,
      I2 => q1_reg_i_63_n_5,
      O => q1_reg_i_27_n_5
    );
q1_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7718EE7"
    )
        port map (
      I0 => q1_reg_i_55_n_5,
      I1 => q1_reg_i_54_n_5,
      I2 => q1_reg_i_52_n_5,
      I3 => q1_reg_i_53_n_5,
      I4 => q1_reg_i_51_n_5,
      O => q1_reg_i_28_n_5
    );
q1_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q1_reg_i_51_n_5,
      I1 => q1_reg_i_52_n_5,
      I2 => q1_reg_i_53_n_5,
      I3 => q1_reg_i_26_n_5,
      I4 => q1_reg_i_54_n_5,
      I5 => q1_reg_i_55_n_5,
      O => q1_reg_i_29_n_5
    );
q1_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q1_reg_i_3_n_5,
      CO(6) => q1_reg_i_3_n_6,
      CO(5) => q1_reg_i_3_n_7,
      CO(4) => q1_reg_i_3_n_8,
      CO(3) => q1_reg_i_3_n_9,
      CO(2) => q1_reg_i_3_n_10,
      CO(1) => q1_reg_i_3_n_11,
      CO(0) => q1_reg_i_3_n_12,
      DI(7 downto 0) => q0_reg_10(7 downto 0),
      O(7 downto 1) => add_ln492_4_fu_3087_p2(7 downto 1),
      O(0) => NLW_q1_reg_i_3_O_UNCONNECTED(0),
      S(7) => q1_reg_i_7_n_5,
      S(6) => q1_reg_i_8_n_5,
      S(5) => q1_reg_i_9_n_5,
      S(4) => q1_reg_i_10_n_5,
      S(3) => q1_reg_i_11_n_5,
      S(2) => q1_reg_i_12_n_5,
      S(1) => q1_reg_i_13_n_5,
      S(0) => q1_reg_i_14_n_5
    );
q1_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q1_reg_i_56_n_5,
      I1 => q1_reg_i_57_n_5,
      I2 => q1_reg_i_58_n_5,
      I3 => q1_reg_i_27_n_5,
      I4 => q1_reg_i_59_n_5,
      I5 => q1_reg_i_60_n_5,
      O => q1_reg_i_30_n_5
    );
q1_reg_i_31: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => q1_reg_i_31_n_5,
      CO(6) => q1_reg_i_31_n_6,
      CO(5) => q1_reg_i_31_n_7,
      CO(4) => q1_reg_i_31_n_8,
      CO(3) => q1_reg_i_31_n_9,
      CO(2) => q1_reg_i_31_n_10,
      CO(1) => q1_reg_i_31_n_11,
      CO(0) => q1_reg_i_31_n_12,
      DI(7 downto 0) => q1_reg_0(7 downto 0),
      O(7 downto 1) => var_fu_2481_p4(6 downto 0),
      O(0) => NLW_q1_reg_i_31_O_UNCONNECTED(0),
      S(7) => q1_reg_i_64_n_5,
      S(6) => q1_reg_i_65_n_5,
      S(5) => q1_reg_i_66_n_5,
      S(4) => q1_reg_i_67_n_5,
      S(3) => q1_reg_i_68_n_5,
      S(2) => q1_reg_i_69_n_5,
      S(1) => q1_reg_i_70_n_5,
      S(0) => q1_reg_i_71_n_5
    );
q1_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(10),
      I1 => q1_reg_i_15_0(10),
      O => q1_reg_i_32_n_5
    );
q1_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(9),
      I1 => q1_reg_i_15_0(9),
      O => q1_reg_i_33_n_5
    );
q1_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(8),
      I1 => q1_reg_i_15_0(8),
      O => q1_reg_i_34_n_5
    );
q1_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF006A"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(6),
      I1 => sub_ln478_fu_2667_p2(10),
      I2 => q1_reg_i_73_n_5,
      I3 => q1_reg_i_74_n_5,
      I4 => q1_reg_i_75_n_5,
      O => q1_reg_i_35_n_5
    );
q1_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(10),
      I1 => q1_reg_i_76_n_5,
      I2 => sub_ln478_fu_2667_p2(5),
      I3 => q1_reg_i_77_n_5,
      I4 => q1_reg_i_78_n_5,
      O => q1_reg_i_36_n_5
    );
q1_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => q1_reg_i_79_n_5,
      I1 => q1_reg_i_80_n_5,
      I2 => q1_reg_i_81_n_5,
      O => q1_reg_i_37_n_5
    );
q1_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => q1_reg_i_82_n_5,
      I1 => q1_reg_i_83_n_5,
      I2 => q1_reg_i_84_n_5,
      O => q1_reg_i_38_n_5
    );
q1_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888EEEEEEEE88888"
    )
        port map (
      I0 => q1_reg_i_85_n_5,
      I1 => q1_reg_i_86_n_5,
      I2 => sub_ln478_fu_2667_p2(1),
      I3 => sub_ln478_fu_2667_p2(0),
      I4 => sub_ln478_fu_2667_p2(10),
      I5 => sub_ln478_fu_2667_p2(2),
      O => q1_reg_i_39_n_5
    );
q1_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_5_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q1_reg_i_4_CO_UNCONNECTED(7 downto 2),
      CO(1) => q1_reg_i_4_n_11,
      CO(0) => q1_reg_i_4_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => NLW_q1_reg_i_4_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => add_ln492_1_fu_3035_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => var_fu_2481_p4(10 downto 8)
    );
q1_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => q1_reg_i_85_n_5,
      I1 => sub_ln478_fu_2667_p2(2),
      I2 => sub_ln478_fu_2667_p2(10),
      I3 => sub_ln478_fu_2667_p2(0),
      I4 => sub_ln478_fu_2667_p2(1),
      I5 => q1_reg_i_86_n_5,
      O => q1_reg_i_40_n_5
    );
q1_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => q1_reg_i_87_n_5,
      I1 => sub_ln478_fu_2667_p2(1),
      I2 => sub_ln478_fu_2667_p2(10),
      I3 => sub_ln478_fu_2667_p2(0),
      O => q1_reg_i_41_n_5
    );
q1_reg_i_42: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q1_reg_i_42_n_5,
      CO(6) => q1_reg_i_42_n_6,
      CO(5) => q1_reg_i_42_n_7,
      CO(4) => q1_reg_i_42_n_8,
      CO(3) => q1_reg_i_42_n_9,
      CO(2) => q1_reg_i_42_n_10,
      CO(1) => q1_reg_i_42_n_11,
      CO(0) => q1_reg_i_42_n_12,
      DI(7 downto 0) => q1_reg_i_72_0(7 downto 0),
      O(7 downto 0) => sub_ln478_fu_2667_p2(7 downto 0),
      S(7) => q1_reg_i_88_n_5,
      S(6) => q1_reg_i_89_n_5,
      S(5) => q1_reg_i_90_n_5,
      S(4) => q1_reg_i_91_n_5,
      S(3) => q1_reg_i_92_n_5,
      S(2) => q1_reg_i_93_n_5,
      S(1) => q1_reg_i_94_n_5,
      S(0) => q1_reg_i_95_n_5
    );
q1_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => q1_reg_i_61_n_5,
      I1 => q1_reg_i_62_n_5,
      I2 => q1_reg_i_63_n_5,
      I3 => q1_reg_i_35_n_5,
      O => q1_reg_i_43_n_5
    );
q1_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A6A95"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(6),
      I1 => sub_ln478_fu_2667_p2(10),
      I2 => q1_reg_i_73_n_5,
      I3 => q1_reg_i_36_n_5,
      I4 => q1_reg_i_74_n_5,
      I5 => q1_reg_i_75_n_5,
      O => q1_reg_i_44_n_5
    );
q1_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696969969696"
    )
        port map (
      I0 => q1_reg_i_37_n_5,
      I1 => q1_reg_i_77_n_5,
      I2 => sub_ln478_fu_2667_p2(5),
      I3 => q1_reg_i_76_n_5,
      I4 => sub_ln478_fu_2667_p2(10),
      I5 => q1_reg_i_78_n_5,
      O => q1_reg_i_45_n_5
    );
q1_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => q1_reg_i_82_n_5,
      I1 => q1_reg_i_83_n_5,
      I2 => q1_reg_i_84_n_5,
      I3 => q1_reg_i_79_n_5,
      I4 => q1_reg_i_80_n_5,
      I5 => q1_reg_i_81_n_5,
      O => q1_reg_i_46_n_5
    );
q1_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => q1_reg_i_39_n_5,
      I1 => q1_reg_i_82_n_5,
      I2 => q1_reg_i_83_n_5,
      I3 => q1_reg_i_84_n_5,
      O => q1_reg_i_47_n_5
    );
q1_reg_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAAAA"
    )
        port map (
      I0 => q1_reg_i_40_n_5,
      I1 => sub_ln478_fu_2667_p2(0),
      I2 => sub_ln478_fu_2667_p2(10),
      I3 => sub_ln478_fu_2667_p2(1),
      I4 => q1_reg_i_87_n_5,
      O => q1_reg_i_48_n_5
    );
q1_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => q1_reg_i_41_n_5,
      I1 => sub_ln478_2_fu_2737_p2(0),
      I2 => sub_ln478_1_fu_2702_p2(0),
      I3 => sub_ln478_3_fu_2772_p2(0),
      O => q1_reg_i_49_n_5
    );
q1_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q1_reg_i_5_n_5,
      CO(6) => q1_reg_i_5_n_6,
      CO(5) => q1_reg_i_5_n_7,
      CO(4) => q1_reg_i_5_n_8,
      CO(3) => q1_reg_i_5_n_9,
      CO(2) => q1_reg_i_5_n_10,
      CO(1) => q1_reg_i_5_n_11,
      CO(0) => q1_reg_i_5_n_12,
      DI(7 downto 0) => q0_reg_11(7 downto 0),
      O(7 downto 1) => add_ln492_1_fu_3035_p2(7 downto 1),
      O(0) => NLW_q1_reg_i_5_O_UNCONNECTED(0),
      S(7) => q1_reg_i_16_n_5,
      S(6) => q1_reg_i_17_n_5,
      S(5) => q1_reg_i_18_n_5,
      S(4) => q1_reg_i_19_n_5,
      S(3) => q1_reg_i_20_n_5,
      S(2) => q1_reg_i_21_n_5,
      S(1) => q1_reg_i_22_n_5,
      S(0) => q1_reg_i_23_n_5
    );
q1_reg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(0),
      I1 => sub_ln478_2_fu_2737_p2(0),
      I2 => sub_ln478_3_fu_2772_p2(0),
      I3 => sub_ln478_fu_2667_p2(0),
      O => q1_reg_i_50_n_5
    );
q1_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A6A"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(9),
      I1 => sub_ln478_1_fu_2702_p2(8),
      I2 => sub_ln478_1_fu_2702_p2(10),
      I3 => sub_ln478_1_fu_2702_p2(6),
      I4 => q1_reg_i_100_n_5,
      I5 => sub_ln478_1_fu_2702_p2(7),
      O => q1_reg_i_51_n_5
    );
q1_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(9),
      I1 => sub_ln478_3_fu_2772_p2(10),
      I2 => sub_ln478_3_fu_2772_p2(6),
      I3 => q1_reg_i_102_n_5,
      I4 => sub_ln478_3_fu_2772_p2(7),
      I5 => sub_ln478_3_fu_2772_p2(8),
      O => q1_reg_i_52_n_5
    );
q1_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A595"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(9),
      I1 => sub_ln478_2_fu_2737_p2(8),
      I2 => sub_ln478_2_fu_2737_p2(10),
      I3 => sub_ln478_2_fu_2737_p2(6),
      I4 => q1_reg_i_104_n_5,
      I5 => sub_ln478_2_fu_2737_p2(7),
      O => q1_reg_i_53_n_5
    );
q1_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => q1_reg_i_56_n_5,
      I1 => q1_reg_i_57_n_5,
      I2 => q1_reg_i_58_n_5,
      O => q1_reg_i_54_n_5
    );
q1_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A6A"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(9),
      I1 => sub_ln478_fu_2667_p2(8),
      I2 => sub_ln478_fu_2667_p2(10),
      I3 => sub_ln478_fu_2667_p2(6),
      I4 => q1_reg_i_73_n_5,
      I5 => sub_ln478_fu_2667_p2(7),
      O => q1_reg_i_55_n_5
    );
q1_reg_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(8),
      I1 => sub_ln478_2_fu_2737_p2(10),
      I2 => sub_ln478_2_fu_2737_p2(7),
      I3 => q1_reg_i_104_n_5,
      I4 => sub_ln478_2_fu_2737_p2(6),
      O => q1_reg_i_56_n_5
    );
q1_reg_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln478_1_fu_2702_p2(8),
      I1 => sub_ln478_1_fu_2702_p2(7),
      I2 => q1_reg_i_100_n_5,
      I3 => sub_ln478_1_fu_2702_p2(6),
      I4 => sub_ln478_1_fu_2702_p2(10),
      O => q1_reg_i_57_n_5
    );
q1_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(8),
      I1 => sub_ln478_3_fu_2772_p2(7),
      I2 => q1_reg_i_102_n_5,
      I3 => sub_ln478_3_fu_2772_p2(6),
      I4 => sub_ln478_3_fu_2772_p2(10),
      O => q1_reg_i_58_n_5
    );
q1_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A955A955FFFF"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(7),
      I1 => sub_ln478_2_fu_2737_p2(6),
      I2 => q1_reg_i_104_n_5,
      I3 => sub_ln478_2_fu_2737_p2(10),
      I4 => q1_reg_i_105_n_5,
      I5 => q1_reg_i_106_n_5,
      O => q1_reg_i_59_n_5
    );
q1_reg_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_24_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_q1_reg_i_6_CO_UNCONNECTED(7 downto 4),
      CO(3) => var_2_fu_2833_p4(10),
      CO(2) => NLW_q1_reg_i_6_CO_UNCONNECTED(2),
      CO(1) => q1_reg_i_6_n_11,
      CO(0) => q1_reg_i_6_n_12,
      DI(7 downto 3) => B"00000",
      DI(2) => q1_reg_i_25_n_5,
      DI(1) => q1_reg_i_26_n_5,
      DI(0) => q1_reg_i_27_n_5,
      O(7 downto 3) => NLW_q1_reg_i_6_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => var_2_fu_2833_p4(9 downto 7),
      S(7 downto 3) => B"00001",
      S(2) => q1_reg_i_28_n_5,
      S(1) => q1_reg_i_29_n_5,
      S(0) => q1_reg_i_30_n_5
    );
q1_reg_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(8),
      I1 => sub_ln478_fu_2667_p2(7),
      I2 => q1_reg_i_73_n_5,
      I3 => sub_ln478_fu_2667_p2(6),
      I4 => sub_ln478_fu_2667_p2(10),
      O => q1_reg_i_60_n_5
    );
q1_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8E8E"
    )
        port map (
      I0 => q1_reg_i_107_n_5,
      I1 => q1_reg_i_108_n_5,
      I2 => sub_ln478_2_fu_2737_p2(6),
      I3 => sub_ln478_2_fu_2737_p2(10),
      I4 => q1_reg_i_104_n_5,
      O => q1_reg_i_61_n_5
    );
q1_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(7),
      I1 => sub_ln478_fu_2667_p2(6),
      I2 => q1_reg_i_73_n_5,
      I3 => sub_ln478_fu_2667_p2(10),
      O => q1_reg_i_62_n_5
    );
q1_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85757A857A8A857"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(10),
      I1 => q1_reg_i_104_n_5,
      I2 => sub_ln478_2_fu_2737_p2(6),
      I3 => sub_ln478_2_fu_2737_p2(7),
      I4 => q1_reg_i_106_n_5,
      I5 => q1_reg_i_105_n_5,
      O => q1_reg_i_63_n_5
    );
q1_reg_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(7),
      I1 => q1_reg_i_15_0(7),
      O => q1_reg_i_64_n_5
    );
q1_reg_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(6),
      I1 => q1_reg_i_15_0(6),
      O => q1_reg_i_65_n_5
    );
q1_reg_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(5),
      I1 => q1_reg_i_15_0(5),
      O => q1_reg_i_66_n_5
    );
q1_reg_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(4),
      I1 => q1_reg_i_15_0(4),
      O => q1_reg_i_67_n_5
    );
q1_reg_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(3),
      I1 => q1_reg_i_15_0(3),
      O => q1_reg_i_68_n_5
    );
q1_reg_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(2),
      I1 => q1_reg_i_15_0(2),
      O => q1_reg_i_69_n_5
    );
q1_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(7),
      I1 => var_2_fu_2833_p4(7),
      O => q1_reg_i_7_n_5
    );
q1_reg_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(1),
      I1 => q1_reg_i_15_0(1),
      O => q1_reg_i_70_n_5
    );
q1_reg_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_0(0),
      I1 => q1_reg_i_15_0(0),
      O => q1_reg_i_71_n_5
    );
q1_reg_i_72: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_42_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q1_reg_i_72_CO_UNCONNECTED(7 downto 2),
      CO(1) => q1_reg_i_72_n_11,
      CO(0) => q1_reg_i_72_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_2_fu_2427_p3(9),
      DI(0) => q1_reg_i_72_0(8),
      O(7 downto 3) => NLW_q1_reg_i_72_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln478_fu_2667_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q1_reg_i_110_n_5,
      S(1) => q1_reg_i_111_n_5,
      S(0) => q1_reg_i_112_n_5
    );
q1_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(5),
      I1 => sub_ln478_fu_2667_p2(3),
      I2 => sub_ln478_fu_2667_p2(0),
      I3 => sub_ln478_fu_2667_p2(1),
      I4 => sub_ln478_fu_2667_p2(2),
      I5 => sub_ln478_fu_2667_p2(4),
      O => q1_reg_i_73_n_5
    );
q1_reg_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => q1_reg_i_104_n_5,
      I1 => sub_ln478_2_fu_2737_p2(10),
      I2 => sub_ln478_2_fu_2737_p2(6),
      I3 => q1_reg_i_107_n_5,
      I4 => q1_reg_i_108_n_5,
      O => q1_reg_i_74_n_5
    );
q1_reg_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17717171"
    )
        port map (
      I0 => q1_reg_i_113_n_5,
      I1 => q1_reg_i_114_n_5,
      I2 => sub_ln478_2_fu_2737_p2(5),
      I3 => q1_reg_i_115_n_5,
      I4 => sub_ln478_2_fu_2737_p2(10),
      O => q1_reg_i_75_n_5
    );
q1_reg_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(4),
      I1 => sub_ln478_fu_2667_p2(2),
      I2 => sub_ln478_fu_2667_p2(1),
      I3 => sub_ln478_fu_2667_p2(0),
      I4 => sub_ln478_fu_2667_p2(3),
      O => q1_reg_i_76_n_5
    );
q1_reg_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(10),
      I1 => q1_reg_i_115_n_5,
      I2 => sub_ln478_2_fu_2737_p2(5),
      I3 => q1_reg_i_114_n_5,
      I4 => q1_reg_i_113_n_5,
      O => q1_reg_i_77_n_5
    );
q1_reg_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => q1_reg_i_116_n_5,
      I1 => q1_reg_i_117_n_5,
      I2 => q1_reg_i_118_n_5,
      O => q1_reg_i_78_n_5
    );
q1_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(4),
      I1 => sub_ln478_fu_2667_p2(3),
      I2 => sub_ln478_fu_2667_p2(0),
      I3 => sub_ln478_fu_2667_p2(1),
      I4 => sub_ln478_fu_2667_p2(2),
      I5 => sub_ln478_fu_2667_p2(10),
      O => q1_reg_i_79_n_5
    );
q1_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(6),
      I1 => var_2_fu_2833_p4(6),
      O => q1_reg_i_8_n_5
    );
q1_reg_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q1_reg_i_117_n_5,
      I1 => q1_reg_i_116_n_5,
      I2 => q1_reg_i_118_n_5,
      O => q1_reg_i_80_n_5
    );
q1_reg_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => q1_reg_i_119_n_5,
      I1 => q1_reg_i_120_n_5,
      I2 => q1_reg_i_121_n_5,
      O => q1_reg_i_81_n_5
    );
q1_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7117711771171717"
    )
        port map (
      I0 => q1_reg_i_122_n_5,
      I1 => q1_reg_i_123_n_5,
      I2 => sub_ln478_2_fu_2737_p2(2),
      I3 => sub_ln478_2_fu_2737_p2(10),
      I4 => sub_ln478_2_fu_2737_p2(0),
      I5 => sub_ln478_2_fu_2737_p2(1),
      O => q1_reg_i_82_n_5
    );
q1_reg_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_fu_2667_p2(3),
      I1 => sub_ln478_fu_2667_p2(2),
      I2 => sub_ln478_fu_2667_p2(1),
      I3 => sub_ln478_fu_2667_p2(0),
      I4 => sub_ln478_fu_2667_p2(10),
      O => q1_reg_i_83_n_5
    );
q1_reg_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q1_reg_i_119_n_5,
      I1 => q1_reg_i_121_n_5,
      I2 => q1_reg_i_120_n_5,
      O => q1_reg_i_84_n_5
    );
q1_reg_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(0),
      I1 => sub_ln478_3_fu_2772_p2(10),
      I2 => sub_ln478_3_fu_2772_p2(1),
      I3 => q1_reg_i_124_n_5,
      I4 => q1_reg_i_125_n_5,
      O => q1_reg_i_85_n_5
    );
q1_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E01FE01F1FE0"
    )
        port map (
      I0 => sub_ln478_2_fu_2737_p2(1),
      I1 => sub_ln478_2_fu_2737_p2(0),
      I2 => sub_ln478_2_fu_2737_p2(10),
      I3 => sub_ln478_2_fu_2737_p2(2),
      I4 => q1_reg_i_123_n_5,
      I5 => q1_reg_i_122_n_5,
      O => q1_reg_i_86_n_5
    );
q1_reg_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => sub_ln478_3_fu_2772_p2(1),
      I1 => sub_ln478_3_fu_2772_p2(10),
      I2 => sub_ln478_3_fu_2772_p2(0),
      I3 => q1_reg_i_125_n_5,
      I4 => q1_reg_i_124_n_5,
      O => q1_reg_i_87_n_5
    );
q1_reg_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(7),
      I1 => q1_reg_i_126_n_5,
      O => q1_reg_i_88_n_5
    );
q1_reg_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(6),
      I1 => q1_reg_i_127_n_5,
      O => q1_reg_i_89_n_5
    );
q1_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_10(5),
      I1 => var_2_fu_2833_p4(5),
      O => q1_reg_i_9_n_5
    );
q1_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E81FF00817E00FF"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => ave_2_reg_4066(6),
      I2 => q1_reg_i_129_n_5,
      I3 => ave_2_reg_4066(7),
      I4 => tmp_28_reg_4098,
      I5 => q1_reg_i_72_0(5),
      O => q1_reg_i_90_n_5
    );
q1_reg_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69F0960F"
    )
        port map (
      I0 => q1_reg_i_128_n_5,
      I1 => q1_reg_i_129_n_5,
      I2 => ave_2_reg_4066(6),
      I3 => tmp_28_reg_4098,
      I4 => q1_reg_i_72_0(4),
      O => q1_reg_i_91_n_5
    );
q1_reg_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(3),
      I1 => q1_reg_i_130_n_5,
      O => q1_reg_i_92_n_5
    );
q1_reg_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q1_reg_i_72_0(2),
      I1 => q1_reg_i_131_n_5,
      O => q1_reg_i_93_n_5
    );
q1_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA95959555"
    )
        port map (
      I0 => q1_reg_i_72_0(1),
      I1 => tmp_28_reg_4098,
      I2 => ave_2_reg_4066(2),
      I3 => ave_2_reg_4066(1),
      I4 => ave_2_reg_4066(0),
      I5 => ave_2_reg_4066(3),
      O => q1_reg_i_94_n_5
    );
q1_reg_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699999"
    )
        port map (
      I0 => q1_reg_i_72_0(0),
      I1 => ave_2_reg_4066(2),
      I2 => ave_2_reg_4066(1),
      I3 => ave_2_reg_4066(0),
      I4 => tmp_28_reg_4098,
      O => q1_reg_i_95_n_5
    );
q1_reg_i_96: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q1_reg_i_96_n_5,
      CO(6) => q1_reg_i_96_n_6,
      CO(5) => q1_reg_i_96_n_7,
      CO(4) => q1_reg_i_96_n_8,
      CO(3) => q1_reg_i_96_n_9,
      CO(2) => q1_reg_i_96_n_10,
      CO(1) => q1_reg_i_96_n_11,
      CO(0) => q1_reg_i_96_n_12,
      DI(7 downto 0) => q1_reg_i_103_0(7 downto 0),
      O(7 downto 0) => sub_ln478_2_fu_2737_p2(7 downto 0),
      S(7) => q1_reg_i_132_n_5,
      S(6) => q1_reg_i_133_n_5,
      S(5) => q1_reg_i_134_n_5,
      S(4) => q1_reg_i_135_n_5,
      S(3) => q1_reg_i_136_n_5,
      S(2) => q1_reg_i_137_n_5,
      S(1) => q1_reg_i_138_n_5,
      S(0) => q1_reg_i_139_n_5
    );
q1_reg_i_97: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q1_reg_i_97_n_5,
      CO(6) => q1_reg_i_97_n_6,
      CO(5) => q1_reg_i_97_n_7,
      CO(4) => q1_reg_i_97_n_8,
      CO(3) => q1_reg_i_97_n_9,
      CO(2) => q1_reg_i_97_n_10,
      CO(1) => q1_reg_i_97_n_11,
      CO(0) => q1_reg_i_97_n_12,
      DI(7 downto 0) => q1_reg_i_99_0(7 downto 0),
      O(7 downto 0) => sub_ln478_1_fu_2702_p2(7 downto 0),
      S(7) => q1_reg_i_140_n_5,
      S(6) => q1_reg_i_141_n_5,
      S(5) => q1_reg_i_142_n_5,
      S(4) => q1_reg_i_143_n_5,
      S(3) => q1_reg_i_144_n_5,
      S(2) => q1_reg_i_145_n_5,
      S(1) => q1_reg_i_146_n_5,
      S(0) => q1_reg_i_147_n_5
    );
q1_reg_i_98: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => q1_reg_i_98_n_5,
      CO(6) => q1_reg_i_98_n_6,
      CO(5) => q1_reg_i_98_n_7,
      CO(4) => q1_reg_i_98_n_8,
      CO(3) => q1_reg_i_98_n_9,
      CO(2) => q1_reg_i_98_n_10,
      CO(1) => q1_reg_i_98_n_11,
      CO(0) => q1_reg_i_98_n_12,
      DI(7 downto 0) => q1_reg_i_101_0(7 downto 0),
      O(7 downto 0) => sub_ln478_3_fu_2772_p2(7 downto 0),
      S(7) => q1_reg_i_148_n_5,
      S(6) => q1_reg_i_149_n_5,
      S(5) => q1_reg_i_150_n_5,
      S(4) => q1_reg_i_151_n_5,
      S(3) => q1_reg_i_152_n_5,
      S(2) => q1_reg_i_153_n_5,
      S(1) => q1_reg_i_154_n_5,
      S(0) => q1_reg_i_155_n_5
    );
q1_reg_i_99: unisim.vcomponents.CARRY8
     port map (
      CI => q1_reg_i_97_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_q1_reg_i_99_CO_UNCONNECTED(7 downto 2),
      CO(1) => q1_reg_i_99_n_11,
      CO(0) => q1_reg_i_99_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_2_fu_2427_p3(9),
      DI(0) => q1_reg_i_99_0(8),
      O(7 downto 3) => NLW_q1_reg_i_99_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sub_ln478_1_fu_2702_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => q1_reg_i_156_n_5,
      S(1) => q1_reg_i_157_n_5,
      S(0) => q1_reg_i_158_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    linebuf_yuv_1_we0_local : out STD_LOGIC;
    \p_lcssa51475155_load_reg_651_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_128_fu_240_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    icmp_ln328_reg_3820 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_0_11 : in STD_LOGIC;
    ram_reg_bram_0_12 : in STD_LOGIC;
    ram_reg_bram_0_13 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\ : in STD_LOGIC;
    \g_2_reg_719_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_154_reg_709_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_156_reg_729_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W is
  signal \^linebuf_yuv_1_we0_local\ : STD_LOGIC;
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_128_fu_240[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_128_fu_240[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \empty_128_fu_240[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \empty_128_fu_240[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \empty_128_fu_240[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \empty_128_fu_240[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \empty_128_fu_240[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \empty_128_fu_240[7]_i_2\ : label is "soft_lutpair107";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__0\ : label is "soft_lutpair101";
begin
  linebuf_yuv_1_we0_local <= \^linebuf_yuv_1_we0_local\;
  ram_reg_bram_0_0(7 downto 0) <= \^ram_reg_bram_0_0\(7 downto 0);
\ap_phi_reg_pp0_iter2_empty_155_reg_815[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(0),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      I4 => \^ram_reg_bram_0_0\(0),
      O => \icmp_ln318_reg_3816_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(1),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      I4 => \^ram_reg_bram_0_0\(1),
      O => \icmp_ln318_reg_3816_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(2),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      I4 => \^ram_reg_bram_0_0\(2),
      O => \icmp_ln318_reg_3816_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(3),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      I4 => \^ram_reg_bram_0_0\(3),
      O => \icmp_ln318_reg_3816_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(4),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(4),
      O => \icmp_ln318_reg_3816_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(5),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(5),
      O => \icmp_ln318_reg_3816_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(6),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(6),
      O => \icmp_ln318_reg_3816_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(7),
      I3 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(7),
      O => \icmp_ln318_reg_3816_reg[0]\(7)
    );
\empty_128_fu_240[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(0),
      I1 => \^ram_reg_bram_0_0\(0),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(0)
    );
\empty_128_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(1),
      I1 => \^ram_reg_bram_0_0\(1),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(1)
    );
\empty_128_fu_240[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(2),
      I1 => \^ram_reg_bram_0_0\(2),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(2)
    );
\empty_128_fu_240[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(3),
      I1 => \^ram_reg_bram_0_0\(3),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(3)
    );
\empty_128_fu_240[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(4),
      I1 => \^ram_reg_bram_0_0\(4),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(4)
    );
\empty_128_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(5),
      I1 => \^ram_reg_bram_0_0\(5),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(5)
    );
\empty_128_fu_240[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(6),
      I1 => \^ram_reg_bram_0_0\(6),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(6)
    );
\empty_128_fu_240[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(7),
      I1 => \^ram_reg_bram_0_0\(7),
      I2 => ap_loop_init,
      O => \p_lcssa51475155_load_reg_651_reg[7]\(7)
    );
\empty_154_reg_709[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \empty_154_reg_709_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(0)
    );
\empty_154_reg_709[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \empty_154_reg_709_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(1)
    );
\empty_154_reg_709[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \empty_154_reg_709_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(2)
    );
\empty_154_reg_709[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \empty_154_reg_709_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(3)
    );
\empty_154_reg_709[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \empty_154_reg_709_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(4)
    );
\empty_154_reg_709[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \empty_154_reg_709_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(5)
    );
\empty_154_reg_709[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \empty_154_reg_709_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(6)
    );
\empty_154_reg_709[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \empty_154_reg_709_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(7)
    );
\empty_156_reg_729[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \empty_156_reg_729_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(0)
    );
\empty_156_reg_729[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \empty_156_reg_729_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(1)
    );
\empty_156_reg_729[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \empty_156_reg_729_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(2)
    );
\empty_156_reg_729[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \empty_156_reg_729_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(3)
    );
\empty_156_reg_729[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \empty_156_reg_729_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(4)
    );
\empty_156_reg_729[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \empty_156_reg_729_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(5)
    );
\empty_156_reg_729[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \empty_156_reg_729_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(6)
    );
\empty_156_reg_729[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \empty_156_reg_729_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(7)
    );
\g_2_reg_719[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \g_2_reg_719_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(0)
    );
\g_2_reg_719[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \g_2_reg_719_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(1)
    );
\g_2_reg_719[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \g_2_reg_719_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(2)
    );
\g_2_reg_719[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \g_2_reg_719_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(3)
    );
\g_2_reg_719[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \g_2_reg_719_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(4)
    );
\g_2_reg_719[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \g_2_reg_719_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(5)
    );
\g_2_reg_719[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \g_2_reg_719_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(6)
    );
\g_2_reg_719[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \g_2_reg_719_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => D(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => \^ram_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^linebuf_yuv_1_we0_local\,
      ENBWREN => ram_reg_bram_0_2,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ram_reg_bram_0_3,
      I2 => icmp_ln328_reg_3820,
      I3 => ram_reg_bram_0_4,
      O => \^linebuf_yuv_1_we0_local\
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => ram_reg_bram_0_5,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(7)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => ram_reg_bram_0_7,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(6)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => ram_reg_bram_0_8,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(5)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => ram_reg_bram_0_9,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(4)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => ram_reg_bram_0_10,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(3)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => ram_reg_bram_0_11,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(2)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => ram_reg_bram_0_12,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(1)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => ram_reg_bram_0_13,
      I2 => ram_reg_bram_0_6,
      O => ram_reg_bram_0_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_13 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_1_we0_local : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_127_fu_236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_0_11 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\ : in STD_LOGIC;
    icmp_ln328_reg_3820 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\ : in STD_LOGIC;
    \empty_158_reg_748_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_13 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_13 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_127_fu_236[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \empty_127_fu_236[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \empty_127_fu_236[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \empty_127_fu_236[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \empty_127_fu_236[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \empty_127_fu_236[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \empty_127_fu_236[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \empty_127_fu_236[7]_i_1\ : label is "soft_lutpair115";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair113";
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
\ap_phi_reg_pp0_iter2_empty_159_reg_824[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(0),
      O => \icmp_ln318_reg_3816_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(1),
      O => \icmp_ln318_reg_3816_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(2),
      O => \icmp_ln318_reg_3816_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(3),
      O => \icmp_ln318_reg_3816_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(4),
      O => \icmp_ln318_reg_3816_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(5),
      O => \icmp_ln318_reg_3816_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(6),
      O => \icmp_ln318_reg_3816_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      I4 => \^doutbdout\(7),
      O => \icmp_ln318_reg_3816_reg[0]\(7)
    );
\empty_127_fu_236[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(0),
      I1 => \^doutbdout\(0),
      I2 => ap_loop_init,
      O => D(0)
    );
\empty_127_fu_236[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(1),
      I1 => \^doutbdout\(1),
      I2 => ap_loop_init,
      O => D(1)
    );
\empty_127_fu_236[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(2),
      I1 => \^doutbdout\(2),
      I2 => ap_loop_init,
      O => D(2)
    );
\empty_127_fu_236[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(3),
      I1 => \^doutbdout\(3),
      I2 => ap_loop_init,
      O => D(3)
    );
\empty_127_fu_236[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(4),
      I1 => \^doutbdout\(4),
      I2 => ap_loop_init,
      O => D(4)
    );
\empty_127_fu_236[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(5),
      I1 => \^doutbdout\(5),
      I2 => ap_loop_init,
      O => D(5)
    );
\empty_127_fu_236[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(6),
      I1 => \^doutbdout\(6),
      I2 => ap_loop_init,
      O => D(6)
    );
\empty_127_fu_236[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(7),
      I1 => \^doutbdout\(7),
      I2 => ap_loop_init,
      O => D(7)
    );
\empty_158_reg_748[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(0),
      I3 => \empty_158_reg_748_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(0)
    );
\empty_158_reg_748[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(1),
      I3 => \empty_158_reg_748_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(1)
    );
\empty_158_reg_748[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(2),
      I3 => \empty_158_reg_748_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(2)
    );
\empty_158_reg_748[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(3),
      I3 => \empty_158_reg_748_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(3)
    );
\empty_158_reg_748[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(4),
      I3 => \empty_158_reg_748_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(4)
    );
\empty_158_reg_748[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(5),
      I3 => \empty_158_reg_748_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(5)
    );
\empty_158_reg_748[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(6),
      I3 => \empty_158_reg_748_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(6)
    );
\empty_158_reg_748[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^doutbdout\(7),
      I3 => \empty_158_reg_748_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_2(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => linebuf_yuv_1_we0_local,
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => ram_reg_bram_0_8,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(3)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => ram_reg_bram_0_9,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(2)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => ram_reg_bram_0_10,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(1)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => ram_reg_bram_0_11,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(0)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => ram_reg_bram_0_3,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(7)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => ram_reg_bram_0_5,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(6)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => ram_reg_bram_0_6,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(5)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => ram_reg_bram_0_7,
      I2 => ram_reg_bram_0_4,
      O => DINADIN(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full_n_reg : out STD_LOGIC;
    \icmp_ln318_reg_3816_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_1_we0_local : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_126_fu_232_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    tmp_53_reg_3879_pp0_iter8_reg : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\ : in STD_LOGIC;
    icmp_ln328_reg_3820 : in STD_LOGIC;
    ram_reg_bram_0_i_15_0 : in STD_LOGIC;
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\ : in STD_LOGIC;
    \empty_162_reg_777_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_164_reg_787_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_161_reg_767_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^grp_debayerg_pipeline_vitis_loop_318_4_fu_184_ap_start_reg_reg\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_126_fu_232[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \empty_126_fu_232[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \empty_126_fu_232[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \empty_126_fu_232[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \empty_126_fu_232[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \empty_126_fu_232[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \empty_126_fu_232[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \empty_126_fu_232[7]_i_1\ : label is "soft_lutpair119";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_3_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__2\ : label is "soft_lutpair121";
begin
  E(0) <= \^e\(0);
  full_n_reg <= \^full_n_reg\;
  grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg <= \^grp_debayerg_pipeline_vitis_loop_318_4_fu_184_ap_start_reg_reg\;
  ram_reg_bram_0_0(7 downto 0) <= \^ram_reg_bram_0_0\(7 downto 0);
\ap_phi_reg_pp0_iter2_empty_163_reg_833[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(0),
      O => \icmp_ln318_reg_3816_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(1),
      O => \icmp_ln318_reg_3816_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(2),
      O => \icmp_ln318_reg_3816_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(3),
      O => \icmp_ln318_reg_3816_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(4),
      O => \icmp_ln318_reg_3816_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(5),
      O => \icmp_ln318_reg_3816_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(6),
      O => \icmp_ln318_reg_3816_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      I4 => \^ram_reg_bram_0_0\(7),
      O => \icmp_ln318_reg_3816_reg[0]\(7)
    );
\empty_126_fu_232[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(0),
      I1 => \^ram_reg_bram_0_0\(0),
      I2 => ap_loop_init,
      O => D(0)
    );
\empty_126_fu_232[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(1),
      I1 => \^ram_reg_bram_0_0\(1),
      I2 => ap_loop_init,
      O => D(1)
    );
\empty_126_fu_232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(2),
      I1 => \^ram_reg_bram_0_0\(2),
      I2 => ap_loop_init,
      O => D(2)
    );
\empty_126_fu_232[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(3),
      I1 => \^ram_reg_bram_0_0\(3),
      I2 => ap_loop_init,
      O => D(3)
    );
\empty_126_fu_232[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(4),
      I1 => \^ram_reg_bram_0_0\(4),
      I2 => ap_loop_init,
      O => D(4)
    );
\empty_126_fu_232[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(5),
      I1 => \^ram_reg_bram_0_0\(5),
      I2 => ap_loop_init,
      O => D(5)
    );
\empty_126_fu_232[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(6),
      I1 => \^ram_reg_bram_0_0\(6),
      I2 => ap_loop_init,
      O => D(6)
    );
\empty_126_fu_232[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(7),
      I1 => \^ram_reg_bram_0_0\(7),
      I2 => ap_loop_init,
      O => D(7)
    );
\empty_161_reg_767[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \empty_161_reg_767_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(0)
    );
\empty_161_reg_767[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \empty_161_reg_767_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(1)
    );
\empty_161_reg_767[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \empty_161_reg_767_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(2)
    );
\empty_161_reg_767[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \empty_161_reg_767_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(3)
    );
\empty_161_reg_767[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \empty_161_reg_767_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(4)
    );
\empty_161_reg_767[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \empty_161_reg_767_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(5)
    );
\empty_161_reg_767[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \empty_161_reg_767_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(6)
    );
\empty_161_reg_767[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \empty_161_reg_767_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_2\(7)
    );
\empty_162_reg_777[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \empty_162_reg_777_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(0)
    );
\empty_162_reg_777[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \empty_162_reg_777_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(1)
    );
\empty_162_reg_777[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \empty_162_reg_777_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(2)
    );
\empty_162_reg_777[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \empty_162_reg_777_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(3)
    );
\empty_162_reg_777[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \empty_162_reg_777_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(4)
    );
\empty_162_reg_777[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \empty_162_reg_777_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(5)
    );
\empty_162_reg_777[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \empty_162_reg_777_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(6)
    );
\empty_162_reg_777[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \empty_162_reg_777_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(7)
    );
\empty_164_reg_787[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \empty_164_reg_787_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(0)
    );
\empty_164_reg_787[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \empty_164_reg_787_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(1)
    );
\empty_164_reg_787[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \empty_164_reg_787_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(2)
    );
\empty_164_reg_787[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \empty_164_reg_787_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(3)
    );
\empty_164_reg_787[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \empty_164_reg_787_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(4)
    );
\empty_164_reg_787[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \empty_164_reg_787_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(5)
    );
\empty_164_reg_787[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \empty_164_reg_787_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(6)
    );
\empty_164_reg_787[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \empty_164_reg_787_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\,
      O => \icmp_ln318_reg_3816_reg[0]_1\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => \^ram_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => linebuf_yuv_1_we0_local,
      ENBWREN => \^grp_debayerg_pipeline_vitis_loop_318_4_fu_184_ap_start_reg_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^e\(0),
      WEA(2) => \^e\(0),
      WEA(1) => \^e\(0),
      WEA(0) => \^e\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^full_n_reg\,
      O => \^e\(0)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0404040404"
    )
        port map (
      I0 => imgG_full_n,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => tmp_53_reg_3879_pp0_iter8_reg,
      I3 => p_10_in,
      I4 => imgBayer_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => \^full_n_reg\
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => \^full_n_reg\,
      O => \^grp_debayerg_pipeline_vitis_loop_318_4_fu_184_ap_start_reg_reg\
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_i_15_0,
      O => p_10_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_129_fu_244_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln328_reg_3820 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\ : in STD_LOGIC;
    \empty_151_reg_690_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 is
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_bram_0_i_1__2_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_129_fu_244[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \empty_129_fu_244[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \empty_129_fu_244[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \empty_129_fu_244[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \empty_129_fu_244[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \empty_129_fu_244[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \empty_129_fu_244[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \empty_129_fu_244[7]_i_1\ : label is "soft_lutpair124";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  ram_reg_bram_0_0(7 downto 0) <= \^ram_reg_bram_0_0\(7 downto 0);
\ap_phi_reg_pp0_iter2_empty_152_reg_806[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(0),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(0),
      O => \icmp_ln318_reg_3816_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(1),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(1),
      O => \icmp_ln318_reg_3816_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(2),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(2),
      O => \icmp_ln318_reg_3816_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(3),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(3),
      O => \icmp_ln318_reg_3816_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(4),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(4),
      O => \icmp_ln318_reg_3816_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(5),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(5),
      O => \icmp_ln318_reg_3816_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(6),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(6),
      O => \icmp_ln318_reg_3816_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(7),
      I3 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      I4 => \^ram_reg_bram_0_0\(7),
      O => \icmp_ln318_reg_3816_reg[0]\(7)
    );
\empty_129_fu_244[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(0),
      I1 => \^ram_reg_bram_0_0\(0),
      I2 => ap_loop_init,
      O => D(0)
    );
\empty_129_fu_244[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(1),
      I1 => \^ram_reg_bram_0_0\(1),
      I2 => ap_loop_init,
      O => D(1)
    );
\empty_129_fu_244[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(2),
      I1 => \^ram_reg_bram_0_0\(2),
      I2 => ap_loop_init,
      O => D(2)
    );
\empty_129_fu_244[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(3),
      I1 => \^ram_reg_bram_0_0\(3),
      I2 => ap_loop_init,
      O => D(3)
    );
\empty_129_fu_244[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(4),
      I1 => \^ram_reg_bram_0_0\(4),
      I2 => ap_loop_init,
      O => D(4)
    );
\empty_129_fu_244[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(5),
      I1 => \^ram_reg_bram_0_0\(5),
      I2 => ap_loop_init,
      O => D(5)
    );
\empty_129_fu_244[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(6),
      I1 => \^ram_reg_bram_0_0\(6),
      I2 => ap_loop_init,
      O => D(6)
    );
\empty_129_fu_244[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(7),
      I1 => \^ram_reg_bram_0_0\(7),
      I2 => ap_loop_init,
      O => D(7)
    );
\empty_151_reg_690[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \empty_151_reg_690_reg[7]\(0),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(0)
    );
\empty_151_reg_690[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \empty_151_reg_690_reg[7]\(1),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(1)
    );
\empty_151_reg_690[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \empty_151_reg_690_reg[7]\(2),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(2)
    );
\empty_151_reg_690[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \empty_151_reg_690_reg[7]\(3),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(3)
    );
\empty_151_reg_690[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \empty_151_reg_690_reg[7]\(4),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(4)
    );
\empty_151_reg_690[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \empty_151_reg_690_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(5)
    );
\empty_151_reg_690[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \empty_151_reg_690_reg[7]\(6),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(6)
    );
\empty_151_reg_690[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => icmp_ln328_reg_3820,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \empty_151_reg_690_reg[7]\(7),
      I4 => \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\,
      O => \icmp_ln318_reg_3816_reg[0]_0\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_3(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => \^ram_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__2_n_5\,
      ENBWREN => ram_reg_bram_0_1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => icmp_ln328_reg_3820,
      I1 => ram_reg_bram_0_4,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_bram_0_5,
      I4 => ram_reg_bram_0_6,
      O => \ram_reg_bram_0_i_1__2_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_lineBuffer_2_RAM_AUTO_1R1W is
  port (
    \select_ln1040_reg_2100_reg[10]\ : out STD_LOGIC;
    \select_ln1039_reg_2095_reg[10]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0116317541765_i_fu_160_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_fu_168_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    select_ln1040_fu_1355_p3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    select_ln1039_fu_1265_p3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561767_i_fu_164_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_fu_168_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0116217561767_i_fu_164_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541765_i_fu_160_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    \select_ln1040_reg_2100_reg[10]_0\ : in STD_LOGIC;
    add_ln1040_fu_1293_p2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \select_ln1040_reg_2100_reg[10]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1039_reg_2095_reg[10]_0\ : in STD_LOGIC;
    add_ln1039_fu_1203_p2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \select_ln1039_reg_2095_reg[10]_1\ : in STD_LOGIC;
    \select_ln1039_reg_2095_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_35_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln1030_3_reg_2090_reg[7]\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_49_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_49_1\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_58_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_58_1\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_30_0\ : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_35_1\ : in STD_LOGIC;
    icmp_ln891_reg_1978_pp0_iter1_reg : in STD_LOGIC;
    cmp161_i_reg_1993_pp0_iter1_reg : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1030_3_reg_2090_reg[7]_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_29_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\ : in STD_LOGIC;
    add_ln1039_fu_1203_p2_carry : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_29_1\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_47_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_47_1\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_55_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_28_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln1030_3_fu_1177_p2__0_carry_i_28_1\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_51_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_51_1\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_52_0\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_52_1\ : in STD_LOGIC;
    \add_ln1030_3_fu_1177_p2__0_carry_i_28_2\ : in STD_LOGIC;
    \select_ln1040_reg_2100_reg[4]\ : in STD_LOGIC;
    \select_ln1040_reg_2100_reg[4]_0\ : in STD_LOGIC;
    \select_ln1040_reg_2100_reg[5]\ : in STD_LOGIC;
    \select_ln1040_reg_2100_reg[5]_0\ : in STD_LOGIC;
    \select_ln1039_reg_2095_reg[4]\ : in STD_LOGIC;
    \select_ln1039_reg_2095_reg[4]_0\ : in STD_LOGIC;
    \select_ln1039_reg_2095_reg[5]\ : in STD_LOGIC;
    \select_ln1039_reg_2095_reg[5]_0\ : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry_1 : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry_2 : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry_3 : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry_4 : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry_5 : in STD_LOGIC;
    add_ln1040_fu_1293_p2_carry_6 : in STD_LOGIC;
    \add_ln1040_fu_1293_p2_carry__0\ : in STD_LOGIC;
    add_ln1039_fu_1203_p2_carry_0 : in STD_LOGIC;
    add_ln1039_fu_1203_p2_carry_1 : in STD_LOGIC;
    add_ln1039_fu_1203_p2_carry_2 : in STD_LOGIC;
    add_ln1039_fu_1203_p2_carry_3 : in STD_LOGIC;
    add_ln1039_fu_1203_p2_carry_4 : in STD_LOGIC;
    add_ln1039_fu_1203_p2_carry_5 : in STD_LOGIC;
    \add_ln1039_fu_1203_p2_carry__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln891_reg_1978 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    lineBuffer_2_ce0_local : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_lineBuffer_2_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_lineBuffer_2_RAM_AUTO_1R1W is
  signal \^di\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_111_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_60_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_62_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_64_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_74_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_79_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_96_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_99_n_5\ : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_24_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_29_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_44_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_46_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_48_n_5 : STD_LOGIC;
  signal \ap_phi_mux_up_2_phi_fu_475_p4__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_mux_up_phi_fu_493_p4__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0116117581769_i_fu_168_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0116317541765_i_fu_160_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_bram_0_i_1__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_20__1_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_140 : STD_LOGIC;
  signal ram_reg_bram_0_n_25 : STD_LOGIC;
  signal ram_reg_bram_0_n_26 : STD_LOGIC;
  signal ram_reg_bram_0_n_27 : STD_LOGIC;
  signal ram_reg_bram_0_n_28 : STD_LOGIC;
  signal ram_reg_bram_0_n_29 : STD_LOGIC;
  signal ram_reg_bram_0_n_30 : STD_LOGIC;
  signal ram_reg_bram_0_n_31 : STD_LOGIC;
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal \ram_reg_bram_1_i_2__1_n_5\ : STD_LOGIC;
  signal \select_ln1039_reg_2095[10]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln1040_reg_2100[10]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln1024_fu_989_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \sub_ln1026_fu_1069_p2__52\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \sub_ln1028_fu_1109_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1030_4_fu_1155_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln1030_5_fu_1159_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln1030_7_fu_1173_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_61\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_63\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_65\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_73\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_77\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_82\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_83\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_84\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_88\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_93\ : label is "soft_lutpair194";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__6\ : label is "soft_lutpair197";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_2__1\ : label is "soft_lutpair197";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
  attribute SOFT_HLUTNM of \select_ln1039_reg_2095[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \select_ln1039_reg_2095[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \select_ln1039_reg_2095[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \select_ln1039_reg_2095[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \select_ln1040_reg_2100[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \select_ln1040_reg_2100[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \select_ln1040_reg_2100[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \select_ln1040_reg_2100[6]_i_1\ : label is "soft_lutpair189";
begin
  DI(6 downto 0) <= \^di\(6 downto 0);
  \p_0_0_0116117581769_i_fu_168_reg[7]\(7 downto 0) <= \^p_0_0_0116117581769_i_fu_168_reg[7]\(7 downto 0);
  \p_0_0_0116317541765_i_fu_160_reg[7]\(7 downto 0) <= \^p_0_0_0116317541765_i_fu_160_reg[7]\(7 downto 0);
  q0(23 downto 0) <= \^q0\(23 downto 0);
\add_ln1030_3_fu_1177_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1030_4_fu_1155_p1(7),
      I1 => zext_ln1030_7_fu_1173_p1(7),
      I2 => zext_ln1030_5_fu_1159_p1(7),
      O => S(0)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1030_4_fu_1155_p1(6),
      I1 => zext_ln1030_5_fu_1159_p1(6),
      I2 => zext_ln1030_7_fu_1173_p1(6),
      O => \^di\(6)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => zext_ln1030_7_fu_1173_p1(4),
      I1 => zext_ln1030_5_fu_1159_p1(4),
      I2 => zext_ln1030_4_fu_1155_p1(4),
      I3 => zext_ln1030_4_fu_1155_p1(5),
      I4 => zext_ln1030_7_fu_1173_p1(5),
      I5 => zext_ln1030_5_fu_1159_p1(5),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(1),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(0),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(0)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(10),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(8),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(9),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(17),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => zext_ln1030_7_fu_1173_p1(3),
      I1 => zext_ln1030_5_fu_1159_p1(3),
      I2 => zext_ln1030_4_fu_1155_p1(3),
      I3 => zext_ln1030_4_fu_1155_p1(4),
      I4 => zext_ln1030_7_fu_1173_p1(4),
      I5 => zext_ln1030_5_fu_1159_p1(4),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(16),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(0)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCCCCCAFFFFFFF"
    )
        port map (
      I0 => \^q0\(8),
      I1 => add_ln1040_fu_1293_p2_carry_0(0),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_111_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => zext_ln1030_7_fu_1173_p1(2),
      I1 => zext_ln1030_5_fu_1159_p1(2),
      I2 => zext_ln1030_4_fu_1155_p1(2),
      I3 => zext_ln1030_4_fu_1155_p1(3),
      I4 => zext_ln1030_7_fu_1173_p1(3),
      I5 => zext_ln1030_5_fu_1159_p1(3),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => zext_ln1030_7_fu_1173_p1(1),
      I1 => zext_ln1030_5_fu_1159_p1(1),
      I2 => zext_ln1030_4_fu_1155_p1(1),
      I3 => zext_ln1030_4_fu_1155_p1(2),
      I4 => zext_ln1030_7_fu_1173_p1(2),
      I5 => zext_ln1030_5_fu_1159_p1(2),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696996999696696"
    )
        port map (
      I0 => \^di\(0),
      I1 => zext_ln1030_4_fu_1155_p1(1),
      I2 => \sub_ln1028_fu_1109_p2__52\(8),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5\,
      I4 => \sub_ln1028_fu_1109_p2__52\(1),
      I5 => zext_ln1030_5_fu_1159_p1(1),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5\,
      I2 => \^q0\(8),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => add_ln1040_fu_1293_p2_carry_0(0),
      I5 => \add_ln1030_3_reg_2090_reg[7]_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(0)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0101F801F8F807"
    )
        port map (
      I0 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5\,
      I3 => \ap_phi_mux_up_phi_fu_493_p4__15\(6),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_28_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5\,
      O => zext_ln1030_4_fu_1155_p1(6)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F4F40BFD0202F4"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I1 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5\,
      I3 => add_ln1040_fu_1293_p2_carry_i_29_n_5,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_0\,
      O => zext_ln1030_5_fu_1159_p1(6)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0101F801F8F807"
    )
        port map (
      I0 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5\,
      I3 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(6),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_35_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5\,
      O => zext_ln1030_7_fu_1173_p1(6)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5\,
      I4 => \sub_ln1024_fu_989_p2__52\(5),
      O => zext_ln1030_4_fu_1155_p1(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1030_4_fu_1155_p1(5),
      I1 => zext_ln1030_5_fu_1159_p1(5),
      I2 => zext_ln1030_7_fu_1173_p1(5),
      O => \^di\(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I1 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5\,
      I4 => \sub_ln1026_fu_1069_p2__52\(5),
      O => zext_ln1030_5_fu_1159_p1(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5\,
      I4 => \sub_ln1028_fu_1109_p2__52\(5),
      O => zext_ln1030_7_fu_1173_p1(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_60_n_5\,
      I4 => \sub_ln1024_fu_989_p2__52\(4),
      O => zext_ln1030_4_fu_1155_p1(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I1 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_62_n_5\,
      I4 => \sub_ln1026_fu_1069_p2__52\(4),
      O => zext_ln1030_5_fu_1159_p1(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_64_n_5\,
      I4 => \sub_ln1028_fu_1109_p2__52\(4),
      O => zext_ln1030_7_fu_1173_p1(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FF1700"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5\,
      I4 => \sub_ln1024_fu_989_p2__52\(3),
      O => zext_ln1030_4_fu_1155_p1(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4FF2B00"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I1 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5\,
      I4 => \sub_ln1026_fu_1069_p2__52\(3),
      O => zext_ln1030_5_fu_1159_p1(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FF1700"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5\,
      I4 => \sub_ln1028_fu_1109_p2__52\(3),
      O => zext_ln1030_7_fu_1173_p1(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FF1700"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5\,
      I4 => \sub_ln1024_fu_989_p2__52\(2),
      O => zext_ln1030_4_fu_1155_p1(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4FF2B00"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I1 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_74_n_5\,
      I4 => \sub_ln1026_fu_1069_p2__52\(2),
      O => zext_ln1030_5_fu_1159_p1(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1030_4_fu_1155_p1(4),
      I1 => zext_ln1030_5_fu_1159_p1(4),
      I2 => zext_ln1030_7_fu_1173_p1(4),
      O => \^di\(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FF1700"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5\,
      I4 => \sub_ln1028_fu_1109_p2__52\(2),
      O => zext_ln1030_7_fu_1173_p1(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F151F70751015"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\,
      I1 => add_ln1039_fu_1203_p2_carry(7),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(7),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(6),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(6),
      O => \sub_ln1024_fu_989_p2__52\(8)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCCCCCA5333333"
    )
        port map (
      I0 => \^q0\(0),
      I1 => add_ln1039_fu_1203_p2_carry(0),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335ACC5ACCA533A5"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(1),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(1),
      I2 => \^q0\(1),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => add_ln1039_fu_1203_p2_carry(1),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5\,
      O => \sub_ln1024_fu_989_p2__52\(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I1 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_79_n_5\,
      I4 => \sub_ln1026_fu_1069_p2__52\(1),
      O => zext_ln1030_5_fu_1159_p1(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5\,
      I4 => \sub_ln1028_fu_1109_p2__52\(1),
      O => zext_ln1030_7_fu_1173_p1(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCCCCCA5333333"
    )
        port map (
      I0 => \^q0\(16),
      I1 => add_ln1040_fu_1293_p2_carry(0),
      I2 => Q(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C2C203C2030329"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_28_0\,
      I4 => \ap_phi_mux_up_phi_fu_493_p4__15\(6),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5\,
      O => zext_ln1030_4_fu_1155_p1(7)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1030_4_fu_1155_p1(3),
      I1 => zext_ln1030_5_fu_1159_p1(3),
      I2 => zext_ln1030_7_fu_1173_p1(3),
      O => \^di\(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23390223C002CCC0"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5\,
      I1 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5\,
      I3 => add_ln1040_fu_1293_p2_carry_i_29_n_5,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      O => zext_ln1030_5_fu_1159_p1(7)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C2C203C2030329"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_35_0\,
      I4 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(6),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5\,
      O => zext_ln1030_7_fu_1173_p1(7)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5\,
      I4 => \sub_ln1024_fu_989_p2__52\(1),
      O => zext_ln1030_4_fu_1155_p1(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F151F70751015"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\,
      I1 => add_ln1040_fu_1293_p2_carry(7),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(23),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(6),
      I5 => Q(6),
      O => \sub_ln1028_fu_1109_p2__52\(8)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335ACC5ACCA533A5"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(1),
      I2 => \^q0\(17),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => add_ln1040_fu_1293_p2_carry(1),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5\,
      O => \sub_ln1028_fu_1109_p2__52\(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882228222288828"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(5),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(5),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(5),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80EAE08F8AEFEA"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5\,
      I1 => add_ln1039_fu_1203_p2_carry(5),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(5),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(5),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(5),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282822828288228"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5\,
      I1 => add_ln1040_fu_1293_p2_carry_i_44_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(3),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(3),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF35530553000"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(3),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(3),
      I2 => add_ln1040_fu_1293_p2_carry_0(5),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(13),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882228222288828"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(5),
      I2 => Q(5),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(5),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1030_4_fu_1155_p1(2),
      I1 => zext_ln1030_5_fu_1159_p1(2),
      I2 => zext_ln1030_7_fu_1173_p1(2),
      O => \^di\(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80EAE08F8AEFEA"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5\,
      I1 => add_ln1040_fu_1293_p2_carry(5),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(21),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(5),
      I5 => Q(5),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_28_1\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(5),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5\,
      I3 => \ap_phi_mux_up_phi_fu_493_p4__15\(6),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_28_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014140014000041"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(4),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_1\,
      I4 => \ap_phi_mux_up_phi_fu_493_p4__15\(3),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(5),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(5),
      I3 => \^q0\(5),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1039_fu_1203_p2_carry(5),
      O => \sub_ln1024_fu_989_p2__52\(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_0\,
      I1 => add_ln1040_fu_1293_p2_carry_i_29_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_1\,
      I3 => add_ln1040_fu_1293_p2_carry_i_44_n_5,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4001044010040110"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5\,
      I1 => add_ln1040_fu_1293_p2_carry_i_46_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5\,
      I3 => add_ln1040_fu_1293_p2_carry_i_48_n_5,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_1\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(3),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5\,
      I3 => \^q0\(13),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1040_fu_1293_p2_carry_0(5),
      O => \sub_ln1026_fu_1069_p2__52\(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_35_1\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(5),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5\,
      I3 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(6),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_35_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014140014000041"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(4),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_0\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_1\,
      I4 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(3),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(5),
      I2 => Q(5),
      I3 => \^q0\(21),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1040_fu_1293_p2_carry(5),
      O => \sub_ln1028_fu_1109_p2__52\(5)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD2D200"
    )
        port map (
      I0 => \sub_ln1024_fu_989_p2__52\(8),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5\,
      I2 => \sub_ln1024_fu_989_p2__52\(1),
      I3 => zext_ln1030_5_fu_1159_p1(1),
      I4 => zext_ln1030_7_fu_1173_p1(1),
      O => \^di\(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014140014000041"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_1\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_0\,
      I4 => \ap_phi_mux_up_phi_fu_493_p4__15\(2),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_96_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_60_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_1\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_0\,
      I4 => \ap_phi_mux_up_phi_fu_493_p4__15\(4),
      O => \sub_ln1024_fu_989_p2__52\(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141411414144114"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5\,
      I1 => add_ln1040_fu_1293_p2_carry_i_48_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(2),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(2),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_62_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"599AA665"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_1\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_0\,
      I2 => add_ln1040_fu_1293_p2_carry_i_48_n_5,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5\,
      I4 => add_ln1040_fu_1293_p2_carry_i_46_n_5,
      O => \sub_ln1026_fu_1069_p2__52\(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014140014000041"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_1\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_0\,
      I4 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(2),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_99_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_64_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_1\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_0\,
      I4 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(4),
      O => \sub_ln1028_fu_1109_p2__52\(4)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
        port map (
      I0 => \ap_phi_mux_up_phi_fu_493_p4__15\(2),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_0\,
      I2 => \ap_phi_mux_up_phi_fu_493_p4__15\(1),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_1\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_28_2\,
      I5 => \ap_phi_mux_up_phi_fu_493_p4__15\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(3),
      I3 => \^q0\(3),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1039_fu_1203_p2_carry(3),
      O => \sub_ln1024_fu_989_p2__52\(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DFFFF7DBEFFFFBE"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5\,
      I1 => \add_ln1030_3_reg_2090_reg[7]_0\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_55_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(2),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(2),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5\,
      I3 => \^q0\(11),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1040_fu_1293_p2_carry_0(3),
      O => \sub_ln1026_fu_1069_p2__52\(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117771777711171"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5\,
      I2 => \^q0\(8),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => add_ln1040_fu_1293_p2_carry_0(0),
      I5 => \add_ln1030_3_reg_2090_reg[7]_0\,
      O => \^di\(0)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
        port map (
      I0 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(2),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_0\,
      I2 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(1),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_1\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_30_0\,
      I5 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(3),
      I2 => Q(3),
      I3 => \^q0\(19),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1040_fu_1293_p2_carry(3),
      O => \sub_ln1028_fu_1109_p2__52\(3)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF656A656AFFFF"
    )
        port map (
      I0 => \ap_phi_mux_up_phi_fu_493_p4__15\(1),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(1),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(1),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_28_2\,
      I5 => \ap_phi_mux_up_phi_fu_493_p4__15\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_1\,
      I2 => \ap_phi_mux_up_phi_fu_493_p4__15\(1),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_0\,
      I4 => \ap_phi_mux_up_phi_fu_493_p4__15\(2),
      O => \sub_ln1024_fu_989_p2__52\(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6F6FF6F6F6"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\,
      I2 => \add_ln1030_3_reg_2090_reg[7]_0\,
      I3 => add_ln1040_fu_1293_p2_carry_0(0),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => \^q0\(8),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_74_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A665659A599A9A"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_55_0\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5\,
      I4 => \add_ln1030_3_reg_2090_reg[7]_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5\,
      O => \sub_ln1026_fu_1069_p2__52\(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF656A656AFFFF"
    )
        port map (
      I0 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(1),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(1),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => Q(1),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_30_0\,
      I5 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_1\,
      I2 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(1),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_0\,
      I4 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(2),
      O => \sub_ln1028_fu_1109_p2__52\(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCCCCCAFFFFFFF"
    )
        port map (
      I0 => \^q0\(0),
      I1 => add_ln1039_fu_1203_p2_carry(0),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCCCCCA5333333"
    )
        port map (
      I0 => \^q0\(8),
      I1 => add_ln1040_fu_1293_p2_carry_0(0),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_79_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => zext_ln1030_7_fu_1173_p1(6),
      I1 => zext_ln1030_5_fu_1159_p1(6),
      I2 => zext_ln1030_4_fu_1155_p1(6),
      I3 => zext_ln1030_4_fu_1155_p1(7),
      I4 => zext_ln1030_5_fu_1159_p1(7),
      I5 => zext_ln1030_7_fu_1173_p1(7),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(7)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"478B74B8B8748B47"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(1),
      I1 => \add_ln1030_3_reg_2090_reg[7]\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(1),
      I3 => add_ln1040_fu_1293_p2_carry_0(1),
      I4 => \^q0\(9),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_111_n_5\,
      O => \sub_ln1026_fu_1069_p2__52\(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCCCCCAFFFFFFF"
    )
        port map (
      I0 => \^q0\(16),
      I1 => add_ln1040_fu_1293_p2_carry(0),
      I2 => Q(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_1\,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5\,
      I3 => \ap_phi_mux_up_phi_fu_493_p4__15\(4),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_51_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_1\,
      I1 => add_ln1040_fu_1293_p2_carry_i_46_n_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_0\,
      I3 => add_ln1040_fu_1293_p2_carry_i_48_n_5,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_1\,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(3),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5\,
      I3 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(4),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_49_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \ap_phi_mux_up_phi_fu_493_p4__15\(1),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_1\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5\,
      I3 => \ap_phi_mux_up_phi_fu_493_p4__15\(2),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_52_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD44D4D4DDD4DD"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_55_0\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5\,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5\,
      I5 => \add_ln1030_3_reg_2090_reg[7]_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => zext_ln1030_7_fu_1173_p1(5),
      I1 => zext_ln1030_5_fu_1159_p1(5),
      I2 => zext_ln1030_4_fu_1155_p1(5),
      I3 => zext_ln1030_4_fu_1155_p1(6),
      I4 => zext_ln1030_7_fu_1173_p1(6),
      I5 => zext_ln1030_5_fu_1159_p1(6),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(6)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(1),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_1\,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5\,
      I3 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(2),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_58_0\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(2),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5\,
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(1),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(1),
      I3 => \^q0\(1),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1039_fu_1203_p2_carry(1),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_96_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(18),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(2)
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5\,
      I1 => Q(1),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(1),
      I3 => \^q0\(17),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => add_ln1040_fu_1293_p2_carry(1),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_99_n_5\
    );
\add_ln1039_fu_1203_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(15),
      I1 => add_ln1040_fu_1293_p2_carry_0(7),
      I2 => add_ln1039_fu_1203_p2_carry(7),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(7),
      I5 => add_ln1039_fu_1203_p2_carry_i_17_n_5,
      O => ram_reg_bram_1_0(0)
    );
\add_ln1039_fu_1203_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4DB24DB2B2B2"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_17_n_5,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I5 => \add_ln1039_fu_1203_p2_carry__0\,
      O => \p_0_0_0116317541765_i_fu_160_reg[7]_0\(0)
    );
add_ln1039_fu_1203_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_17_n_5,
      I1 => add_ln1039_fu_1203_p2_carry(7),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(7),
      I4 => add_ln1040_fu_1293_p2_carry_0(7),
      I5 => \^q0\(15),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(7)
    );
add_ln1039_fu_1203_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_29_n_5,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(6),
      I2 => add_ln1039_fu_1203_p2_carry_i_18_n_5,
      I3 => add_ln1039_fu_1203_p2_carry_5,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_28_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_0\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(6)
    );
add_ln1039_fu_1203_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116317541765_i_fu_160_reg[7]\(5),
      I1 => add_ln1039_fu_1203_p2_carry_4,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(5),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(5),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_1\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(5)
    );
add_ln1039_fu_1203_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116317541765_i_fu_160_reg[7]\(4),
      I1 => add_ln1039_fu_1203_p2_carry_3,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(4),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(4),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_1\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(4)
    );
add_ln1039_fu_1203_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116317541765_i_fu_160_reg[7]\(3),
      I1 => add_ln1039_fu_1203_p2_carry_2,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(3),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(3),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_0\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(3)
    );
add_ln1039_fu_1203_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116317541765_i_fu_160_reg[7]\(2),
      I1 => add_ln1039_fu_1203_p2_carry_1,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(2),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(2),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_55_0\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(2)
    );
add_ln1039_fu_1203_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116317541765_i_fu_160_reg[7]\(1),
      I1 => add_ln1039_fu_1203_p2_carry_0,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(1),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(1),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(1)
    );
add_ln1039_fu_1203_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A599665A5A9966"
    )
        port map (
      I0 => \^p_0_0_0116317541765_i_fu_160_reg[7]\(0),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(0),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(0),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(0),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(0),
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(0)
    );
add_ln1039_fu_1203_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2BB22B2"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_29_n_5,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(6),
      I2 => add_ln1040_fu_1293_p2_carry_i_44_n_5,
      I3 => \ap_phi_mux_up_phi_fu_493_p4__15\(5),
      I4 => add_ln1039_fu_1203_p2_carry_i_19_n_5,
      O => add_ln1039_fu_1203_p2_carry_i_17_n_5
    );
add_ln1039_fu_1203_p2_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(13),
      I1 => add_ln1040_fu_1293_p2_carry_0(5),
      I2 => add_ln1039_fu_1203_p2_carry(5),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(5),
      I5 => add_ln1039_fu_1203_p2_carry_i_19_n_5,
      O => add_ln1039_fu_1203_p2_carry_i_18_n_5
    );
add_ln1039_fu_1203_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2BB22B2"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_46_n_5,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(4),
      I2 => add_ln1040_fu_1293_p2_carry_i_48_n_5,
      I3 => \ap_phi_mux_up_phi_fu_493_p4__15\(3),
      I4 => add_ln1039_fu_1203_p2_carry_i_21_n_5,
      O => add_ln1039_fu_1203_p2_carry_i_19_n_5
    );
add_ln1039_fu_1203_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_18_n_5,
      I1 => add_ln1039_fu_1203_p2_carry(6),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(6),
      I4 => add_ln1040_fu_1293_p2_carry_0(6),
      I5 => \^q0\(14),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(6)
    );
add_ln1039_fu_1203_p2_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(11),
      I1 => add_ln1040_fu_1293_p2_carry_0(3),
      I2 => add_ln1039_fu_1203_p2_carry(3),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(3),
      I5 => add_ln1039_fu_1203_p2_carry_i_21_n_5,
      O => add_ln1039_fu_1203_p2_carry_i_20_n_5
    );
add_ln1039_fu_1203_p2_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(10),
      I1 => add_ln1040_fu_1293_p2_carry_0(2),
      I2 => add_ln1039_fu_1203_p2_carry(2),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(2),
      I5 => add_ln1039_fu_1203_p2_carry_i_22_n_5,
      O => add_ln1039_fu_1203_p2_carry_i_21_n_5
    );
add_ln1039_fu_1203_p2_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(9),
      I1 => add_ln1040_fu_1293_p2_carry_0(1),
      I2 => add_ln1039_fu_1203_p2_carry(1),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(1),
      I5 => add_ln1039_fu_1203_p2_carry_i_23_n_5,
      O => add_ln1039_fu_1203_p2_carry_i_22_n_5
    );
add_ln1039_fu_1203_p2_carry_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCCCCCAFFFFFFF"
    )
        port map (
      I0 => \^q0\(8),
      I1 => add_ln1040_fu_1293_p2_carry_0(0),
      I2 => \^q0\(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => add_ln1039_fu_1203_p2_carry(0),
      O => add_ln1039_fu_1203_p2_carry_i_23_n_5
    );
add_ln1039_fu_1203_p2_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(7),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(7)
    );
add_ln1039_fu_1203_p2_carry_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(6),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(6)
    );
add_ln1039_fu_1203_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_19_n_5,
      I1 => add_ln1039_fu_1203_p2_carry(5),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(5),
      I4 => add_ln1040_fu_1293_p2_carry_0(5),
      I5 => \^q0\(13),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(5)
    );
add_ln1039_fu_1203_p2_carry_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(5),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(5)
    );
add_ln1039_fu_1203_p2_carry_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(4),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(4)
    );
add_ln1039_fu_1203_p2_carry_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(3),
      O => \ap_phi_mux_up_phi_fu_493_p4__15\(3)
    );
add_ln1039_fu_1203_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_20_n_5,
      I1 => add_ln1039_fu_1203_p2_carry(4),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(4),
      I4 => add_ln1040_fu_1293_p2_carry_0(4),
      I5 => \^q0\(12),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(4)
    );
add_ln1039_fu_1203_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_21_n_5,
      I1 => add_ln1039_fu_1203_p2_carry(3),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(3),
      I4 => add_ln1040_fu_1293_p2_carry_0(3),
      I5 => \^q0\(11),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(3)
    );
add_ln1039_fu_1203_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_22_n_5,
      I1 => add_ln1039_fu_1203_p2_carry(2),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(2),
      I4 => add_ln1040_fu_1293_p2_carry_0(2),
      I5 => \^q0\(10),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(2)
    );
add_ln1039_fu_1203_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_23_n_5,
      I1 => add_ln1039_fu_1203_p2_carry(1),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(1),
      I4 => add_ln1040_fu_1293_p2_carry_0(1),
      I5 => \^q0\(9),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(1)
    );
add_ln1039_fu_1203_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D52AEAD515EA2A"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(0),
      I4 => add_ln1040_fu_1293_p2_carry_0(0),
      I5 => \^q0\(8),
      O => \^p_0_0_0116317541765_i_fu_160_reg[7]\(0)
    );
add_ln1039_fu_1203_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I1 => \ap_phi_mux_up_phi_fu_493_p4__15\(7),
      I2 => add_ln1039_fu_1203_p2_carry_i_17_n_5,
      I3 => \add_ln1039_fu_1203_p2_carry__0\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(7)
    );
\add_ln1040_fu_1293_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(15),
      I1 => add_ln1040_fu_1293_p2_carry_0(7),
      I2 => add_ln1040_fu_1293_p2_carry(7),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(23),
      I5 => add_ln1040_fu_1293_p2_carry_i_17_n_5,
      O => ram_reg_bram_1_1(0)
    );
\add_ln1040_fu_1293_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4DB24DB2B2B2"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_17_n_5,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      I5 => \add_ln1040_fu_1293_p2_carry__0\,
      O => \p_0_0_0116117581769_i_fu_168_reg[7]_0\(0)
    );
add_ln1040_fu_1293_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_17_n_5,
      I1 => add_ln1040_fu_1293_p2_carry(7),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(23),
      I4 => add_ln1040_fu_1293_p2_carry_0(7),
      I5 => \^q0\(15),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(7)
    );
add_ln1040_fu_1293_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_29_n_5,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(6),
      I2 => add_ln1040_fu_1293_p2_carry_i_18_n_5,
      I3 => add_ln1040_fu_1293_p2_carry_6,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_35_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_0\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(6)
    );
add_ln1040_fu_1293_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116117581769_i_fu_168_reg[7]\(5),
      I1 => add_ln1040_fu_1293_p2_carry_5,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(5),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => Q(5),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_1\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(5)
    );
add_ln1040_fu_1293_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116117581769_i_fu_168_reg[7]\(4),
      I1 => add_ln1040_fu_1293_p2_carry_4,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(4),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => Q(4),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_1\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(4)
    );
add_ln1040_fu_1293_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116117581769_i_fu_168_reg[7]\(3),
      I1 => add_ln1040_fu_1293_p2_carry_3,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(3),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => Q(3),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_47_0\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(3)
    );
add_ln1040_fu_1293_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116117581769_i_fu_168_reg[7]\(2),
      I1 => add_ln1040_fu_1293_p2_carry_2,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(2),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => Q(2),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_55_0\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(2)
    );
add_ln1040_fu_1293_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \^p_0_0_0116117581769_i_fu_168_reg[7]\(1),
      I1 => add_ln1040_fu_1293_p2_carry_1,
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(1),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => Q(1),
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(1)
    );
add_ln1040_fu_1293_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A599665A5A9966"
    )
        port map (
      I0 => \^p_0_0_0116117581769_i_fu_168_reg[7]\(0),
      I1 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(0),
      I2 => \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(0),
      I3 => Q(0),
      I4 => \add_ln1030_3_reg_2090_reg[7]\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(0),
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(0)
    );
add_ln1040_fu_1293_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2BB22B2"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_29_n_5,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(6),
      I2 => add_ln1040_fu_1293_p2_carry_i_44_n_5,
      I3 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(5),
      I4 => add_ln1040_fu_1293_p2_carry_i_19_n_5,
      O => add_ln1040_fu_1293_p2_carry_i_17_n_5
    );
add_ln1040_fu_1293_p2_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(13),
      I1 => add_ln1040_fu_1293_p2_carry_0(5),
      I2 => add_ln1040_fu_1293_p2_carry(5),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(21),
      I5 => add_ln1040_fu_1293_p2_carry_i_19_n_5,
      O => add_ln1040_fu_1293_p2_carry_i_18_n_5
    );
add_ln1040_fu_1293_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2BB22B2"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_46_n_5,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(4),
      I2 => add_ln1040_fu_1293_p2_carry_i_48_n_5,
      I3 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(3),
      I4 => add_ln1040_fu_1293_p2_carry_i_21_n_5,
      O => add_ln1040_fu_1293_p2_carry_i_19_n_5
    );
add_ln1040_fu_1293_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_18_n_5,
      I1 => add_ln1040_fu_1293_p2_carry(6),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(22),
      I4 => add_ln1040_fu_1293_p2_carry_0(6),
      I5 => \^q0\(14),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(6)
    );
add_ln1040_fu_1293_p2_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(11),
      I1 => add_ln1040_fu_1293_p2_carry_0(3),
      I2 => add_ln1040_fu_1293_p2_carry(3),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(19),
      I5 => add_ln1040_fu_1293_p2_carry_i_21_n_5,
      O => add_ln1040_fu_1293_p2_carry_i_20_n_5
    );
add_ln1040_fu_1293_p2_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(10),
      I1 => add_ln1040_fu_1293_p2_carry_0(2),
      I2 => add_ln1040_fu_1293_p2_carry(2),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(18),
      I5 => add_ln1040_fu_1293_p2_carry_i_22_n_5,
      O => add_ln1040_fu_1293_p2_carry_i_21_n_5
    );
add_ln1040_fu_1293_p2_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFF0C000CAA"
    )
        port map (
      I0 => \^q0\(9),
      I1 => add_ln1040_fu_1293_p2_carry_0(1),
      I2 => add_ln1040_fu_1293_p2_carry(1),
      I3 => \add_ln1030_3_reg_2090_reg[7]\,
      I4 => \^q0\(17),
      I5 => add_ln1040_fu_1293_p2_carry_i_23_n_5,
      O => add_ln1040_fu_1293_p2_carry_i_22_n_5
    );
add_ln1040_fu_1293_p2_carry_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCCCCCAFFFFFFF"
    )
        port map (
      I0 => \^q0\(8),
      I1 => add_ln1040_fu_1293_p2_carry_0(0),
      I2 => \^q0\(16),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => add_ln1040_fu_1293_p2_carry(0),
      O => add_ln1040_fu_1293_p2_carry_i_23_n_5
    );
add_ln1040_fu_1293_p2_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(15),
      O => add_ln1040_fu_1293_p2_carry_i_24_n_5
    );
add_ln1040_fu_1293_p2_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(23),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7)
    );
add_ln1040_fu_1293_p2_carry_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(14),
      O => add_ln1040_fu_1293_p2_carry_i_29_n_5
    );
add_ln1040_fu_1293_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_19_n_5,
      I1 => add_ln1040_fu_1293_p2_carry(5),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(21),
      I4 => add_ln1040_fu_1293_p2_carry_0(5),
      I5 => \^q0\(13),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(5)
    );
add_ln1040_fu_1293_p2_carry_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(22),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(6)
    );
add_ln1040_fu_1293_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_20_n_5,
      I1 => add_ln1040_fu_1293_p2_carry(4),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(20),
      I4 => add_ln1040_fu_1293_p2_carry_0(4),
      I5 => \^q0\(12),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(4)
    );
add_ln1040_fu_1293_p2_carry_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(13),
      O => add_ln1040_fu_1293_p2_carry_i_44_n_5
    );
add_ln1040_fu_1293_p2_carry_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(21),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(5)
    );
add_ln1040_fu_1293_p2_carry_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(12),
      O => add_ln1040_fu_1293_p2_carry_i_46_n_5
    );
add_ln1040_fu_1293_p2_carry_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(20),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(4)
    );
add_ln1040_fu_1293_p2_carry_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_0(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(11),
      O => add_ln1040_fu_1293_p2_carry_i_48_n_5
    );
add_ln1040_fu_1293_p2_carry_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(19),
      O => \ap_phi_mux_up_2_phi_fu_475_p4__15\(3)
    );
add_ln1040_fu_1293_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_21_n_5,
      I1 => add_ln1040_fu_1293_p2_carry(3),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(19),
      I4 => add_ln1040_fu_1293_p2_carry_0(3),
      I5 => \^q0\(11),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(3)
    );
add_ln1040_fu_1293_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_22_n_5,
      I1 => add_ln1040_fu_1293_p2_carry(2),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(18),
      I4 => add_ln1040_fu_1293_p2_carry_0(2),
      I5 => \^q0\(10),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(2)
    );
add_ln1040_fu_1293_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_23_n_5,
      I1 => add_ln1040_fu_1293_p2_carry(1),
      I2 => \add_ln1030_3_reg_2090_reg[7]\,
      I3 => \^q0\(17),
      I4 => add_ln1040_fu_1293_p2_carry_0(1),
      I5 => \^q0\(9),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(1)
    );
add_ln1040_fu_1293_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D52AEAD515EA2A"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \^q0\(16),
      I4 => add_ln1040_fu_1293_p2_carry_0(0),
      I5 => \^q0\(8),
      O => \^p_0_0_0116117581769_i_fu_168_reg[7]\(0)
    );
add_ln1040_fu_1293_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_24_n_5,
      I1 => \ap_phi_mux_up_2_phi_fu_475_p4__15\(7),
      I2 => add_ln1040_fu_1293_p2_carry_i_17_n_5,
      I3 => \add_ln1040_fu_1293_p2_carry__0\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\,
      I5 => \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\,
      O => \p_0_0_0116217561767_i_fu_164_reg[7]\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 16),
      CASDOUTA(15) => ram_reg_bram_0_n_25,
      CASDOUTA(14) => ram_reg_bram_0_n_26,
      CASDOUTA(13) => ram_reg_bram_0_n_27,
      CASDOUTA(12) => ram_reg_bram_0_n_28,
      CASDOUTA(11) => ram_reg_bram_0_n_29,
      CASDOUTA(10) => ram_reg_bram_0_n_30,
      CASDOUTA(9) => ram_reg_bram_0_n_31,
      CASDOUTA(8) => ram_reg_bram_0_n_32,
      CASDOUTA(7) => ram_reg_bram_0_n_33,
      CASDOUTA(6) => ram_reg_bram_0_n_34,
      CASDOUTA(5) => ram_reg_bram_0_n_35,
      CASDOUTA(4) => ram_reg_bram_0_n_36,
      CASDOUTA(3) => ram_reg_bram_0_n_37,
      CASDOUTA(2) => ram_reg_bram_0_n_38,
      CASDOUTA(1) => ram_reg_bram_0_n_39,
      CASDOUTA(0) => ram_reg_bram_0_n_40,
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 2),
      CASDOUTPA(1) => ram_reg_bram_0_n_139,
      CASDOUTPA(0) => ram_reg_bram_0_n_140,
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__6_n_5\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_0_i_20__1_n_5\,
      WEA(2) => \ram_reg_bram_0_i_20__1_n_5\,
      WEA(1) => \ram_reg_bram_0_i_20__1_n_5\,
      WEA(0) => \ram_reg_bram_0_i_20__1_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln891_reg_1978,
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_2_0(11),
      O => \ram_reg_bram_0_i_1__6_n_5\
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_bram_2_0(11),
      O => \ram_reg_bram_0_i_20__1_n_5\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 16) => B"0000000000000000",
      CASDINA(15) => ram_reg_bram_0_n_25,
      CASDINA(14) => ram_reg_bram_0_n_26,
      CASDINA(13) => ram_reg_bram_0_n_27,
      CASDINA(12) => ram_reg_bram_0_n_28,
      CASDINA(11) => ram_reg_bram_0_n_29,
      CASDINA(10) => ram_reg_bram_0_n_30,
      CASDINA(9) => ram_reg_bram_0_n_31,
      CASDINA(8) => ram_reg_bram_0_n_32,
      CASDINA(7) => ram_reg_bram_0_n_33,
      CASDINA(6) => ram_reg_bram_0_n_34,
      CASDINA(5) => ram_reg_bram_0_n_35,
      CASDINA(4) => ram_reg_bram_0_n_36,
      CASDINA(3) => ram_reg_bram_0_n_37,
      CASDINA(2) => ram_reg_bram_0_n_38,
      CASDINA(1) => ram_reg_bram_0_n_39,
      CASDINA(0) => ram_reg_bram_0_n_40,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 2) => B"00",
      CASDINPA(1) => ram_reg_bram_0_n_139,
      CASDINPA(0) => ram_reg_bram_0_n_140,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => \ram_reg_bram_0_i_20__1_n_5\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => lineBuffer_2_ce0_local,
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 16),
      DOUTADOUT(15 downto 0) => \^q0\(15 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 2),
      DOUTPADOUTP(1 downto 0) => \^q0\(17 downto 16),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_1_i_2__1_n_5\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_0(11),
      WEA(2) => ram_reg_bram_2_0(11),
      WEA(1) => ram_reg_bram_2_0(11),
      WEA(0) => ram_reg_bram_2_0(11),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln891_reg_1978,
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_2_0(11),
      O => \ram_reg_bram_1_i_2__1_n_5\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_2_0(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => d0(23 downto 18),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 6),
      DOUTADOUT(5 downto 0) => \^q0\(23 downto 18),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_2_ce0_local,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\select_ln1039_reg_2095[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I1 => add_ln1039_fu_1203_p2(1),
      I2 => add_ln1039_fu_1203_p2(0),
      O => select_ln1039_fu_1265_p3(0)
    );
\select_ln1039_reg_2095[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888DDDD8888888D"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \select_ln1039_reg_2095_reg[10]_0\,
      I2 => add_ln1039_fu_1203_p2(8),
      I3 => \select_ln1039_reg_2095_reg[10]_1\,
      I4 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I5 => \select_ln1039_reg_2095[10]_i_3_n_5\,
      O => \select_ln1039_reg_2095_reg[10]\
    );
\select_ln1039_reg_2095[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFEFF"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(8),
      I1 => \select_ln1039_reg_2095_reg[5]_0\,
      I2 => add_ln1039_fu_1203_p2(6),
      I3 => \select_ln1039_reg_2095_reg[5]\,
      I4 => add_ln1039_fu_1203_p2(7),
      O => \select_ln1039_reg_2095[10]_i_3_n_5\
    );
\select_ln1039_reg_2095[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(0),
      I1 => add_ln1039_fu_1203_p2(1),
      I2 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I3 => add_ln1039_fu_1203_p2(2),
      O => select_ln1039_fu_1265_p3(1)
    );
\select_ln1039_reg_2095[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(0),
      I1 => add_ln1039_fu_1203_p2(1),
      I2 => add_ln1039_fu_1203_p2(2),
      I3 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I4 => add_ln1039_fu_1203_p2(3),
      O => select_ln1039_fu_1265_p3(2)
    );
\select_ln1039_reg_2095[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(3),
      I1 => add_ln1039_fu_1203_p2(0),
      I2 => add_ln1039_fu_1203_p2(1),
      I3 => add_ln1039_fu_1203_p2(2),
      I4 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I5 => add_ln1039_fu_1203_p2(4),
      O => select_ln1039_fu_1265_p3(3)
    );
\select_ln1039_reg_2095[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \select_ln1039_reg_2095_reg[4]\,
      I1 => \select_ln1039_reg_2095_reg[4]_0\,
      I2 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I3 => add_ln1039_fu_1203_p2(5),
      O => select_ln1039_fu_1265_p3(4)
    );
\select_ln1039_reg_2095[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F609"
    )
        port map (
      I0 => \select_ln1039_reg_2095_reg[5]\,
      I1 => \select_ln1039_reg_2095_reg[5]_0\,
      I2 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I3 => add_ln1039_fu_1203_p2(6),
      O => select_ln1039_fu_1265_p3(5)
    );
\select_ln1039_reg_2095[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7E0081"
    )
        port map (
      I0 => \select_ln1039_reg_2095_reg[5]\,
      I1 => add_ln1039_fu_1203_p2(6),
      I2 => \select_ln1039_reg_2095_reg[5]_0\,
      I3 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I4 => add_ln1039_fu_1203_p2(7),
      O => select_ln1039_fu_1265_p3(6)
    );
\select_ln1039_reg_2095[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFE00008001"
    )
        port map (
      I0 => \select_ln1039_reg_2095_reg[5]\,
      I1 => add_ln1039_fu_1203_p2(7),
      I2 => \select_ln1039_reg_2095_reg[5]_0\,
      I3 => add_ln1039_fu_1203_p2(6),
      I4 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I5 => add_ln1039_fu_1203_p2(8),
      O => select_ln1039_fu_1265_p3(7)
    );
\select_ln1039_reg_2095[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(8),
      I1 => \select_ln1039_reg_2095_reg[5]_0\,
      I2 => add_ln1039_fu_1203_p2(6),
      I3 => \select_ln1039_reg_2095_reg[5]\,
      I4 => add_ln1039_fu_1203_p2(7),
      I5 => \select_ln1039_reg_2095_reg[10]_2\(0),
      O => select_ln1039_fu_1265_p3(8)
    );
\select_ln1039_reg_2095[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555544"
    )
        port map (
      I0 => \select_ln1039_reg_2095_reg[10]_2\(0),
      I1 => add_ln1039_fu_1203_p2(7),
      I2 => \select_ln1039_reg_2095_reg[5]\,
      I3 => add_ln1039_fu_1203_p2(6),
      I4 => \select_ln1039_reg_2095_reg[5]_0\,
      I5 => add_ln1039_fu_1203_p2(8),
      O => select_ln1039_fu_1265_p3(9)
    );
\select_ln1040_reg_2100[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => CO(0),
      I1 => add_ln1040_fu_1293_p2(1),
      I2 => add_ln1040_fu_1293_p2(0),
      O => select_ln1040_fu_1355_p3(0)
    );
\select_ln1040_reg_2100[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888DDDD8888888D"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \select_ln1040_reg_2100_reg[10]_0\,
      I2 => add_ln1040_fu_1293_p2(8),
      I3 => \select_ln1040_reg_2100_reg[10]_1\,
      I4 => CO(0),
      I5 => \select_ln1040_reg_2100[10]_i_3_n_5\,
      O => \select_ln1040_reg_2100_reg[10]\
    );
\select_ln1040_reg_2100[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFEFF"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(8),
      I1 => \select_ln1040_reg_2100_reg[5]_0\,
      I2 => add_ln1040_fu_1293_p2(6),
      I3 => \select_ln1040_reg_2100_reg[5]\,
      I4 => add_ln1040_fu_1293_p2(7),
      O => \select_ln1040_reg_2100[10]_i_3_n_5\
    );
\select_ln1040_reg_2100[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(0),
      I1 => add_ln1040_fu_1293_p2(1),
      I2 => CO(0),
      I3 => add_ln1040_fu_1293_p2(2),
      O => select_ln1040_fu_1355_p3(1)
    );
\select_ln1040_reg_2100[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(0),
      I1 => add_ln1040_fu_1293_p2(1),
      I2 => add_ln1040_fu_1293_p2(2),
      I3 => CO(0),
      I4 => add_ln1040_fu_1293_p2(3),
      O => select_ln1040_fu_1355_p3(2)
    );
\select_ln1040_reg_2100[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(3),
      I1 => add_ln1040_fu_1293_p2(0),
      I2 => add_ln1040_fu_1293_p2(1),
      I3 => add_ln1040_fu_1293_p2(2),
      I4 => CO(0),
      I5 => add_ln1040_fu_1293_p2(4),
      O => select_ln1040_fu_1355_p3(3)
    );
\select_ln1040_reg_2100[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \select_ln1040_reg_2100_reg[4]\,
      I1 => \select_ln1040_reg_2100_reg[4]_0\,
      I2 => CO(0),
      I3 => add_ln1040_fu_1293_p2(5),
      O => select_ln1040_fu_1355_p3(4)
    );
\select_ln1040_reg_2100[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F609"
    )
        port map (
      I0 => \select_ln1040_reg_2100_reg[5]\,
      I1 => \select_ln1040_reg_2100_reg[5]_0\,
      I2 => CO(0),
      I3 => add_ln1040_fu_1293_p2(6),
      O => select_ln1040_fu_1355_p3(5)
    );
\select_ln1040_reg_2100[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7E0081"
    )
        port map (
      I0 => \select_ln1040_reg_2100_reg[5]\,
      I1 => add_ln1040_fu_1293_p2(6),
      I2 => \select_ln1040_reg_2100_reg[5]_0\,
      I3 => CO(0),
      I4 => add_ln1040_fu_1293_p2(7),
      O => select_ln1040_fu_1355_p3(6)
    );
\select_ln1040_reg_2100[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFE00008001"
    )
        port map (
      I0 => \select_ln1040_reg_2100_reg[5]\,
      I1 => add_ln1040_fu_1293_p2(7),
      I2 => \select_ln1040_reg_2100_reg[5]_0\,
      I3 => add_ln1040_fu_1293_p2(6),
      I4 => CO(0),
      I5 => add_ln1040_fu_1293_p2(8),
      O => select_ln1040_fu_1355_p3(7)
    );
\select_ln1040_reg_2100[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(8),
      I1 => \select_ln1040_reg_2100_reg[5]_0\,
      I2 => add_ln1040_fu_1293_p2(6),
      I3 => \select_ln1040_reg_2100_reg[5]\,
      I4 => add_ln1040_fu_1293_p2(7),
      I5 => CO(0),
      O => select_ln1040_fu_1355_p3(8)
    );
\select_ln1040_reg_2100[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555544"
    )
        port map (
      I0 => CO(0),
      I1 => add_ln1040_fu_1293_p2(7),
      I2 => \select_ln1040_reg_2100_reg[5]\,
      I3 => add_ln1040_fu_1293_p2(6),
      I4 => \select_ln1040_reg_2100_reg[5]_0\,
      I5 => add_ln1040_fu_1293_p2(8),
      O => select_ln1040_fu_1355_p3(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    lineBuffer_1_q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \lineBuffer_1_addr_reg_2172_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_2178_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_2178_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_2178_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    LineBufVal_2_fu_1176_p4 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_2 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_3 : in STD_LOGIC;
    lineBuffer_1_we0_local : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    and_ln833_reg_2201_pp0_iter2_reg : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\ : in STD_LOGIC;
    icmp_ln643_reg_2162 : in STD_LOGIC;
    ram_reg_bram_1_4 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    imgG_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ram_reg_bram_0_i_33__0_0\ : in STD_LOGIC;
    \p_0_0_09481392_i_fu_270_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init : in STD_LOGIC;
    \p_0_0_09481392_i_fu_270_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_fu_262_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_fu_262_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_fu_266_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_fu_266_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal \^linebuffer_1_addr_reg_2172_reg[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^linebuffer_1_q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_bram_0_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__0_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_143 : STD_LOGIC;
  signal ram_reg_bram_0_n_144 : STD_LOGIC;
  signal ram_reg_bram_0_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_0_n_71 : STD_LOGIC;
  signal ram_reg_bram_0_n_72 : STD_LOGIC;
  signal ram_reg_bram_1_i_3_n_5 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__0\ : label is "soft_lutpair269";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_3 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_5 : label is "soft_lutpair269";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
begin
  WEA(0) <= \^wea\(0);
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
  \lineBuffer_1_addr_reg_2172_reg[11]\(0) <= \^linebuffer_1_addr_reg_2172_reg[11]\(0);
  lineBuffer_1_q1(23 downto 0) <= \^linebuffer_1_q1\(23 downto 0);
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(8),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(0)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(9),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(1),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(1)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(10),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(2)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(11),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(3),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(3)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(12),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(4)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(13),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(5),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(5)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(14),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(6),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(6)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(15),
      I1 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(7),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_1(7)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(16),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(17),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(1),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(18),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(19),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(3),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(20),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(21),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(5),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(22),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(6),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(23),
      I1 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(7),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => D(7)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(0),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(0)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(1),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(1),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(1)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(2),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(2)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(3),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(3),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(3)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(4),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(4)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(5),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(5),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(5)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(6),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(6),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(6)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^linebuffer_1_q1\(7),
      I1 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(7),
      I2 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_4,
      O => ram_reg_bram_1_0(7)
    );
\p_0_0_09481392_i_fu_270[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(0),
      I3 => \^linebuffer_1_q1\(16),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(0),
      O => \cmp161_i_reg_2178_reg[0]\(0)
    );
\p_0_0_09481392_i_fu_270[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(1),
      I3 => \^linebuffer_1_q1\(17),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(1),
      O => \cmp161_i_reg_2178_reg[0]\(1)
    );
\p_0_0_09481392_i_fu_270[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(2),
      I3 => \^linebuffer_1_q1\(18),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(2),
      O => \cmp161_i_reg_2178_reg[0]\(2)
    );
\p_0_0_09481392_i_fu_270[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(3),
      I3 => \^linebuffer_1_q1\(19),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(3),
      O => \cmp161_i_reg_2178_reg[0]\(3)
    );
\p_0_0_09481392_i_fu_270[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(4),
      I3 => \^linebuffer_1_q1\(20),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(4),
      O => \cmp161_i_reg_2178_reg[0]\(4)
    );
\p_0_0_09481392_i_fu_270[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(5),
      I3 => \^linebuffer_1_q1\(21),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(5),
      O => \cmp161_i_reg_2178_reg[0]\(5)
    );
\p_0_0_09481392_i_fu_270[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(6),
      I3 => \^linebuffer_1_q1\(22),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(6),
      O => \cmp161_i_reg_2178_reg[0]\(6)
    );
\p_0_0_09481392_i_fu_270[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09481392_i_fu_270_reg[7]\(7),
      I3 => \^linebuffer_1_q1\(23),
      I4 => ap_loop_init,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(7),
      O => \cmp161_i_reg_2178_reg[0]\(7)
    );
\p_0_0_09491389_i_fu_266[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(0),
      I3 => \^linebuffer_1_q1\(8),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(0),
      O => \cmp161_i_reg_2178_reg[0]_1\(0)
    );
\p_0_0_09491389_i_fu_266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(1),
      I3 => \^linebuffer_1_q1\(9),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(1),
      O => \cmp161_i_reg_2178_reg[0]_1\(1)
    );
\p_0_0_09491389_i_fu_266[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(2),
      I3 => \^linebuffer_1_q1\(10),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(2),
      O => \cmp161_i_reg_2178_reg[0]_1\(2)
    );
\p_0_0_09491389_i_fu_266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(3),
      I3 => \^linebuffer_1_q1\(11),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(3),
      O => \cmp161_i_reg_2178_reg[0]_1\(3)
    );
\p_0_0_09491389_i_fu_266[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(4),
      I3 => \^linebuffer_1_q1\(12),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(4),
      O => \cmp161_i_reg_2178_reg[0]_1\(4)
    );
\p_0_0_09491389_i_fu_266[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(5),
      I3 => \^linebuffer_1_q1\(13),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(5),
      O => \cmp161_i_reg_2178_reg[0]_1\(5)
    );
\p_0_0_09491389_i_fu_266[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(6),
      I3 => \^linebuffer_1_q1\(14),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(6),
      O => \cmp161_i_reg_2178_reg[0]_1\(6)
    );
\p_0_0_09491389_i_fu_266[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]\(7),
      I3 => \^linebuffer_1_q1\(15),
      I4 => ap_loop_init,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_0\(7),
      O => \cmp161_i_reg_2178_reg[0]_1\(7)
    );
\p_0_0_09501386_i_fu_262[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(0),
      I3 => \^linebuffer_1_q1\(0),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(0),
      O => \cmp161_i_reg_2178_reg[0]_0\(0)
    );
\p_0_0_09501386_i_fu_262[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(1),
      I3 => \^linebuffer_1_q1\(1),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(1),
      O => \cmp161_i_reg_2178_reg[0]_0\(1)
    );
\p_0_0_09501386_i_fu_262[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(2),
      I3 => \^linebuffer_1_q1\(2),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(2),
      O => \cmp161_i_reg_2178_reg[0]_0\(2)
    );
\p_0_0_09501386_i_fu_262[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(3),
      I3 => \^linebuffer_1_q1\(3),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(3),
      O => \cmp161_i_reg_2178_reg[0]_0\(3)
    );
\p_0_0_09501386_i_fu_262[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(4),
      I3 => \^linebuffer_1_q1\(4),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(4),
      O => \cmp161_i_reg_2178_reg[0]_0\(4)
    );
\p_0_0_09501386_i_fu_262[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(5),
      I3 => \^linebuffer_1_q1\(5),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(5),
      O => \cmp161_i_reg_2178_reg[0]_0\(5)
    );
\p_0_0_09501386_i_fu_262[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(6),
      I3 => \^linebuffer_1_q1\(6),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(6),
      O => \cmp161_i_reg_2178_reg[0]_0\(6)
    );
\p_0_0_09501386_i_fu_262[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]\(7),
      I3 => \^linebuffer_1_q1\(7),
      I4 => ap_loop_init,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_0\(7),
      O => \cmp161_i_reg_2178_reg[0]_0\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_57,
      CASDOUTB(14) => ram_reg_bram_0_n_58,
      CASDOUTB(13) => ram_reg_bram_0_n_59,
      CASDOUTB(12) => ram_reg_bram_0_n_60,
      CASDOUTB(11) => ram_reg_bram_0_n_61,
      CASDOUTB(10) => ram_reg_bram_0_n_62,
      CASDOUTB(9) => ram_reg_bram_0_n_63,
      CASDOUTB(8) => ram_reg_bram_0_n_64,
      CASDOUTB(7) => ram_reg_bram_0_n_65,
      CASDOUTB(6) => ram_reg_bram_0_n_66,
      CASDOUTB(5) => ram_reg_bram_0_n_67,
      CASDOUTB(4) => ram_reg_bram_0_n_68,
      CASDOUTB(3) => ram_reg_bram_0_n_69,
      CASDOUTB(2) => ram_reg_bram_0_n_70,
      CASDOUTB(1) => ram_reg_bram_0_n_71,
      CASDOUTB(0) => ram_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_143,
      CASDOUTPB(0) => ram_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_5,
      CASOUTSBITERR => ram_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => LineBufVal_2_fu_1176_p4(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => LineBufVal_2_fu_1176_p4(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__3_n_5\,
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln643_reg_2162,
      I3 => ram_reg_bram_1_4,
      I4 => Q(11),
      O => \ram_reg_bram_0_i_1__3_n_5\
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => Q(11),
      O => \^wea\(0)
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \ram_reg_bram_0_i_39__0_n_5\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => and_ln833_reg_2201_pp0_iter2_reg,
      I3 => imgRB_full_n,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\ram_reg_bram_0_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => imgG_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ram_reg_bram_0_i_33__0_0\,
      I3 => ram_reg_bram_1_4,
      I4 => icmp_ln643_reg_2162,
      O => \ram_reg_bram_0_i_39__0_n_5\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_57,
      CASDINB(14) => ram_reg_bram_0_n_58,
      CASDINB(13) => ram_reg_bram_0_n_59,
      CASDINB(12) => ram_reg_bram_0_n_60,
      CASDINB(11) => ram_reg_bram_0_n_61,
      CASDINB(10) => ram_reg_bram_0_n_62,
      CASDINB(9) => ram_reg_bram_0_n_63,
      CASDINB(8) => ram_reg_bram_0_n_64,
      CASDINB(7) => ram_reg_bram_0_n_65,
      CASDINB(6) => ram_reg_bram_0_n_66,
      CASDINB(5) => ram_reg_bram_0_n_67,
      CASDINB(4) => ram_reg_bram_0_n_68,
      CASDINB(3) => ram_reg_bram_0_n_69,
      CASDINB(2) => ram_reg_bram_0_n_70,
      CASDINB(1) => ram_reg_bram_0_n_71,
      CASDINB(0) => ram_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_143,
      CASDINPB(0) => ram_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_2,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ce1,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_5,
      CASINSBITERR => ram_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => LineBufVal_2_fu_1176_p4(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => LineBufVal_2_fu_1176_p4(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^linebuffer_1_q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^linebuffer_1_q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_i_3_n_5,
      ENBWREN => ram_reg_bram_1_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^linebuffer_1_addr_reg_2172_reg[11]\(0),
      WEA(2) => \^linebuffer_1_addr_reg_2172_reg[11]\(0),
      WEA(1) => \^linebuffer_1_addr_reg_2172_reg[11]\(0),
      WEA(0) => \^linebuffer_1_addr_reg_2172_reg[11]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln643_reg_2162,
      I3 => ram_reg_bram_1_4,
      I4 => Q(11),
      O => ram_reg_bram_1_i_3_n_5
    );
ram_reg_bram_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      O => \^linebuffer_1_addr_reg_2172_reg[11]\(0)
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => address1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => LineBufVal_2_fu_1176_p4(23 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000000111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 6),
      DOUTBDOUT(5 downto 0) => \^linebuffer_1_q1\(23 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_1_we0_local,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_0(0),
      WEA(2) => ram_reg_bram_2_0(0),
      WEA(1) => ram_reg_bram_2_0(0),
      WEA(0) => ram_reg_bram_2_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    ram_reg_bram_2_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    lineBuffer_address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    cmp59_i_reg_465 : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    and_ln1052_reg_2016_pp0_iter2_reg : in STD_LOGIC;
    icmp_ln891_reg_1978 : in STD_LOGIC;
    ram_reg_bram_2_1 : in STD_LOGIC;
    cmp203_i_reg_470 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal lineBuffer_ce1_local : STD_LOGIC;
  signal lineBuffer_we0_local : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_bram_0_i_1__5_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_22__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_23__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_32__1_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_143 : STD_LOGIC;
  signal ram_reg_bram_0_n_144 : STD_LOGIC;
  signal ram_reg_bram_0_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_0_n_71 : STD_LOGIC;
  signal ram_reg_bram_0_n_72 : STD_LOGIC;
  signal \ram_reg_bram_1_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_1_i_5__0_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__1\ : label is "soft_lutpair199";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_5__0\ : label is "soft_lutpair199";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_9__0\ : label is "soft_lutpair198";
begin
  DOUTBDOUT(15 downto 0) <= \^doutbdout\(15 downto 0);
  WEA(0) <= \^wea\(0);
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
  q1(7 downto 0) <= \^q1\(7 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => lineBuffer_address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_57,
      CASDOUTB(14) => ram_reg_bram_0_n_58,
      CASDOUTB(13) => ram_reg_bram_0_n_59,
      CASDOUTB(12) => ram_reg_bram_0_n_60,
      CASDOUTB(11) => ram_reg_bram_0_n_61,
      CASDOUTB(10) => ram_reg_bram_0_n_62,
      CASDOUTB(9) => ram_reg_bram_0_n_63,
      CASDOUTB(8) => ram_reg_bram_0_n_64,
      CASDOUTB(7) => ram_reg_bram_0_n_65,
      CASDOUTB(6) => ram_reg_bram_0_n_66,
      CASDOUTB(5) => ram_reg_bram_0_n_67,
      CASDOUTB(4) => ram_reg_bram_0_n_68,
      CASDOUTB(3) => ram_reg_bram_0_n_69,
      CASDOUTB(2) => ram_reg_bram_0_n_70,
      CASDOUTB(1) => ram_reg_bram_0_n_71,
      CASDOUTB(0) => ram_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_143,
      CASDOUTPB(0) => ram_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_5,
      CASOUTSBITERR => ram_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__5_n_5\,
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_0_i_32__1_n_5\,
      WEA(2) => \ram_reg_bram_0_i_32__1_n_5\,
      WEA(1) => \ram_reg_bram_0_i_32__1_n_5\,
      WEA(0) => \ram_reg_bram_0_i_32__1_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(7),
      I4 => ram_reg_bram_2_3(7),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(7)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(6),
      I4 => ram_reg_bram_2_3(6),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(6)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(5),
      I4 => ram_reg_bram_2_3(5),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(5)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(4),
      I4 => ram_reg_bram_2_3(4),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(4)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(3),
      I4 => ram_reg_bram_2_3(3),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(3)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(2),
      I4 => ram_reg_bram_2_3(2),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(2)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(1),
      I4 => ram_reg_bram_2_3(1),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(1)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(0),
      I4 => ram_reg_bram_2_3(0),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(0)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(1),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(17),
      I4 => ram_reg_bram_2_3(17),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(17)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(0),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(16),
      I4 => ram_reg_bram_2_3(16),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(16)
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_1,
      I4 => icmp_ln891_reg_1978,
      I5 => Q(11),
      O => \ram_reg_bram_0_i_1__5_n_5\
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => \ram_reg_bram_0_i_22__1_n_5\,
      I1 => cmp59_i_reg_465,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => imgRB_empty_n,
      I4 => imgRgb_full_n,
      I5 => \ram_reg_bram_0_i_23__1_n_5\,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln891_reg_1978,
      I1 => ram_reg_bram_2_1,
      O => \ram_reg_bram_0_i_22__1_n_5\
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => and_ln1052_reg_2016_pp0_iter2_reg,
      O => \ram_reg_bram_0_i_23__1_n_5\
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(15),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(15),
      I4 => ram_reg_bram_2_3(15),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(15)
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => Q(11),
      O => \ram_reg_bram_0_i_32__1_n_5\
    );
\ram_reg_bram_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(14),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(14),
      I4 => ram_reg_bram_2_3(14),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(14)
    );
\ram_reg_bram_0_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(13),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(13),
      I4 => ram_reg_bram_2_3(13),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(13)
    );
\ram_reg_bram_0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(12),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(12),
      I4 => ram_reg_bram_2_3(12),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(12)
    );
\ram_reg_bram_0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(11),
      I4 => ram_reg_bram_2_3(11),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(11)
    );
\ram_reg_bram_0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(10),
      I4 => ram_reg_bram_2_3(10),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(10)
    );
\ram_reg_bram_0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(9),
      I4 => ram_reg_bram_2_3(9),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(9)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(8),
      I4 => ram_reg_bram_2_3(8),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(8)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => lineBuffer_address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_57,
      CASDINB(14) => ram_reg_bram_0_n_58,
      CASDINB(13) => ram_reg_bram_0_n_59,
      CASDINB(12) => ram_reg_bram_0_n_60,
      CASDINB(11) => ram_reg_bram_0_n_61,
      CASDINB(10) => ram_reg_bram_0_n_62,
      CASDINB(9) => ram_reg_bram_0_n_63,
      CASDINB(8) => ram_reg_bram_0_n_64,
      CASDINB(7) => ram_reg_bram_0_n_65,
      CASDINB(6) => ram_reg_bram_0_n_66,
      CASDINB(5) => ram_reg_bram_0_n_67,
      CASDINB(4) => ram_reg_bram_0_n_68,
      CASDINB(3) => ram_reg_bram_0_n_69,
      CASDINB(2) => ram_reg_bram_0_n_70,
      CASDINB(1) => ram_reg_bram_0_n_71,
      CASDINB(0) => ram_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_143,
      CASDINPB(0) => ram_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_0,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => lineBuffer_ce1_local,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_5,
      CASINSBITERR => ram_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^doutbdout\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(1 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_1_i_3__0_n_5\,
      ENBWREN => ram_reg_bram_1_1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_1_i_5__0_n_5\,
      WEA(2) => \ram_reg_bram_1_i_5__0_n_5\,
      WEA(1) => \ram_reg_bram_1_i_5__0_n_5\,
      WEA(0) => \ram_reg_bram_1_i_5__0_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      O => lineBuffer_ce1_local
    );
\ram_reg_bram_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_1,
      I4 => icmp_ln891_reg_1978,
      I5 => Q(11),
      O => \ram_reg_bram_1_i_3__0_n_5\
    );
\ram_reg_bram_1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => Q(11),
      O => \ram_reg_bram_1_i_5__0_n_5\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => lineBuffer_address1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => d0(23 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000000111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 6),
      DOUTBDOUT(5 downto 0) => \^q1\(7 downto 2),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_we0_local,
      ENBWREN => lineBuffer_ce1_local,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(7),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(23),
      I4 => ram_reg_bram_2_3(23),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(23)
    );
\ram_reg_bram_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln891_reg_1978,
      I3 => ram_reg_bram_2_1,
      I4 => cmp59_i_reg_465,
      O => lineBuffer_we0_local
    );
\ram_reg_bram_2_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(6),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(22),
      I4 => ram_reg_bram_2_3(22),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(22)
    );
\ram_reg_bram_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(5),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(21),
      I4 => ram_reg_bram_2_3(21),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(21)
    );
\ram_reg_bram_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(4),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(20),
      I4 => ram_reg_bram_2_3(20),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(20)
    );
\ram_reg_bram_2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(3),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(19),
      I4 => ram_reg_bram_2_3(19),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(19)
    );
\ram_reg_bram_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(2),
      I1 => cmp203_i_reg_470,
      I2 => cmp59_i_reg_465,
      I3 => ram_reg_bram_2_2(18),
      I4 => ram_reg_bram_2_3(18),
      I5 => ram_reg_bram_1_2,
      O => ram_reg_bram_2_0(18)
    );
\ram_reg_bram_2_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 is
  port (
    ce1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_2_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp59_i_reg_545_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp59_i_reg_545_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp59_i_reg_545_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    LineBufVal_2_fu_1176_p4 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln643_reg_2162 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    imgG_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init : in STD_LOGIC;
    \p_0_2_0_0_09101501_i_fu_258_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09081497_i_fu_250_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09091499_i_fu_254_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_3 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_4 : in STD_LOGIC;
    ram_reg_bram_1_5 : in STD_LOGIC;
    ram_reg_bram_1_6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ce1\ : STD_LOGIC;
  signal lineBuffer_we0_local : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_bram_0_i_1__4_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_143 : STD_LOGIC;
  signal ram_reg_bram_0_n_144 : STD_LOGIC;
  signal ram_reg_bram_0_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_0_n_71 : STD_LOGIC;
  signal ram_reg_bram_0_n_72 : STD_LOGIC;
  signal \ram_reg_bram_1_i_1__0_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_1 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_9 : label is "soft_lutpair270";
begin
  ap_enable_reg_pp0_iter1_reg(0) <= \^ap_enable_reg_pp0_iter1_reg\(0);
  ce1 <= \^ce1\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(0),
      I2 => \^q1\(8),
      I3 => imgG_dout(8),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(0)
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(1),
      I2 => \^q1\(9),
      I3 => imgG_dout(9),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(1)
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(2),
      I2 => \^q1\(10),
      I3 => imgG_dout(10),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(2)
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(3),
      I2 => \^q1\(11),
      I3 => imgG_dout(11),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(3)
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(4),
      I2 => \^q1\(12),
      I3 => imgG_dout(12),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(4)
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(5),
      I2 => \^q1\(13),
      I3 => imgG_dout(13),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(5)
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(6),
      I2 => \^q1\(14),
      I3 => imgG_dout(14),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(6)
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(7),
      I2 => \^q1\(15),
      I3 => imgG_dout(15),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0949_21419_i_fu_278_reg[7]\(7)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(0),
      I2 => \^q1\(16),
      I3 => imgG_dout(16),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(0)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(1),
      I2 => \^q1\(17),
      I3 => imgG_dout(17),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(1)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(2),
      I2 => \^q1\(18),
      I3 => imgG_dout(18),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(2)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(3),
      I2 => \^q1\(19),
      I3 => imgG_dout(19),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(3)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(4),
      I2 => \^q1\(20),
      I3 => imgG_dout(20),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(4)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(5),
      I2 => \^q1\(21),
      I3 => imgG_dout(21),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(5)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(6),
      I2 => \^q1\(22),
      I3 => imgG_dout(22),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(6)
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(7),
      I2 => \^q1\(23),
      I3 => imgG_dout(23),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0948_21422_i_fu_282_reg[7]\(7)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(0),
      I2 => \^q1\(0),
      I3 => imgG_dout(0),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(0)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(1),
      I2 => \^q1\(1),
      I3 => imgG_dout(1),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(1)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(2),
      I2 => \^q1\(2),
      I3 => imgG_dout(2),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(2)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(3),
      I2 => \^q1\(3),
      I3 => imgG_dout(3),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(3)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(4),
      I2 => \^q1\(4),
      I3 => imgG_dout(4),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(4)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(5),
      I2 => \^q1\(5),
      I3 => imgG_dout(5),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(5)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(6),
      I2 => \^q1\(6),
      I3 => imgG_dout(6),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(6)
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(7),
      I2 => \^q1\(7),
      I3 => imgG_dout(7),
      I4 => \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\,
      I5 => ram_reg_bram_1_2,
      O => \p_0_0_0950_21416_i_fu_274_reg[7]\(7)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(8),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(0)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(1),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(1)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(10),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(2)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(3),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(3)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(12),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(4)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(5),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(5)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(14),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(6),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(6)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(7),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_1_0(7)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(16),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(0)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(17),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(1),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(1)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(18),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(2)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(19),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(3),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(3)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(20),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(4)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(21),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(5),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(5)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(22),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(6),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(6)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(23),
      I1 => \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(7),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => ram_reg_bram_2_0(7)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(0),
      I1 => Q(0),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(1),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(2),
      I1 => Q(2),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(3),
      I1 => Q(3),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(4),
      I1 => Q(4),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(5),
      I1 => Q(5),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(6),
      I1 => Q(6),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_pix_reg_601[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^q1\(7),
      I1 => Q(7),
      I2 => \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\,
      I3 => icmp_ln643_reg_2162,
      I4 => ram_reg_bram_1_1,
      O => D(7)
    );
\p_0_0_0_0_09081497_i_fu_250[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(0),
      I2 => imgG_dout(0),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(0),
      O => \cmp59_i_reg_545_reg[0]_0\(0)
    );
\p_0_0_0_0_09081497_i_fu_250[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(1),
      I2 => imgG_dout(1),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(1),
      O => \cmp59_i_reg_545_reg[0]_0\(1)
    );
\p_0_0_0_0_09081497_i_fu_250[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(2),
      I2 => imgG_dout(2),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(2),
      O => \cmp59_i_reg_545_reg[0]_0\(2)
    );
\p_0_0_0_0_09081497_i_fu_250[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(3),
      I2 => imgG_dout(3),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(3),
      O => \cmp59_i_reg_545_reg[0]_0\(3)
    );
\p_0_0_0_0_09081497_i_fu_250[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(4),
      I2 => imgG_dout(4),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(4),
      O => \cmp59_i_reg_545_reg[0]_0\(4)
    );
\p_0_0_0_0_09081497_i_fu_250[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(5),
      I2 => imgG_dout(5),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(5),
      O => \cmp59_i_reg_545_reg[0]_0\(5)
    );
\p_0_0_0_0_09081497_i_fu_250[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(6),
      I2 => imgG_dout(6),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(6),
      O => \cmp59_i_reg_545_reg[0]_0\(6)
    );
\p_0_0_0_0_09081497_i_fu_250[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(7),
      I2 => imgG_dout(7),
      I3 => ap_loop_init,
      I4 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(7),
      O => \cmp59_i_reg_545_reg[0]_0\(7)
    );
\p_0_1_0_0_09091499_i_fu_254[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(8),
      I2 => imgG_dout(8),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(0),
      O => \cmp59_i_reg_545_reg[0]_1\(0)
    );
\p_0_1_0_0_09091499_i_fu_254[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(9),
      I2 => imgG_dout(9),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(1),
      O => \cmp59_i_reg_545_reg[0]_1\(1)
    );
\p_0_1_0_0_09091499_i_fu_254[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(10),
      I2 => imgG_dout(10),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(2),
      O => \cmp59_i_reg_545_reg[0]_1\(2)
    );
\p_0_1_0_0_09091499_i_fu_254[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(11),
      I2 => imgG_dout(11),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(3),
      O => \cmp59_i_reg_545_reg[0]_1\(3)
    );
\p_0_1_0_0_09091499_i_fu_254[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(12),
      I2 => imgG_dout(12),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(4),
      O => \cmp59_i_reg_545_reg[0]_1\(4)
    );
\p_0_1_0_0_09091499_i_fu_254[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(13),
      I2 => imgG_dout(13),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(5),
      O => \cmp59_i_reg_545_reg[0]_1\(5)
    );
\p_0_1_0_0_09091499_i_fu_254[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(14),
      I2 => imgG_dout(14),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(6),
      O => \cmp59_i_reg_545_reg[0]_1\(6)
    );
\p_0_1_0_0_09091499_i_fu_254[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(15),
      I2 => imgG_dout(15),
      I3 => ap_loop_init,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(7),
      O => \cmp59_i_reg_545_reg[0]_1\(7)
    );
\p_0_2_0_0_09101501_i_fu_258[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(16),
      I2 => imgG_dout(16),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(0),
      O => \cmp59_i_reg_545_reg[0]\(0)
    );
\p_0_2_0_0_09101501_i_fu_258[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(17),
      I2 => imgG_dout(17),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(1),
      O => \cmp59_i_reg_545_reg[0]\(1)
    );
\p_0_2_0_0_09101501_i_fu_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(18),
      I2 => imgG_dout(18),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(2),
      O => \cmp59_i_reg_545_reg[0]\(2)
    );
\p_0_2_0_0_09101501_i_fu_258[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(19),
      I2 => imgG_dout(19),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(3),
      O => \cmp59_i_reg_545_reg[0]\(3)
    );
\p_0_2_0_0_09101501_i_fu_258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(20),
      I2 => imgG_dout(20),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(4),
      O => \cmp59_i_reg_545_reg[0]\(4)
    );
\p_0_2_0_0_09101501_i_fu_258[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(21),
      I2 => imgG_dout(21),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(5),
      O => \cmp59_i_reg_545_reg[0]\(5)
    );
\p_0_2_0_0_09101501_i_fu_258[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(22),
      I2 => imgG_dout(22),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(6),
      O => \cmp59_i_reg_545_reg[0]\(6)
    );
\p_0_2_0_0_09101501_i_fu_258[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => \^q1\(23),
      I2 => imgG_dout(23),
      I3 => ap_loop_init,
      I4 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(7),
      O => \cmp59_i_reg_545_reg[0]\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_2(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_57,
      CASDOUTB(14) => ram_reg_bram_0_n_58,
      CASDOUTB(13) => ram_reg_bram_0_n_59,
      CASDOUTB(12) => ram_reg_bram_0_n_60,
      CASDOUTB(11) => ram_reg_bram_0_n_61,
      CASDOUTB(10) => ram_reg_bram_0_n_62,
      CASDOUTB(9) => ram_reg_bram_0_n_63,
      CASDOUTB(8) => ram_reg_bram_0_n_64,
      CASDOUTB(7) => ram_reg_bram_0_n_65,
      CASDOUTB(6) => ram_reg_bram_0_n_66,
      CASDOUTB(5) => ram_reg_bram_0_n_67,
      CASDOUTB(4) => ram_reg_bram_0_n_68,
      CASDOUTB(3) => ram_reg_bram_0_n_69,
      CASDOUTB(2) => ram_reg_bram_0_n_70,
      CASDOUTB(1) => ram_reg_bram_0_n_71,
      CASDOUTB(0) => ram_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_143,
      CASDOUTPB(0) => ram_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_5,
      CASOUTSBITERR => ram_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => imgG_dout(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => imgG_dout(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__4_n_5\,
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(15),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(15),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(15)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(14),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(14),
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(14)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(13),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(13),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(13)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(12),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(12),
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(12)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(11),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(11),
      I4 => \SRL_SIG_reg[0]_0\(11),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(11)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(10),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(10),
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(10)
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => ram_reg_bram_1_1,
      I2 => icmp_ln643_reg_2162,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => ram_reg_bram_2_2(11),
      O => \ram_reg_bram_0_i_1__4_n_5\
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(9),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(9),
      I4 => \SRL_SIG_reg[0]_0\(9),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(9)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(8),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(8),
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(8)
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(7),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(7),
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(7)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(6),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(6),
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(6)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(5),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(5),
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(5)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(4),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(4),
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(4)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(3),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(3),
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(3)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(2),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(2),
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(2)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(1),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(1),
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(1)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(0),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(0),
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(0)
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(17),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(17),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(17)
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(16),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(16),
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(16)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_2(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_57,
      CASDINB(14) => ram_reg_bram_0_n_58,
      CASDINB(13) => ram_reg_bram_0_n_59,
      CASDINB(12) => ram_reg_bram_0_n_60,
      CASDINB(11) => ram_reg_bram_0_n_61,
      CASDINB(10) => ram_reg_bram_0_n_62,
      CASDINB(9) => ram_reg_bram_0_n_63,
      CASDINB(8) => ram_reg_bram_0_n_64,
      CASDINB(7) => ram_reg_bram_0_n_65,
      CASDINB(6) => ram_reg_bram_0_n_66,
      CASDINB(5) => ram_reg_bram_0_n_67,
      CASDINB(4) => ram_reg_bram_0_n_68,
      CASDINB(3) => ram_reg_bram_0_n_69,
      CASDINB(2) => ram_reg_bram_0_n_70,
      CASDINB(1) => ram_reg_bram_0_n_71,
      CASDINB(0) => ram_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_143,
      CASDINPB(0) => ram_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_4,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => \^ce1\,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_5,
      CASINSBITERR => ram_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => imgG_dout(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => imgG_dout(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_1_i_1__0_n_5\,
      ENBWREN => ram_reg_bram_1_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_6(0),
      WEA(2) => ram_reg_bram_1_6(0),
      WEA(1) => ram_reg_bram_1_6(0),
      WEA(0) => ram_reg_bram_1_6(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => ram_reg_bram_1_2,
      I1 => ram_reg_bram_1_1,
      I2 => icmp_ln643_reg_2162,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => ram_reg_bram_2_2(11),
      O => \ram_reg_bram_1_i_1__0_n_5\
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => \^ce1\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_2_2(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => address1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => imgG_dout(23 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000000111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 6),
      DOUTBDOUT(5 downto 0) => \^q1\(23 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_we0_local,
      ENBWREN => \^ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEA(2) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEA(1) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEA(0) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln643_reg_2162,
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      O => lineBuffer_we0_local
    );
ram_reg_bram_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(23),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(23),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(23)
    );
ram_reg_bram_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(22),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(22),
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(22)
    );
ram_reg_bram_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(21),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(21),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(21)
    );
ram_reg_bram_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(20),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(20),
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(20)
    );
ram_reg_bram_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(19),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(19),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(19)
    );
ram_reg_bram_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^q1\(18),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_1_2,
      I3 => ram_reg_bram_2_1(18),
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => ram_reg_bram_1_3,
      O => LineBufVal_2_fu_1176_p4(18)
    );
ram_reg_bram_2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => \^ap_enable_reg_pp0_iter1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg is
  port (
    bayerPhase_c_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \x_phase_reg_387_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg is
  signal \SRL_SIG_reg_n_5_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[0]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[10]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[11]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[12]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[13]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[14]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[2]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[4]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[5]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[6]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[7]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[8]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[9]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \x_phase_reg_387[0]_i_1\ : label is "soft_lutpair321";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg_n_5_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg_n_5_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg_n_5_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg_n_5_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg_n_5_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg_n_5_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg_n_5_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg_n_5_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg_n_5_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg_n_5_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg_n_5_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg_n_5_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg_n_5_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg_n_5_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg_n_5_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg_n_5_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][0]\,
      Q => \SRL_SIG_reg_n_5_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][10]\,
      Q => \SRL_SIG_reg_n_5_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][11]\,
      Q => \SRL_SIG_reg_n_5_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][12]\,
      Q => \SRL_SIG_reg_n_5_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][13]\,
      Q => \SRL_SIG_reg_n_5_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][14]\,
      Q => \SRL_SIG_reg_n_5_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][15]\,
      Q => \SRL_SIG_reg_n_5_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][1]\,
      Q => \SRL_SIG_reg_n_5_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][2]\,
      Q => \SRL_SIG_reg_n_5_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][3]\,
      Q => \SRL_SIG_reg_n_5_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][4]\,
      Q => \SRL_SIG_reg_n_5_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][5]\,
      Q => \SRL_SIG_reg_n_5_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][6]\,
      Q => \SRL_SIG_reg_n_5_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][7]\,
      Q => \SRL_SIG_reg_n_5_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][8]\,
      Q => \SRL_SIG_reg_n_5_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][9]\,
      Q => \SRL_SIG_reg_n_5_[1][9]\,
      R => '0'
    );
\trunc_ln870_1_i_reg_392[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][1]\,
      I1 => \SRL_SIG_reg_n_5_[0][1]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(1)
    );
\trunc_ln870_1_i_reg_392[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][11]\,
      I1 => \SRL_SIG_reg_n_5_[0][11]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(11)
    );
\trunc_ln870_1_i_reg_392[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][12]\,
      I1 => \SRL_SIG_reg_n_5_[0][12]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(12)
    );
\trunc_ln870_1_i_reg_392[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][13]\,
      I1 => \SRL_SIG_reg_n_5_[0][13]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(13)
    );
\trunc_ln870_1_i_reg_392[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][14]\,
      I1 => \SRL_SIG_reg_n_5_[0][14]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(14)
    );
\trunc_ln870_1_i_reg_392[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][15]\,
      I1 => \SRL_SIG_reg_n_5_[0][15]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(15)
    );
\trunc_ln870_1_i_reg_392[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][2]\,
      I1 => \SRL_SIG_reg_n_5_[0][2]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(2)
    );
\trunc_ln870_1_i_reg_392[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][3]\,
      I1 => \SRL_SIG_reg_n_5_[0][3]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(3)
    );
\trunc_ln870_1_i_reg_392[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][4]\,
      I1 => \SRL_SIG_reg_n_5_[0][4]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(4)
    );
\trunc_ln870_1_i_reg_392[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][5]\,
      I1 => \SRL_SIG_reg_n_5_[0][5]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(5)
    );
\trunc_ln870_1_i_reg_392[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][6]\,
      I1 => \SRL_SIG_reg_n_5_[0][6]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(6)
    );
\trunc_ln870_1_i_reg_392[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][7]\,
      I1 => \SRL_SIG_reg_n_5_[0][7]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(7)
    );
\trunc_ln870_1_i_reg_392[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][8]\,
      I1 => \SRL_SIG_reg_n_5_[0][8]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(8)
    );
\trunc_ln870_1_i_reg_392[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][9]\,
      I1 => \SRL_SIG_reg_n_5_[0][9]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(9)
    );
\trunc_ln870_1_i_reg_392[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][10]\,
      I1 => \SRL_SIG_reg_n_5_[0][10]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(10)
    );
\x_phase_reg_387[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][0]\,
      I1 => \SRL_SIG_reg_n_5_[0][0]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cmp689_fu_387_p2 : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    bayer_phase_assign_channel_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \xor_reg_676_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 is
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \SRL_SIG_reg_n_5_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][9]\ : STD_LOGIC;
  signal \cmp689_reg_681[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp689_reg_681[0]_i_3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[0]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[10]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[11]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[12]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[13]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[14]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[4]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[5]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[6]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[7]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[8]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[9]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \x_phase_reg_451[0]_i_1\ : label is "soft_lutpair312";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(0),
      Q => \^d\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(10),
      Q => \^d\(9),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(11),
      Q => \^d\(10),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(12),
      Q => \^d\(11),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(13),
      Q => \^d\(12),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(14),
      Q => \^d\(13),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(15),
      Q => \^d\(14),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(1),
      Q => \SRL_SIG_reg_n_5_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(2),
      Q => \^d\(1),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(3),
      Q => \^d\(2),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(4),
      Q => \^d\(3),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(5),
      Q => \^d\(4),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(6),
      Q => \^d\(5),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(7),
      Q => \^d\(6),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(8),
      Q => \^d\(7),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => bayer_phase_assign_channel_dout(9),
      Q => \^d\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(0),
      Q => \SRL_SIG_reg_n_5_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(9),
      Q => \SRL_SIG_reg_n_5_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(10),
      Q => \SRL_SIG_reg_n_5_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(11),
      Q => \SRL_SIG_reg_n_5_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(12),
      Q => \SRL_SIG_reg_n_5_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(13),
      Q => \SRL_SIG_reg_n_5_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(14),
      Q => \SRL_SIG_reg_n_5_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][1]\,
      Q => \SRL_SIG_reg_n_5_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(1),
      Q => \SRL_SIG_reg_n_5_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(2),
      Q => \SRL_SIG_reg_n_5_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(3),
      Q => \SRL_SIG_reg_n_5_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(4),
      Q => \SRL_SIG_reg_n_5_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(5),
      Q => \SRL_SIG_reg_n_5_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(6),
      Q => \SRL_SIG_reg_n_5_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(7),
      Q => \SRL_SIG_reg_n_5_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(8),
      Q => \SRL_SIG_reg_n_5_[1][9]\,
      R => '0'
    );
\cmp689_reg_681[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000200000000"
    )
        port map (
      I0 => \cmp689_reg_681[0]_i_2_n_5\,
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \xor_reg_676_reg[0]\(0),
      I4 => \SRL_SIG_reg_n_5_[0][1]\,
      I5 => \cmp689_reg_681[0]_i_3_n_5\,
      O => cmp689_fu_387_p2
    );
\cmp689_reg_681[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(12),
      I2 => \^d\(9),
      I3 => \^d\(10),
      I4 => \^d\(14),
      I5 => \^d\(13),
      O => \cmp689_reg_681[0]_i_2_n_5\
    );
\cmp689_reg_681[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(6),
      I2 => \^d\(3),
      I3 => \^d\(4),
      I4 => \^d\(8),
      I5 => \^d\(7),
      O => \cmp689_reg_681[0]_i_3_n_5\
    );
\trunc_ln622_1_i_reg_456[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][1]\,
      I1 => \SRL_SIG_reg_n_5_[0][1]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\trunc_ln622_1_i_reg_456[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][11]\,
      I1 => \^d\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\trunc_ln622_1_i_reg_456[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][12]\,
      I1 => \^d\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\trunc_ln622_1_i_reg_456[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][13]\,
      I1 => \^d\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\trunc_ln622_1_i_reg_456[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][14]\,
      I1 => \^d\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\trunc_ln622_1_i_reg_456[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][15]\,
      I1 => \^d\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\trunc_ln622_1_i_reg_456[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][2]\,
      I1 => \^d\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\trunc_ln622_1_i_reg_456[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][3]\,
      I1 => \^d\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\trunc_ln622_1_i_reg_456[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][4]\,
      I1 => \^d\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\trunc_ln622_1_i_reg_456[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][5]\,
      I1 => \^d\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\trunc_ln622_1_i_reg_456[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][6]\,
      I1 => \^d\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\trunc_ln622_1_i_reg_456[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][7]\,
      I1 => \^d\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\trunc_ln622_1_i_reg_456[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][8]\,
      I1 => \^d\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\trunc_ln622_1_i_reg_456[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][9]\,
      I1 => \^d\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
\trunc_ln622_1_i_reg_456[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][10]\,
      I1 => \^d\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\x_phase_reg_451[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][0]\,
      I1 => \^d\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\xor_reg_676[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[0][1]\,
      I1 => \xor_reg_676_reg[0]\(0),
      O => \SRL_SIG_reg[0][1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    bayer_phase_assign_channel_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_entry_split_proc_U0_ap_continue : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1\ : label is "soft_lutpair427";
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(15)
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_continue,
      I1 => ap_done_reg,
      I2 => ap_start,
      I3 => \SRL_SIG_reg[1][0]_0\,
      O => \^e\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => addr(0),
      O => bayer_phase_assign_channel_dout(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg is
  port (
    ram_reg_bram_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_condition_314__0\ : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^srl_sig_reg[0][23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[2]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[3]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[4]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[5]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[6]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \p_0_0_01183_21752_ph_i_reg_367[7]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[2]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[3]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[4]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[5]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[6]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[7]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[0]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[1]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[2]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[3]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[4]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[5]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[6]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \p_0_0_01185_21748_ph_i_reg_387[7]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_14 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_20 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_21 : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_22 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_23 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_26 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_27 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_28 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_30 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_3 : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_4 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_5 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_6 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_7 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_8 : label is "soft_lutpair362";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
  \SRL_SIG_reg[0][23]_0\(23 downto 0) <= \^srl_sig_reg[0][23]_0\(23 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(0),
      Q => \^srl_sig_reg[0][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(10),
      Q => \^srl_sig_reg[0][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(11),
      Q => \^srl_sig_reg[0][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(12),
      Q => \^srl_sig_reg[0][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(13),
      Q => \^srl_sig_reg[0][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(14),
      Q => \^srl_sig_reg[0][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(15),
      Q => \^srl_sig_reg[0][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(16),
      Q => \^srl_sig_reg[0][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(17),
      Q => \^srl_sig_reg[0][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(18),
      Q => \^srl_sig_reg[0][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(19),
      Q => \^srl_sig_reg[0][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(1),
      Q => \^srl_sig_reg[0][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(20),
      Q => \^srl_sig_reg[0][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(21),
      Q => \^srl_sig_reg[0][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(22),
      Q => \^srl_sig_reg[0][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(23),
      Q => \^srl_sig_reg[0][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(2),
      Q => \^srl_sig_reg[0][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(3),
      Q => \^srl_sig_reg[0][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(4),
      Q => \^srl_sig_reg[0][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(5),
      Q => \^srl_sig_reg[0][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(6),
      Q => \^srl_sig_reg[0][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(7),
      Q => \^srl_sig_reg[0][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(8),
      Q => \^srl_sig_reg[0][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][23]_1\(9),
      Q => \^srl_sig_reg[0][23]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(16),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(16),
      I3 => \^srl_sig_reg[0][23]_0\(16),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(0)
    );
\p_0_0_01183_21752_ph_i_reg_367[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(17),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(17),
      I3 => \^srl_sig_reg[0][23]_0\(17),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(1)
    );
\p_0_0_01183_21752_ph_i_reg_367[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(18),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(18),
      I3 => \^srl_sig_reg[0][23]_0\(18),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(2)
    );
\p_0_0_01183_21752_ph_i_reg_367[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(19),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(19),
      I3 => \^srl_sig_reg[0][23]_0\(19),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(3)
    );
\p_0_0_01183_21752_ph_i_reg_367[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(20),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(20),
      I3 => \^srl_sig_reg[0][23]_0\(20),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(4)
    );
\p_0_0_01183_21752_ph_i_reg_367[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(21),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(21),
      I3 => \^srl_sig_reg[0][23]_0\(21),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(5)
    );
\p_0_0_01183_21752_ph_i_reg_367[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(22),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(22),
      I3 => \^srl_sig_reg[0][23]_0\(22),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(6)
    );
\p_0_0_01183_21752_ph_i_reg_367[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(23),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(23),
      I3 => \^srl_sig_reg[0][23]_0\(23),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_2(7)
    );
\p_0_0_01184_21750_ph_i_reg_377[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(8),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(8),
      I3 => \^srl_sig_reg[0][23]_0\(8),
      I4 => ram_reg_bram_2_0,
      O => D(0)
    );
\p_0_0_01184_21750_ph_i_reg_377[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(9),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(9),
      I3 => \^srl_sig_reg[0][23]_0\(9),
      I4 => ram_reg_bram_2_0,
      O => D(1)
    );
\p_0_0_01184_21750_ph_i_reg_377[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(10),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(10),
      I3 => \^srl_sig_reg[0][23]_0\(10),
      I4 => ram_reg_bram_2_0,
      O => D(2)
    );
\p_0_0_01184_21750_ph_i_reg_377[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(11),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(11),
      I3 => \^srl_sig_reg[0][23]_0\(11),
      I4 => ram_reg_bram_2_0,
      O => D(3)
    );
\p_0_0_01184_21750_ph_i_reg_377[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(12),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(12),
      I3 => \^srl_sig_reg[0][23]_0\(12),
      I4 => ram_reg_bram_2_0,
      O => D(4)
    );
\p_0_0_01184_21750_ph_i_reg_377[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(13),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(13),
      I3 => \^srl_sig_reg[0][23]_0\(13),
      I4 => ram_reg_bram_2_0,
      O => D(5)
    );
\p_0_0_01184_21750_ph_i_reg_377[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(14),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(14),
      I3 => \^srl_sig_reg[0][23]_0\(14),
      I4 => ram_reg_bram_2_0,
      O => D(6)
    );
\p_0_0_01184_21750_ph_i_reg_377[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(15),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(15),
      I3 => \^srl_sig_reg[0][23]_0\(15),
      I4 => ram_reg_bram_2_0,
      O => D(7)
    );
\p_0_0_01185_21748_ph_i_reg_387[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(0),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(0),
      I3 => \^srl_sig_reg[0][23]_0\(0),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(0)
    );
\p_0_0_01185_21748_ph_i_reg_387[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(1),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(1),
      I3 => \^srl_sig_reg[0][23]_0\(1),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(1)
    );
\p_0_0_01185_21748_ph_i_reg_387[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(2),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(2),
      I3 => \^srl_sig_reg[0][23]_0\(2),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(2)
    );
\p_0_0_01185_21748_ph_i_reg_387[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(3),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(3),
      I3 => \^srl_sig_reg[0][23]_0\(3),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(3)
    );
\p_0_0_01185_21748_ph_i_reg_387[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(4),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(4),
      I3 => \^srl_sig_reg[0][23]_0\(4),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(4)
    );
\p_0_0_01185_21748_ph_i_reg_387[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(5),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(5),
      I3 => \^srl_sig_reg[0][23]_0\(5),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(5)
    );
\p_0_0_01185_21748_ph_i_reg_387[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(6),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(6),
      I3 => \^srl_sig_reg[0][23]_0\(6),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(6)
    );
\p_0_0_01185_21748_ph_i_reg_387[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(7),
      I1 => \ap_condition_314__0\,
      I2 => \^q\(7),
      I3 => \^srl_sig_reg[0][23]_0\(7),
      I4 => ram_reg_bram_2_0,
      O => ram_reg_bram_1(7)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[0][23]_0\(15),
      I2 => ram_reg_bram_2_0,
      O => d0(15)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[0][23]_0\(14),
      I2 => ram_reg_bram_2_0,
      O => d0(14)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[0][23]_0\(13),
      I2 => ram_reg_bram_2_0,
      O => d0(13)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[0][23]_0\(12),
      I2 => ram_reg_bram_2_0,
      O => d0(12)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[0][23]_0\(11),
      I2 => ram_reg_bram_2_0,
      O => d0(11)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[0][23]_0\(10),
      I2 => ram_reg_bram_2_0,
      O => d0(10)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][23]_0\(9),
      I2 => ram_reg_bram_2_0,
      O => d0(9)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][23]_0\(8),
      I2 => ram_reg_bram_2_0,
      O => d0(8)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][23]_0\(7),
      I2 => ram_reg_bram_2_0,
      O => d0(7)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][23]_0\(6),
      I2 => ram_reg_bram_2_0,
      O => d0(6)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][23]_0\(5),
      I2 => ram_reg_bram_2_0,
      O => d0(5)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][23]_0\(4),
      I2 => ram_reg_bram_2_0,
      O => d0(4)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][23]_0\(3),
      I2 => ram_reg_bram_2_0,
      O => d0(3)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][23]_0\(2),
      I2 => ram_reg_bram_2_0,
      O => d0(2)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][23]_0\(1),
      I2 => ram_reg_bram_2_0,
      O => d0(1)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][23]_0\(0),
      I2 => ram_reg_bram_2_0,
      O => d0(0)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^srl_sig_reg[0][23]_0\(17),
      I2 => ram_reg_bram_2_0,
      O => d0(17)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^srl_sig_reg[0][23]_0\(16),
      I2 => ram_reg_bram_2_0,
      O => d0(16)
    );
ram_reg_bram_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^srl_sig_reg[0][23]_0\(23),
      I2 => ram_reg_bram_2_0,
      O => d0(23)
    );
ram_reg_bram_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^srl_sig_reg[0][23]_0\(22),
      I2 => ram_reg_bram_2_0,
      O => d0(22)
    );
ram_reg_bram_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^srl_sig_reg[0][23]_0\(21),
      I2 => ram_reg_bram_2_0,
      O => d0(21)
    );
ram_reg_bram_2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^srl_sig_reg[0][23]_0\(20),
      I2 => ram_reg_bram_2_0,
      O => d0(20)
    );
ram_reg_bram_2_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^srl_sig_reg[0][23]_0\(19),
      I2 => ram_reg_bram_2_0,
      O => d0(19)
    );
ram_reg_bram_2_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^srl_sig_reg[0][23]_0\(18),
      I2 => ram_reg_bram_2_0,
      O => d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6 is
  port (
    \SRL_SIG_reg[1][16]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][17]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][18]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][19]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][20]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][21]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC;
    imgG_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_2 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]\ : in STD_LOGIC;
    cmp59_i_reg_545 : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][22]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][20]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][19]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][18]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][17]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][16]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_14 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_2 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_3 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_4 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_5 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_6 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_7 : label is "soft_lutpair332";
begin
  D(23 downto 0) <= \^d\(23 downto 0);
  Q(23 downto 0) <= \^q\(23 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \^d\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \^d\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \^d\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \^d\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \^d\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \^d\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][16]_0\,
      Q => \^d\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][17]_0\,
      Q => \^d\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][18]_0\,
      Q => \^d\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\,
      Q => \^d\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][20]_0\,
      Q => \^d\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_0\,
      Q => \^d\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][22]_0\,
      Q => \^d\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][23]_0\,
      Q => \^d\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \^d\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \^d\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(9),
      Q => \^q\(9),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^d\(16),
      I2 => ram_reg_bram_2,
      I3 => q1(16),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][16]_0\
    );
\p_0_0_0948_21422_i_fu_282[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^d\(17),
      I2 => ram_reg_bram_2,
      I3 => q1(17),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][17]_0\
    );
\p_0_0_0948_21422_i_fu_282[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^d\(18),
      I2 => ram_reg_bram_2,
      I3 => q1(18),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][18]_0\
    );
\p_0_0_0948_21422_i_fu_282[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^d\(19),
      I2 => ram_reg_bram_2,
      I3 => q1(19),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][19]_0\
    );
\p_0_0_0948_21422_i_fu_282[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^d\(20),
      I2 => ram_reg_bram_2,
      I3 => q1(20),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][20]_0\
    );
\p_0_0_0948_21422_i_fu_282[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^d\(21),
      I2 => ram_reg_bram_2,
      I3 => q1(21),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][21]_0\
    );
\p_0_0_0948_21422_i_fu_282[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^d\(22),
      I2 => ram_reg_bram_2,
      I3 => q1(22),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][22]_0\
    );
\p_0_0_0948_21422_i_fu_282[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^d\(23),
      I2 => ram_reg_bram_2,
      I3 => q1(23),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][23]_0\
    );
\p_0_0_0949_21419_i_fu_278[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^d\(8),
      I2 => ram_reg_bram_2,
      I3 => q1(8),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][8]_0\
    );
\p_0_0_0949_21419_i_fu_278[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^d\(9),
      I2 => ram_reg_bram_2,
      I3 => q1(9),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][9]_0\
    );
\p_0_0_0949_21419_i_fu_278[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^d\(10),
      I2 => ram_reg_bram_2,
      I3 => q1(10),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][10]_0\
    );
\p_0_0_0949_21419_i_fu_278[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^d\(11),
      I2 => ram_reg_bram_2,
      I3 => q1(11),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][11]_0\
    );
\p_0_0_0949_21419_i_fu_278[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^d\(12),
      I2 => ram_reg_bram_2,
      I3 => q1(12),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][12]_0\
    );
\p_0_0_0949_21419_i_fu_278[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^d\(13),
      I2 => ram_reg_bram_2,
      I3 => q1(13),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][13]_0\
    );
\p_0_0_0949_21419_i_fu_278[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^d\(14),
      I2 => ram_reg_bram_2,
      I3 => q1(14),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][14]_0\
    );
\p_0_0_0949_21419_i_fu_278[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^d\(15),
      I2 => ram_reg_bram_2,
      I3 => q1(15),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][15]_0\
    );
\p_0_0_0950_21416_i_fu_274[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^d\(0),
      I2 => ram_reg_bram_2,
      I3 => q1(0),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][0]_0\
    );
\p_0_0_0950_21416_i_fu_274[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(1),
      I2 => ram_reg_bram_2,
      I3 => q1(1),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][1]_0\
    );
\p_0_0_0950_21416_i_fu_274[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(2),
      I2 => ram_reg_bram_2,
      I3 => q1(2),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][2]_0\
    );
\p_0_0_0950_21416_i_fu_274[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^d\(3),
      I2 => ram_reg_bram_2,
      I3 => q1(3),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][3]_0\
    );
\p_0_0_0950_21416_i_fu_274[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(4),
      I2 => ram_reg_bram_2,
      I3 => q1(4),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][4]_0\
    );
\p_0_0_0950_21416_i_fu_274[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^d\(5),
      I2 => ram_reg_bram_2,
      I3 => q1(5),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][5]_0\
    );
\p_0_0_0950_21416_i_fu_274[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^d\(6),
      I2 => ram_reg_bram_2,
      I3 => q1(6),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][6]_0\
    );
\p_0_0_0950_21416_i_fu_274[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^d\(7),
      I2 => ram_reg_bram_2,
      I3 => q1(7),
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      I5 => cmp59_i_reg_545,
      O => \SRL_SIG_reg[1][7]_0\
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^d\(7),
      I2 => ram_reg_bram_2,
      O => imgG_dout(7)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^d\(6),
      I2 => ram_reg_bram_2,
      O => imgG_dout(6)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^d\(5),
      I2 => ram_reg_bram_2,
      O => imgG_dout(5)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(4),
      I2 => ram_reg_bram_2,
      O => imgG_dout(4)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^d\(3),
      I2 => ram_reg_bram_2,
      O => imgG_dout(3)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(2),
      I2 => ram_reg_bram_2,
      O => imgG_dout(2)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(1),
      I2 => ram_reg_bram_2,
      O => imgG_dout(1)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^d\(0),
      I2 => ram_reg_bram_2,
      O => imgG_dout(0)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^d\(17),
      I2 => ram_reg_bram_2,
      O => imgG_dout(17)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^d\(16),
      I2 => ram_reg_bram_2,
      O => imgG_dout(16)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^d\(15),
      I2 => ram_reg_bram_2,
      O => imgG_dout(15)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^d\(14),
      I2 => ram_reg_bram_2,
      O => imgG_dout(14)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^d\(13),
      I2 => ram_reg_bram_2,
      O => imgG_dout(13)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^d\(12),
      I2 => ram_reg_bram_2,
      O => imgG_dout(12)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^d\(11),
      I2 => ram_reg_bram_2,
      O => imgG_dout(11)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^d\(10),
      I2 => ram_reg_bram_2,
      O => imgG_dout(10)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^d\(9),
      I2 => ram_reg_bram_2,
      O => imgG_dout(9)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^d\(8),
      I2 => ram_reg_bram_2,
      O => imgG_dout(8)
    );
ram_reg_bram_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^d\(23),
      I2 => ram_reg_bram_2,
      O => imgG_dout(23)
    );
ram_reg_bram_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^d\(22),
      I2 => ram_reg_bram_2,
      O => imgG_dout(22)
    );
ram_reg_bram_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^d\(21),
      I2 => ram_reg_bram_2,
      O => imgG_dout(21)
    );
ram_reg_bram_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^d\(20),
      I2 => ram_reg_bram_2,
      O => imgG_dout(20)
    );
ram_reg_bram_2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^d\(19),
      I2 => ram_reg_bram_2,
      O => imgG_dout(19)
    );
ram_reg_bram_2_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^d\(18),
      I2 => ram_reg_bram_2,
      O => imgG_dout(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg is
  port (
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg is
  signal \^srl_sig_reg[0][23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^srl_sig_reg[1][23]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \data_p2[23]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair451";
begin
  \SRL_SIG_reg[0][23]_0\(23 downto 0) <= \^srl_sig_reg[0][23]_0\(23 downto 0);
  \SRL_SIG_reg[1][23]_1\(23 downto 0) <= \^srl_sig_reg[1][23]_1\(23 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \^srl_sig_reg[0][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \^srl_sig_reg[0][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \^srl_sig_reg[0][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \^srl_sig_reg[0][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \^srl_sig_reg[0][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \^srl_sig_reg[0][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \^srl_sig_reg[0][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \^srl_sig_reg[0][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \^srl_sig_reg[0][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \^srl_sig_reg[0][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \^srl_sig_reg[0][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \^srl_sig_reg[0][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \^srl_sig_reg[0][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \^srl_sig_reg[0][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \^srl_sig_reg[0][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \^srl_sig_reg[0][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \^srl_sig_reg[0][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \^srl_sig_reg[0][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \^srl_sig_reg[0][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \^srl_sig_reg[0][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \^srl_sig_reg[0][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \^srl_sig_reg[0][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \^srl_sig_reg[0][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \^srl_sig_reg[0][23]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(0),
      Q => \^srl_sig_reg[1][23]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(10),
      Q => \^srl_sig_reg[1][23]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(11),
      Q => \^srl_sig_reg[1][23]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(12),
      Q => \^srl_sig_reg[1][23]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(13),
      Q => \^srl_sig_reg[1][23]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(14),
      Q => \^srl_sig_reg[1][23]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(15),
      Q => \^srl_sig_reg[1][23]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(16),
      Q => \^srl_sig_reg[1][23]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(17),
      Q => \^srl_sig_reg[1][23]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(18),
      Q => \^srl_sig_reg[1][23]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(19),
      Q => \^srl_sig_reg[1][23]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(1),
      Q => \^srl_sig_reg[1][23]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(20),
      Q => \^srl_sig_reg[1][23]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(21),
      Q => \^srl_sig_reg[1][23]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(22),
      Q => \^srl_sig_reg[1][23]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(23),
      Q => \^srl_sig_reg[1][23]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(2),
      Q => \^srl_sig_reg[1][23]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(3),
      Q => \^srl_sig_reg[1][23]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(4),
      Q => \^srl_sig_reg[1][23]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(5),
      Q => \^srl_sig_reg[1][23]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(6),
      Q => \^srl_sig_reg[1][23]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(7),
      Q => \^srl_sig_reg[1][23]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(8),
      Q => \^srl_sig_reg[1][23]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(9),
      Q => \^srl_sig_reg[1][23]_1\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(0),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(0),
      O => \SRL_SIG_reg[1][23]_0\(0)
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(10),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(10),
      O => \SRL_SIG_reg[1][23]_0\(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(11),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(11),
      O => \SRL_SIG_reg[1][23]_0\(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(12),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(12),
      O => \SRL_SIG_reg[1][23]_0\(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(13),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(13),
      O => \SRL_SIG_reg[1][23]_0\(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(14),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(14),
      O => \SRL_SIG_reg[1][23]_0\(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(15),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(15),
      O => \SRL_SIG_reg[1][23]_0\(15)
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(16),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(16),
      O => \SRL_SIG_reg[1][23]_0\(16)
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(17),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(17),
      O => \SRL_SIG_reg[1][23]_0\(17)
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(18),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(18),
      O => \SRL_SIG_reg[1][23]_0\(18)
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(19),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(19),
      O => \SRL_SIG_reg[1][23]_0\(19)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(1),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(1),
      O => \SRL_SIG_reg[1][23]_0\(1)
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(20),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(20),
      O => \SRL_SIG_reg[1][23]_0\(20)
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(21),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(21),
      O => \SRL_SIG_reg[1][23]_0\(21)
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(22),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(22),
      O => \SRL_SIG_reg[1][23]_0\(22)
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(23),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(23),
      O => \SRL_SIG_reg[1][23]_0\(23)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(2),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(2),
      O => \SRL_SIG_reg[1][23]_0\(2)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(3),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(3),
      O => \SRL_SIG_reg[1][23]_0\(3)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(4),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(4),
      O => \SRL_SIG_reg[1][23]_0\(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(5),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(5),
      O => \SRL_SIG_reg[1][23]_0\(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(6),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(6),
      O => \SRL_SIG_reg[1][23]_0\(6)
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(7),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(7),
      O => \SRL_SIG_reg[1][23]_0\(7)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(8),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(8),
      O => \SRL_SIG_reg[1][23]_0\(8)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_1\(9),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(9),
      O => \SRL_SIG_reg[1][23]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1 is
  port (
    \addr_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_fu_126_reg[0]\ : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : in STD_LOGIC;
    \p_0_0_0480_1659_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_0_0_0480_1659_fu_126[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(0),
      O => \addr_reg[0]\(0)
    );
\p_0_0_0480_1659_fu_126[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(1),
      O => \addr_reg[0]\(1)
    );
\p_0_0_0480_1659_fu_126[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(2),
      O => \addr_reg[0]\(2)
    );
\p_0_0_0480_1659_fu_126[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(3),
      O => \addr_reg[0]\(3)
    );
\p_0_0_0480_1659_fu_126[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(4),
      O => \addr_reg[0]\(4)
    );
\p_0_0_0480_1659_fu_126[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(5),
      O => \addr_reg[0]\(5)
    );
\p_0_0_0480_1659_fu_126[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(6),
      O => \addr_reg[0]\(6)
    );
\p_0_0_0480_1659_fu_126[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(7),
      O => \addr_reg[0]\(7)
    );
\p_0_0_0481_1656_fu_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(0),
      O => \addr_reg[0]_0\(0)
    );
\p_0_0_0481_1656_fu_122[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(1),
      O => \addr_reg[0]_0\(1)
    );
\p_0_0_0481_1656_fu_122[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(2),
      O => \addr_reg[0]_0\(2)
    );
\p_0_0_0481_1656_fu_122[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(3),
      O => \addr_reg[0]_0\(3)
    );
\p_0_0_0481_1656_fu_122[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(4),
      O => \addr_reg[0]_0\(4)
    );
\p_0_0_0481_1656_fu_122[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(5),
      O => \addr_reg[0]_0\(5)
    );
\p_0_0_0481_1656_fu_122[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(6),
      O => \addr_reg[0]_0\(6)
    );
\p_0_0_0481_1656_fu_122[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(7),
      O => \addr_reg[0]_0\(7)
    );
\p_0_0_0482_1653_fu_118[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(0),
      O => \addr_reg[0]_1\(0)
    );
\p_0_0_0482_1653_fu_118[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(1),
      O => \addr_reg[0]_1\(1)
    );
\p_0_0_0482_1653_fu_118[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(2),
      O => \addr_reg[0]_1\(2)
    );
\p_0_0_0482_1653_fu_118[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(3),
      O => \addr_reg[0]_1\(3)
    );
\p_0_0_0482_1653_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(4),
      O => \addr_reg[0]_1\(4)
    );
\p_0_0_0482_1653_fu_118[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(5),
      O => \addr_reg[0]_1\(5)
    );
\p_0_0_0482_1653_fu_118[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(6),
      O => \addr_reg[0]_1\(6)
    );
\p_0_0_0482_1653_fu_118[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(7),
      O => \addr_reg[0]_1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg is
  port (
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp84_reg_666 : in STD_LOGIC;
    cmp170_reg_686 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_34 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_35 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_36 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_38 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_39 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_40 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_41 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair432";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => addr(0),
      I3 => DOUTBDOUT(7),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(7)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr(0),
      I3 => DOUTBDOUT(6),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(6)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => addr(0),
      I3 => DOUTBDOUT(7),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][7]_0\
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr(0),
      I3 => DOUTBDOUT(6),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][6]_0\
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => addr(0),
      I3 => DOUTBDOUT(5),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][5]_0\
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr(0),
      I3 => DOUTBDOUT(4),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][4]_0\
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => addr(0),
      I3 => DOUTBDOUT(3),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][3]_0\
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr(0),
      I3 => DOUTBDOUT(2),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][2]_0\
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => addr(0),
      I3 => DOUTBDOUT(5),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(5)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => addr(0),
      I3 => DOUTBDOUT(1),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][1]_0\
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr(0),
      I3 => DOUTBDOUT(0),
      I4 => cmp84_reg_666,
      O => \SRL_SIG_reg[1][0]_0\
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr(0),
      I3 => DOUTBDOUT(4),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(4)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => addr(0),
      I3 => DOUTBDOUT(3),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(3)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr(0),
      I3 => DOUTBDOUT(2),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(2)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => addr(0),
      I3 => DOUTBDOUT(1),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(1)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00ACACFF00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr(0),
      I3 => DOUTBDOUT(0),
      I4 => cmp84_reg_666,
      I5 => cmp170_reg_686,
      O => DINADIN(0)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1159_reg_735_reg[0]\ : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1107_reg_731_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \conv2_i_i_lcssa679_load_reg_289_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_110_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1159_reg_735_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln1107_reg_731 : in STD_LOGIC;
    icmp_ln1101_reg_727 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgRgb_empty_n : in STD_LOGIC;
    imgUnzip_full_n : in STD_LOGIC;
    icmp_ln1159_reg_735_pp0_iter1_reg : in STD_LOGIC;
    trunc_ln1_fu_407_p4 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_0_0483_1652_fu_114_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln1101_reg_727_reg[0]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln1107_fu_229_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init is
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \icmp_ln1159_reg_735[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_735[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_735[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_735[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_735[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_735[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_735[0]_i_9_n_5\ : STD_LOGIC;
  signal p_9_in_0 : STD_LOGIC;
  signal \x_fu_110[16]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_11_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_12_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_10\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[2]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[3]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[4]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[4]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_10 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_11 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_12 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_13 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_14 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_15 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_16 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_17 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_18 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_19 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_20 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_7 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_8 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_9 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \icmp_ln1159_reg_735[0]_i_4\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \icmp_ln1159_reg_735[0]_i_6\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \icmp_ln1159_reg_735[0]_i_7\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[3]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[4]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[4]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \x_fu_110[16]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \x_fu_110[16]_i_2\ : label is "soft_lutpair390";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_110_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_110_reg[8]_i_1\ : label is 35;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF200F200F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => ap_done_cache_reg_0,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[3]\(2),
      I4 => SR(0),
      I5 => \ap_CS_fsm_reg[3]\(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[3]\(2),
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => CO(0),
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\conv2_i_i_lcssa679_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(0),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1(0)
    );
\conv2_i_i_lcssa679_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(1),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1(1)
    );
\conv2_i_i_lcssa679_fu_76[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(2),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1(2)
    );
\conv2_i_i_lcssa679_fu_76[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(3),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1(3)
    );
\conv2_i_i_lcssa679_fu_76[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F080"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0)
    );
\conv2_i_i_lcssa679_fu_76[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(4),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1(4)
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => ap_done_cache_reg_0,
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln1101_fu_217_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(15),
      I3 => \icmp_ln1101_reg_727_reg[0]\(15),
      I4 => Q(16),
      I5 => \icmp_ln1101_reg_727_reg[0]\(16),
      O => S(5)
    );
icmp_ln1101_fu_217_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(10)
    );
icmp_ln1101_fu_217_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(9)
    );
icmp_ln1101_fu_217_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(11)
    );
icmp_ln1101_fu_217_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(7)
    );
icmp_ln1101_fu_217_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(6)
    );
icmp_ln1101_fu_217_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(8)
    );
icmp_ln1101_fu_217_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(4)
    );
icmp_ln1101_fu_217_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(3)
    );
icmp_ln1101_fu_217_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(5)
    );
icmp_ln1101_fu_217_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(1)
    );
icmp_ln1101_fu_217_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(13),
      I1 => \icmp_ln1101_reg_727_reg[0]\(13),
      I2 => ap_sig_allocacmp_x_1(12),
      I3 => \icmp_ln1101_reg_727_reg[0]\(12),
      I4 => ap_sig_allocacmp_x_1(14),
      I5 => \icmp_ln1101_reg_727_reg[0]\(14),
      O => S(4)
    );
icmp_ln1101_fu_217_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(2)
    );
icmp_ln1101_fu_217_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(10),
      I1 => \icmp_ln1101_reg_727_reg[0]\(10),
      I2 => ap_sig_allocacmp_x_1(9),
      I3 => \icmp_ln1101_reg_727_reg[0]\(9),
      I4 => ap_sig_allocacmp_x_1(11),
      I5 => \icmp_ln1101_reg_727_reg[0]\(11),
      O => S(3)
    );
icmp_ln1101_fu_217_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(7),
      I1 => \icmp_ln1101_reg_727_reg[0]\(7),
      I2 => ap_sig_allocacmp_x_1(6),
      I3 => \icmp_ln1101_reg_727_reg[0]\(6),
      I4 => ap_sig_allocacmp_x_1(8),
      I5 => \icmp_ln1101_reg_727_reg[0]\(8),
      O => S(2)
    );
icmp_ln1101_fu_217_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(4),
      I1 => \icmp_ln1101_reg_727_reg[0]\(4),
      I2 => ap_sig_allocacmp_x_1(3),
      I3 => \icmp_ln1101_reg_727_reg[0]\(3),
      I4 => ap_sig_allocacmp_x_1(5),
      I5 => \icmp_ln1101_reg_727_reg[0]\(5),
      O => S(1)
    );
icmp_ln1101_fu_217_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(1),
      I1 => \icmp_ln1101_reg_727_reg[0]\(1),
      I2 => ap_sig_allocacmp_x_1(0),
      I3 => \icmp_ln1101_reg_727_reg[0]\(0),
      I4 => ap_sig_allocacmp_x_1(2),
      I5 => \icmp_ln1101_reg_727_reg[0]\(2),
      O => S(0)
    );
icmp_ln1101_fu_217_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(13)
    );
icmp_ln1101_fu_217_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(12)
    );
icmp_ln1101_fu_217_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(14)
    );
\icmp_ln1107_fu_229_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(16),
      O => ap_loop_init_int_reg_2(0)
    );
icmp_ln1107_fu_229_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(14),
      I1 => Q(14),
      I2 => Q(15),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(15),
      O => DI(7)
    );
icmp_ln1107_fu_229_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(13),
      I3 => icmp_ln1107_fu_229_p2_carry(13),
      I4 => Q(12),
      I5 => icmp_ln1107_fu_229_p2_carry(12),
      O => ap_loop_init_int_reg_3(6)
    );
icmp_ln1107_fu_229_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(11),
      I3 => icmp_ln1107_fu_229_p2_carry(11),
      I4 => Q(10),
      I5 => icmp_ln1107_fu_229_p2_carry(10),
      O => ap_loop_init_int_reg_3(5)
    );
icmp_ln1107_fu_229_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(9),
      I3 => icmp_ln1107_fu_229_p2_carry(9),
      I4 => Q(8),
      I5 => icmp_ln1107_fu_229_p2_carry(8),
      O => ap_loop_init_int_reg_3(4)
    );
icmp_ln1107_fu_229_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(7),
      I3 => icmp_ln1107_fu_229_p2_carry(7),
      I4 => Q(6),
      I5 => icmp_ln1107_fu_229_p2_carry(6),
      O => ap_loop_init_int_reg_3(3)
    );
icmp_ln1107_fu_229_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(5),
      I3 => icmp_ln1107_fu_229_p2_carry(5),
      I4 => Q(4),
      I5 => icmp_ln1107_fu_229_p2_carry(4),
      O => ap_loop_init_int_reg_3(2)
    );
icmp_ln1107_fu_229_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(3),
      I3 => icmp_ln1107_fu_229_p2_carry(3),
      I4 => Q(2),
      I5 => icmp_ln1107_fu_229_p2_carry(2),
      O => ap_loop_init_int_reg_3(1)
    );
icmp_ln1107_fu_229_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(1),
      I3 => icmp_ln1107_fu_229_p2_carry(1),
      I4 => Q(0),
      I5 => icmp_ln1107_fu_229_p2_carry(0),
      O => ap_loop_init_int_reg_3(0)
    );
icmp_ln1107_fu_229_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(13),
      O => DI(6)
    );
icmp_ln1107_fu_229_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(11),
      O => DI(5)
    );
icmp_ln1107_fu_229_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(9),
      O => DI(4)
    );
icmp_ln1107_fu_229_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(7),
      O => DI(3)
    );
icmp_ln1107_fu_229_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(5),
      O => DI(2)
    );
icmp_ln1107_fu_229_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(3),
      O => DI(1)
    );
icmp_ln1107_fu_229_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(1),
      O => DI(0)
    );
icmp_ln1107_fu_229_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => Q(15),
      I3 => icmp_ln1107_fu_229_p2_carry(15),
      I4 => Q(14),
      I5 => icmp_ln1107_fu_229_p2_carry(14),
      O => ap_loop_init_int_reg_3(7)
    );
\icmp_ln1159_reg_735[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080008000"
    )
        port map (
      I0 => \icmp_ln1159_reg_735[0]_i_2_n_5\,
      I1 => \icmp_ln1159_reg_735[0]_i_3_n_5\,
      I2 => \icmp_ln1159_reg_735[0]_i_4_n_5\,
      I3 => \icmp_ln1159_reg_735[0]_i_5_n_5\,
      I4 => \icmp_ln1159_reg_735_reg[0]_0\,
      I5 => \^ap_block_pp0_stage0_11001__0\,
      O => \icmp_ln1159_reg_735_reg[0]\
    );
\icmp_ln1159_reg_735[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0200000000"
    )
        port map (
      I0 => \icmp_ln1159_reg_735[0]_i_6_n_5\,
      I1 => Q(12),
      I2 => Q(14),
      I3 => ap_loop_init,
      I4 => Q(13),
      I5 => \icmp_ln1159_reg_735[0]_i_8_n_5\,
      O => \icmp_ln1159_reg_735[0]_i_2_n_5\
    );
\icmp_ln1159_reg_735[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(5),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => Q(7),
      O => \icmp_ln1159_reg_735[0]_i_3_n_5\
    );
\icmp_ln1159_reg_735[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0D5"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => Q(0),
      O => \icmp_ln1159_reg_735[0]_i_4_n_5\
    );
\icmp_ln1159_reg_735[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D500000000"
    )
        port map (
      I0 => Q(16),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => Q(15),
      I4 => Q(14),
      I5 => \icmp_ln1159_reg_735[0]_i_9_n_5\,
      O => \icmp_ln1159_reg_735[0]_i_5_n_5\
    );
\icmp_ln1159_reg_735[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333F111"
    )
        port map (
      I0 => Q(9),
      I1 => Q(11),
      I2 => ap_done_cache_reg_0,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => Q(10),
      O => \icmp_ln1159_reg_735[0]_i_6_n_5\
    );
\icmp_ln1159_reg_735[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      O => ap_loop_init
    );
\icmp_ln1159_reg_735[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(7),
      I1 => ap_sig_allocacmp_x_1(8),
      I2 => ap_sig_allocacmp_x_1(6),
      I3 => ap_sig_allocacmp_x_1(4),
      I4 => ap_sig_allocacmp_x_1(5),
      I5 => ap_sig_allocacmp_x_1(3),
      O => \icmp_ln1159_reg_735[0]_i_8_n_5\
    );
\icmp_ln1159_reg_735[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => Q(8),
      I1 => Q(10),
      I2 => Q(11),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => Q(13),
      O => \icmp_ln1159_reg_735[0]_i_9_n_5\
    );
\p_0_0_0482_1653_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF002000200020"
    )
        port map (
      I0 => icmp_ln1107_reg_731,
      I1 => icmp_ln1101_reg_727,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \icmp_ln1107_reg_731_reg[0]\(0)
    );
\p_0_0_0483_1652_fu_114[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => trunc_ln1_fu_407_p4(0),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(0)
    );
\p_0_0_0483_1652_fu_114[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => trunc_ln1_fu_407_p4(1),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(1)
    );
\p_0_0_0483_1652_fu_114[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(2),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => trunc_ln1_fu_407_p4(2),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(2)
    );
\p_0_0_0483_1652_fu_114[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(3),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => trunc_ln1_fu_407_p4(3),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(3)
    );
\p_0_0_0483_1652_fu_114[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3222"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => ap_done_cache_reg_0,
      O => E(0)
    );
\p_0_0_0483_1652_fu_114[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(4),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => trunc_ln1_fu_407_p4(4),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(4)
    );
\x_fu_110[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => Q(0),
      O => \x_fu_110_reg[16]\(0)
    );
\x_fu_110[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => CO(0),
      I3 => ap_done_cache_reg_0,
      O => ap_loop_init_int_reg_1(0)
    );
\x_fu_110[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_10_n_5\
    );
\x_fu_110[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_11_n_5\
    );
\x_fu_110[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_12_n_5\
    );
\x_fu_110[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1107_reg_731,
      I1 => icmp_ln1101_reg_727,
      O => p_9_in_0
    );
\x_fu_110[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(0)
    );
\x_fu_110[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => p_9_in_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => imgRgb_empty_n,
      I3 => imgUnzip_full_n,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => icmp_ln1159_reg_735_pp0_iter1_reg,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\x_fu_110[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(16)
    );
\x_fu_110[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(15)
    );
\x_fu_110[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_7_n_5\
    );
\x_fu_110[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_8_n_5\
    );
\x_fu_110[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_9_n_5\
    );
\x_fu_110[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_10_n_5\
    );
\x_fu_110[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(0)
    );
\x_fu_110[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_3_n_5\
    );
\x_fu_110[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_4_n_5\
    );
\x_fu_110[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_5_n_5\
    );
\x_fu_110[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_6_n_5\
    );
\x_fu_110[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_7_n_5\
    );
\x_fu_110[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_8_n_5\
    );
\x_fu_110[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_9_n_5\
    );
\x_fu_110_reg[16]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_110_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \x_fu_110_reg[16]_i_3_n_6\,
      CO(5) => \x_fu_110_reg[16]_i_3_n_7\,
      CO(4) => \x_fu_110_reg[16]_i_3_n_8\,
      CO(3) => \x_fu_110_reg[16]_i_3_n_9\,
      CO(2) => \x_fu_110_reg[16]_i_3_n_10\,
      CO(1) => \x_fu_110_reg[16]_i_3_n_11\,
      CO(0) => \x_fu_110_reg[16]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_110_reg[16]\(16 downto 9),
      S(7 downto 6) => ap_sig_allocacmp_x_1(16 downto 15),
      S(5) => \x_fu_110[16]_i_7_n_5\,
      S(4) => \x_fu_110[16]_i_8_n_5\,
      S(3) => \x_fu_110[16]_i_9_n_5\,
      S(2) => \x_fu_110[16]_i_10_n_5\,
      S(1) => \x_fu_110[16]_i_11_n_5\,
      S(0) => \x_fu_110[16]_i_12_n_5\
    );
\x_fu_110_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_x_1(0),
      CI_TOP => '0',
      CO(7) => \x_fu_110_reg[8]_i_1_n_5\,
      CO(6) => \x_fu_110_reg[8]_i_1_n_6\,
      CO(5) => \x_fu_110_reg[8]_i_1_n_7\,
      CO(4) => \x_fu_110_reg[8]_i_1_n_8\,
      CO(3) => \x_fu_110_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_110_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_110_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_110_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_110_reg[16]\(8 downto 1),
      S(7) => \x_fu_110[8]_i_3_n_5\,
      S(6) => \x_fu_110[8]_i_4_n_5\,
      S(5) => \x_fu_110[8]_i_5_n_5\,
      S(4) => \x_fu_110[8]_i_6_n_5\,
      S(3) => \x_fu_110[8]_i_7_n_5\,
      S(2) => \x_fu_110[8]_i_8_n_5\,
      S(1) => \x_fu_110[8]_i_9_n_5\,
      S(0) => \x_fu_110[8]_i_10_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 is
  port (
    \cmp161_i_reg_1993_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln881_reg_1974_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    and_ln1052_fu_638_p2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    lineBuffer_address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln881_fu_576_p2 : out STD_LOGIC;
    icmp_ln1014_fu_626_p2 : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1 : out STD_LOGIC;
    \x_fu_156_reg[10]\ : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2 : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \cmp161_i_reg_1993_reg[0]_0\ : in STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln891_reg_1978 : in STD_LOGIC;
    \right_fu_172_reg[0]\ : in STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    \p_0_0_0_0_011551678_i_fu_196_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln891_reg_1978_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmp161_i_reg_1993_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_011551678_i_fu_196_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_fu_172_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_0_0_0116317541765_i_fu_160_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_01185_217481777_i_fu_184_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481777_i_fu_184_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_fu_168_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521781_i_fu_192_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521781_i_fu_192_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561767_i_fu_164_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_fu_188_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_fu_188_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_1_fu_176_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_2_fu_180_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp203_i_reg_470 : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln891_reg_1978_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \x_fu_156[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0\ : in STD_LOGIC;
    x_phase_reg_387 : in STD_LOGIC;
    \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \cmp161_i_reg_1993[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1993[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1993[0]_i_4_n_5\ : STD_LOGIC;
  signal \^linebuffer_address1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ram_reg_bram_0_i_33__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__1_n_5\ : STD_LOGIC;
  signal ram_reg_bram_2_i_10_n_5 : STD_LOGIC;
  signal \x_fu_156[11]_i_11_n_5\ : STD_LOGIC;
  signal \x_fu_156[11]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_156[11]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_156[11]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_156[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_156[11]_i_7_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \cmp161_i_reg_1993[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_4 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \right_fu_172[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \x_fu_156[11]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \x_fu_156[11]_i_10\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \x_fu_156[11]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \x_fu_156[11]_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \x_fu_156[11]_i_9\ : label is "soft_lutpair182";
begin
  lineBuffer_address1(11 downto 0) <= \^linebuffer_address1\(11 downto 0);
\and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cmp161_i_reg_1993[0]_i_2_n_5\,
      I1 => cmp203_i_reg_470,
      O => and_ln1052_fu_638_p2
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAEEEEAEAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ap_done_cache,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      I5 => \ap_block_pp0_stage0_11001__0\,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0B0000"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[3]\(1),
      I5 => \ap_CS_fsm_reg[3]\(0),
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \x_fu_156[11]_i_3_n_5\,
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp161_i_reg_1993[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \cmp161_i_reg_1993[0]_i_2_n_5\,
      I1 => \cmp161_i_reg_1993_reg[0]_0\,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => \cmp161_i_reg_1993_reg[0]\
    );
\cmp161_i_reg_1993[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F0E"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => ram_reg_bram_2(7),
      I2 => ap_loop_init,
      I3 => ram_reg_bram_2(5),
      I4 => \cmp161_i_reg_1993[0]_i_3_n_5\,
      I5 => \cmp161_i_reg_1993[0]_i_4_n_5\,
      O => \cmp161_i_reg_1993[0]_i_2_n_5\
    );
\cmp161_i_reg_1993[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => ram_reg_bram_2(8),
      I2 => ram_reg_bram_2(10),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => ram_reg_bram_2(11),
      O => \cmp161_i_reg_1993[0]_i_3_n_5\
    );
\cmp161_i_reg_1993[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF00FE"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => ram_reg_bram_2(4),
      I2 => ram_reg_bram_2(1),
      I3 => ap_loop_init,
      I4 => ram_reg_bram_2(0),
      I5 => ram_reg_bram_2(3),
      O => \cmp161_i_reg_1993[0]_i_4_n_5\
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \x_fu_156[11]_i_3_n_5\,
      I3 => \ap_CS_fsm_reg[3]\(0),
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1
    );
\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888A222A2220888"
    )
        port map (
      I0 => \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0\,
      I1 => ram_reg_bram_2(0),
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => x_phase_reg_387,
      I5 => \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0\(0),
      O => icmp_ln1014_fu_626_p2
    );
\icmp_ln881_reg_1974[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_fu_156[11]_i_3_n_5\,
      O => icmp_ln881_fu_576_p2
    );
icmp_ln891_fu_598_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(10),
      I1 => ram_reg_bram_2(10),
      I2 => ram_reg_bram_2(11),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln891_reg_1978_reg[0]\(11),
      O => DI(5)
    );
icmp_ln891_fu_598_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ram_reg_bram_2(4),
      I4 => ram_reg_bram_2(5),
      I5 => \icmp_ln891_reg_1978_reg[0]\(5),
      O => S(2)
    );
icmp_ln891_fu_598_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ram_reg_bram_2(3),
      I4 => ram_reg_bram_2(2),
      I5 => \icmp_ln891_reg_1978_reg[0]\(2),
      O => S(1)
    );
icmp_ln891_fu_598_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1182828211414141"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(1),
      I1 => \icmp_ln891_reg_1978_reg[0]\(0),
      I2 => ram_reg_bram_2(0),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => ram_reg_bram_2(1),
      O => S(0)
    );
icmp_ln891_fu_598_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(8),
      I1 => ram_reg_bram_2(8),
      I2 => ram_reg_bram_2(9),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln891_reg_1978_reg[0]\(9),
      O => DI(4)
    );
icmp_ln891_fu_598_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(6),
      I1 => ram_reg_bram_2(6),
      I2 => ram_reg_bram_2(7),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln891_reg_1978_reg[0]\(7),
      O => DI(3)
    );
icmp_ln891_fu_598_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(4),
      I1 => ram_reg_bram_2(4),
      I2 => ram_reg_bram_2(5),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln891_reg_1978_reg[0]\(5),
      O => DI(2)
    );
icmp_ln891_fu_598_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(2),
      I1 => ram_reg_bram_2(2),
      I2 => ram_reg_bram_2(3),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln891_reg_1978_reg[0]\(3),
      O => DI(1)
    );
icmp_ln891_fu_598_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FBBBA222A222"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(1),
      I1 => ram_reg_bram_2(1),
      I2 => ap_loop_init_int,
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ram_reg_bram_2(0),
      I5 => \icmp_ln891_reg_1978_reg[0]\(0),
      O => DI(0)
    );
icmp_ln891_fu_598_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ram_reg_bram_2(10),
      I4 => ram_reg_bram_2(11),
      I5 => \icmp_ln891_reg_1978_reg[0]\(11),
      O => S(5)
    );
icmp_ln891_fu_598_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ram_reg_bram_2(9),
      I4 => ram_reg_bram_2(8),
      I5 => \icmp_ln891_reg_1978_reg[0]\(8),
      O => S(4)
    );
icmp_ln891_fu_598_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln891_reg_1978_reg[0]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ram_reg_bram_2(6),
      I4 => ram_reg_bram_2(7),
      I5 => \icmp_ln891_reg_1978_reg[0]\(7),
      O => S(3)
    );
\p_0_0_0116117581769_i_fu_168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(16),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(0)
    );
\p_0_0_0116117581769_i_fu_168[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(17),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(1)
    );
\p_0_0_0116117581769_i_fu_168[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(18),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(2)
    );
\p_0_0_0116117581769_i_fu_168[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(19),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(3)
    );
\p_0_0_0116117581769_i_fu_168[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(20),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(4)
    );
\p_0_0_0116117581769_i_fu_168[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(21),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(5)
    );
\p_0_0_0116117581769_i_fu_168[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(22),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(6)
    );
\p_0_0_0116117581769_i_fu_168[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(23),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(7)
    );
\p_0_0_0116217561767_i_fu_164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(8),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(0)
    );
\p_0_0_0116217561767_i_fu_164[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(9),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(1)
    );
\p_0_0_0116217561767_i_fu_164[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(10),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(2)
    );
\p_0_0_0116217561767_i_fu_164[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(11),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(3)
    );
\p_0_0_0116217561767_i_fu_164[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(12),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(4)
    );
\p_0_0_0116217561767_i_fu_164[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(13),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(5)
    );
\p_0_0_0116217561767_i_fu_164[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(14),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(6)
    );
\p_0_0_0116217561767_i_fu_164[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(15),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(7)
    );
\p_0_0_0116317541765_i_fu_160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(0),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(0)
    );
\p_0_0_0116317541765_i_fu_160[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(1),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(1)
    );
\p_0_0_0116317541765_i_fu_160[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(2),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(2)
    );
\p_0_0_0116317541765_i_fu_160[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(3),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(3)
    );
\p_0_0_0116317541765_i_fu_160[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(4),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(4)
    );
\p_0_0_0116317541765_i_fu_160[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(5),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(5)
    );
\p_0_0_0116317541765_i_fu_160[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(6),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(6)
    );
\p_0_0_0116317541765_i_fu_160[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => q0(7),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(7)
    );
\p_0_0_01183_217521781_i_fu_192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(0),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(0)
    );
\p_0_0_01183_217521781_i_fu_192[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(1),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(1)
    );
\p_0_0_01183_217521781_i_fu_192[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(2),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(2)
    );
\p_0_0_01183_217521781_i_fu_192[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(3),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(3)
    );
\p_0_0_01183_217521781_i_fu_192[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(4),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(4)
    );
\p_0_0_01183_217521781_i_fu_192[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(5),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(5)
    );
\p_0_0_01183_217521781_i_fu_192[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(6),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(6)
    );
\p_0_0_01183_217521781_i_fu_192[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(7)
    );
\p_0_0_01184_217501779_i_fu_188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(0),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(0)
    );
\p_0_0_01184_217501779_i_fu_188[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(1),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(1)
    );
\p_0_0_01184_217501779_i_fu_188[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(2),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(2)
    );
\p_0_0_01184_217501779_i_fu_188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(3),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(3)
    );
\p_0_0_01184_217501779_i_fu_188[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(4),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(4)
    );
\p_0_0_01184_217501779_i_fu_188[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(5),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(5)
    );
\p_0_0_01184_217501779_i_fu_188[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(6),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(6)
    );
\p_0_0_01184_217501779_i_fu_188[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(7)
    );
\p_0_0_01185_217481777_i_fu_184[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(0),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(0)
    );
\p_0_0_01185_217481777_i_fu_184[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(1),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(1)
    );
\p_0_0_01185_217481777_i_fu_184[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(2),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(2)
    );
\p_0_0_01185_217481777_i_fu_184[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(3),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(3)
    );
\p_0_0_01185_217481777_i_fu_184[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(4),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(4)
    );
\p_0_0_01185_217481777_i_fu_184[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(5),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(5)
    );
\p_0_0_01185_217481777_i_fu_184[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(6),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(6)
    );
\p_0_0_01185_217481777_i_fu_184[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(7)
    );
\p_0_0_0_0_011551678_i_fu_196[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(0),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(0),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(0)
    );
\p_0_0_0_0_011551678_i_fu_196[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(1),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(1),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(1),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(1)
    );
\p_0_0_0_0_011551678_i_fu_196[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(2),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(2),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(2),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(2)
    );
\p_0_0_0_0_011551678_i_fu_196[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(3),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(3),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(3)
    );
\p_0_0_0_0_011551678_i_fu_196[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(4),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(4),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(4)
    );
\p_0_0_0_0_011551678_i_fu_196[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(5),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(5),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(5)
    );
\p_0_0_0_0_011551678_i_fu_196[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(6),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(6),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(6),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(6)
    );
\p_0_0_0_0_011551678_i_fu_196[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => Q(7),
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(7),
      I4 => ap_loop_init,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(7)
    );
\p_0_1_0_0_011561681_i_fu_200[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(0),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(0),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(0)
    );
\p_0_1_0_0_011561681_i_fu_200[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(1),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(1),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(1),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(1)
    );
\p_0_1_0_0_011561681_i_fu_200[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(2),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(2),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(2),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(2)
    );
\p_0_1_0_0_011561681_i_fu_200[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(3),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(3),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(3),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(3)
    );
\p_0_1_0_0_011561681_i_fu_200[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(4),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(4),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(4),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(4)
    );
\p_0_1_0_0_011561681_i_fu_200[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(5),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(5),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(5),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(5)
    );
\p_0_1_0_0_011561681_i_fu_200[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(6),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(6),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(6),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(6)
    );
\p_0_1_0_0_011561681_i_fu_200[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(7),
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7),
      I4 => ap_loop_init,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(7),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(7)
    );
\p_0_2_0_0_011571684_i_fu_204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(0),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(0),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(0),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(0)
    );
\p_0_2_0_0_011571684_i_fu_204[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(1),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(1),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(1),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(1)
    );
\p_0_2_0_0_011571684_i_fu_204[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(2),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(2),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(2),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(2)
    );
\p_0_2_0_0_011571684_i_fu_204[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(3),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(3),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(3),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(3)
    );
\p_0_2_0_0_011571684_i_fu_204[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(4),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(4),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(4),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(4)
    );
\p_0_2_0_0_011571684_i_fu_204[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(5),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(5),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(5),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(5)
    );
\p_0_2_0_0_011571684_i_fu_204[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(6),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(6),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(6),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(6)
    );
\p_0_2_0_0_011571684_i_fu_204[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F040404"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1974_pp0_iter1_reg_reg[0]\(0)
    );
\p_0_2_0_0_011571684_i_fu_204[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(7),
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7),
      I4 => ap_loop_init,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(7),
      O => \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(7)
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => ram_reg_bram_2(1),
      I2 => ram_reg_bram_2(0),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(3),
      O => \^linebuffer_address1\(3)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => ram_reg_bram_2(0),
      I1 => ram_reg_bram_2(1),
      I2 => ap_loop_init_int,
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ram_reg_bram_2(2),
      O => \^linebuffer_address1\(2)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => ram_reg_bram_2(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ram_reg_bram_2(1),
      O => \^linebuffer_address1\(1)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ram_reg_bram_2(0),
      O => \^linebuffer_address1\(0)
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \^linebuffer_address1\(11),
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => \ram_reg_bram_0_i_36__1_n_5\,
      I2 => ram_reg_bram_2(5),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(7),
      O => \ram_reg_bram_0_i_33__1_n_5\
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => \ram_reg_bram_0_i_38__1_n_5\,
      I2 => ram_reg_bram_2(3),
      I3 => ram_reg_bram_2(4),
      I4 => ap_loop_init,
      I5 => ram_reg_bram_2(5),
      O => \ram_reg_bram_0_i_34__1_n_5\
    );
\ram_reg_bram_0_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => ap_loop_init
    );
\ram_reg_bram_0_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_bram_2(4),
      I1 => ram_reg_bram_2(3),
      I2 => ap_loop_init,
      I3 => ram_reg_bram_2(0),
      I4 => ram_reg_bram_2(1),
      I5 => ram_reg_bram_2(2),
      O => \ram_reg_bram_0_i_36__1_n_5\
    );
\ram_reg_bram_0_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => ram_reg_bram_2(1),
      I2 => ram_reg_bram_2(0),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(3),
      O => \ram_reg_bram_0_i_37__1_n_5\
    );
\ram_reg_bram_0_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => ram_reg_bram_2(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ram_reg_bram_2(0),
      O => \ram_reg_bram_0_i_38__1_n_5\
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F700080808"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => ram_reg_bram_2(8),
      I2 => \ram_reg_bram_0_i_33__1_n_5\,
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(10),
      O => \^linebuffer_address1\(10)
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => \ram_reg_bram_0_i_34__1_n_5\,
      I2 => ram_reg_bram_2(7),
      I3 => ram_reg_bram_2(8),
      I4 => ap_loop_init,
      I5 => ram_reg_bram_2(9),
      O => \^linebuffer_address1\(9)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => ram_reg_bram_2(5),
      I2 => \ram_reg_bram_0_i_36__1_n_5\,
      I3 => ram_reg_bram_2(6),
      I4 => ap_loop_init,
      I5 => ram_reg_bram_2(8),
      O => \^linebuffer_address1\(8)
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => \ram_reg_bram_0_i_36__1_n_5\,
      I2 => ram_reg_bram_2(5),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(7),
      O => \^linebuffer_address1\(7)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F700080808"
    )
        port map (
      I0 => ram_reg_bram_2(5),
      I1 => ram_reg_bram_2(4),
      I2 => \ram_reg_bram_0_i_37__1_n_5\,
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(6),
      O => \^linebuffer_address1\(6)
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => \ram_reg_bram_0_i_38__1_n_5\,
      I2 => ram_reg_bram_2(3),
      I3 => ram_reg_bram_2(4),
      I4 => ap_loop_init,
      I5 => ram_reg_bram_2(5),
      O => \^linebuffer_address1\(5)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => ram_reg_bram_2(0),
      I2 => ram_reg_bram_2(1),
      I3 => ram_reg_bram_2(2),
      I4 => ap_loop_init,
      I5 => ram_reg_bram_2(4),
      O => \^linebuffer_address1\(4)
    );
\ram_reg_bram_1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^linebuffer_address1\(11),
      O => \x_fu_156_reg[10]\
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \^linebuffer_address1\(11),
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2
    );
ram_reg_bram_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_bram_2(8),
      I1 => ram_reg_bram_2(7),
      I2 => ap_loop_init,
      I3 => ram_reg_bram_2(5),
      I4 => \ram_reg_bram_0_i_36__1_n_5\,
      I5 => ram_reg_bram_2(6),
      O => ram_reg_bram_2_i_10_n_5
    );
\ram_reg_bram_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => ram_reg_bram_2(10),
      I1 => ram_reg_bram_2_i_10_n_5,
      I2 => ram_reg_bram_2(9),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(11),
      O => \^linebuffer_address1\(11)
    );
\right_1_fu_176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(8),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(0)
    );
\right_1_fu_176[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(9),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(1)
    );
\right_1_fu_176[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(10),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(2)
    );
\right_1_fu_176[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(11),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(3)
    );
\right_1_fu_176[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(12),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(4)
    );
\right_1_fu_176[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(13),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(5)
    );
\right_1_fu_176[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(14),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(6)
    );
\right_1_fu_176[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000800080008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln891_reg_1978,
      I2 => \right_fu_172_reg[0]\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_init_int,
      I5 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => E(0)
    );
\right_1_fu_176[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(15),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(7)
    );
\right_2_fu_180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(0),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(0)
    );
\right_2_fu_180[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(1),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(1)
    );
\right_2_fu_180[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(2),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(2)
    );
\right_2_fu_180[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(3),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(3)
    );
\right_2_fu_180[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(4),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(4)
    );
\right_2_fu_180[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(5),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(5)
    );
\right_2_fu_180[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(6),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(6)
    );
\right_2_fu_180[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000800080008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[0]\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_init_int,
      I5 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => ap_enable_reg_pp0_iter2_reg(0)
    );
\right_2_fu_180[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(7),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(7)
    );
\right_fu_172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(0),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(0)
    );
\right_fu_172[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(1),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(1)
    );
\right_fu_172[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(2),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(2)
    );
\right_fu_172[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(3),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(3)
    );
\right_fu_172[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(4),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(4)
    );
\right_fu_172[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(5),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(5)
    );
\right_fu_172[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(6),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(6)
    );
\right_fu_172[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => DOUTBDOUT(7),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(7)
    );
\x_fu_156[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \x_fu_156[11]_i_3_n_5\,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\x_fu_156[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(8),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_z(8)
    );
\x_fu_156[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => ram_reg_bram_2(0),
      I1 => \x_fu_156[11]_i_3_0\(0),
      I2 => ram_reg_bram_2(1),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \x_fu_156[11]_i_3_0\(1),
      O => \x_fu_156[11]_i_11_n_5\
    );
\x_fu_156[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \x_fu_156[11]_i_3_n_5\,
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(0)
    );
\x_fu_156[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD2"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => ap_loop_init,
      I2 => \x_fu_156[11]_i_3_0\(7),
      I3 => \x_fu_156[11]_i_4_n_5\,
      I4 => \x_fu_156[11]_i_5_n_5\,
      I5 => \x_fu_156[11]_i_6_n_5\,
      O => \x_fu_156[11]_i_3_n_5\
    );
\x_fu_156[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEEFEFFFFFEBEE"
    )
        port map (
      I0 => \x_fu_156[11]_i_7_n_5\,
      I1 => \x_fu_156[11]_i_3_0\(5),
      I2 => ap_loop_init,
      I3 => ram_reg_bram_2(5),
      I4 => \x_fu_156[11]_i_3_0\(2),
      I5 => ram_reg_bram_2(2),
      O => \x_fu_156[11]_i_4_n_5\
    );
\x_fu_156[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => ram_reg_bram_2(11),
      I1 => \x_fu_156[11]_i_3_0\(11),
      I2 => ram_reg_bram_2(9),
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \x_fu_156[11]_i_3_0\(9),
      O => \x_fu_156[11]_i_5_n_5\
    );
\x_fu_156[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \x_fu_156[11]_i_3_0\(6),
      I1 => ap_sig_allocacmp_z(6),
      I2 => \x_fu_156[11]_i_3_0\(10),
      I3 => ap_sig_allocacmp_z(10),
      I4 => ap_sig_allocacmp_z(8),
      I5 => \x_fu_156[11]_i_3_0\(8),
      O => \x_fu_156[11]_i_6_n_5\
    );
\x_fu_156[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \x_fu_156[11]_i_3_0\(4),
      I1 => ap_loop_init,
      I2 => ram_reg_bram_2(4),
      I3 => \x_fu_156[11]_i_3_0\(3),
      I4 => ram_reg_bram_2(3),
      I5 => \x_fu_156[11]_i_11_n_5\,
      O => \x_fu_156[11]_i_7_n_5\
    );
\x_fu_156[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_z(6)
    );
\x_fu_156[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(10),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_z(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_12 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init : out STD_LOGIC;
    \p_lcssa49765011_load_reg_586_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49775013_load_reg_591_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49825021_load_reg_611_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49845023_load_reg_616_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49855025_load_reg_621_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49865027_load_reg_626_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49885029_load_reg_631_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49895031_load_reg_636_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa51495159_load_reg_661_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49785015_load_reg_596_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49805017_load_reg_601_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49705003_load_reg_566_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49725005_load_reg_571_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49735007_load_reg_576_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49815019_load_reg_606_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp147_reg_3848_reg[0]\ : out STD_LOGIC;
    icmp_ln439_fu_1006_p2 : out STD_LOGIC;
    \x_fu_228_reg[16]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    or_ln585_fu_1012_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp147_reg_3848_reg[0]_0\ : out STD_LOGIC;
    \x_fu_228_reg[16]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \x_fu_228_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_134_fu_264_reg[0]\ : in STD_LOGIC;
    icmp_ln328_reg_3820 : in STD_LOGIC;
    \empty_134_fu_264_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_135_fu_268_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_138_fu_280_reg[7]\ : in STD_LOGIC;
    \empty_135_fu_268_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_136_fu_272_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_136_fu_272_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_140_fu_288_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_142_fu_296_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_140_fu_288_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_141_fu_292_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_141_fu_292_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_142_fu_296_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_142_fu_296_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_143_fu_300_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_130_fu_248_reg[0]\ : in STD_LOGIC;
    \empty_143_fu_300_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_130_fu_248_reg[1]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[2]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[3]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[4]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[5]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[6]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[7]\ : in STD_LOGIC;
    \empty_144_fu_304_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_144_fu_304_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_145_fu_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_145_fu_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_130_fu_248_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_138_fu_280_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_138_fu_280_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_131_fu_252_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_131_fu_252_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_131_fu_252_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_132_fu_256_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_132_fu_256_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_133_fu_260_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_133_fu_260_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_139_fu_284_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_139_fu_284_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln328_reg_3820_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp147_reg_3848_reg[0]_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \cmp147_reg_3848_reg[0]_rep\ : in STD_LOGIC;
    \icmp_ln318_reg_3816_reg[0]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0\ : in STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0\ : in STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    out_y_reg_671 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \empty_128_fu_240_reg[7]\ : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_12 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_12 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \^ap_loop_init\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \cmp147_reg_3848[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3848[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3848[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3848[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln318_reg_3816_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_18_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_19_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \icmp_ln328_reg_3820_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_i_18_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_19_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_20_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_21_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_22_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_23_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_25_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_26_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_27_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_28_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_29_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_31_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_5 : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_10\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_11\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_12\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_9\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_10\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_11\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_12\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_n_20\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_10\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_11\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_12\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_6\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_7\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_8\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_10\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_11\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_12\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_6\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_7\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_8\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9_n_5\ : STD_LOGIC;
  signal \NLW_icmp_ln318_reg_3816_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_icmp_ln318_reg_3816_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln328_reg_3820_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_icmp_ln328_reg_3820_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln328_reg_3820_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \cmp147_reg_3848[0]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \cmp147_reg_3848[0]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \empty_128_fu_240[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \empty_130_fu_248[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \empty_130_fu_248[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \empty_130_fu_248[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \empty_130_fu_248[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \empty_130_fu_248[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \empty_130_fu_248[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \empty_130_fu_248[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \empty_130_fu_248[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \empty_139_fu_284[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_10\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_11\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_12\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_13\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_16\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_17\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_18\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_19\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_20\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_21\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_8\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3816[0]_i_9\ : label is "soft_lutpair99";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln328_reg_3820_reg[0]_i_2\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln328_reg_3820_reg[0]_i_3\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_3__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_4__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \x_fu_228[16]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \x_fu_228[16]_i_2\ : label is "soft_lutpair89";
begin
  CO(0) <= \^co\(0);
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init <= \^ap_loop_init\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAEEEEAEAAAEAA"
    )
        port map (
      I0 => clear,
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => \cmp147_reg_3848_reg[0]_rep\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I5 => \^ap_done_cache\,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => \cmp147_reg_3848_reg[0]_rep\,
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I4 => \^ap_done_cache\,
      I5 => \ap_CS_fsm_reg[1]_0\(1),
      O => \ap_CS_fsm_reg[2]\(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => \^co\(0),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => \cmp147_reg_3848_reg[0]_rep\,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp147_reg_3848[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \empty_134_fu_264_reg[0]\,
      I1 => \cmp147_reg_3848_reg[0]_rep\,
      I2 => \cmp147_reg_3848[0]_i_2_n_5\,
      I3 => \^ap_loop_init\,
      I4 => \cmp147_reg_3848_reg[0]_1\(16),
      O => \cmp147_reg_3848_reg[0]\
    );
\cmp147_reg_3848[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000F0F00010"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(13),
      I1 => \cmp147_reg_3848_reg[0]_1\(14),
      I2 => \cmp147_reg_3848[0]_i_3_n_5\,
      I3 => \cmp147_reg_3848_reg[0]_1\(12),
      I4 => \^ap_loop_init\,
      I5 => \cmp147_reg_3848_reg[0]_1\(15),
      O => \cmp147_reg_3848[0]_i_2_n_5\
    );
\cmp147_reg_3848[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC00CC04"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(9),
      I1 => \cmp147_reg_3848[0]_i_4_n_5\,
      I2 => \cmp147_reg_3848_reg[0]_1\(11),
      I3 => \^ap_loop_init\,
      I4 => \cmp147_reg_3848_reg[0]_1\(10),
      O => \cmp147_reg_3848[0]_i_3_n_5\
    );
\cmp147_reg_3848[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC00CC04"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(6),
      I1 => \cmp147_reg_3848[0]_i_5_n_5\,
      I2 => \cmp147_reg_3848_reg[0]_1\(8),
      I3 => \^ap_loop_init\,
      I4 => \cmp147_reg_3848_reg[0]_1\(7),
      O => \cmp147_reg_3848[0]_i_4_n_5\
    );
\cmp147_reg_3848[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_sig_allocacmp_z(3),
      I1 => ap_sig_allocacmp_z(0),
      I2 => ap_sig_allocacmp_z(1),
      I3 => ap_sig_allocacmp_z(2),
      I4 => ap_sig_allocacmp_z(5),
      I5 => ap_sig_allocacmp_z(4),
      O => \cmp147_reg_3848[0]_i_5_n_5\
    );
\cmp147_reg_3848[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \empty_134_fu_264_reg[0]\,
      I1 => \cmp147_reg_3848_reg[0]_rep\,
      I2 => \cmp147_reg_3848[0]_i_2_n_5\,
      I3 => \^ap_loop_init\,
      I4 => \cmp147_reg_3848_reg[0]_1\(16),
      O => \cmp147_reg_3848_reg[0]_0\
    );
\empty_128_fu_240[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \empty_128_fu_240_reg[7]\,
      I2 => icmp_ln328_reg_3820,
      I3 => \^ap_loop_init\,
      I4 => \cmp147_reg_3848_reg[0]_rep\,
      O => E(0)
    );
\empty_130_fu_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(0),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(0)
    );
\empty_130_fu_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(1),
      I1 => \empty_130_fu_248_reg[1]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(1)
    );
\empty_130_fu_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(2),
      I1 => \empty_130_fu_248_reg[2]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(2)
    );
\empty_130_fu_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(3),
      I1 => \empty_130_fu_248_reg[3]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(3)
    );
\empty_130_fu_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(4),
      I1 => \empty_130_fu_248_reg[4]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(4)
    );
\empty_130_fu_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(5),
      I1 => \empty_130_fu_248_reg[5]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(5)
    );
\empty_130_fu_248[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(6),
      I1 => \empty_130_fu_248_reg[6]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(6)
    );
\empty_130_fu_248[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]_0\(7),
      I1 => \empty_130_fu_248_reg[7]\,
      I2 => \^ap_loop_init\,
      O => \p_lcssa51495159_load_reg_661_reg[7]\(7)
    );
\empty_131_fu_252[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(0),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(0)
    );
\empty_131_fu_252[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(1),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(1)
    );
\empty_131_fu_252[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(2),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(2)
    );
\empty_131_fu_252[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(3),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(3)
    );
\empty_131_fu_252[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(4),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(4)
    );
\empty_131_fu_252[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(5),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(5)
    );
\empty_131_fu_252[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(6),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(6)
    );
\empty_131_fu_252[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_131_fu_252_reg[7]_1\(7),
      O => \p_lcssa49705003_load_reg_566_reg[7]\(7)
    );
\empty_132_fu_256[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(0),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(0),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(0)
    );
\empty_132_fu_256[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(1),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(1),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(1)
    );
\empty_132_fu_256[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(2),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(2),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(2)
    );
\empty_132_fu_256[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(3),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(3),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(3)
    );
\empty_132_fu_256[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(4),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(4),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(4)
    );
\empty_132_fu_256[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(5),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(5),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(5)
    );
\empty_132_fu_256[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(6),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(6),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(6)
    );
\empty_132_fu_256[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(7),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_132_fu_256_reg[7]_0\(7),
      O => \p_lcssa49725005_load_reg_571_reg[7]\(7)
    );
\empty_133_fu_260[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(0),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(0)
    );
\empty_133_fu_260[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(1),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(1)
    );
\empty_133_fu_260[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(2),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(2)
    );
\empty_133_fu_260[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(3),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(3)
    );
\empty_133_fu_260[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(4),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(4)
    );
\empty_133_fu_260[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(5),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(5)
    );
\empty_133_fu_260[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(6),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(6)
    );
\empty_133_fu_260[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_131_fu_252_reg[7]_0\(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_133_fu_260_reg[7]_0\(7),
      O => \p_lcssa49735007_load_reg_576_reg[7]\(7)
    );
\empty_134_fu_264[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(0),
      O => D(0)
    );
\empty_134_fu_264[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(1),
      O => D(1)
    );
\empty_134_fu_264[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(2),
      O => D(2)
    );
\empty_134_fu_264[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(3),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(3),
      O => D(3)
    );
\empty_134_fu_264[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(4),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(4),
      O => D(4)
    );
\empty_134_fu_264[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(5),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(5),
      O => D(5)
    );
\empty_134_fu_264[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(6),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(6),
      O => D(6)
    );
\empty_134_fu_264[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(7),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_134_fu_264_reg[7]\(7),
      O => D(7)
    );
\empty_135_fu_268[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(0),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(0),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(0)
    );
\empty_135_fu_268[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(1),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(1),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(1)
    );
\empty_135_fu_268[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(2),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(2),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(2)
    );
\empty_135_fu_268[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(3),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(3),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(3)
    );
\empty_135_fu_268[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(4),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(4),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(4)
    );
\empty_135_fu_268[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(5),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(5),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(5)
    );
\empty_135_fu_268[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(6),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(6),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(6)
    );
\empty_135_fu_268[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(7),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_135_fu_268_reg[7]_0\(7),
      O => \p_lcssa49765011_load_reg_586_reg[7]\(7)
    );
\empty_136_fu_272[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(0),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(0)
    );
\empty_136_fu_272[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(1),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(1)
    );
\empty_136_fu_272[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(2),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(2)
    );
\empty_136_fu_272[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(3),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(3)
    );
\empty_136_fu_272[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(4),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(4)
    );
\empty_136_fu_272[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(5),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(5)
    );
\empty_136_fu_272[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(6),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(6)
    );
\empty_136_fu_272[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => DOUTBDOUT(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_136_fu_272_reg[7]_0\(7),
      O => \p_lcssa49775013_load_reg_591_reg[7]\(7)
    );
\empty_137_fu_276[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(0),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(0)
    );
\empty_137_fu_276[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(1),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(1)
    );
\empty_137_fu_276[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(2),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(2)
    );
\empty_137_fu_276[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(3),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(3)
    );
\empty_137_fu_276[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(4),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(4)
    );
\empty_137_fu_276[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(5),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(5)
    );
\empty_137_fu_276[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(6),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(6)
    );
\empty_137_fu_276[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_137_fu_276_reg[7]_1\(7),
      O => \p_lcssa49785015_load_reg_596_reg[7]\(7)
    );
\empty_138_fu_280[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(0),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(0),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(0)
    );
\empty_138_fu_280[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(1),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(1),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(1)
    );
\empty_138_fu_280[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(2),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(2),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(2)
    );
\empty_138_fu_280[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(3),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(3),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(3)
    );
\empty_138_fu_280[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(4),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(4),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(4)
    );
\empty_138_fu_280[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(5),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(5),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(5)
    );
\empty_138_fu_280[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(6),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(6),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(6)
    );
\empty_138_fu_280[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]_0\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(7),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_138_fu_280_reg[7]_1\(7),
      O => \p_lcssa49805017_load_reg_601_reg[7]\(7)
    );
\empty_139_fu_284[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(0),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(0)
    );
\empty_139_fu_284[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(1),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(1)
    );
\empty_139_fu_284[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(2),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(2)
    );
\empty_139_fu_284[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(3),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(3)
    );
\empty_139_fu_284[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(4),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(4)
    );
\empty_139_fu_284[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(5),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(5)
    );
\empty_139_fu_284[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(6),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(6)
    );
\empty_139_fu_284[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \empty_128_fu_240_reg[7]\,
      I2 => \^ap_loop_init\,
      I3 => \cmp147_reg_3848_reg[0]_rep\,
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
\empty_139_fu_284[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_137_fu_276_reg[7]_0\(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_139_fu_284_reg[7]_0\(7),
      O => \p_lcssa49815019_load_reg_606_reg[7]\(7)
    );
\empty_140_fu_288[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(0),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(0)
    );
\empty_140_fu_288[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(1),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(1)
    );
\empty_140_fu_288[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(2),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(2)
    );
\empty_140_fu_288[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(3),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(3)
    );
\empty_140_fu_288[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(4),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(4)
    );
\empty_140_fu_288[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(5),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(5)
    );
\empty_140_fu_288[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(6),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(6)
    );
\empty_140_fu_288[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_140_fu_288_reg[7]_0\(7),
      O => \p_lcssa49825021_load_reg_611_reg[7]\(7)
    );
\empty_141_fu_292[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(0),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(0),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(0)
    );
\empty_141_fu_292[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(1),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(1),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(1)
    );
\empty_141_fu_292[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(2),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(2),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(2)
    );
\empty_141_fu_292[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(3),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(3),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(3)
    );
\empty_141_fu_292[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(4),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(4),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(4)
    );
\empty_141_fu_292[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(5),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(5),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(5)
    );
\empty_141_fu_292[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(6),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(6),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(6)
    );
\empty_141_fu_292[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(7),
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_141_fu_292_reg[7]_0\(7),
      O => \p_lcssa49845023_load_reg_616_reg[7]\(7)
    );
\empty_142_fu_296[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(0),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(0),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(0)
    );
\empty_142_fu_296[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(1),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(1),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(1)
    );
\empty_142_fu_296[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(2),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(2),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(2)
    );
\empty_142_fu_296[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(3),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(3),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(3)
    );
\empty_142_fu_296[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(4),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(4),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(4)
    );
\empty_142_fu_296[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(5),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(5),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(5)
    );
\empty_142_fu_296[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(6),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(6),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(6)
    );
\empty_142_fu_296[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]_0\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_142_fu_296_reg[7]\(7),
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_142_fu_296_reg[7]_1\(7),
      O => \p_lcssa49855025_load_reg_621_reg[7]\(7)
    );
\empty_143_fu_300[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[0]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(0),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(0)
    );
\empty_143_fu_300[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[1]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(1),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(1)
    );
\empty_143_fu_300[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[2]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(2),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(2)
    );
\empty_143_fu_300[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[3]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(3),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(3)
    );
\empty_143_fu_300[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[4]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(4),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(4)
    );
\empty_143_fu_300[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[5]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(5),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(5)
    );
\empty_143_fu_300[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[6]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(6),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(6)
    );
\empty_143_fu_300[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[7]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_143_fu_300_reg[7]_0\(7),
      O => \p_lcssa49865027_load_reg_626_reg[7]\(7)
    );
\empty_144_fu_304[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[0]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(0),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(0)
    );
\empty_144_fu_304[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[1]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(1),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(1)
    );
\empty_144_fu_304[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[2]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(2),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(2)
    );
\empty_144_fu_304[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[3]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(3),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(3)
    );
\empty_144_fu_304[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[4]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(4),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(4)
    );
\empty_144_fu_304[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[5]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(5),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(5)
    );
\empty_144_fu_304[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[6]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(6),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(6)
    );
\empty_144_fu_304[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[7]\,
      I3 => \empty_138_fu_280_reg[7]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_144_fu_304_reg[7]_0\(7),
      O => \p_lcssa49885029_load_reg_631_reg[7]\(7)
    );
\empty_145_fu_308[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[0]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(0),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(0)
    );
\empty_145_fu_308[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[1]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(1),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(1)
    );
\empty_145_fu_308[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[2]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(2),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(2)
    );
\empty_145_fu_308[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[3]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(3),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(3)
    );
\empty_145_fu_308[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[4]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(4),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(4)
    );
\empty_145_fu_308[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[5]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(5),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(5)
    );
\empty_145_fu_308[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[6]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(6),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(6)
    );
\empty_145_fu_308[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => \empty_130_fu_248_reg[7]\,
      I3 => \empty_134_fu_264_reg[0]\,
      I4 => icmp_ln328_reg_3820,
      I5 => \empty_145_fu_308_reg[7]_0\(7),
      O => \p_lcssa49895031_load_reg_636_reg[7]\(7)
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => \^co\(0),
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I2 => \cmp147_reg_3848_reg[0]_rep\,
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg
    );
\icmp_ln318_reg_3816[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(13),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(13)
    );
\icmp_ln318_reg_3816[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(9),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(9)
    );
\icmp_ln318_reg_3816[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(11),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(11)
    );
\icmp_ln318_reg_3816[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(10),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(10)
    );
\icmp_ln318_reg_3816[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(6),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(6)
    );
\icmp_ln318_reg_3816[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(8),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(8)
    );
\icmp_ln318_reg_3816[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(7),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(7)
    );
\icmp_ln318_reg_3816[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(3),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(3)
    );
\icmp_ln318_reg_3816[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(5),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(5)
    );
\icmp_ln318_reg_3816[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(4),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(4)
    );
\icmp_ln318_reg_3816[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(15),
      I1 => \icmp_ln318_reg_3816_reg[0]\(15),
      I2 => \cmp147_reg_3848_reg[0]_1\(16),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln318_reg_3816_reg[0]\(16),
      O => \icmp_ln318_reg_3816[0]_i_2_n_5\
    );
\icmp_ln318_reg_3816[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(2),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(2)
    );
\icmp_ln318_reg_3816[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(1),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(1)
    );
\icmp_ln318_reg_3816[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_z(12),
      I1 => \icmp_ln318_reg_3816_reg[0]\(12),
      I2 => \icmp_ln318_reg_3816_reg[0]\(14),
      I3 => ap_sig_allocacmp_z(14),
      I4 => \icmp_ln318_reg_3816_reg[0]\(13),
      I5 => ap_sig_allocacmp_z(13),
      O => \icmp_ln318_reg_3816[0]_i_3_n_5\
    );
\icmp_ln318_reg_3816[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_z(9),
      I1 => \icmp_ln318_reg_3816_reg[0]\(9),
      I2 => \icmp_ln318_reg_3816_reg[0]\(11),
      I3 => ap_sig_allocacmp_z(11),
      I4 => \icmp_ln318_reg_3816_reg[0]\(10),
      I5 => ap_sig_allocacmp_z(10),
      O => \icmp_ln318_reg_3816[0]_i_4_n_5\
    );
\icmp_ln318_reg_3816[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_z(6),
      I1 => \icmp_ln318_reg_3816_reg[0]\(6),
      I2 => \icmp_ln318_reg_3816_reg[0]\(8),
      I3 => ap_sig_allocacmp_z(8),
      I4 => \icmp_ln318_reg_3816_reg[0]\(7),
      I5 => ap_sig_allocacmp_z(7),
      O => \icmp_ln318_reg_3816[0]_i_5_n_5\
    );
\icmp_ln318_reg_3816[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_z(3),
      I1 => \icmp_ln318_reg_3816_reg[0]\(3),
      I2 => \icmp_ln318_reg_3816_reg[0]\(5),
      I3 => ap_sig_allocacmp_z(5),
      I4 => \icmp_ln318_reg_3816_reg[0]\(4),
      I5 => ap_sig_allocacmp_z(4),
      O => \icmp_ln318_reg_3816[0]_i_6_n_5\
    );
\icmp_ln318_reg_3816[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_z(0),
      I1 => \icmp_ln318_reg_3816_reg[0]\(0),
      I2 => \icmp_ln318_reg_3816_reg[0]\(2),
      I3 => ap_sig_allocacmp_z(2),
      I4 => \icmp_ln318_reg_3816_reg[0]\(1),
      I5 => ap_sig_allocacmp_z(1),
      O => \icmp_ln318_reg_3816[0]_i_7_n_5\
    );
\icmp_ln318_reg_3816[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(12),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(12)
    );
\icmp_ln318_reg_3816[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(14),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(14)
    );
\icmp_ln318_reg_3816_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_icmp_ln318_reg_3816_reg[0]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \^co\(0),
      CO(4) => \icmp_ln318_reg_3816_reg[0]_i_1_n_8\,
      CO(3) => \icmp_ln318_reg_3816_reg[0]_i_1_n_9\,
      CO(2) => \icmp_ln318_reg_3816_reg[0]_i_1_n_10\,
      CO(1) => \icmp_ln318_reg_3816_reg[0]_i_1_n_11\,
      CO(0) => \icmp_ln318_reg_3816_reg[0]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln318_reg_3816_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \icmp_ln318_reg_3816[0]_i_2_n_5\,
      S(4) => \icmp_ln318_reg_3816[0]_i_3_n_5\,
      S(3) => \icmp_ln318_reg_3816[0]_i_4_n_5\,
      S(2) => \icmp_ln318_reg_3816[0]_i_5_n_5\,
      S(1) => \icmp_ln318_reg_3816[0]_i_6_n_5\,
      S(0) => \icmp_ln318_reg_3816[0]_i_7_n_5\
    );
\icmp_ln328_reg_3820[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(4),
      I1 => \cmp147_reg_3848_reg[0]_1\(4),
      I2 => \cmp147_reg_3848_reg[0]_1\(5),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(5),
      O => \icmp_ln328_reg_3820[0]_i_10_n_5\
    );
\icmp_ln328_reg_3820[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(2),
      I1 => \cmp147_reg_3848_reg[0]_1\(2),
      I2 => \cmp147_reg_3848_reg[0]_1\(3),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(3),
      O => \icmp_ln328_reg_3820[0]_i_11_n_5\
    );
\icmp_ln328_reg_3820[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(0),
      I1 => \cmp147_reg_3848_reg[0]_1\(0),
      I2 => \cmp147_reg_3848_reg[0]_1\(1),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(1),
      O => \icmp_ln328_reg_3820[0]_i_12_n_5\
    );
\icmp_ln328_reg_3820[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(14),
      I1 => \cmp147_reg_3848_reg[0]_1\(14),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(15),
      I3 => \cmp147_reg_3848_reg[0]_1\(15),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_13_n_5\
    );
\icmp_ln328_reg_3820[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(12),
      I1 => \cmp147_reg_3848_reg[0]_1\(12),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(13),
      I3 => \cmp147_reg_3848_reg[0]_1\(13),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_14_n_5\
    );
\icmp_ln328_reg_3820[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(10),
      I1 => \cmp147_reg_3848_reg[0]_1\(10),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(11),
      I3 => \cmp147_reg_3848_reg[0]_1\(11),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_15_n_5\
    );
\icmp_ln328_reg_3820[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(8),
      I1 => \cmp147_reg_3848_reg[0]_1\(8),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(9),
      I3 => \cmp147_reg_3848_reg[0]_1\(9),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_16_n_5\
    );
\icmp_ln328_reg_3820[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(6),
      I1 => \cmp147_reg_3848_reg[0]_1\(6),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(7),
      I3 => \cmp147_reg_3848_reg[0]_1\(7),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_17_n_5\
    );
\icmp_ln328_reg_3820[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(4),
      I1 => \cmp147_reg_3848_reg[0]_1\(4),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(5),
      I3 => \cmp147_reg_3848_reg[0]_1\(5),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_18_n_5\
    );
\icmp_ln328_reg_3820[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(2),
      I1 => \cmp147_reg_3848_reg[0]_1\(2),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(3),
      I3 => \cmp147_reg_3848_reg[0]_1\(3),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_19_n_5\
    );
\icmp_ln328_reg_3820[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(0),
      I1 => \cmp147_reg_3848_reg[0]_1\(0),
      I2 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(1),
      I3 => \cmp147_reg_3848_reg[0]_1\(1),
      I4 => \^ap_loop_init\,
      O => \icmp_ln328_reg_3820[0]_i_20_n_5\
    );
\icmp_ln328_reg_3820[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(16),
      O => \icmp_ln328_reg_3820[0]_i_4_n_5\
    );
\icmp_ln328_reg_3820[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(14),
      I1 => \cmp147_reg_3848_reg[0]_1\(14),
      I2 => \cmp147_reg_3848_reg[0]_1\(15),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(15),
      O => \icmp_ln328_reg_3820[0]_i_5_n_5\
    );
\icmp_ln328_reg_3820[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(12),
      I1 => \cmp147_reg_3848_reg[0]_1\(12),
      I2 => \cmp147_reg_3848_reg[0]_1\(13),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(13),
      O => \icmp_ln328_reg_3820[0]_i_6_n_5\
    );
\icmp_ln328_reg_3820[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(10),
      I1 => \cmp147_reg_3848_reg[0]_1\(10),
      I2 => \cmp147_reg_3848_reg[0]_1\(11),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(11),
      O => \icmp_ln328_reg_3820[0]_i_7_n_5\
    );
\icmp_ln328_reg_3820[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(8),
      I1 => \cmp147_reg_3848_reg[0]_1\(8),
      I2 => \cmp147_reg_3848_reg[0]_1\(9),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(9),
      O => \icmp_ln328_reg_3820[0]_i_8_n_5\
    );
\icmp_ln328_reg_3820[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(6),
      I1 => \cmp147_reg_3848_reg[0]_1\(6),
      I2 => \cmp147_reg_3848_reg[0]_1\(7),
      I3 => \^ap_loop_init\,
      I4 => \icmp_ln328_reg_3820_reg[0]_i_3_0\(7),
      O => \icmp_ln328_reg_3820[0]_i_9_n_5\
    );
\icmp_ln328_reg_3820_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln328_reg_3820_reg[0]_i_3_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_icmp_ln328_reg_3820_reg[0]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \x_fu_228_reg[16]_1\(0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln328_reg_3820_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \icmp_ln328_reg_3820[0]_i_4_n_5\
    );
\icmp_ln328_reg_3820_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \icmp_ln328_reg_3820_reg[0]_i_3_n_5\,
      CO(6) => \icmp_ln328_reg_3820_reg[0]_i_3_n_6\,
      CO(5) => \icmp_ln328_reg_3820_reg[0]_i_3_n_7\,
      CO(4) => \icmp_ln328_reg_3820_reg[0]_i_3_n_8\,
      CO(3) => \icmp_ln328_reg_3820_reg[0]_i_3_n_9\,
      CO(2) => \icmp_ln328_reg_3820_reg[0]_i_3_n_10\,
      CO(1) => \icmp_ln328_reg_3820_reg[0]_i_3_n_11\,
      CO(0) => \icmp_ln328_reg_3820_reg[0]_i_3_n_12\,
      DI(7) => \icmp_ln328_reg_3820[0]_i_5_n_5\,
      DI(6) => \icmp_ln328_reg_3820[0]_i_6_n_5\,
      DI(5) => \icmp_ln328_reg_3820[0]_i_7_n_5\,
      DI(4) => \icmp_ln328_reg_3820[0]_i_8_n_5\,
      DI(3) => \icmp_ln328_reg_3820[0]_i_9_n_5\,
      DI(2) => \icmp_ln328_reg_3820[0]_i_10_n_5\,
      DI(1) => \icmp_ln328_reg_3820[0]_i_11_n_5\,
      DI(0) => \icmp_ln328_reg_3820[0]_i_12_n_5\,
      O(7 downto 0) => \NLW_icmp_ln328_reg_3820_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln328_reg_3820[0]_i_13_n_5\,
      S(6) => \icmp_ln328_reg_3820[0]_i_14_n_5\,
      S(5) => \icmp_ln328_reg_3820[0]_i_15_n_5\,
      S(4) => \icmp_ln328_reg_3820[0]_i_16_n_5\,
      S(3) => \icmp_ln328_reg_3820[0]_i_17_n_5\,
      S(2) => \icmp_ln328_reg_3820[0]_i_18_n_5\,
      S(1) => \icmp_ln328_reg_3820[0]_i_19_n_5\,
      S(0) => \icmp_ln328_reg_3820[0]_i_20_n_5\
    );
\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2_n_5\,
      I1 => \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0\,
      I2 => \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0\,
      O => icmp_ln439_fu_1006_p2
    );
\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009699"
    )
        port map (
      I0 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\(0),
      I1 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1\(0),
      I2 => \^ap_loop_init\,
      I3 => \cmp147_reg_3848_reg[0]_1\(0),
      I4 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\(2),
      I5 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\(1),
      O => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2_n_5\
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(16),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(16)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(15),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(15)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(14),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_18_n_5
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(13),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_19_n_5
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(12),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_20_n_5
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(11),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_21_n_5
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(10),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_22_n_5
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(9),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_23_n_5
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(0),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(0)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(8),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_25_n_5
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(7),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_26_n_5
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(6),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_27_n_5
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(5),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_28_n_5
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(4),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_29_n_5
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(3),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_30_n_5
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(2),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_31_n_5
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(1),
      I1 => \^ap_loop_init\,
      O => ram_reg_bram_0_i_32_n_5
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \^ap_loop_init\
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_bram_0_i_4__1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED\(7),
      CO(6) => \ram_reg_bram_0_i_3__1_n_6\,
      CO(5) => \ram_reg_bram_0_i_3__1_n_7\,
      CO(4) => \ram_reg_bram_0_i_3__1_n_8\,
      CO(3) => \ram_reg_bram_0_i_3__1_n_9\,
      CO(2) => \ram_reg_bram_0_i_3__1_n_10\,
      CO(1) => \ram_reg_bram_0_i_3__1_n_11\,
      CO(0) => \ram_reg_bram_0_i_3__1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \x_fu_228_reg[16]_0\(4 downto 0),
      O(2 downto 0) => \x_fu_228_reg[16]\(11 downto 9),
      S(7 downto 6) => ap_sig_allocacmp_z(16 downto 15),
      S(5) => ram_reg_bram_0_i_18_n_5,
      S(4) => ram_reg_bram_0_i_19_n_5,
      S(3) => ram_reg_bram_0_i_20_n_5,
      S(2) => ram_reg_bram_0_i_21_n_5,
      S(1) => ram_reg_bram_0_i_22_n_5,
      S(0) => ram_reg_bram_0_i_23_n_5
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_z(0),
      CI_TOP => '0',
      CO(7) => \ram_reg_bram_0_i_4__1_n_5\,
      CO(6) => \ram_reg_bram_0_i_4__1_n_6\,
      CO(5) => \ram_reg_bram_0_i_4__1_n_7\,
      CO(4) => \ram_reg_bram_0_i_4__1_n_8\,
      CO(3) => \ram_reg_bram_0_i_4__1_n_9\,
      CO(2) => \ram_reg_bram_0_i_4__1_n_10\,
      CO(1) => \ram_reg_bram_0_i_4__1_n_11\,
      CO(0) => \ram_reg_bram_0_i_4__1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_228_reg[16]\(8 downto 1),
      S(7) => ram_reg_bram_0_i_25_n_5,
      S(6) => ram_reg_bram_0_i_26_n_5,
      S(5) => ram_reg_bram_0_i_27_n_5,
      S(4) => ram_reg_bram_0_i_28_n_5,
      S(3) => ram_reg_bram_0_i_29_n_5,
      S(2) => ram_reg_bram_0_i_30_n_5,
      S(1) => ram_reg_bram_0_i_31_n_5,
      S(0) => ram_reg_bram_0_i_32_n_5
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(0),
      O => \x_fu_228_reg[16]\(0)
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => out_y_reg_671(0),
      I1 => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_n_20\,
      O => or_ln585_fu_1012_p2(0)
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(11),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(10),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(9),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(8),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(7),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(6),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(5),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(4),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(3),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(2),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_n_20\,
      S(7 downto 1) => B"0000000",
      S(0) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(1),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmp147_reg_3848_reg[0]_1\(0),
      I1 => \^ap_loop_init\,
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_5\,
      CI_TOP => '0',
      CO(7) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_5\,
      CO(6) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_6\,
      CO(5) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_7\,
      CO(4) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_8\,
      CO(3) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_9\,
      CO(2) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_10\,
      CO(1) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_11\,
      CO(0) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_12\,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6_n_5\,
      S(6) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7_n_5\,
      S(5) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8_n_5\,
      S(4) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9_n_5\,
      S(3) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10_n_5\,
      S(2) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11_n_5\,
      S(1) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12_n_5\,
      S(0) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(16),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_5\,
      CO(6) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_6\,
      CO(5) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_7\,
      CO(4) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_8\,
      CO(3) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_9\,
      CO(2) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_10\,
      CO(1) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_11\,
      CO(0) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_12\,
      DI(7 downto 0) => B"11111110",
      O(7 downto 0) => \NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14_n_5\,
      S(6) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15_n_5\,
      S(5) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16_n_5\,
      S(4) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17_n_5\,
      S(3) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18_n_5\,
      S(2) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19_n_5\,
      S(1) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20_n_5\,
      S(0) => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(15),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(14),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(13),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \cmp147_reg_3848_reg[0]_1\(12),
      O => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9_n_5\
    );
\x_fu_228[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => \^co\(0),
      I2 => \^ap_loop_init\,
      I3 => \cmp147_reg_3848_reg[0]_rep\,
      O => SR(0)
    );
\x_fu_228[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I2 => \cmp147_reg_3848_reg[0]_rep\,
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 is
  port (
    \eol_reg_155_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : out STD_LOGIC;
    \axi_last_fu_88_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_j_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln166_reg_269_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_155_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_155_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \eol_reg_155_reg[0]_2\ : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    imgBayer_full_n : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : in STD_LOGIC;
    \axi_last_fu_88_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_80_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln166_reg_269[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln163_fu_248_p2__22\ : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal \ap_condition_234__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal \^axi_last_fu_88_reg[0]\ : STD_LOGIC;
  signal icmp_ln166_fu_195_p2 : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_8_n_5\ : STD_LOGIC;
  signal \j_fu_80[11]_i_3_n_5\ : STD_LOGIC;
  signal \or_ln170_fu_207_p2__3\ : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_fu_84[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \eol_reg_155[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \icmp_ln166_reg_269[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \j_fu_80[11]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \j_fu_80[11]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \j_fu_80[11]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \j_fu_80[11]_i_6\ : label is "soft_lutpair4";
begin
  \axi_last_fu_88_reg[0]\ <= \^axi_last_fu_88_reg[0]\;
  p_6_in <= \^p_6_in\;
  p_9_in <= \^p_9_in\;
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Q(1),
      I1 => imgBayer_full_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_155_reg[0]_2\,
      O => \ap_CS_fsm_reg[5]\(0)
    );
ack_in_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \data_p1_reg[0]\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^axi_last_fu_88_reg[0]\,
      O => \s_axis_video_TREADY_int_regslice__1\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FF4F44444444"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => Q(0),
      I2 => ap_done_cache,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => p_13_in,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => p_13_in,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => p_13_in
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_13_in,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2020000"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_rst_n,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => p_13_in,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_84[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => \^axi_last_fu_88_reg[0]\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => ap_loop_init_int_reg_0(0)
    );
\axi_data_fu_84[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A202A20202A2A"
    )
        port map (
      I0 => \j_fu_80[11]_i_3_n_5\,
      I1 => \eol_reg_155_reg[0]_1\,
      I2 => \ap_condition_234__0\,
      I3 => \axi_last_fu_88_reg[0]_0\,
      I4 => \eol_reg_155_reg[0]_0\,
      I5 => ap_loop_init,
      O => \^axi_last_fu_88_reg[0]\
    );
\eol_reg_155[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAA0AAACACA0AA"
    )
        port map (
      I0 => \eol_reg_155_reg[0]_0\,
      I1 => \eol_reg_155_reg[0]_1\,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_init,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \eol_reg_155_reg[0]_2\,
      O => \eol_reg_155_reg[0]\
    );
\eol_reg_155[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => ap_loop_init
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2FFA2"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => Q(0),
      I4 => \icmp_ln163_fu_248_p2__22\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0
    );
\icmp_ln166_reg_269[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \eol_reg_155_reg[0]_2\,
      O => \icmp_ln166_reg_269_reg[0]\
    );
\icmp_ln166_reg_269[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln166_reg_269[0]_i_3_n_5\,
      I1 => \icmp_ln166_reg_269[0]_i_4_n_5\,
      I2 => \icmp_ln166_reg_269[0]_i_5_n_5\,
      I3 => \icmp_ln166_reg_269[0]_i_6_n_5\,
      I4 => \icmp_ln166_reg_269[0]_i_7_n_5\,
      I5 => \icmp_ln166_reg_269[0]_i_8_n_5\,
      O => icmp_ln166_fu_195_p2
    );
\icmp_ln166_reg_269[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(5),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(5),
      I2 => \j_fu_80_reg[11]\(2),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(2),
      O => \icmp_ln166_reg_269[0]_i_3_n_5\
    );
\icmp_ln166_reg_269[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(1),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(1),
      I2 => \j_fu_80_reg[11]\(0),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(0),
      O => \icmp_ln166_reg_269[0]_i_4_n_5\
    );
\icmp_ln166_reg_269[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(4),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(4),
      I2 => \j_fu_80_reg[11]\(3),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(3),
      O => \icmp_ln166_reg_269[0]_i_5_n_5\
    );
\icmp_ln166_reg_269[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(11),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(11),
      I2 => \j_fu_80_reg[11]\(8),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(8),
      O => \icmp_ln166_reg_269[0]_i_6_n_5\
    );
\icmp_ln166_reg_269[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(7),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(7),
      I2 => \j_fu_80_reg[11]\(6),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(6),
      O => \icmp_ln166_reg_269[0]_i_7_n_5\
    );
\icmp_ln166_reg_269[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(10),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(10),
      I2 => \j_fu_80_reg[11]\(9),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(9),
      O => \icmp_ln166_reg_269[0]_i_8_n_5\
    );
\j_4_fu_201_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(11),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(11)
    );
\j_4_fu_201_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(10),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(10)
    );
\j_4_fu_201_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(9),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(9)
    );
j_4_fu_201_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(0)
    );
j_4_fu_201_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(8),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(8)
    );
j_4_fu_201_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(7),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(7)
    );
j_4_fu_201_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(6),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(6)
    );
j_4_fu_201_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(5),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(5)
    );
j_4_fu_201_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(4),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(4)
    );
j_4_fu_201_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(3)
    );
j_4_fu_201_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(2),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(2)
    );
j_4_fu_201_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(1),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(1)
    );
\j_fu_80[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => \j_fu_80_reg[11]\(0),
      O => ap_loop_init_int_reg_1(0)
    );
\j_fu_80[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \j_fu_80[11]_i_3_n_5\,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\j_fu_80[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \j_fu_80[11]_i_3_n_5\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(0)
    );
\j_fu_80[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      O => \j_fu_80[11]_i_3_n_5\
    );
\j_fu_80[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \or_ln170_fu_207_p2__3\,
      I1 => ap_enable_reg_pp0_iter1_reg(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => icmp_ln166_fu_195_p2,
      I4 => imgBayer_full_n,
      I5 => \ap_condition_234__0\,
      O => \ap_block_pp0_stage0_11001__0\
    );
\j_fu_80[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \eol_reg_155_reg[0]_0\,
      I2 => \axi_last_fu_88_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_155_reg[0]_2\,
      I5 => \eol_reg_155_reg[0]_1\,
      O => \or_ln170_fu_207_p2__3\
    );
\j_fu_80[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \eol_reg_155_reg[0]_2\,
      O => \ap_condition_234__0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in\,
      I1 => \^p_6_in\,
      O => E(0)
    );
\mOutPtr[2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Q(1),
      I1 => imgBayer_full_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_155_reg[0]_2\,
      I5 => \pop__0\,
      O => \^p_9_in\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => Q(1),
      I1 => imgBayer_full_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_155_reg[0]_2\,
      I5 => \pop__0\,
      O => \^p_6_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reg_79 : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : in STD_LOGIC;
    \axi_data_2_fu_781__0\ : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sof_reg_79[0]_i_1\ : label is "soft_lutpair3";
begin
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8ADF0000"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_79,
      I3 => ap_done_cache,
      I4 => \d_read_reg_22_reg[0]\(1),
      I5 => \d_read_reg_22_reg[0]\(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0800"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(1),
      I1 => sof_reg_79,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sof_reg_79,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F5FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => sof_reg_79,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_2_fu_78[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_data_2_fu_781__0\,
      I1 => ap_loop_init_int,
      I2 => sof_reg_79,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I4 => Q(0),
      I5 => \d_read_reg_22_reg[0]\(1),
      O => E(0)
    );
\d_read_reg_22[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FF00FF20FF00"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_79,
      I3 => \d_read_reg_22_reg[0]\(2),
      I4 => \d_read_reg_22_reg[0]\(1),
      I5 => ap_done_cache,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0)
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_79,
      O => \ap_CS_fsm_reg[1]\
    );
\sof_reg_79[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => Q(0),
      I1 => sof_reg_79,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \axi_data_2_fu_781__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[0]\ : out STD_LOGIC;
    \select_ln188_reg_380_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    eol_1_reg_110 : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    axi_last_4_loc_fu_86 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal axi_last_4_loc_fu_860 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair0";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
ack_in_t_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0C00"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \ap_CS_fsm_reg[5]\
    );
ack_in_t_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020A020"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(0),
      I1 => eol_1_reg_110,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => p_3_in,
      I3 => Q(3),
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => p_3_in,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => eol_1_reg_110,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      O => p_3_in
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => eol_1_reg_110,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FF5F5FF7F5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => eol_1_reg_110,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_2_fu_78[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020A02000000000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(0),
      I1 => eol_1_reg_110,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I5 => Q(3),
      O => \axi_data_2_fu_781__0\
    );
\axi_last_4_loc_fu_86[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => select_ln188_reg_380,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => eol_1_reg_110,
      I4 => axi_last_4_loc_fu_860,
      I5 => axi_last_4_loc_fu_86,
      O => \select_ln188_reg_380_reg[0]\
    );
\axi_last_4_loc_fu_86[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => eol_1_reg_110,
      O => axi_last_4_loc_fu_860
    );
\axi_last_4_reg_99[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0B8F0F8F0"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => eol_1_reg_110,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF202A"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => eol_1_reg_110,
      I4 => Q(2),
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 is
  port (
    empty_n_reg : out STD_LOGIC;
    \sof_2_reg_134_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln230_fu_154_p2 : out STD_LOGIC;
    \j_fu_76_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_last_fu_170_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_2_reg_134_reg[0]_0\ : in STD_LOGIC;
    and_ln228_reg_207 : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : in STD_LOGIC;
    \sof_2_reg_134_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    \icmp_ln230_reg_193_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln230_reg_193_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_last_reg_197_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 is
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \axi_last_reg_197[0]_i_2_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_4_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_5_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_6_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_7_n_5\ : STD_LOGIC;
  signal \^icmp_ln230_fu_154_p2\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_9_n_5\ : STD_LOGIC;
  signal \j_fu_760__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_193[0]_i_3\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_193[0]_i_4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \j_fu_76[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \j_fu_76[11]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \sof_2_reg_134[0]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sof_reg_88[0]_i_2\ : label is "soft_lutpair372";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  icmp_ln230_fu_154_p2 <= \^icmp_ln230_fu_154_p2\;
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF200F200F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(1),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => Q(0),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0DDD0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => Q(1),
      I5 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(0),
      O => ap_done_cache_reg_0(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^icmp_ln230_fu_154_p2\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_last_reg_197[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(12),
      I1 => \axi_last_reg_197[0]_i_2_n_5\,
      I2 => \axi_last_reg_197[0]_i_3_n_5\,
      I3 => \axi_last_reg_197[0]_i_4_n_5\,
      I4 => \axi_last_reg_197[0]_i_5_n_5\,
      I5 => \axi_last_reg_197[0]_i_6_n_5\,
      O => axi_last_fu_170_p2
    );
\axi_last_reg_197[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(10),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(10),
      I2 => \axi_last_reg_197_reg[0]\(9),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(9),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_2_n_5\
    );
\axi_last_reg_197[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(7),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(7),
      I2 => \axi_last_reg_197_reg[0]\(6),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(6),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_3_n_5\
    );
\axi_last_reg_197[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(11),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(11),
      I2 => \axi_last_reg_197_reg[0]\(8),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(8),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_4_n_5\
    );
\axi_last_reg_197[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(5),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(5),
      I2 => \axi_last_reg_197_reg[0]\(2),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(2),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_5_n_5\
    );
\axi_last_reg_197[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFF5B4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \icmp_ln230_reg_193_reg[0]_0\(0),
      I2 => \axi_last_reg_197_reg[0]\(0),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(1),
      I4 => \axi_last_reg_197_reg[0]\(1),
      I5 => \axi_last_reg_197[0]_i_7_n_5\,
      O => \axi_last_reg_197[0]_i_6_n_5\
    );
\axi_last_reg_197[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(4),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(4),
      I2 => \axi_last_reg_197_reg[0]\(3),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(3),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_7_n_5\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^icmp_ln230_fu_154_p2\,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0
    );
\icmp_ln230_reg_193[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \sof_2_reg_134_reg[0]_1\,
      I2 => imgUnzip_empty_n,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      O => \^ap_block_pp0_stage0_subdone\
    );
\icmp_ln230_reg_193[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_j_1(5),
      I1 => \icmp_ln230_reg_193_reg[0]\(5),
      I2 => ap_sig_allocacmp_j_1(2),
      I3 => \icmp_ln230_reg_193_reg[0]\(2),
      I4 => \icmp_ln230_reg_193[0]_i_5_n_5\,
      I5 => \icmp_ln230_reg_193[0]_i_6_n_5\,
      O => \^icmp_ln230_fu_154_p2\
    );
\icmp_ln230_reg_193[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(5),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_1(5)
    );
\icmp_ln230_reg_193[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(2),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_1(2)
    );
\icmp_ln230_reg_193[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]\(0),
      I1 => ap_loop_init,
      I2 => \icmp_ln230_reg_193_reg[0]_0\(0),
      I3 => \icmp_ln230_reg_193_reg[0]\(1),
      I4 => \icmp_ln230_reg_193_reg[0]_0\(1),
      I5 => \icmp_ln230_reg_193[0]_i_7_n_5\,
      O => \icmp_ln230_reg_193[0]_i_5_n_5\
    );
\icmp_ln230_reg_193[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEEFEFFFFFEBEE"
    )
        port map (
      I0 => \icmp_ln230_reg_193[0]_i_8_n_5\,
      I1 => \icmp_ln230_reg_193_reg[0]\(8),
      I2 => ap_loop_init,
      I3 => \icmp_ln230_reg_193_reg[0]_0\(8),
      I4 => \icmp_ln230_reg_193_reg[0]\(11),
      I5 => \icmp_ln230_reg_193_reg[0]_0\(11),
      O => \icmp_ln230_reg_193[0]_i_6_n_5\
    );
\icmp_ln230_reg_193[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(4),
      I1 => \icmp_ln230_reg_193_reg[0]\(4),
      I2 => \icmp_ln230_reg_193_reg[0]_0\(3),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln230_reg_193_reg[0]\(3),
      O => \icmp_ln230_reg_193[0]_i_7_n_5\
    );
\icmp_ln230_reg_193[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]\(6),
      I1 => ap_loop_init,
      I2 => \icmp_ln230_reg_193_reg[0]_0\(6),
      I3 => \icmp_ln230_reg_193_reg[0]\(7),
      I4 => \icmp_ln230_reg_193_reg[0]_0\(7),
      I5 => \icmp_ln230_reg_193[0]_i_9_n_5\,
      O => \icmp_ln230_reg_193[0]_i_8_n_5\
    );
\icmp_ln230_reg_193[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(10),
      I1 => \icmp_ln230_reg_193_reg[0]\(10),
      I2 => \icmp_ln230_reg_193_reg[0]_0\(9),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln230_reg_193_reg[0]\(9),
      O => \icmp_ln230_reg_193[0]_i_9_n_5\
    );
\j_2_fu_160_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(11),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(9)
    );
\j_2_fu_160_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(10),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(8)
    );
\j_2_fu_160_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(9),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(7)
    );
j_2_fu_160_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(0)
    );
j_2_fu_160_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(8),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(6)
    );
j_2_fu_160_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(7),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(5)
    );
j_2_fu_160_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(6),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(4)
    );
j_2_fu_160_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(5),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => S(1)
    );
j_2_fu_160_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(4),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(3)
    );
j_2_fu_160_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(3),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(2)
    );
j_2_fu_160_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(2),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => S(0)
    );
j_2_fu_160_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(1),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(1)
    );
\j_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => \icmp_ln230_reg_193_reg[0]_0\(0),
      O => D(0)
    );
\j_fu_76[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \j_fu_760__0\,
      O => SR(0)
    );
\j_fu_76[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF00000000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => imgUnzip_empty_n,
      I3 => \sof_2_reg_134_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \j_fu_760__0\,
      O => E(0)
    );
\j_fu_76[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \^icmp_ln230_fu_154_p2\,
      O => \j_fu_760__0\
    );
\sof_2_reg_134[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2E2AAAAAAAA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      I1 => ap_loop_init,
      I2 => \sof_2_reg_134_reg[0]_0\,
      I3 => \sof_2_reg_134_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^ap_block_pp0_stage0_subdone\,
      O => \sof_2_reg_134_reg[0]\
    );
\sof_2_reg_134[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      O => ap_loop_init
    );
\sof_reg_88[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF800F8"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => Q(0),
      I2 => \sof_2_reg_134_reg[0]_0\,
      I3 => ap_NS_fsm1,
      I4 => and_ln228_reg_207,
      O => empty_n_reg
    );
\sof_reg_88[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => Q(1),
      O => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 is
  port (
    \cmp161_i_reg_2178_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_2178_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_2178_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp161_i_reg_2178_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln643_reg_2162_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    and_ln833_fu_904_p2 : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln633_fu_842_p2 : out STD_LOGIC;
    icmp_ln772_fu_892_p2 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_222_reg[10]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \cmp161_i_reg_2178_reg[0]_3\ : in STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln643_reg_2162 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_0_0950_114791490_i_fu_238_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_0948_114831494_i_fu_246_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[1]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[2]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[3]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[4]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[5]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[6]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[7]_1\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[0]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[1]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[2]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[3]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[4]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[5]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[6]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[7]_1\ : in STD_LOGIC;
    \p_0_2_0_0_09161489_i_fu_234_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lineBuffer_1_q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_0_0_09141485_i_fu_226_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151487_i_fu_230_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811492_i_fu_242_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[0]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[1]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[2]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[3]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[4]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[5]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[6]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[7]_1\ : in STD_LOGIC;
    \icmp_ln643_reg_2162_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    \x_fu_222[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln772_reg_2197_reg[0]\ : in STD_LOGIC;
    \icmp_ln772_reg_2197_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_phase_reg_451 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 is
  signal \^address1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal \^ap_loop_init\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \cmp161_i_reg_2178[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2178[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2178[0]_i_4_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__0_n_5\ : STD_LOGIC;
  signal \x_fu_222[11]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_222[11]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_222[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_222[11]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_222[11]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_222[11]_i_9_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \cmp161_i_reg_2178[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \cmp161_i_reg_2178[0]_i_4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \icmp_ln772_reg_2197[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[4]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[5]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[6]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \p_0_0_0949_21419_i_fu_278[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p_0_0_0949_21419_i_fu_278[7]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[6]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[7]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[5]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[6]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091499_i_fu_254[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[5]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[7]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[4]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[7]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_4__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_2 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \x_fu_222[11]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \x_fu_222[11]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \x_fu_222[11]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \x_fu_222[11]_i_5\ : label is "soft_lutpair261";
begin
  address1(11 downto 0) <= \^address1\(11 downto 0);
  ap_loop_init <= \^ap_loop_init\;
\and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cmp161_i_reg_2178[0]_i_2_n_5\,
      I1 => cmp203_i_reg_550,
      O => and_ln833_fu_904_p2
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAEEEEAAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => Q(1),
      I2 => ap_done_cache,
      I3 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      I5 => \ap_block_pp0_stage0_11001__0\,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \x_fu_222[11]_i_3_n_5\,
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp161_i_reg_2178[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \cmp161_i_reg_2178[0]_i_2_n_5\,
      I1 => \cmp161_i_reg_2178_reg[0]_3\,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => \cmp161_i_reg_2178_reg[0]\
    );
\cmp161_i_reg_2178[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFAFAFAFAE"
    )
        port map (
      I0 => \cmp161_i_reg_2178[0]_i_3_n_5\,
      I1 => ram_reg_bram_2(2),
      I2 => \^ap_loop_init\,
      I3 => ram_reg_bram_2(3),
      I4 => ram_reg_bram_2(5),
      I5 => ram_reg_bram_2(4),
      O => \cmp161_i_reg_2178[0]_i_2_n_5\
    );
\cmp161_i_reg_2178[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => ram_reg_bram_2(11),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(10),
      I3 => ram_reg_bram_2(7),
      I4 => ram_reg_bram_2(6),
      I5 => \cmp161_i_reg_2178[0]_i_4_n_5\,
      O => \cmp161_i_reg_2178[0]_i_3_n_5\
    );
\cmp161_i_reg_2178[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => ram_reg_bram_2(8),
      I2 => ram_reg_bram_2(0),
      I3 => \^ap_loop_init\,
      I4 => ram_reg_bram_2(1),
      O => \cmp161_i_reg_2178[0]_i_4_n_5\
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \x_fu_222[11]_i_3_n_5\,
      I3 => Q(0),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg
    );
\icmp_ln633_reg_2158[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_fu_222[11]_i_3_n_5\,
      O => icmp_ln633_fu_842_p2
    );
icmp_ln643_fu_864_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5F100"
    )
        port map (
      I0 => ram_reg_bram_2(11),
      I1 => ram_reg_bram_2(10),
      I2 => \^ap_loop_init\,
      I3 => \icmp_ln643_reg_2162_reg[0]_0\(10),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(11),
      O => DI(5)
    );
icmp_ln643_fu_864_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21004465"
    )
        port map (
      I0 => \icmp_ln643_reg_2162_reg[0]_0\(4),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(4),
      I3 => ram_reg_bram_2(5),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(5),
      O => S(2)
    );
icmp_ln643_fu_864_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21004465"
    )
        port map (
      I0 => \icmp_ln643_reg_2162_reg[0]_0\(3),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(3),
      I3 => ram_reg_bram_2(2),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(2),
      O => S(1)
    );
icmp_ln643_fu_864_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11821141"
    )
        port map (
      I0 => \icmp_ln643_reg_2162_reg[0]_0\(1),
      I1 => \icmp_ln643_reg_2162_reg[0]_0\(0),
      I2 => ram_reg_bram_2(0),
      I3 => \^ap_loop_init\,
      I4 => ram_reg_bram_2(1),
      O => S(0)
    );
icmp_ln643_fu_864_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5F100"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => ram_reg_bram_2(8),
      I2 => \^ap_loop_init\,
      I3 => \icmp_ln643_reg_2162_reg[0]_0\(8),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(9),
      O => DI(4)
    );
icmp_ln643_fu_864_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5F100"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => ram_reg_bram_2(6),
      I2 => \^ap_loop_init\,
      I3 => \icmp_ln643_reg_2162_reg[0]_0\(6),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(7),
      O => DI(3)
    );
icmp_ln643_fu_864_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5F100"
    )
        port map (
      I0 => ram_reg_bram_2(5),
      I1 => ram_reg_bram_2(4),
      I2 => \^ap_loop_init\,
      I3 => \icmp_ln643_reg_2162_reg[0]_0\(4),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(5),
      O => DI(2)
    );
icmp_ln643_fu_864_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5F100"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => ram_reg_bram_2(2),
      I2 => \^ap_loop_init\,
      I3 => \icmp_ln643_reg_2162_reg[0]_0\(2),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(3),
      O => DI(1)
    );
icmp_ln643_fu_864_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5F100"
    )
        port map (
      I0 => ram_reg_bram_2(1),
      I1 => ram_reg_bram_2(0),
      I2 => \^ap_loop_init\,
      I3 => \icmp_ln643_reg_2162_reg[0]_0\(0),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(1),
      O => DI(0)
    );
icmp_ln643_fu_864_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21004465"
    )
        port map (
      I0 => \icmp_ln643_reg_2162_reg[0]_0\(10),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(10),
      I3 => ram_reg_bram_2(11),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(11),
      O => S(5)
    );
icmp_ln643_fu_864_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21004465"
    )
        port map (
      I0 => \icmp_ln643_reg_2162_reg[0]_0\(9),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(9),
      I3 => ram_reg_bram_2(8),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(8),
      O => S(4)
    );
icmp_ln643_fu_864_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21004465"
    )
        port map (
      I0 => \icmp_ln643_reg_2162_reg[0]_0\(6),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(6),
      I3 => ram_reg_bram_2(7),
      I4 => \icmp_ln643_reg_2162_reg[0]_0\(7),
      O => S(3)
    );
\icmp_ln772_reg_2197[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28822828"
    )
        port map (
      I0 => \icmp_ln772_reg_2197_reg[0]\,
      I1 => \icmp_ln772_reg_2197_reg[0]_0\(0),
      I2 => x_phase_reg_451,
      I3 => \^ap_loop_init\,
      I4 => ram_reg_bram_2(0),
      O => icmp_ln772_fu_892_p2
    );
\p_0_0_0948_114831494_i_fu_246[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => q1(16),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(0)
    );
\p_0_0_0948_114831494_i_fu_246[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => q1(17),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(1)
    );
\p_0_0_0948_114831494_i_fu_246[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => q1(18),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(2)
    );
\p_0_0_0948_114831494_i_fu_246[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => q1(19),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(3)
    );
\p_0_0_0948_114831494_i_fu_246[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => q1(20),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(4)
    );
\p_0_0_0948_114831494_i_fu_246[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => q1(21),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(5)
    );
\p_0_0_0948_114831494_i_fu_246[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => q1(22),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(6)
    );
\p_0_0_0948_114831494_i_fu_246[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => q1(23),
      O => \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(7)
    );
\p_0_0_0948_21422_i_fu_282[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[0]_0\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(0),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(0),
      O => \cmp161_i_reg_2178_reg[0]_0\(0)
    );
\p_0_0_0948_21422_i_fu_282[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[1]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(1),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(1),
      O => \cmp161_i_reg_2178_reg[0]_0\(1)
    );
\p_0_0_0948_21422_i_fu_282[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[2]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(2),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(2),
      O => \cmp161_i_reg_2178_reg[0]_0\(2)
    );
\p_0_0_0948_21422_i_fu_282[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[3]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(3),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(3),
      O => \cmp161_i_reg_2178_reg[0]_0\(3)
    );
\p_0_0_0948_21422_i_fu_282[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[4]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(4),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(4),
      O => \cmp161_i_reg_2178_reg[0]_0\(4)
    );
\p_0_0_0948_21422_i_fu_282[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[5]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(5),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(5),
      O => \cmp161_i_reg_2178_reg[0]_0\(5)
    );
\p_0_0_0948_21422_i_fu_282[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[6]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(6),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(6),
      O => \cmp161_i_reg_2178_reg[0]_0\(6)
    );
\p_0_0_0948_21422_i_fu_282[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[7]\(7),
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7),
      O => \cmp161_i_reg_2178_reg[0]_0\(7)
    );
\p_0_0_0949_114811492_i_fu_242[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => q1(8),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(0)
    );
\p_0_0_0949_114811492_i_fu_242[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => q1(9),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(1)
    );
\p_0_0_0949_114811492_i_fu_242[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => q1(10),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(2)
    );
\p_0_0_0949_114811492_i_fu_242[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => q1(11),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(3)
    );
\p_0_0_0949_114811492_i_fu_242[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => q1(12),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(4)
    );
\p_0_0_0949_114811492_i_fu_242[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => q1(13),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(5)
    );
\p_0_0_0949_114811492_i_fu_242[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => q1(14),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(6)
    );
\p_0_0_0949_114811492_i_fu_242[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => q1(15),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(7)
    );
\p_0_0_0949_21419_i_fu_278[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[0]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(0),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(0),
      O => \cmp161_i_reg_2178_reg[0]_2\(0)
    );
\p_0_0_0949_21419_i_fu_278[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[1]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(1),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(1),
      O => \cmp161_i_reg_2178_reg[0]_2\(1)
    );
\p_0_0_0949_21419_i_fu_278[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[2]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(2),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(2),
      O => \cmp161_i_reg_2178_reg[0]_2\(2)
    );
\p_0_0_0949_21419_i_fu_278[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[3]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(3),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(3),
      O => \cmp161_i_reg_2178_reg[0]_2\(3)
    );
\p_0_0_0949_21419_i_fu_278[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[4]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(4),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(4),
      O => \cmp161_i_reg_2178_reg[0]_2\(4)
    );
\p_0_0_0949_21419_i_fu_278[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[5]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(5),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(5),
      O => \cmp161_i_reg_2178_reg[0]_2\(5)
    );
\p_0_0_0949_21419_i_fu_278[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[6]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(6),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(6),
      O => \cmp161_i_reg_2178_reg[0]_2\(6)
    );
\p_0_0_0949_21419_i_fu_278[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => \^ap_loop_init\,
      O => E(0)
    );
\p_0_0_0949_21419_i_fu_278[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0949_21419_i_fu_278_reg[7]\(7),
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7),
      O => \cmp161_i_reg_2178_reg[0]_2\(7)
    );
\p_0_0_0949_21419_i_fu_278[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln643_reg_2162,
      I1 => \cmp161_i_reg_2178_reg[0]_3\,
      I2 => \^ap_loop_init\,
      O => \icmp_ln643_reg_2162_reg[0]\
    );
\p_0_0_0950_114791490_i_fu_238[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => q1(0),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(0)
    );
\p_0_0_0950_114791490_i_fu_238[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => q1(1),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(1)
    );
\p_0_0_0950_114791490_i_fu_238[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => q1(2),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(2)
    );
\p_0_0_0950_114791490_i_fu_238[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => q1(3),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(3)
    );
\p_0_0_0950_114791490_i_fu_238[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => q1(4),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(4)
    );
\p_0_0_0950_114791490_i_fu_238[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => q1(5),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(5)
    );
\p_0_0_0950_114791490_i_fu_238[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => q1(6),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(6)
    );
\p_0_0_0950_114791490_i_fu_238[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => q1(7),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(7)
    );
\p_0_0_0950_21416_i_fu_274[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[0]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(0),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(0),
      O => \cmp161_i_reg_2178_reg[0]_1\(0)
    );
\p_0_0_0950_21416_i_fu_274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[1]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(1),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(1),
      O => \cmp161_i_reg_2178_reg[0]_1\(1)
    );
\p_0_0_0950_21416_i_fu_274[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[2]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(2),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(2),
      O => \cmp161_i_reg_2178_reg[0]_1\(2)
    );
\p_0_0_0950_21416_i_fu_274[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[3]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(3),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(3),
      O => \cmp161_i_reg_2178_reg[0]_1\(3)
    );
\p_0_0_0950_21416_i_fu_274[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[4]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(4),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(4),
      O => \cmp161_i_reg_2178_reg[0]_1\(4)
    );
\p_0_0_0950_21416_i_fu_274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[5]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(5),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(5),
      O => \cmp161_i_reg_2178_reg[0]_1\(5)
    );
\p_0_0_0950_21416_i_fu_274[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[6]\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(6),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(6),
      O => \cmp161_i_reg_2178_reg[0]_1\(6)
    );
\p_0_0_0950_21416_i_fu_274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEABBBAAAA"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\,
      I1 => \^ap_loop_init\,
      I2 => \cmp161_i_reg_2178_reg[0]_3\,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0950_21416_i_fu_274_reg[7]\(7),
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7),
      O => \cmp161_i_reg_2178_reg[0]_1\(7)
    );
\p_0_0_0_0_09141485_i_fu_226[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(0),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(0)
    );
\p_0_0_0_0_09141485_i_fu_226[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(1),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(1)
    );
\p_0_0_0_0_09141485_i_fu_226[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(2),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(2)
    );
\p_0_0_0_0_09141485_i_fu_226[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(3),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(3)
    );
\p_0_0_0_0_09141485_i_fu_226[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(4),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(4)
    );
\p_0_0_0_0_09141485_i_fu_226[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(5),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(5)
    );
\p_0_0_0_0_09141485_i_fu_226[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(6),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(6)
    );
\p_0_0_0_0_09141485_i_fu_226[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(7),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(7)
    );
\p_0_1_0_0_09091499_i_fu_254[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22223222"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln643_reg_2162,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[0]\,
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
\p_0_1_0_0_09151487_i_fu_230[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(8),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(0)
    );
\p_0_1_0_0_09151487_i_fu_230[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(9),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(1)
    );
\p_0_1_0_0_09151487_i_fu_230[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(10),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(2)
    );
\p_0_1_0_0_09151487_i_fu_230[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(11),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(3)
    );
\p_0_1_0_0_09151487_i_fu_230[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(12),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(4)
    );
\p_0_1_0_0_09151487_i_fu_230[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(13),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(5)
    );
\p_0_1_0_0_09151487_i_fu_230[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(14),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(6)
    );
\p_0_1_0_0_09151487_i_fu_230[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(15),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(7)
    );
\p_0_2_0_0_09161489_i_fu_234[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(0),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(16),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(0)
    );
\p_0_2_0_0_09161489_i_fu_234[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(1),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(17),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(1)
    );
\p_0_2_0_0_09161489_i_fu_234[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(2),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(18),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(2)
    );
\p_0_2_0_0_09161489_i_fu_234[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(3),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(19),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(3)
    );
\p_0_2_0_0_09161489_i_fu_234[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(4),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(20),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(4)
    );
\p_0_2_0_0_09161489_i_fu_234[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(5),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(21),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(5)
    );
\p_0_2_0_0_09161489_i_fu_234[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(6),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(22),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(6)
    );
\p_0_2_0_0_09161489_i_fu_234[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(7),
      I1 => \^ap_loop_init\,
      I2 => lineBuffer_1_q1(23),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(7)
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => ram_reg_bram_2(1),
      I2 => ram_reg_bram_2(0),
      I3 => \^ap_loop_init\,
      I4 => ram_reg_bram_2(3),
      O => \^address1\(3)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ram_reg_bram_2(0),
      I1 => ram_reg_bram_2(1),
      I2 => \^ap_loop_init\,
      I3 => ram_reg_bram_2(2),
      O => \^address1\(2)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ram_reg_bram_2(0),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(1),
      O => \^address1\(1)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => ram_reg_bram_2(0),
      O => \^address1\(0)
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \^address1\(11),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_bram_2(8),
      I1 => ram_reg_bram_2(7),
      I2 => \^ap_loop_init\,
      I3 => ram_reg_bram_2(5),
      I4 => \ram_reg_bram_0_i_37__0_n_5\,
      I5 => ram_reg_bram_2(6),
      O => \ram_reg_bram_0_i_34__0_n_5\
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      O => \^ap_loop_init\
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => \ram_reg_bram_0_i_38__0_n_5\,
      I2 => ram_reg_bram_2(3),
      I3 => ram_reg_bram_2(4),
      I4 => \^ap_loop_init\,
      I5 => ram_reg_bram_2(5),
      O => \ram_reg_bram_0_i_36__0_n_5\
    );
\ram_reg_bram_0_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_bram_2(4),
      I1 => ram_reg_bram_2(3),
      I2 => \^ap_loop_init\,
      I3 => ram_reg_bram_2(0),
      I4 => ram_reg_bram_2(1),
      I5 => ram_reg_bram_2(2),
      O => \ram_reg_bram_0_i_37__0_n_5\
    );
\ram_reg_bram_0_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ram_reg_bram_2(1),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(0),
      O => \ram_reg_bram_0_i_38__0_n_5\
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \^ap_loop_init\,
      I3 => ram_reg_bram_2(10),
      O => \^address1\(10)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => \ram_reg_bram_0_i_36__0_n_5\,
      I2 => ram_reg_bram_2(7),
      I3 => ram_reg_bram_2(8),
      I4 => \^ap_loop_init\,
      I5 => ram_reg_bram_2(9),
      O => \^address1\(9)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => ram_reg_bram_2(5),
      I2 => \ram_reg_bram_0_i_37__0_n_5\,
      I3 => ram_reg_bram_2(6),
      I4 => \^ap_loop_init\,
      I5 => ram_reg_bram_2(8),
      O => \^address1\(8)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => \ram_reg_bram_0_i_37__0_n_5\,
      I2 => ram_reg_bram_2(5),
      I3 => \^ap_loop_init\,
      I4 => ram_reg_bram_2(7),
      O => \^address1\(7)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ram_reg_bram_2(5),
      I1 => \ram_reg_bram_0_i_37__0_n_5\,
      I2 => \^ap_loop_init\,
      I3 => ram_reg_bram_2(6),
      O => \^address1\(6)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => \ram_reg_bram_0_i_38__0_n_5\,
      I2 => ram_reg_bram_2(3),
      I3 => ram_reg_bram_2(4),
      I4 => \^ap_loop_init\,
      I5 => ram_reg_bram_2(5),
      O => \^address1\(5)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => ram_reg_bram_2(0),
      I2 => ram_reg_bram_2(1),
      I3 => ram_reg_bram_2(2),
      I4 => \^ap_loop_init\,
      I5 => ram_reg_bram_2(4),
      O => \^address1\(4)
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^address1\(11),
      O => \x_fu_222_reg[10]\
    );
\ram_reg_bram_1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \^address1\(11),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0
    );
ram_reg_bram_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ram_reg_bram_2(10),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_2(9),
      I3 => \^ap_loop_init\,
      I4 => ram_reg_bram_2(11),
      O => \^address1\(11)
    );
\x_fu_222[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \x_fu_222[11]_i_3_n_5\,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => \^ap_loop_init\,
      O => SR(0)
    );
\x_fu_222[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => ram_reg_bram_2(10),
      I1 => \x_fu_222[11]_i_3_0\(10),
      I2 => ram_reg_bram_2(9),
      I3 => \^ap_loop_init\,
      I4 => \x_fu_222[11]_i_3_0\(9),
      O => \x_fu_222[11]_i_10_n_5\
    );
\x_fu_222[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \x_fu_222[11]_i_3_n_5\,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2(0)
    );
\x_fu_222[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => ap_sig_allocacmp_z(5),
      I1 => \x_fu_222[11]_i_3_0\(5),
      I2 => ap_sig_allocacmp_z(2),
      I3 => \x_fu_222[11]_i_3_0\(2),
      I4 => \x_fu_222[11]_i_6_n_5\,
      I5 => \x_fu_222[11]_i_7_n_5\,
      O => \x_fu_222[11]_i_3_n_5\
    );
\x_fu_222[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_2(5),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(5)
    );
\x_fu_222[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => \^ap_loop_init\,
      O => ap_sig_allocacmp_z(2)
    );
\x_fu_222[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \x_fu_222[11]_i_3_0\(0),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(0),
      I3 => \x_fu_222[11]_i_3_0\(1),
      I4 => ram_reg_bram_2(1),
      I5 => \x_fu_222[11]_i_8_n_5\,
      O => \x_fu_222[11]_i_6_n_5\
    );
\x_fu_222[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEEFEFFFFFEBEE"
    )
        port map (
      I0 => \x_fu_222[11]_i_9_n_5\,
      I1 => \x_fu_222[11]_i_3_0\(8),
      I2 => \^ap_loop_init\,
      I3 => ram_reg_bram_2(8),
      I4 => \x_fu_222[11]_i_3_0\(11),
      I5 => ram_reg_bram_2(11),
      O => \x_fu_222[11]_i_7_n_5\
    );
\x_fu_222[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => ram_reg_bram_2(4),
      I1 => \x_fu_222[11]_i_3_0\(4),
      I2 => ram_reg_bram_2(3),
      I3 => \^ap_loop_init\,
      I4 => \x_fu_222[11]_i_3_0\(3),
      O => \x_fu_222[11]_i_8_n_5\
    );
\x_fu_222[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \x_fu_222[11]_i_3_0\(6),
      I1 => \^ap_loop_init\,
      I2 => ram_reg_bram_2(6),
      I3 => \x_fu_222[11]_i_3_0\(7),
      I4 => ram_reg_bram_2(7),
      I5 => \x_fu_222[11]_i_10_n_5\,
      O => \x_fu_222[11]_i_9_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => DSP_ALU_INST(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(11),
      B(16) => Q(11),
      B(15) => Q(11),
      B(14) => Q(11),
      B(13) => Q(11),
      B(12) => Q(11),
      B(11 downto 0) => Q(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(21),
      C(46) => DSP_ALU_INST_0(21),
      C(45) => DSP_ALU_INST_0(21),
      C(44) => DSP_ALU_INST_0(21),
      C(43) => DSP_ALU_INST_0(21),
      C(42) => DSP_ALU_INST_0(21),
      C(41) => DSP_ALU_INST_0(21),
      C(40) => DSP_ALU_INST_0(21),
      C(39) => DSP_ALU_INST_0(21),
      C(38) => DSP_ALU_INST_0(21),
      C(37) => DSP_ALU_INST_0(21),
      C(36) => DSP_ALU_INST_0(21),
      C(35) => DSP_ALU_INST_0(21),
      C(34) => DSP_ALU_INST_0(21),
      C(33) => DSP_ALU_INST_0(21),
      C(32) => DSP_ALU_INST_0(21),
      C(31) => DSP_ALU_INST_0(21),
      C(30) => DSP_ALU_INST_0(21),
      C(29) => DSP_ALU_INST_0(21),
      C(28) => DSP_ALU_INST_0(21),
      C(27) => DSP_ALU_INST_0(21),
      C(26) => DSP_ALU_INST_0(21),
      C(25) => DSP_ALU_INST_0(21),
      C(24) => DSP_ALU_INST_0(21),
      C(23) => DSP_ALU_INST_0(21),
      C(22) => DSP_ALU_INST_0(21),
      C(21 downto 0) => DSP_ALU_INST_0(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEP,
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEP,
      CEP => CEP,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 0) => P(22 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_19 is
  port (
    CEB1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_loop_exit_ready_pp0_iter8_reg_reg__0\ : in STD_LOGIC;
    \select_ln510_reg_4223_reg[7]_i_19_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \select_ln510_reg_4223_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln439_reg_3872_pp0_iter7_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_19 : entity is "kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_19 is
  signal \^ceb1\ : STD_LOGIC;
  signal add_ln504_2_fu_3344_p2 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal g_fu_3422_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_20_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_22_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_23_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_24_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_27_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_28_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_29_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_30_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_31_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_32_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_33_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_34_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_35_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_36_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_37_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_38_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_39_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_40_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_41_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_42_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_43_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_45_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_46_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_47_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_48_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_49_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_50_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_51_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_52_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_54_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_55_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_56_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_57_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_58_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_59_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_60_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_61_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_62_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_63_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_64_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_65_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_66_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_67_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_68_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_69_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_70_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_71_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_72_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_73_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_74_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_75_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_76_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223[7]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_19_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_19_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_19_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_19_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_19_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_19_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_19_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_21_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_21_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_21_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_21_n_6\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_21_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_21_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_21_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_6\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_25_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_6\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_26_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_6\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_44_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_4_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_6\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4223_reg[7]_i_53_n_9\ : STD_LOGIC;
  signal sext_ln504_7_fu_3418_p1 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal sub_ln504_fu_3362_p2 : STD_LOGIC_VECTOR ( 23 downto 13 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_select_ln510_reg_4223_reg[7]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_select_ln510_reg_4223_reg[7]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_select_ln510_reg_4223_reg[7]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_select_ln510_reg_4223_reg[7]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_select_ln510_reg_4223_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_select_ln510_reg_4223_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_select_ln510_reg_4223_reg[7]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln510_reg_4223[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \select_ln510_reg_4223[7]_i_22\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \select_ln510_reg_4223[7]_i_23\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \select_ln510_reg_4223[7]_i_27\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \select_ln510_reg_4223[7]_i_28\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \select_ln510_reg_4223[7]_i_5\ : label is "soft_lutpair126";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \select_ln510_reg_4223_reg[7]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln510_reg_4223_reg[7]_i_26\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln510_reg_4223_reg[7]_i_53\ : label is 35;
begin
  CEB1 <= \^ceb1\;
\icmp_ln328_reg_3820[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_loop_exit_ready_pp0_iter8_reg_reg__0\,
      O => \^ceb1\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => P(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(11),
      B(16) => Q(11),
      B(15) => Q(11),
      B(14) => Q(11),
      B(13) => Q(11),
      B(12) => Q(11),
      B(11 downto 0) => Q(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(21),
      C(46) => DSP_ALU_INST(21),
      C(45) => DSP_ALU_INST(21),
      C(44) => DSP_ALU_INST(21),
      C(43) => DSP_ALU_INST(21),
      C(42) => DSP_ALU_INST(21),
      C(41) => DSP_ALU_INST(21),
      C(40) => DSP_ALU_INST(21),
      C(39) => DSP_ALU_INST(21),
      C(38) => DSP_ALU_INST(21),
      C(37) => DSP_ALU_INST(21),
      C(36) => DSP_ALU_INST(21),
      C(35) => DSP_ALU_INST(21),
      C(34) => DSP_ALU_INST(21),
      C(33) => DSP_ALU_INST(21),
      C(32) => DSP_ALU_INST(21),
      C(31) => DSP_ALU_INST(21),
      C(30) => DSP_ALU_INST(21),
      C(29) => DSP_ALU_INST(21),
      C(28) => DSP_ALU_INST(21),
      C(27) => DSP_ALU_INST(21),
      C(26) => DSP_ALU_INST(21),
      C(25) => DSP_ALU_INST(21),
      C(24) => DSP_ALU_INST(21),
      C(23) => DSP_ALU_INST(21),
      C(22) => DSP_ALU_INST(21),
      C(21 downto 0) => DSP_ALU_INST(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ceb1\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => \^ceb1\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ceb1\,
      CEP => \^ceb1\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 23),
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19) => p_reg_reg_n_91,
      P(18) => p_reg_reg_n_92,
      P(17) => p_reg_reg_n_93,
      P(16) => p_reg_reg_n_94,
      P(15) => p_reg_reg_n_95,
      P(14) => p_reg_reg_n_96,
      P(13) => p_reg_reg_n_97,
      P(12) => p_reg_reg_n_98,
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln510_reg_4223[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(0),
      I2 => g_fu_3422_p2(0),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(0)
    );
\select_ln510_reg_4223[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(1),
      I2 => g_fu_3422_p2(1),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(1)
    );
\select_ln510_reg_4223[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(2),
      I2 => g_fu_3422_p2(2),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(2)
    );
\select_ln510_reg_4223[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(3),
      I2 => g_fu_3422_p2(3),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(3)
    );
\select_ln510_reg_4223[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(4),
      I2 => g_fu_3422_p2(4),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(4)
    );
\select_ln510_reg_4223[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(5),
      I2 => g_fu_3422_p2(5),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(5)
    );
\select_ln510_reg_4223[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(6),
      I2 => g_fu_3422_p2(6),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(6)
    );
\select_ln510_reg_4223[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_2_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]\(7),
      I2 => g_fu_3422_p2(7),
      I3 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I4 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => D(7)
    );
\select_ln510_reg_4223[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74478BB8"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(16),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => \select_ln510_reg_4223[7]_i_24_n_5\,
      I3 => sub_ln504_fu_3362_p2(16),
      I4 => \select_ln510_reg_4223_reg[7]\(3),
      O => \select_ln510_reg_4223[7]_i_10_n_5\
    );
\select_ln510_reg_4223[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77744447888BBBB8"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(15),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => sub_ln504_fu_3362_p2(13),
      I3 => sub_ln504_fu_3362_p2(14),
      I4 => sub_ln504_fu_3362_p2(15),
      I5 => \select_ln510_reg_4223_reg[7]\(2),
      O => \select_ln510_reg_4223[7]_i_11_n_5\
    );
\select_ln510_reg_4223[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74478BB8"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(14),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => sub_ln504_fu_3362_p2(13),
      I3 => sub_ln504_fu_3362_p2(14),
      I4 => \select_ln510_reg_4223_reg[7]\(1),
      O => \select_ln510_reg_4223[7]_i_12_n_5\
    );
\select_ln510_reg_4223[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(13),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => add_ln504_2_fu_3344_p2(13),
      I3 => \select_ln510_reg_4223_reg[7]\(0),
      O => \select_ln510_reg_4223[7]_i_13_n_5\
    );
\select_ln510_reg_4223[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_27_n_5\,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => sub_ln504_fu_3362_p2(23),
      O => sext_ln504_7_fu_3418_p1(12)
    );
\select_ln510_reg_4223[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I1 => sub_ln504_fu_3362_p2(23),
      I2 => \select_ln510_reg_4223[7]_i_27_n_5\,
      O => \select_ln510_reg_4223[7]_i_15_n_5\
    );
\select_ln510_reg_4223[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \select_ln510_reg_4223[7]_i_27_n_5\,
      I1 => sub_ln504_fu_3362_p2(23),
      I2 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      O => sext_ln504_7_fu_3418_p1(10)
    );
\select_ln510_reg_4223[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(22),
      I1 => \select_ln510_reg_4223[7]_i_28_n_5\,
      I2 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I3 => add_ln504_2_fu_3344_p2(22),
      O => sext_ln504_7_fu_3418_p1(9)
    );
\select_ln510_reg_4223[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555600005556"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(21),
      I1 => sub_ln504_fu_3362_p2(20),
      I2 => \select_ln510_reg_4223[7]_i_20_n_5\,
      I3 => sub_ln504_fu_3362_p2(19),
      I4 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I5 => add_ln504_2_fu_3344_p2(21),
      O => sext_ln504_7_fu_3418_p1(8)
    );
\select_ln510_reg_4223[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => g_fu_3422_p2(9),
      I1 => g_fu_3422_p2(10),
      I2 => g_fu_3422_p2(12),
      I3 => g_fu_3422_p2(11),
      I4 => g_fu_3422_p2(8),
      I5 => \select_ln510_reg_4223[7]_i_5_n_5\,
      O => \select_ln510_reg_4223[7]_i_2_n_5\
    );
\select_ln510_reg_4223[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(17),
      I1 => sub_ln504_fu_3362_p2(15),
      I2 => sub_ln504_fu_3362_p2(13),
      I3 => sub_ln504_fu_3362_p2(14),
      I4 => sub_ln504_fu_3362_p2(16),
      I5 => sub_ln504_fu_3362_p2(18),
      O => \select_ln510_reg_4223[7]_i_20_n_5\
    );
\select_ln510_reg_4223[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(16),
      I1 => sub_ln504_fu_3362_p2(14),
      I2 => sub_ln504_fu_3362_p2(13),
      I3 => sub_ln504_fu_3362_p2(15),
      I4 => sub_ln504_fu_3362_p2(17),
      O => \select_ln510_reg_4223[7]_i_22_n_5\
    );
\select_ln510_reg_4223[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(15),
      I1 => sub_ln504_fu_3362_p2(13),
      I2 => sub_ln504_fu_3362_p2(14),
      I3 => sub_ln504_fu_3362_p2(16),
      O => \select_ln510_reg_4223[7]_i_23_n_5\
    );
\select_ln510_reg_4223[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(14),
      I1 => sub_ln504_fu_3362_p2(13),
      I2 => sub_ln504_fu_3362_p2(15),
      O => \select_ln510_reg_4223[7]_i_24_n_5\
    );
\select_ln510_reg_4223[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(21),
      I1 => sub_ln504_fu_3362_p2(19),
      I2 => \select_ln510_reg_4223[7]_i_20_n_5\,
      I3 => sub_ln504_fu_3362_p2(20),
      I4 => sub_ln504_fu_3362_p2(22),
      O => \select_ln510_reg_4223[7]_i_27_n_5\
    );
\select_ln510_reg_4223[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sub_ln504_fu_3362_p2(20),
      I1 => \select_ln510_reg_4223[7]_i_20_n_5\,
      I2 => sub_ln504_fu_3362_p2(19),
      I3 => sub_ln504_fu_3362_p2(21),
      O => \select_ln510_reg_4223[7]_i_28_n_5\
    );
\select_ln510_reg_4223[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_88,
      O => \select_ln510_reg_4223[7]_i_29_n_5\
    );
\select_ln510_reg_4223[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(22),
      O => \select_ln510_reg_4223[7]_i_30_n_5\
    );
\select_ln510_reg_4223[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(21),
      O => \select_ln510_reg_4223[7]_i_31_n_5\
    );
\select_ln510_reg_4223[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(20),
      O => \select_ln510_reg_4223[7]_i_32_n_5\
    );
\select_ln510_reg_4223[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(19),
      O => \select_ln510_reg_4223[7]_i_33_n_5\
    );
\select_ln510_reg_4223[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(18),
      O => \select_ln510_reg_4223[7]_i_34_n_5\
    );
\select_ln510_reg_4223[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(17),
      O => \select_ln510_reg_4223[7]_i_35_n_5\
    );
\select_ln510_reg_4223[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(16),
      O => \select_ln510_reg_4223[7]_i_36_n_5\
    );
\select_ln510_reg_4223[7]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(22),
      O => \select_ln510_reg_4223[7]_i_37_n_5\
    );
\select_ln510_reg_4223[7]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(21),
      O => \select_ln510_reg_4223[7]_i_38_n_5\
    );
\select_ln510_reg_4223[7]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(20),
      O => \select_ln510_reg_4223[7]_i_39_n_5\
    );
\select_ln510_reg_4223[7]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(19),
      O => \select_ln510_reg_4223[7]_i_40_n_5\
    );
\select_ln510_reg_4223[7]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(18),
      O => \select_ln510_reg_4223[7]_i_41_n_5\
    );
\select_ln510_reg_4223[7]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(17),
      O => \select_ln510_reg_4223[7]_i_42_n_5\
    );
\select_ln510_reg_4223[7]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(16),
      O => \select_ln510_reg_4223[7]_i_43_n_5\
    );
\select_ln510_reg_4223[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(15),
      O => \select_ln510_reg_4223[7]_i_45_n_5\
    );
\select_ln510_reg_4223[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(14),
      O => \select_ln510_reg_4223[7]_i_46_n_5\
    );
\select_ln510_reg_4223[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(13),
      O => \select_ln510_reg_4223[7]_i_47_n_5\
    );
\select_ln510_reg_4223[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(12),
      O => \select_ln510_reg_4223[7]_i_48_n_5\
    );
\select_ln510_reg_4223[7]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(11),
      O => \select_ln510_reg_4223[7]_i_49_n_5\
    );
\select_ln510_reg_4223[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      I1 => icmp_ln439_reg_3872_pp0_iter7_reg,
      O => \select_ln510_reg_4223[7]_i_5_n_5\
    );
\select_ln510_reg_4223[7]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(10),
      O => \select_ln510_reg_4223[7]_i_50_n_5\
    );
\select_ln510_reg_4223[7]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(9),
      O => \select_ln510_reg_4223[7]_i_51_n_5\
    );
\select_ln510_reg_4223[7]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(8),
      O => \select_ln510_reg_4223[7]_i_52_n_5\
    );
\select_ln510_reg_4223[7]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(15),
      O => \select_ln510_reg_4223[7]_i_54_n_5\
    );
\select_ln510_reg_4223[7]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(14),
      O => \select_ln510_reg_4223[7]_i_55_n_5\
    );
\select_ln510_reg_4223[7]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(13),
      O => \select_ln510_reg_4223[7]_i_56_n_5\
    );
\select_ln510_reg_4223[7]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(12),
      O => \select_ln510_reg_4223[7]_i_57_n_5\
    );
\select_ln510_reg_4223[7]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(11),
      O => \select_ln510_reg_4223[7]_i_58_n_5\
    );
\select_ln510_reg_4223[7]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(10),
      O => \select_ln510_reg_4223[7]_i_59_n_5\
    );
\select_ln510_reg_4223[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77744447888BBBB8"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(20),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => \select_ln510_reg_4223[7]_i_20_n_5\,
      I3 => sub_ln504_fu_3362_p2(19),
      I4 => sub_ln504_fu_3362_p2(20),
      I5 => \select_ln510_reg_4223_reg[7]\(7),
      O => \select_ln510_reg_4223[7]_i_6_n_5\
    );
\select_ln510_reg_4223[7]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(9),
      O => \select_ln510_reg_4223[7]_i_60_n_5\
    );
\select_ln510_reg_4223[7]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(8),
      O => \select_ln510_reg_4223[7]_i_61_n_5\
    );
\select_ln510_reg_4223[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(7),
      O => \select_ln510_reg_4223[7]_i_62_n_5\
    );
\select_ln510_reg_4223[7]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(6),
      O => \select_ln510_reg_4223[7]_i_63_n_5\
    );
\select_ln510_reg_4223[7]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(5),
      O => \select_ln510_reg_4223[7]_i_64_n_5\
    );
\select_ln510_reg_4223[7]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(4),
      O => \select_ln510_reg_4223[7]_i_65_n_5\
    );
\select_ln510_reg_4223[7]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(3),
      O => \select_ln510_reg_4223[7]_i_66_n_5\
    );
\select_ln510_reg_4223[7]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(2),
      O => \select_ln510_reg_4223[7]_i_67_n_5\
    );
\select_ln510_reg_4223[7]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(1),
      O => \select_ln510_reg_4223[7]_i_68_n_5\
    );
\select_ln510_reg_4223[7]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => \select_ln510_reg_4223_reg[7]_i_19_0\(0),
      O => \select_ln510_reg_4223[7]_i_69_n_5\
    );
\select_ln510_reg_4223[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74478BB8"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(19),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => \select_ln510_reg_4223[7]_i_20_n_5\,
      I3 => sub_ln504_fu_3362_p2(19),
      I4 => \select_ln510_reg_4223_reg[7]\(6),
      O => \select_ln510_reg_4223[7]_i_7_n_5\
    );
\select_ln510_reg_4223[7]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(7),
      O => \select_ln510_reg_4223[7]_i_70_n_5\
    );
\select_ln510_reg_4223[7]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(6),
      O => \select_ln510_reg_4223[7]_i_71_n_5\
    );
\select_ln510_reg_4223[7]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(5),
      O => \select_ln510_reg_4223[7]_i_72_n_5\
    );
\select_ln510_reg_4223[7]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(4),
      O => \select_ln510_reg_4223[7]_i_73_n_5\
    );
\select_ln510_reg_4223[7]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(3),
      O => \select_ln510_reg_4223[7]_i_74_n_5\
    );
\select_ln510_reg_4223[7]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(2),
      O => \select_ln510_reg_4223[7]_i_75_n_5\
    );
\select_ln510_reg_4223[7]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(1),
      O => \select_ln510_reg_4223[7]_i_76_n_5\
    );
\select_ln510_reg_4223[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74478BB8"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(18),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => \select_ln510_reg_4223[7]_i_22_n_5\,
      I3 => sub_ln504_fu_3362_p2(18),
      I4 => \select_ln510_reg_4223_reg[7]\(5),
      O => \select_ln510_reg_4223[7]_i_8_n_5\
    );
\select_ln510_reg_4223[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74478BB8"
    )
        port map (
      I0 => add_ln504_2_fu_3344_p2(17),
      I1 => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      I2 => \select_ln510_reg_4223[7]_i_23_n_5\,
      I3 => sub_ln504_fu_3362_p2(17),
      I4 => \select_ln510_reg_4223_reg[7]\(4),
      O => \select_ln510_reg_4223[7]_i_9_n_5\
    );
\select_ln510_reg_4223_reg[7]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln510_reg_4223_reg[7]_i_25_n_5\,
      CI_TOP => '0',
      CO(7) => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      CO(6) => \NLW_select_ln510_reg_4223_reg[7]_i_19_CO_UNCONNECTED\(6),
      CO(5) => \select_ln510_reg_4223_reg[7]_i_19_n_7\,
      CO(4) => \select_ln510_reg_4223_reg[7]_i_19_n_8\,
      CO(3) => \select_ln510_reg_4223_reg[7]_i_19_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_19_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_19_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_19_n_12\,
      DI(7) => '0',
      DI(6) => \select_ln510_reg_4223[7]_i_29_n_5\,
      DI(5) => p_reg_reg_n_89,
      DI(4) => p_reg_reg_n_90,
      DI(3) => p_reg_reg_n_91,
      DI(2) => p_reg_reg_n_92,
      DI(1) => p_reg_reg_n_93,
      DI(0) => p_reg_reg_n_94,
      O(7) => \NLW_select_ln510_reg_4223_reg[7]_i_19_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln504_2_fu_3344_p2(22 downto 16),
      S(7) => '1',
      S(6) => \select_ln510_reg_4223[7]_i_30_n_5\,
      S(5) => \select_ln510_reg_4223[7]_i_31_n_5\,
      S(4) => \select_ln510_reg_4223[7]_i_32_n_5\,
      S(3) => \select_ln510_reg_4223[7]_i_33_n_5\,
      S(2) => \select_ln510_reg_4223[7]_i_34_n_5\,
      S(1) => \select_ln510_reg_4223[7]_i_35_n_5\,
      S(0) => \select_ln510_reg_4223[7]_i_36_n_5\
    );
\select_ln510_reg_4223_reg[7]_i_21\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln510_reg_4223_reg[7]_i_26_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_select_ln510_reg_4223_reg[7]_i_21_CO_UNCONNECTED\(7),
      CO(6) => \select_ln510_reg_4223_reg[7]_i_21_n_6\,
      CO(5) => \select_ln510_reg_4223_reg[7]_i_21_n_7\,
      CO(4) => \select_ln510_reg_4223_reg[7]_i_21_n_8\,
      CO(3) => \select_ln510_reg_4223_reg[7]_i_21_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_21_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_21_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_21_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sub_ln504_fu_3362_p2(23 downto 16),
      S(7) => \select_ln510_reg_4223_reg[7]_i_19_n_5\,
      S(6) => \select_ln510_reg_4223[7]_i_37_n_5\,
      S(5) => \select_ln510_reg_4223[7]_i_38_n_5\,
      S(4) => \select_ln510_reg_4223[7]_i_39_n_5\,
      S(3) => \select_ln510_reg_4223[7]_i_40_n_5\,
      S(2) => \select_ln510_reg_4223[7]_i_41_n_5\,
      S(1) => \select_ln510_reg_4223[7]_i_42_n_5\,
      S(0) => \select_ln510_reg_4223[7]_i_43_n_5\
    );
\select_ln510_reg_4223_reg[7]_i_25\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln510_reg_4223_reg[7]_i_44_n_5\,
      CI_TOP => '0',
      CO(7) => \select_ln510_reg_4223_reg[7]_i_25_n_5\,
      CO(6) => \select_ln510_reg_4223_reg[7]_i_25_n_6\,
      CO(5) => \select_ln510_reg_4223_reg[7]_i_25_n_7\,
      CO(4) => \select_ln510_reg_4223_reg[7]_i_25_n_8\,
      CO(3) => \select_ln510_reg_4223_reg[7]_i_25_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_25_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_25_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_25_n_12\,
      DI(7) => p_reg_reg_n_95,
      DI(6) => p_reg_reg_n_96,
      DI(5) => p_reg_reg_n_97,
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => add_ln504_2_fu_3344_p2(15 downto 8),
      S(7) => \select_ln510_reg_4223[7]_i_45_n_5\,
      S(6) => \select_ln510_reg_4223[7]_i_46_n_5\,
      S(5) => \select_ln510_reg_4223[7]_i_47_n_5\,
      S(4) => \select_ln510_reg_4223[7]_i_48_n_5\,
      S(3) => \select_ln510_reg_4223[7]_i_49_n_5\,
      S(2) => \select_ln510_reg_4223[7]_i_50_n_5\,
      S(1) => \select_ln510_reg_4223[7]_i_51_n_5\,
      S(0) => \select_ln510_reg_4223[7]_i_52_n_5\
    );
\select_ln510_reg_4223_reg[7]_i_26\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln510_reg_4223_reg[7]_i_53_n_5\,
      CI_TOP => '0',
      CO(7) => \select_ln510_reg_4223_reg[7]_i_26_n_5\,
      CO(6) => \select_ln510_reg_4223_reg[7]_i_26_n_6\,
      CO(5) => \select_ln510_reg_4223_reg[7]_i_26_n_7\,
      CO(4) => \select_ln510_reg_4223_reg[7]_i_26_n_8\,
      CO(3) => \select_ln510_reg_4223_reg[7]_i_26_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_26_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_26_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_26_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => sub_ln504_fu_3362_p2(15 downto 13),
      O(4 downto 0) => \NLW_select_ln510_reg_4223_reg[7]_i_26_O_UNCONNECTED\(4 downto 0),
      S(7) => \select_ln510_reg_4223[7]_i_54_n_5\,
      S(6) => \select_ln510_reg_4223[7]_i_55_n_5\,
      S(5) => \select_ln510_reg_4223[7]_i_56_n_5\,
      S(4) => \select_ln510_reg_4223[7]_i_57_n_5\,
      S(3) => \select_ln510_reg_4223[7]_i_58_n_5\,
      S(2) => \select_ln510_reg_4223[7]_i_59_n_5\,
      S(1) => \select_ln510_reg_4223[7]_i_60_n_5\,
      S(0) => \select_ln510_reg_4223[7]_i_61_n_5\
    );
\select_ln510_reg_4223_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \select_ln510_reg_4223_reg[7]_i_3_n_5\,
      CO(6) => \select_ln510_reg_4223_reg[7]_i_3_n_6\,
      CO(5) => \select_ln510_reg_4223_reg[7]_i_3_n_7\,
      CO(4) => \select_ln510_reg_4223_reg[7]_i_3_n_8\,
      CO(3) => \select_ln510_reg_4223_reg[7]_i_3_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_3_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_3_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_3_n_12\,
      DI(7 downto 0) => \select_ln510_reg_4223_reg[7]\(7 downto 0),
      O(7 downto 0) => g_fu_3422_p2(7 downto 0),
      S(7) => \select_ln510_reg_4223[7]_i_6_n_5\,
      S(6) => \select_ln510_reg_4223[7]_i_7_n_5\,
      S(5) => \select_ln510_reg_4223[7]_i_8_n_5\,
      S(4) => \select_ln510_reg_4223[7]_i_9_n_5\,
      S(3) => \select_ln510_reg_4223[7]_i_10_n_5\,
      S(2) => \select_ln510_reg_4223[7]_i_11_n_5\,
      S(1) => \select_ln510_reg_4223[7]_i_12_n_5\,
      S(0) => \select_ln510_reg_4223[7]_i_13_n_5\
    );
\select_ln510_reg_4223_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln510_reg_4223_reg[7]_i_3_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_select_ln510_reg_4223_reg[7]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \select_ln510_reg_4223_reg[7]_i_4_n_7\,
      CO(4) => \NLW_select_ln510_reg_4223_reg[7]_i_4_CO_UNCONNECTED\(4),
      CO(3) => \select_ln510_reg_4223_reg[7]_i_4_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_4_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_4_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_4_n_12\,
      DI(7 downto 0) => B"00010000",
      O(7 downto 5) => \NLW_select_ln510_reg_4223_reg[7]_i_4_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => g_fu_3422_p2(12 downto 8),
      S(7 downto 5) => B"001",
      S(4) => sext_ln504_7_fu_3418_p1(12),
      S(3) => \select_ln510_reg_4223[7]_i_15_n_5\,
      S(2 downto 0) => sext_ln504_7_fu_3418_p1(10 downto 8)
    );
\select_ln510_reg_4223_reg[7]_i_44\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \select_ln510_reg_4223_reg[7]_i_44_n_5\,
      CO(6) => \select_ln510_reg_4223_reg[7]_i_44_n_6\,
      CO(5) => \select_ln510_reg_4223_reg[7]_i_44_n_7\,
      CO(4) => \select_ln510_reg_4223_reg[7]_i_44_n_8\,
      CO(3) => \select_ln510_reg_4223_reg[7]_i_44_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_44_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_44_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_44_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => add_ln504_2_fu_3344_p2(7 downto 0),
      S(7) => \select_ln510_reg_4223[7]_i_62_n_5\,
      S(6) => \select_ln510_reg_4223[7]_i_63_n_5\,
      S(5) => \select_ln510_reg_4223[7]_i_64_n_5\,
      S(4) => \select_ln510_reg_4223[7]_i_65_n_5\,
      S(3) => \select_ln510_reg_4223[7]_i_66_n_5\,
      S(2) => \select_ln510_reg_4223[7]_i_67_n_5\,
      S(1) => \select_ln510_reg_4223[7]_i_68_n_5\,
      S(0) => \select_ln510_reg_4223[7]_i_69_n_5\
    );
\select_ln510_reg_4223_reg[7]_i_53\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \select_ln510_reg_4223_reg[7]_i_53_n_5\,
      CO(6) => \select_ln510_reg_4223_reg[7]_i_53_n_6\,
      CO(5) => \select_ln510_reg_4223_reg[7]_i_53_n_7\,
      CO(4) => \select_ln510_reg_4223_reg[7]_i_53_n_8\,
      CO(3) => \select_ln510_reg_4223_reg[7]_i_53_n_9\,
      CO(2) => \select_ln510_reg_4223_reg[7]_i_53_n_10\,
      CO(1) => \select_ln510_reg_4223_reg[7]_i_53_n_11\,
      CO(0) => \select_ln510_reg_4223_reg[7]_i_53_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7 downto 0) => \NLW_select_ln510_reg_4223_reg[7]_i_53_O_UNCONNECTED\(7 downto 0),
      S(7) => \select_ln510_reg_4223[7]_i_70_n_5\,
      S(6) => \select_ln510_reg_4223[7]_i_71_n_5\,
      S(5) => \select_ln510_reg_4223[7]_i_72_n_5\,
      S(4) => \select_ln510_reg_4223[7]_i_73_n_5\,
      S(3) => \select_ln510_reg_4223[7]_i_74_n_5\,
      S(2) => \select_ln510_reg_4223[7]_i_75_n_5\,
      S(1) => \select_ln510_reg_4223[7]_i_76_n_5\,
      S(0) => add_ln504_2_fu_3344_p2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1 is
  signal tmp_product_n_88 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(11),
      A(28) => Q(11),
      A(27) => Q(11),
      A(26) => Q(11),
      A(25) => Q(11),
      A(24) => Q(11),
      A(23) => Q(11),
      A(22) => Q(11),
      A(21) => Q(11),
      A(20) => Q(11),
      A(19) => Q(11),
      A(18) => Q(11),
      A(17) => Q(11),
      A(16) => Q(11),
      A(15) => Q(11),
      A(14) => Q(11),
      A(13) => Q(11),
      A(12) => Q(11),
      A(11 downto 0) => Q(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => DSP_ALU_INST(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEP,
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_tmp_product_P_UNCONNECTED(47 downto 23),
      P(22) => tmp_product_n_88,
      P(21 downto 0) => P(21 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1_17 : entity is "kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1_17 is
  signal tmp_product_n_88 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(11),
      A(28) => Q(11),
      A(27) => Q(11),
      A(26) => Q(11),
      A(25) => Q(11),
      A(24) => Q(11),
      A(23) => Q(11),
      A(22) => Q(11),
      A(21) => Q(11),
      A(20) => Q(11),
      A(19) => Q(11),
      A(18) => Q(11),
      A(17) => Q(11),
      A(16) => Q(11),
      A(15) => Q(11),
      A(14) => Q(11),
      A(13) => Q(11),
      A(12) => Q(11),
      A(11 downto 0) => Q(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => DSP_ALU_INST(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEP,
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_tmp_product_P_UNCONNECTED(47 downto 23),
      P(22) => tmp_product_n_88,
      P(21 downto 0) => P(21 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CEA2 : out STD_LOGIC;
    q0_reg : out STD_LOGIC;
    q0_reg_0 : out STD_LOGIC;
    q0_reg_1 : out STD_LOGIC;
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    q0_reg_6 : out STD_LOGIC;
    q0_reg_7 : out STD_LOGIC;
    q0_reg_8 : out STD_LOGIC;
    q0_reg_9 : out STD_LOGIC;
    q0_reg_10 : out STD_LOGIC;
    q0_reg_11 : out STD_LOGIC;
    q0_reg_12 : out STD_LOGIC;
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1 is
  signal \^cea2\ : STD_LOGIC;
  signal g0_b8_n_5 : STD_LOGIC;
  signal g0_b9_n_5 : STD_LOGIC;
  signal g1_b8_n_5 : STD_LOGIC;
  signal g1_b9_n_5 : STD_LOGIC;
  signal g2_b8_n_5 : STD_LOGIC;
  signal g3_b8_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_48_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_49_n_5 : STD_LOGIC;
  signal \^q0_reg_0\ : STD_LOGIC;
  signal \^q0_reg_2\ : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b14 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of g0_b16 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of g0_b17 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of g1_b10 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of lshr_ln501_1_reg_4193_reg_i_23 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of lshr_ln501_1_reg_4193_reg_i_24 : label is "soft_lutpair131";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  CEA2 <= \^cea2\;
  q0_reg_0 <= \^q0_reg_0\;
  q0_reg_2 <= \^q0_reg_2\;
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FF81F1CCBBD3F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_3
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF03C76977"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_4
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF003F1B9F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_5
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0757"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_6
    );
g0_b14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_10
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_7
    );
g0_b16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => q0_reg_9
    );
g0_b17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_8
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E31992BAC195B1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b8_n_5
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F078E7655125D7"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b9_n_5
    );
g1_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007FF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => \^q0_reg_0\
    );
g1_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FF803FC07C1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b8_n_5
    );
g1_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFC003FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b9_n_5
    );
g2_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8000007FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b8_n_5
    );
g2_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => \^q0_reg_2\
    );
g3_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001FFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b8_n_5
    );
lshr_ln501_1_reg_4193_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => DSP_A_B_DATA_INST,
      O => \^cea2\
    );
lshr_ln501_1_reg_4193_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b9_n_5,
      I1 => g1_b9_n_5,
      O => q0_reg_12,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg_2\,
      I1 => O(6),
      O => q0_reg_1
    );
lshr_ln501_1_reg_4193_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => O(6),
      I1 => \^q0_reg_0\,
      I2 => O(7),
      O => q0_reg
    );
lshr_ln501_1_reg_4193_reg_i_25: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_48_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_49_n_5,
      O => q0_reg_11,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b8_n_5,
      I1 => g1_b8_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_48_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b8_n_5,
      I1 => g3_b8_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_49_n_5,
      S => O(6)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(17),
      A(28) => A(17),
      A(27) => A(17),
      A(26) => A(17),
      A(25) => A(17),
      A(24) => A(17),
      A(23) => A(17),
      A(22) => A(17),
      A(21) => A(17),
      A(20) => A(17),
      A(19) => A(17),
      A(18) => A(17),
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cea2\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_tmp_product_P_UNCONNECTED(47 downto 28),
      P(27) => tmp_product_n_83,
      P(26) => tmp_product_n_84,
      P(25) => tmp_product_n_85,
      P(24) => tmp_product_n_86,
      P(23) => tmp_product_n_87,
      P(22) => tmp_product_n_88,
      P(21) => tmp_product_n_89,
      P(20) => tmp_product_n_90,
      P(19) => tmp_product_n_91,
      P(18) => tmp_product_n_92,
      P(17 downto 8) => P(9 downto 0),
      P(7) => tmp_product_n_103,
      P(6) => tmp_product_n_104,
      P(5) => tmp_product_n_105,
      P(4) => tmp_product_n_106,
      P(3) => tmp_product_n_107,
      P(2) => tmp_product_n_108,
      P(1) => tmp_product_n_109,
      P(0) => tmp_product_n_110,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg : out STD_LOGIC;
    q0_reg_0 : out STD_LOGIC;
    q0_reg_1 : out STD_LOGIC;
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    q0_reg_6 : out STD_LOGIC;
    q0_reg_7 : out STD_LOGIC;
    q0_reg_8 : out STD_LOGIC;
    q0_reg_9 : out STD_LOGIC;
    q0_reg_10 : out STD_LOGIC;
    q0_reg_11 : out STD_LOGIC;
    q0_reg_12 : out STD_LOGIC;
    q0_reg_13 : out STD_LOGIC;
    q0_reg_14 : out STD_LOGIC;
    q0_reg_15 : out STD_LOGIC;
    q0_reg_16 : out STD_LOGIC;
    q0_reg_17 : out STD_LOGIC;
    q0_reg_18 : out STD_LOGIC;
    q0_reg_19 : out STD_LOGIC;
    q0_reg_20 : out STD_LOGIC;
    q0_reg_21 : out STD_LOGIC;
    q0_reg_22 : out STD_LOGIC;
    q0_reg_23 : out STD_LOGIC;
    q0_reg_24 : out STD_LOGIC;
    q0_reg_25 : out STD_LOGIC;
    q0_reg_26 : out STD_LOGIC;
    q0_reg_27 : out STD_LOGIC;
    q0_reg_28 : out STD_LOGIC;
    q0_reg_29 : out STD_LOGIC;
    q0_reg_30 : out STD_LOGIC;
    q0_reg_31 : out STD_LOGIC;
    q0_reg_32 : out STD_LOGIC;
    q0_reg_33 : out STD_LOGIC;
    q0_reg_34 : out STD_LOGIC;
    q0_reg_35 : out STD_LOGIC;
    q0_reg_36 : out STD_LOGIC;
    q0_reg_37 : out STD_LOGIC;
    q0_reg_38 : out STD_LOGIC;
    q0_reg_39 : out STD_LOGIC;
    q0_reg_40 : out STD_LOGIC;
    q0_reg_41 : out STD_LOGIC;
    q0_reg_42 : out STD_LOGIC;
    q0_reg_43 : out STD_LOGIC;
    q0_reg_44 : out STD_LOGIC;
    q0_reg_45 : out STD_LOGIC;
    q0_reg_46 : out STD_LOGIC;
    q0_reg_47 : out STD_LOGIC;
    q0_reg_48 : out STD_LOGIC;
    q0_reg_49 : out STD_LOGIC;
    q0_reg_50 : out STD_LOGIC;
    q0_reg_51 : out STD_LOGIC;
    q0_reg_52 : out STD_LOGIC;
    q0_reg_53 : out STD_LOGIC;
    q0_reg_54 : out STD_LOGIC;
    q0_reg_55 : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 8 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lshr_ln501_1_reg_4193_reg_i_40 : in STD_LOGIC;
    lshr_ln501_1_reg_4193_reg_i_36 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1_18 : entity is "kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1_18 is
  signal g0_b0_n_5 : STD_LOGIC;
  signal g0_b1_n_5 : STD_LOGIC;
  signal g0_b2_n_5 : STD_LOGIC;
  signal g0_b3_n_5 : STD_LOGIC;
  signal g0_b4_n_5 : STD_LOGIC;
  signal g0_b5_n_5 : STD_LOGIC;
  signal g0_b6_n_5 : STD_LOGIC;
  signal g0_b7_n_5 : STD_LOGIC;
  signal g10_b0_n_5 : STD_LOGIC;
  signal g10_b1_n_5 : STD_LOGIC;
  signal g10_b2_n_5 : STD_LOGIC;
  signal g10_b3_n_5 : STD_LOGIC;
  signal g10_b4_n_5 : STD_LOGIC;
  signal g11_b0_n_5 : STD_LOGIC;
  signal g11_b1_n_5 : STD_LOGIC;
  signal g11_b2_n_5 : STD_LOGIC;
  signal g11_b3_n_5 : STD_LOGIC;
  signal g11_b4_n_5 : STD_LOGIC;
  signal g11_b5_n_5 : STD_LOGIC;
  signal g12_b0_n_5 : STD_LOGIC;
  signal g12_b1_n_5 : STD_LOGIC;
  signal g12_b2_n_5 : STD_LOGIC;
  signal g12_b3_n_5 : STD_LOGIC;
  signal g12_b4_n_5 : STD_LOGIC;
  signal g13_b0_n_5 : STD_LOGIC;
  signal g13_b1_n_5 : STD_LOGIC;
  signal g13_b2_n_5 : STD_LOGIC;
  signal g13_b3_n_5 : STD_LOGIC;
  signal g13_b4_n_5 : STD_LOGIC;
  signal g14_b0_n_5 : STD_LOGIC;
  signal g14_b1_n_5 : STD_LOGIC;
  signal g14_b2_n_5 : STD_LOGIC;
  signal g14_b3_n_5 : STD_LOGIC;
  signal g14_b4_n_5 : STD_LOGIC;
  signal g15_b0_n_5 : STD_LOGIC;
  signal g15_b1_n_5 : STD_LOGIC;
  signal g15_b2_n_5 : STD_LOGIC;
  signal g15_b3_n_5 : STD_LOGIC;
  signal g16_b0_n_5 : STD_LOGIC;
  signal g16_b1_n_5 : STD_LOGIC;
  signal g16_b2_n_5 : STD_LOGIC;
  signal g16_b3_n_5 : STD_LOGIC;
  signal g17_b0_n_5 : STD_LOGIC;
  signal g17_b1_n_5 : STD_LOGIC;
  signal g17_b2_n_5 : STD_LOGIC;
  signal g17_b3_n_5 : STD_LOGIC;
  signal g17_b4_n_5 : STD_LOGIC;
  signal g18_b0_n_5 : STD_LOGIC;
  signal g18_b1_n_5 : STD_LOGIC;
  signal g18_b2_n_5 : STD_LOGIC;
  signal g18_b3_n_5 : STD_LOGIC;
  signal g18_b4_n_5 : STD_LOGIC;
  signal g19_b0_n_5 : STD_LOGIC;
  signal g19_b1_n_5 : STD_LOGIC;
  signal g19_b2_n_5 : STD_LOGIC;
  signal g19_b3_n_5 : STD_LOGIC;
  signal g19_b4_n_5 : STD_LOGIC;
  signal g1_b0_n_5 : STD_LOGIC;
  signal g1_b1_n_5 : STD_LOGIC;
  signal g1_b2_n_5 : STD_LOGIC;
  signal g1_b3_n_5 : STD_LOGIC;
  signal g1_b4_n_5 : STD_LOGIC;
  signal g1_b5_n_5 : STD_LOGIC;
  signal g1_b6_n_5 : STD_LOGIC;
  signal g1_b7_n_5 : STD_LOGIC;
  signal g20_b0_n_5 : STD_LOGIC;
  signal g20_b1_n_5 : STD_LOGIC;
  signal g20_b2_n_5 : STD_LOGIC;
  signal g21_b0_n_5 : STD_LOGIC;
  signal g21_b1_n_5 : STD_LOGIC;
  signal g21_b2_n_5 : STD_LOGIC;
  signal g22_b0_n_5 : STD_LOGIC;
  signal g22_b1_n_5 : STD_LOGIC;
  signal g22_b2_n_5 : STD_LOGIC;
  signal g22_b3_n_5 : STD_LOGIC;
  signal g23_b0_n_5 : STD_LOGIC;
  signal g23_b1_n_5 : STD_LOGIC;
  signal g23_b2_n_5 : STD_LOGIC;
  signal g23_b3_n_5 : STD_LOGIC;
  signal g24_b0_n_5 : STD_LOGIC;
  signal g24_b1_n_5 : STD_LOGIC;
  signal g24_b2_n_5 : STD_LOGIC;
  signal g24_b3_n_5 : STD_LOGIC;
  signal g25_b0_n_5 : STD_LOGIC;
  signal g25_b1_n_5 : STD_LOGIC;
  signal g26_b0_n_5 : STD_LOGIC;
  signal g26_b1_n_5 : STD_LOGIC;
  signal g26_b2_n_5 : STD_LOGIC;
  signal g26_b3_n_5 : STD_LOGIC;
  signal g27_b0_n_5 : STD_LOGIC;
  signal g27_b1_n_5 : STD_LOGIC;
  signal g27_b2_n_5 : STD_LOGIC;
  signal g28_b0_n_5 : STD_LOGIC;
  signal g28_b1_n_5 : STD_LOGIC;
  signal g28_b3_n_5 : STD_LOGIC;
  signal g29_b0_n_5 : STD_LOGIC;
  signal g29_b1_n_5 : STD_LOGIC;
  signal g2_b0_n_5 : STD_LOGIC;
  signal g2_b1_n_5 : STD_LOGIC;
  signal g2_b2_n_5 : STD_LOGIC;
  signal g2_b3_n_5 : STD_LOGIC;
  signal g2_b4_n_5 : STD_LOGIC;
  signal g2_b5_n_5 : STD_LOGIC;
  signal g2_b6_n_5 : STD_LOGIC;
  signal g2_b7_n_5 : STD_LOGIC;
  signal g30_b0_n_5 : STD_LOGIC;
  signal g30_b1_n_5 : STD_LOGIC;
  signal g30_b2_n_5 : STD_LOGIC;
  signal g31_b0_n_5 : STD_LOGIC;
  signal g31_b1_n_5 : STD_LOGIC;
  signal g3_b0_n_5 : STD_LOGIC;
  signal g3_b1_n_5 : STD_LOGIC;
  signal g3_b2_n_5 : STD_LOGIC;
  signal g3_b3_n_5 : STD_LOGIC;
  signal g3_b4_n_5 : STD_LOGIC;
  signal g3_b5_n_5 : STD_LOGIC;
  signal g3_b6_n_5 : STD_LOGIC;
  signal g3_b7_n_5 : STD_LOGIC;
  signal g4_b0_n_5 : STD_LOGIC;
  signal g4_b1_n_5 : STD_LOGIC;
  signal g4_b2_n_5 : STD_LOGIC;
  signal g4_b3_n_5 : STD_LOGIC;
  signal g4_b4_n_5 : STD_LOGIC;
  signal g4_b5_n_5 : STD_LOGIC;
  signal g4_b6_n_5 : STD_LOGIC;
  signal g4_b7_n_5 : STD_LOGIC;
  signal g5_b0_n_5 : STD_LOGIC;
  signal g5_b1_n_5 : STD_LOGIC;
  signal g5_b2_n_5 : STD_LOGIC;
  signal g5_b3_n_5 : STD_LOGIC;
  signal g5_b4_n_5 : STD_LOGIC;
  signal g5_b5_n_5 : STD_LOGIC;
  signal g5_b6_n_5 : STD_LOGIC;
  signal g6_b0_n_5 : STD_LOGIC;
  signal g6_b1_n_5 : STD_LOGIC;
  signal g6_b2_n_5 : STD_LOGIC;
  signal g6_b3_n_5 : STD_LOGIC;
  signal g6_b4_n_5 : STD_LOGIC;
  signal g6_b5_n_5 : STD_LOGIC;
  signal g6_b6_n_5 : STD_LOGIC;
  signal g6_b7_n_5 : STD_LOGIC;
  signal g7_b0_n_5 : STD_LOGIC;
  signal g7_b1_n_5 : STD_LOGIC;
  signal g7_b2_n_5 : STD_LOGIC;
  signal g7_b3_n_5 : STD_LOGIC;
  signal g7_b4_n_5 : STD_LOGIC;
  signal g7_b5_n_5 : STD_LOGIC;
  signal g7_b6_n_5 : STD_LOGIC;
  signal g8_b0_n_5 : STD_LOGIC;
  signal g8_b1_n_5 : STD_LOGIC;
  signal g8_b2_n_5 : STD_LOGIC;
  signal g8_b3_n_5 : STD_LOGIC;
  signal g8_b4_n_5 : STD_LOGIC;
  signal g8_b5_n_5 : STD_LOGIC;
  signal g9_b0_n_5 : STD_LOGIC;
  signal g9_b1_n_5 : STD_LOGIC;
  signal g9_b2_n_5 : STD_LOGIC;
  signal g9_b3_n_5 : STD_LOGIC;
  signal g9_b4_n_5 : STD_LOGIC;
  signal g9_b5_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_100_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_101_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_102_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_103_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_104_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_105_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_106_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_107_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_108_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_109_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_110_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_111_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_112_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_113_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_114_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_115_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_116_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_117_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_118_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_119_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_120_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_121_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_122_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_123_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_124_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_125_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_126_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_127_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_128_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_129_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_130_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_131_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_132_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_133_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_134_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_135_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_136_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_137_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_138_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_139_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_140_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_141_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_142_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_143_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_144_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_145_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_146_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_147_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_148_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_149_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_150_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_151_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_152_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_153_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_154_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_155_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_156_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_157_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_158_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_159_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_50_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_51_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_98_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_99_n_5 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC;
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \^q0_reg_5\ : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g12_b5 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of g12_b6 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of g23_b3 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of g23_b4 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of g27_b2 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of g30_b2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of g5_b7 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of g6_b6 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of g6_b7 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of g9_b6 : label is "soft_lutpair133";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  q0_reg <= \^q0_reg\;
  q0_reg_2 <= \^q0_reg_2\;
  q0_reg_5 <= \^q0_reg_5\;
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF13B79B2AFD1B9F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b0_n_5
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE4404775750F57"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b1_n_5
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46CB10272A8BFF3F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b2_n_5
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29848325A94301F7"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b3_n_5
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AFD0B551213191F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b4_n_5
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"065606714F1F4557"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b5_n_5
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB67FED92E2DB7BF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b6_n_5
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D2AB611BED2377"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b7_n_5
    );
g10_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCD99326CDB26D9"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b0_n_5
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C3C78F1E3C71E38"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b1_n_5
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC03F80FE03F01F8"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b2_n_5
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFF8001FFF0007"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b3_n_5
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8000000FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b4_n_5
    );
g10_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF80000000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => \^q0_reg\
    );
g11_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98CCE66666666666"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b0_n_5
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"783C1E1E1E1E1E1E"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b1_n_5
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F803FE01FE01FE01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b2_n_5
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFE0001FFFE00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b3_n_5
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00000001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b4_n_5
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b5_n_5
    );
g12_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6318C6318CE6331"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b0_n_5
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F07C1F07C1E0F0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b1_n_5
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF003FF003FE00F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b2_n_5
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000FFFFE000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b3_n_5
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000000001FFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b4_n_5
    );
g12_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => q0_reg_8
    );
g12_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => q0_reg_7
    );
g13_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71C71C638E31C639"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b0_n_5
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0FC1F81F03E07"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b1_n_5
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC003FF800FFE00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b2_n_5
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFF800001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b3_n_5
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b4_n_5
    );
g14_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3C78E1C70E38F1C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b0_n_5
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FC07E03F01F80FC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b1_n_5
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFE000FFF8003"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b2_n_5
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFF8000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b3_n_5
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b4_n_5
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_0
    );
g15_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E1E1E3C3878F1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b0_n_5
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE01FE03F807F0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b1_n_5
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFE0007FFF0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b2_n_5
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFF0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b3_n_5
    );
g16_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0783C3C1E1E1E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g16_b0_n_5
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF803FC01FE01FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g16_b1_n_5
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFC0001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g16_b2_n_5
    );
g16_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g16_b3_n_5
    );
g17_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F07C3E0F87C1E0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b0_n_5
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00FFC01FF803FE0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b1_n_5
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFC00007FFFE0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b2_n_5
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003FFFFFFFFE0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b3_n_5
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000001F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b4_n_5
    );
g18_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F83F07E0F83F07"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b0_n_5
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C007FF001FF800FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b1_n_5
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00000FFFFF80000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b2_n_5
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFFFFF80000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b3_n_5
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b4_n_5
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000007FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_1
    );
g19_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E07E07E07E07E0F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b0_n_5
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFE001FFE001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b1_n_5
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000001FFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b2_n_5
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b3_n_5
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b4_n_5
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"285EDCB892801A35"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b0_n_5
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A9E506FA1088E35"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b1_n_5
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064B601AC0AFAEB1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b2_n_5
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C6D55300653199"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b3_n_5
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA94999C001C9521"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b4_n_5
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664DB4B55556D9C1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b5_n_5
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3C738CCCCDB4AB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b6_n_5
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FC0F83C3C38C67"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b7_n_5
    );
g20_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC07F03F81FC0FC0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g20_b0_n_5
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000FFF8003FFC0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g20_b1_n_5
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF8000003F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g20_b2_n_5
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F80FF01FC07F01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g21_b0_n_5
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000FFFC000FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g21_b1_n_5
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFC00000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g21_b2_n_5
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE01FE01FE01FC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b0_n_5
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0001FFFE0003"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b1_n_5
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b2_n_5
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b3_n_5
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE00FF803FC03FE"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g23_b0_n_5
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE00007FFFC0001"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g23_b1_n_5
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFFFC0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g23_b2_n_5
    );
g23_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g23_b3_n_5
    );
g23_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_9
    );
g24_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"801FF003FE00FF80"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b0_n_5
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000FFFFE00007F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b1_n_5
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFE000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b2_n_5
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b3_n_5
    );
g25_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F001FF801FF801FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g25_b0_n_5
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFF800007FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g25_b1_n_5
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => \^q0_reg_2\
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_3
    );
g26_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E003FF800FFE003F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b0_n_5
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000007FFFFE0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b1_n_5
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b2_n_5
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b3_n_5
    );
g27_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF000FFF001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g27_b0_n_5
    );
g27_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F81F"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => g27_b1_n_5
    );
g27_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => g27_b2_n_5
    );
g28_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8003FFE000FFF0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g28_b0_n_5
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFE000000F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g28_b1_n_5
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g28_b3_n_5
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_4
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFF0003FFE000F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g29_b0_n_5
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFFFFFE0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g29_b1_n_5
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C03AAC06A7EAFB9"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b0_n_5
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700066554C7E6521"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b1_n_5
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80001E33252B49C1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b2_n_5
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAB5A49B38E01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b3_n_5
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999936DB695AAB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b4_n_5
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787878F1C718C667"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b5_n_5
    );
g2_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F807F80FC0F83E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b6_n_5
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFF8003FF801FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b7_n_5
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFE0003FFF00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g30_b0_n_5
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001FFFFFFF00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g30_b1_n_5
    );
g30_b2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => O(3),
      I1 => O(4),
      I2 => O(5),
      O => g30_b2_n_5
    );
g31_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFE0003FFFC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g31_b0_n_5
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g31_b1_n_5
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E64B5699801CD5"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b0_n_5
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E38CDB4AAA966"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b1_n_5
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAB5296D9333187"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b2_n_5
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666C9B24B696B52"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b3_n_5
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E3871C718E731"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b4_n_5
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE07F03F07E0F0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b5_n_5
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFF000FFE00F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b6_n_5
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000FFFFFE000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b7_n_5
    );
g4_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"925A9556B4998E01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b0_n_5
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2493266738E1F001"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b1_n_5
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92496D2D6A54AAAB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b2_n_5
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71C71CE319CC6667"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b3_n_5
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F03E0F83C1E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b4_n_5
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FFE007FC01FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b5_n_5
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFE00003FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b6_n_5
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001FFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b7_n_5
    );
g5_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F8000003E1E3999"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b0_n_5
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AAAAAAAAB54AD2D"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b1_n_5
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C666666666CD9B64"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b2_n_5
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E1E1E1E1C3871C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b3_n_5
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE01FE01FC07F03"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b4_n_5
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0001FFFC000FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b5_n_5
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFFC00000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b6_n_5
    );
g5_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => \^q0_reg_5\
    );
g6_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB26CCCCC639E3C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b0_n_5
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB6925A5A5294A95"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b1_n_5
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38E71C639CE7398C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b2_n_5
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81F03E07C1F0783"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b3_n_5
    );
g6_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF001FFC00FF80"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b4_n_5
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFC00007F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b5_n_5
    );
g6_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g6_b6_n_5
    );
g6_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g6_b7_n_5
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA954AD4A5A5B"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b0_n_5
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666664CD9B26C936"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b1_n_5
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E1C3C78E1C70E"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b2_n_5
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE03FC07E03F01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b3_n_5
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFC001FFF00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b4_n_5
    );
g7_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFF0"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g7_b5_n_5
    );
g7_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => O(3),
      I1 => O(4),
      I2 => O(5),
      O => g7_b6_n_5
    );
g8_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD6A54A955AAAAAB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b0_n_5
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CE63398CC666667"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b1_n_5
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83E1F0783C1E1E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b2_n_5
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE00FF803FE01FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b3_n_5
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFF80001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b4_n_5
    );
g8_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b5_n_5
    );
g9_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2492492DA4B4B4B5"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b0_n_5
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E38E38E39C738C73"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b1_n_5
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F81F81F83F07C0F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b2_n_5
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8007FF800FFC00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b3_n_5
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8000007FFFFC00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b4_n_5
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFFFFFC00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b5_n_5
    );
g9_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_6
    );
lshr_ln501_1_reg_4193_reg_i_100: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b4_n_5,
      I1 => g9_b4_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_100_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_101: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b4_n_5,
      I1 => g11_b4_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_101_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_102: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b4_n_5,
      I1 => g5_b4_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_102_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_103: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b4_n_5,
      I1 => g7_b4_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_103_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_104: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_5,
      I1 => g1_b4_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_104_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_105: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_5,
      I1 => g3_b4_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_105_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_106: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b3_n_5,
      I1 => g13_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_106_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_107: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b3_n_5,
      I1 => g15_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_107_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_108: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b3_n_5,
      I1 => g9_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_108_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b3_n_5,
      I1 => g11_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_109_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_110: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b3_n_5,
      I1 => g5_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_110_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_111: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b3_n_5,
      I1 => g7_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_111_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_112: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_5,
      I1 => g1_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_112_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_113: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_5,
      I1 => g3_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_113_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b3_n_5,
      I1 => g17_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_114_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b3_n_5,
      I1 => g19_b3_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_115_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b2_n_5,
      I1 => g13_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_116_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b2_n_5,
      I1 => g15_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_117_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b2_n_5,
      I1 => g9_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_118_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b2_n_5,
      I1 => g11_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_119_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b2_n_5,
      I1 => g5_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_120_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b2_n_5,
      I1 => g7_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_121_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_5,
      I1 => g1_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_122_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_5,
      I1 => g3_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_123_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b2_n_5,
      I1 => g21_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_124_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b2_n_5,
      I1 => g23_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_125_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b2_n_5,
      I1 => g17_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_126_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b2_n_5,
      I1 => g19_b2_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_127_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b1_n_5,
      I1 => g13_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_128_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b1_n_5,
      I1 => g15_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_129_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b1_n_5,
      I1 => g9_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_130_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b1_n_5,
      I1 => g11_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_131_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b1_n_5,
      I1 => g5_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_132_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_133: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b1_n_5,
      I1 => g7_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_133_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_134: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_5,
      I1 => g1_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_134_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_135: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_5,
      I1 => g3_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_135_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b1_n_5,
      I1 => g29_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_136_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b1_n_5,
      I1 => g31_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_137_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b1_n_5,
      I1 => g25_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_138_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b1_n_5,
      I1 => g27_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_139_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_140: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b1_n_5,
      I1 => g21_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_140_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b1_n_5,
      I1 => g23_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_141_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_142: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b1_n_5,
      I1 => g17_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_142_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_143: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b1_n_5,
      I1 => g19_b1_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_143_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_144: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b0_n_5,
      I1 => g13_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_144_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_145: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b0_n_5,
      I1 => g15_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_145_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b0_n_5,
      I1 => g9_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_146_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b0_n_5,
      I1 => g11_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_147_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_148: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b0_n_5,
      I1 => g5_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_148_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_149: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b0_n_5,
      I1 => g7_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_149_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_150: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_5,
      I1 => g1_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_150_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_151: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_5,
      I1 => g3_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_151_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b0_n_5,
      I1 => g29_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_152_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b0_n_5,
      I1 => g31_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_153_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_154: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b0_n_5,
      I1 => g25_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_154_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b0_n_5,
      I1 => g27_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_155_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_156: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b0_n_5,
      I1 => g21_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_156_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_157: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b0_n_5,
      I1 => g23_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_157_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b0_n_5,
      I1 => g17_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_158_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b0_n_5,
      I1 => g19_b0_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_159_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_26: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_50_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_51_n_5,
      O => q0_reg_54,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g6_b7_n_5,
      I1 => O(7),
      I2 => \^q0_reg_5\,
      I3 => O(6),
      I4 => g4_b7_n_5,
      O => q0_reg_55
    );
lshr_ln501_1_reg_4193_reg_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b7_n_5,
      I1 => g1_b7_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_50_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b7_n_5,
      I1 => g3_b7_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_51_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g7_b6_n_5,
      I1 => g6_b6_n_5,
      I2 => O(7),
      I3 => g5_b6_n_5,
      I4 => O(6),
      I5 => g4_b6_n_5,
      O => q0_reg_53
    );
lshr_ln501_1_reg_4193_reg_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_98_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_99_n_5,
      O => q0_reg_52,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b5_n_5,
      I1 => \^q0_reg\,
      I2 => O(7),
      I3 => g9_b5_n_5,
      I4 => O(6),
      I5 => g8_b5_n_5,
      O => q0_reg_51
    );
lshr_ln501_1_reg_4193_reg_i_57: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b5_n_5,
      I1 => g7_b5_n_5,
      O => q0_reg_50,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_58: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b5_n_5,
      I1 => g5_b5_n_5,
      O => q0_reg_49,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_59: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_5,
      I1 => g3_b5_n_5,
      O => q0_reg_48,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_60: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_5,
      I1 => g1_b5_n_5,
      O => q0_reg_47,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g19_b4_n_5,
      I1 => g18_b4_n_5,
      I2 => O(7),
      I3 => g17_b4_n_5,
      I4 => O(6),
      O => q0_reg_46
    );
lshr_ln501_1_reg_4193_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_36,
      I1 => g14_b4_n_5,
      I2 => O(7),
      I3 => g13_b4_n_5,
      I4 => O(6),
      I5 => g12_b4_n_5,
      O => q0_reg_45
    );
lshr_ln501_1_reg_4193_reg_i_63: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_100_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_101_n_5,
      O => q0_reg_44,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_64: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_102_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_103_n_5,
      O => q0_reg_43,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_65: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_104_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_105_n_5,
      O => q0_reg_42,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_66: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_106_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_107_n_5,
      O => q0_reg_37,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_67: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_108_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_109_n_5,
      O => q0_reg_36,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_68: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_110_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_111_n_5,
      O => q0_reg_35,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_69: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_112_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_113_n_5,
      O => q0_reg_34,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => g7_b6_n_5,
      I1 => O(7),
      I2 => O(6),
      I3 => g28_b3_n_5,
      O => q0_reg_41
    );
lshr_ln501_1_reg_4193_reg_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g26_b3_n_5,
      I1 => O(7),
      I2 => \^q0_reg_2\,
      I3 => O(6),
      I4 => g24_b3_n_5,
      O => q0_reg_40
    );
lshr_ln501_1_reg_4193_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g23_b3_n_5,
      I1 => g22_b3_n_5,
      I2 => O(7),
      I3 => \^q0_reg_5\,
      I4 => O(6),
      I5 => g13_b4_n_5,
      O => q0_reg_39
    );
lshr_ln501_1_reg_4193_reg_i_73: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_114_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_115_n_5,
      O => q0_reg_38,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_74: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_116_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_117_n_5,
      O => q0_reg_29,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_75: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_118_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_119_n_5,
      O => q0_reg_28,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_76: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_120_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_121_n_5,
      O => q0_reg_27,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_77: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_122_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_123_n_5,
      O => q0_reg_26,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_40,
      I1 => g30_b2_n_5,
      I2 => O(7),
      I3 => g22_b3_n_5,
      I4 => O(6),
      I5 => g28_b3_n_5,
      O => q0_reg_33
    );
lshr_ln501_1_reg_4193_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g27_b2_n_5,
      I1 => g26_b2_n_5,
      I2 => O(7),
      I3 => \^q0_reg_2\,
      I4 => O(6),
      I5 => g24_b2_n_5,
      O => q0_reg_32
    );
lshr_ln501_1_reg_4193_reg_i_80: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_124_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_125_n_5,
      O => q0_reg_31,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_81: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_126_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_127_n_5,
      O => q0_reg_30,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_82: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_128_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_129_n_5,
      O => q0_reg_21,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_83: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_130_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_131_n_5,
      O => q0_reg_20,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_84: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_132_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_133_n_5,
      O => q0_reg_19,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_85: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_134_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_135_n_5,
      O => q0_reg_18,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_86: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_136_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_137_n_5,
      O => q0_reg_25,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_87: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_138_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_139_n_5,
      O => q0_reg_24,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_88: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_140_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_141_n_5,
      O => q0_reg_23,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_89: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_142_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_143_n_5,
      O => q0_reg_22,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_90: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_144_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_145_n_5,
      O => q0_reg_13,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_91: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_146_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_147_n_5,
      O => q0_reg_12,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_92: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_148_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_149_n_5,
      O => q0_reg_11,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_93: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_150_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_151_n_5,
      O => q0_reg_10,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_94: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_152_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_153_n_5,
      O => q0_reg_17,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_95: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_154_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_155_n_5,
      O => q0_reg_16,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_96: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_156_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_157_n_5,
      O => q0_reg_15,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_97: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4193_reg_i_158_n_5,
      I1 => lshr_ln501_1_reg_4193_reg_i_159_n_5,
      O => q0_reg_14,
      S => O(7)
    );
lshr_ln501_1_reg_4193_reg_i_98: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b6_n_5,
      I1 => g1_b6_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_98_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4193_reg_i_99: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b6_n_5,
      I1 => g3_b6_n_5,
      O => lshr_ln501_1_reg_4193_reg_i_99_n_5,
      S => O(6)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(17),
      A(28) => A(17),
      A(27) => A(17),
      A(26) => A(17),
      A(25) => A(17),
      A(24) => A(17),
      A(23) => A(17),
      A(22) => A(17),
      A(21) => A(17),
      A(20) => A(17),
      A(19) => A(17),
      A(18) => A(17),
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => DSP_ALU_INST(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_tmp_product_P_UNCONNECTED(47 downto 28),
      P(27) => tmp_product_n_83,
      P(26) => tmp_product_n_84,
      P(25) => tmp_product_n_85,
      P(24) => tmp_product_n_86,
      P(23) => tmp_product_n_87,
      P(22) => tmp_product_n_88,
      P(21) => tmp_product_n_89,
      P(20) => tmp_product_n_90,
      P(19) => tmp_product_n_91,
      P(18) => tmp_product_n_92,
      P(17 downto 8) => P(9 downto 0),
      P(7) => tmp_product_n_103,
      P(6) => tmp_product_n_104,
      P(5) => tmp_product_n_105,
      P(4) => tmp_product_n_106,
      P(3) => tmp_product_n_107,
      P(2) => tmp_product_n_108,
      P(1) => tmp_product_n_109,
      P(0) => tmp_product_n_110,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => Q(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_20 is
  port (
    xor_ln188_fu_239_p2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp10241_fu_233_p2 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_20 : entity is "kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \xor_ln188_reg_358[0]_i_2_n_5\ : STD_LOGIC;
  signal \xor_ln188_reg_358[0]_i_3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp10241_reg_353[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \xor_ln188_reg_358[0]_i_1\ : label is "soft_lutpair11";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\cmp10241_reg_353[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \xor_ln188_reg_358[0]_i_2_n_5\,
      I1 => \xor_ln188_reg_358[0]_i_3_n_5\,
      O => cmp10241_fu_233_p2
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\xor_ln188_reg_358[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_ln188_reg_358[0]_i_2_n_5\,
      I1 => \xor_ln188_reg_358[0]_i_3_n_5\,
      O => xor_ln188_fu_239_p2
    );
\xor_ln188_reg_358[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \xor_ln188_reg_358[0]_i_2_n_5\
    );
\xor_ln188_reg_358[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \xor_ln188_reg_358[0]_i_3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : in STD_LOGIC;
    \axi_data_fu_84_reg[0]\ : in STD_LOGIC;
    \axi_data_fu_84_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ack_in_t_i_1_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_5\ : STD_LOGIC;
  signal \^data_p1_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \state[1]_i_1_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair12";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of ack_in_t_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_fu_84[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_fu_84[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_fu_84[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_fu_84[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_fu_84[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_fu_84[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_fu_84[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_data_fu_84[7]_i_2\ : label is "soft_lutpair16";
begin
  Q(0) <= \^q\(0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  \data_p1_reg[7]_1\(7 downto 0) <= \^data_p1_reg[7]_1\(7 downto 0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_1_n_5
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_5,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\axi_data_fu_84[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(0),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(0),
      O => \data_p1_reg[7]_0\(0)
    );
\axi_data_fu_84[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(1),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(1),
      O => \data_p1_reg[7]_0\(1)
    );
\axi_data_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(2),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(2),
      O => \data_p1_reg[7]_0\(2)
    );
\axi_data_fu_84[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(3),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(3),
      O => \data_p1_reg[7]_0\(3)
    );
\axi_data_fu_84[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(4),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(4),
      O => \data_p1_reg[7]_0\(4)
    );
\axi_data_fu_84[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(5),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(5),
      O => \data_p1_reg[7]_0\(5)
    );
\axi_data_fu_84[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(6),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(6),
      O => \data_p1_reg[7]_0\(6)
    );
\axi_data_fu_84[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(7),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(7),
      O => \data_p1_reg[7]_0\(7)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(0),
      O => \data_p1[0]_i_1__0_n_5\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(1),
      O => \data_p1[1]_i_1__0_n_5\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(2),
      O => \data_p1[2]_i_1__0_n_5\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(3),
      O => \data_p1[3]_i_1__0_n_5\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(4),
      O => \data_p1[4]_i_1__0_n_5\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(5),
      O => \data_p1[5]_i_1__0_n_5\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(6),
      O => \data_p1[6]_i_1__0_n_5\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(7),
      O => \data_p1[7]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_5\,
      Q => \^data_p1_reg[7]_1\(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFC000"
    )
        port map (
      I0 => \s_axis_video_TREADY_int_regslice__1\,
      I1 => s_axis_video_TVALID,
      I2 => state(1),
      I3 => \^ack_in_t_reg_0\,
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_5\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axis_video_TVALID,
      I2 => state(1),
      I3 => \s_axis_video_TREADY_int_regslice__1\,
      O => \state[1]_i_1_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_5\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : in STD_LOGIC;
    load_p1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__4_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair380";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__4\ : label is "soft_lutpair380";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TLAST(0) <= \^m_axis_video_tlast\(0);
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => m_axis_video_TREADY,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^ack_in_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__4_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      I4 => load_p1,
      I5 => \^m_axis_video_tlast\(0),
      O => \data_p1[0]_i_1__4_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__4_n_5\,
      Q => \^m_axis_video_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : in STD_LOGIC;
    load_p1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__3_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair381";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair381";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TUSER(0) <= \^m_axis_video_tuser\(0);
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => m_axis_video_TREADY,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^ack_in_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__3_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      I4 => load_p1,
      I5 => \^m_axis_video_tuser\(0),
      O => \data_p1[0]_i_1__3_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__3_n_5\,
      Q => \^m_axis_video_tuser\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_21\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : in STD_LOGIC;
    \axi_last_fu_88_reg[0]\ : in STD_LOGIC;
    axi_last_2_reg_126 : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_21\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_21\ is
  signal \ack_in_t_i_1__1_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__0_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair17";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair17";
begin
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\axi_last_fu_88[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^s_axis_video_tlast_int_regslice\,
      I1 => \axi_last_fu_88_reg[0]\,
      I2 => axi_last_2_reg_126,
      O => \data_p1_reg[0]_0\
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFFFB08A80008"
    )
        port map (
      I0 => \data_p1[0]_i_2__0_n_5\,
      I1 => s_axis_video_TVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \s_axis_video_TREADY_int_regslice__1\,
      I5 => \^s_axis_video_tlast_int_regslice\,
      O => \data_p1[0]_i_1__2_n_5\
    );
\data_p1[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TLAST(0),
      O => \data_p1[0]_i_2__0_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__2_n_5\,
      Q => \^s_axis_video_tlast_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1__1_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__1_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_22\ is
  port (
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_22\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_22\ is
  signal \ack_in_t_i_1__0_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_5\ : STD_LOGIC;
  signal \^data_p1_reg[0]_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__0\ : label is "soft_lutpair18";
begin
  \data_p1_reg[0]_0\ <= \^data_p1_reg[0]_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFFFB08A80008"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_5\,
      I1 => s_axis_video_TVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \s_axis_video_TREADY_int_regslice__1\,
      I5 => \^data_p1_reg[0]_0\,
      O => \data_p1[0]_i_1__1_n_5\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TUSER(0),
      O => \data_p1[0]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_5\,
      Q => \^data_p1_reg[0]_0\,
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1__0_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__0_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pop__0\ : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \icmp_ln228_1_fu_156_p2__22\ : in STD_LOGIC;
    \data_p1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_1\ : in STD_LOGIC;
    \data_p1_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[23]_i_2_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[9]\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_5\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair378";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair379";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
  \state_reg[1]_0\(1 downto 0) <= \^state_reg[1]_0\(1 downto 0);
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^m_axis_video_tready_int_regslice\,
      I1 => m_axis_video_TREADY,
      I2 => \state_reg[0]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__2_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_5\,
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A82FFFF8A828A82"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => m_axis_video_TREADY,
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => \ap_CS_fsm_reg[0]\(0),
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF202820282028"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => m_axis_video_TREADY,
      I4 => \icmp_ln228_1_fu_156_p2__22\,
      I5 => \ap_CS_fsm_reg[0]\(1),
      O => \ap_CS_fsm_reg[3]\(1)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(0),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(0),
      O => \data_p1[0]_i_1_n_5\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[10]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(10),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(10),
      O => \data_p1[10]_i_1_n_5\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[11]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(11),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(11),
      O => \data_p1[11]_i_1_n_5\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[12]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(12),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(12),
      O => \data_p1[12]_i_1_n_5\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[13]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(13),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(13),
      O => \data_p1[13]_i_1_n_5\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[14]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(14),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(14),
      O => \data_p1[14]_i_1_n_5\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[15]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(15),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(15),
      O => \data_p1[15]_i_1_n_5\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[16]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(16),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(16),
      O => \data_p1[16]_i_1_n_5\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[17]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(17),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(17),
      O => \data_p1[17]_i_1_n_5\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[18]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(18),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(18),
      O => \data_p1[18]_i_1_n_5\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[19]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(19),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(19),
      O => \data_p1[19]_i_1_n_5\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[1]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(1),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(1),
      O => \data_p1[1]_i_1_n_5\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[20]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(20),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(20),
      O => \data_p1[20]_i_1_n_5\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[21]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(21),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(21),
      O => \data_p1[21]_i_1_n_5\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[22]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(22),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(22),
      O => \data_p1[22]_i_1_n_5\
    );
\data_p1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[23]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(23),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(23),
      O => \data_p1[23]_i_2_n_5\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[2]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(2),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(2),
      O => \data_p1[2]_i_1_n_5\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[3]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(3),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(3),
      O => \data_p1[3]_i_1_n_5\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[4]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(4),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(4),
      O => \data_p1[4]_i_1_n_5\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[5]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(5),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(5),
      O => \data_p1[5]_i_1_n_5\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[6]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(6),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(6),
      O => \data_p1[6]_i_1_n_5\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[7]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(7),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(7),
      O => \data_p1[7]_i_1_n_5\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[8]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(8),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(8),
      O => \data_p1[8]_i_1_n_5\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[9]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(9),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(9),
      O => \data_p1[9]_i_1_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[0]_i_1_n_5\,
      Q => m_axis_video_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[10]_i_1_n_5\,
      Q => m_axis_video_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[11]_i_1_n_5\,
      Q => m_axis_video_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[12]_i_1_n_5\,
      Q => m_axis_video_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[13]_i_1_n_5\,
      Q => m_axis_video_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[14]_i_1_n_5\,
      Q => m_axis_video_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[15]_i_1_n_5\,
      Q => m_axis_video_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[16]_i_1_n_5\,
      Q => m_axis_video_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[17]_i_1_n_5\,
      Q => m_axis_video_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[18]_i_1_n_5\,
      Q => m_axis_video_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[19]_i_1_n_5\,
      Q => m_axis_video_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[1]_i_1_n_5\,
      Q => m_axis_video_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[20]_i_1_n_5\,
      Q => m_axis_video_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[21]_i_1_n_5\,
      Q => m_axis_video_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[22]_i_1_n_5\,
      Q => m_axis_video_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[23]_i_2_n_5\,
      Q => m_axis_video_TDATA(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[2]_i_1_n_5\,
      Q => m_axis_video_TDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[3]_i_1_n_5\,
      Q => m_axis_video_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[4]_i_1_n_5\,
      Q => m_axis_video_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[5]_i_1_n_5\,
      Q => m_axis_video_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[6]_i_1_n_5\,
      Q => m_axis_video_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[7]_i_1_n_5\,
      Q => m_axis_video_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[8]_i_1_n_5\,
      Q => m_axis_video_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[9]_i_1_n_5\,
      Q => m_axis_video_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(10),
      Q => \data_p2_reg_n_5_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(11),
      Q => \data_p2_reg_n_5_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(12),
      Q => \data_p2_reg_n_5_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(13),
      Q => \data_p2_reg_n_5_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(14),
      Q => \data_p2_reg_n_5_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(15),
      Q => \data_p2_reg_n_5_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(16),
      Q => \data_p2_reg_n_5_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(17),
      Q => \data_p2_reg_n_5_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(18),
      Q => \data_p2_reg_n_5_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(19),
      Q => \data_p2_reg_n_5_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(20),
      Q => \data_p2_reg_n_5_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(21),
      Q => \data_p2_reg_n_5_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(22),
      Q => \data_p2_reg_n_5_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(23),
      Q => \data_p2_reg_n_5_[23]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(8),
      Q => \data_p2_reg_n_5_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(9),
      Q => \data_p2_reg_n_5_[9]\,
      R => '0'
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80A0000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => m_axis_video_TREADY,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \ap_CS_fsm_reg[0]\(2),
      O => \pop__0\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A82"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => m_axis_video_TREADY,
      O => MultiPixStream2AXIvideo_U0_ap_ready
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => \^state_reg[1]_0\(1),
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => m_axis_video_TREADY,
      I3 => \state_reg[0]_0\,
      I4 => \^state_reg[1]_0\(0),
      O => \state[0]_i_1_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_5\,
      Q => \^state_reg[1]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_reg[1]_1\(0),
      Q => \^state_reg[1]_0\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0 is
  port (
    DebayerRandBatG_U0_ap_start : out STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bayerPhase_c_empty_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0 is
  signal \^debayerrandbatg_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_5\ : STD_LOGIC;
  signal \^start_for_debayerrandbatg_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair370";
begin
  DebayerRandBatG_U0_ap_start <= \^debayerrandbatg_u0_ap_start\;
  start_for_DebayerRandBatG_U0_full_n <= \^start_for_debayerrandbatg_u0_full_n\;
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_debayerrandbatg_u0_full_n\,
      I1 => start_once_reg,
      I2 => DebayerRatBorBatR_U0_ap_start,
      O => full_n_reg_0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^debayerrandbatg_u0_ap_start\,
      O => \empty_n_i_1__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_5\,
      Q => \^debayerrandbatg_u0_ap_start\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_debayerrandbatg_u0_full_n\,
      O => \full_n_i_1__1_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^debayerrandbatg_u0_ap_start\,
      I1 => full_n_reg_1(0),
      I2 => bayerPhase_c_empty_n,
      O => empty_n_reg_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^start_for_debayerrandbatg_u0_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => mOutPtr(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__0_n_5\,
      Q => mOutPtr(1),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 is
  port (
    DebayerRatBorBatR_U0_ap_start : out STD_LOGIC;
    start_for_DebayerRatBorBatR_U0_full_n : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 is
  signal \^debayerratborbatr_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_5\ : STD_LOGIC;
  signal \^start_for_debayerratborbatr_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair371";
begin
  DebayerRatBorBatR_U0_ap_start <= \^debayerratborbatr_u0_ap_start\;
  start_for_DebayerRatBorBatR_U0_full_n <= \^start_for_debayerratborbatr_u0_full_n\;
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFF0000000F"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => empty_n_reg_0,
      I3 => empty_n_reg_1,
      I4 => start_once_reg,
      I5 => \^debayerratborbatr_u0_ap_start\,
      O => \empty_n_i_1__4_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_5\,
      Q => \^debayerratborbatr_u0_ap_start\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFF00000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => empty_n_reg_1,
      I3 => start_once_reg,
      I4 => empty_n_reg_0,
      I5 => \^start_for_debayerratborbatr_u0_full_n\,
      O => \full_n_i_1__4_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^start_for_debayerratborbatr_u0_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => mOutPtr(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2_n_5\,
      Q => mOutPtr(1),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pop__0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \full_n_i_1__10_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_5\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair457";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FF00"
    )
        port map (
      I0 => p_6_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_9_in,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      O => \empty_n_i_1__10_n_5\
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_ready,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => start_once_reg,
      I4 => ZipperRemoval_U0_ap_start,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ZipperRemoval_U0_ap_start,
      I3 => start_once_reg,
      I4 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I5 => \pop__0\,
      O => \full_n_i_1__10_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_5\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__10_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF202020"
    )
        port map (
      I0 => ZipperRemoval_U0_ap_start,
      I1 => start_once_reg,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => \^multipixstream2axivideo_u0_ap_start\,
      I4 => MultiPixStream2AXIvideo_U0_ap_ready,
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__2_n_5\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I1 => start_once_reg,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => MultiPixStream2AXIvideo_U0_ap_ready,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_5\,
      D => \mOutPtr[0]_i_1__10_n_5\,
      Q => mOutPtr(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_5\,
      D => \mOutPtr[1]_i_2__2_n_5\,
      Q => mOutPtr(1),
      R => ap_rst_n_inv
    );
\trunc_ln222_reg_189[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => Q(0),
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0 is
  port (
    ZipperRemoval_U0_ap_start : out STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0 is
  signal \^zipperremoval_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \full_n_i_1__7_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_5\ : STD_LOGIC;
  signal \^start_for_zipperremoval_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair459";
begin
  ZipperRemoval_U0_ap_start <= \^zipperremoval_u0_ap_start\;
  start_for_ZipperRemoval_U0_full_n <= \^start_for_zipperremoval_u0_full_n\;
\empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FF00"
    )
        port map (
      I0 => p_6_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_9_in,
      I4 => \^zipperremoval_u0_ap_start\,
      O => \empty_n_i_1__7_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_5\,
      Q => \^zipperremoval_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F700"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^start_for_zipperremoval_u0_full_n\,
      O => \full_n_i_1__7_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_5\,
      Q => \^start_for_zipperremoval_u0_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__9_n_5\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_5\,
      Q => mOutPtr(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__1_n_5\,
      Q => mOutPtr(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \axi_data_2_fu_781__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln188_reg_380_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    axi_last_4_loc_fu_86 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol is
  signal eol_1_reg_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
begin
\axi_last_4_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => eol_1_reg_110,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      eol_1_reg_110 => eol_1_reg_110,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln188_reg_380 => select_ln188_reg_380,
      \select_ln188_reg_380_reg[0]\ => \select_ln188_reg_380_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start is
  port (
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_4_loc_fu_86_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_reg_79_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : in STD_LOGIC;
    \axi_data_2_fu_781__0\ : in STD_LOGIC;
    \axi_last_2_reg_126_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_last_4_loc_fu_86 : in STD_LOGIC;
    axi_last_2_reg_126 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start is
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out : STD_LOGIC;
  signal \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\ : STD_LOGIC;
  signal sof_reg_79 : STD_LOGIC;
begin
  grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY <= \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\;
\axi_last_2_reg_126[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => axi_last_4_loc_fu_86,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out,
      I2 => \axi_last_2_reg_126_reg[0]\(3),
      I3 => \axi_last_2_reg_126_reg[0]\(2),
      I4 => axi_last_2_reg_126,
      O => \axi_last_4_loc_fu_86_reg[0]\
    );
\axi_last_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      D => s_axis_video_TLAST_int_regslice,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      \d_read_reg_22_reg[0]\(2 downto 0) => \axi_last_2_reg_126_reg[0]\(2 downto 0),
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0) => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0),
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      sof_reg_79 => sof_reg_79
    );
\sof_reg_79_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      D => \sof_reg_79_reg[0]_0\,
      Q => sof_reg_79,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : out STD_LOGIC;
    \axi_last_fu_88_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_reg_155_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_fu_84_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_last_fu_88_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    imgBayer_full_n : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : in STD_LOGIC;
    \axi_last_fu_88_reg[0]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln166_reg_269[0]_i_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp10241_reg_353 : in STD_LOGIC;
    axi_last_2_reg_126 : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    \icmp_ln163_fu_248_p2__22\ : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \axi_data_2_fu_78_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_fu_84_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^axi_data_fu_84_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_last_fu_883_out : STD_LOGIC;
  signal \axi_last_fu_88_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\ : STD_LOGIC;
  signal \icmp_ln166_reg_269_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_201_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_4_fu_201_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_4_fu_201_p2_carry__0_n_12\ : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_10 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_11 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_12 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_5 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_6 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_7 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_8 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_80 : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[9]\ : STD_LOGIC;
  signal \NLW_j_4_fu_201_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_j_4_fu_201_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_4_fu_201_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_201_p2_carry__0\ : label is 35;
begin
  \axi_data_fu_84_reg[7]_0\(7 downto 0) <= \^axi_data_fu_84_reg[7]_0\(7 downto 0);
  grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out <= \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_2_fu_78[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(0),
      I5 => \^axi_data_fu_84_reg[7]_0\(0),
      O => \ap_CS_fsm_reg[8]\(0)
    );
\axi_data_2_fu_78[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(1),
      I5 => \^axi_data_fu_84_reg[7]_0\(1),
      O => \ap_CS_fsm_reg[8]\(1)
    );
\axi_data_2_fu_78[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(2),
      I5 => \^axi_data_fu_84_reg[7]_0\(2),
      O => \ap_CS_fsm_reg[8]\(2)
    );
\axi_data_2_fu_78[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(3),
      I5 => \^axi_data_fu_84_reg[7]_0\(3),
      O => \ap_CS_fsm_reg[8]\(3)
    );
\axi_data_2_fu_78[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(4),
      I5 => \^axi_data_fu_84_reg[7]_0\(4),
      O => \ap_CS_fsm_reg[8]\(4)
    );
\axi_data_2_fu_78[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(5),
      I5 => \^axi_data_fu_84_reg[7]_0\(5),
      O => \ap_CS_fsm_reg[8]\(5)
    );
\axi_data_2_fu_78[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(6),
      I5 => \^axi_data_fu_84_reg[7]_0\(6),
      O => \ap_CS_fsm_reg[8]\(6)
    );
\axi_data_2_fu_78[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(7),
      I5 => \^axi_data_fu_84_reg[7]_0\(7),
      O => \ap_CS_fsm_reg[8]\(7)
    );
\axi_data_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(0),
      Q => \^axi_data_fu_84_reg[7]_0\(0),
      R => '0'
    );
\axi_data_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(1),
      Q => \^axi_data_fu_84_reg[7]_0\(1),
      R => '0'
    );
\axi_data_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(2),
      Q => \^axi_data_fu_84_reg[7]_0\(2),
      R => '0'
    );
\axi_data_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(3),
      Q => \^axi_data_fu_84_reg[7]_0\(3),
      R => '0'
    );
\axi_data_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(4),
      Q => \^axi_data_fu_84_reg[7]_0\(4),
      R => '0'
    );
\axi_data_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(5),
      Q => \^axi_data_fu_84_reg[7]_0\(5),
      R => '0'
    );
\axi_data_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(6),
      Q => \^axi_data_fu_84_reg[7]_0\(6),
      R => '0'
    );
\axi_data_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(7),
      Q => \^axi_data_fu_84_reg[7]_0\(7),
      R => '0'
    );
\axi_last_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_last_fu_88_reg[0]_1\,
      Q => \axi_last_fu_88_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg_0(0),
      ap_loop_init_int_reg_0(0) => axi_last_fu_883_out,
      ap_loop_init_int_reg_1(0) => j_4_fu_201_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_3(11 downto 0) => ap_sig_allocacmp_j_3(11 downto 0),
      \axi_last_fu_88_reg[0]\ => \axi_last_fu_88_reg[0]_0\,
      \axi_last_fu_88_reg[0]_0\ => \axi_last_fu_88_reg[0]_2\,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \eol_reg_155_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \eol_reg_155_reg[0]_0\ => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      \eol_reg_155_reg[0]_1\ => \axi_last_fu_88_reg_n_5_[0]\,
      \eol_reg_155_reg[0]_2\ => \icmp_ln166_reg_269_reg_n_5_[0]\,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(0) => j_fu_80,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_32,
      \icmp_ln163_fu_248_p2__22\ => \icmp_ln163_fu_248_p2__22\,
      \icmp_ln166_reg_269[0]_i_2_0\(11 downto 0) => \icmp_ln166_reg_269[0]_i_2\(11 downto 0),
      \icmp_ln166_reg_269_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_30,
      imgBayer_full_n => imgBayer_full_n,
      \j_fu_80_reg[11]\(11) => \j_fu_80_reg_n_5_[11]\,
      \j_fu_80_reg[11]\(10) => \j_fu_80_reg_n_5_[10]\,
      \j_fu_80_reg[11]\(9) => \j_fu_80_reg_n_5_[9]\,
      \j_fu_80_reg[11]\(8) => \j_fu_80_reg_n_5_[8]\,
      \j_fu_80_reg[11]\(7) => \j_fu_80_reg_n_5_[7]\,
      \j_fu_80_reg[11]\(6) => \j_fu_80_reg_n_5_[6]\,
      \j_fu_80_reg[11]\(5) => \j_fu_80_reg_n_5_[5]\,
      \j_fu_80_reg[11]\(4) => \j_fu_80_reg_n_5_[4]\,
      \j_fu_80_reg[11]\(3) => \j_fu_80_reg_n_5_[3]\,
      \j_fu_80_reg[11]\(2) => \j_fu_80_reg_n_5_[2]\,
      \j_fu_80_reg[11]\(1) => \j_fu_80_reg_n_5_[1]\,
      \j_fu_80_reg[11]\(0) => \j_fu_80_reg_n_5_[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      \pop__0\ => \pop__0\,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\
    );
\icmp_ln166_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \icmp_ln166_reg_269_reg_n_5_[0]\,
      R => '0'
    );
j_4_fu_201_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_j_3(0),
      CI_TOP => '0',
      CO(7) => j_4_fu_201_p2_carry_n_5,
      CO(6) => j_4_fu_201_p2_carry_n_6,
      CO(5) => j_4_fu_201_p2_carry_n_7,
      CO(4) => j_4_fu_201_p2_carry_n_8,
      CO(3) => j_4_fu_201_p2_carry_n_9,
      CO(2) => j_4_fu_201_p2_carry_n_10,
      CO(1) => j_4_fu_201_p2_carry_n_11,
      CO(0) => j_4_fu_201_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_4_fu_201_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_j_3(8 downto 1)
    );
\j_4_fu_201_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_4_fu_201_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_j_4_fu_201_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \j_4_fu_201_p2_carry__0_n_11\,
      CO(0) => \j_4_fu_201_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_j_4_fu_201_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => j_4_fu_201_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_j_3(11 downto 9)
    );
\j_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(0),
      Q => \j_fu_80_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(10),
      Q => \j_fu_80_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(11),
      Q => \j_fu_80_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(1),
      Q => \j_fu_80_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(2),
      Q => \j_fu_80_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(3),
      Q => \j_fu_80_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(4),
      Q => \j_fu_80_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(5),
      Q => \j_fu_80_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(6),
      Q => \j_fu_80_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(7),
      Q => \j_fu_80_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(8),
      Q => \j_fu_80_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(9),
      Q => \j_fu_80_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\select_ln188_reg_380[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I1 => cmp10241_reg_353,
      I2 => axi_last_2_reg_126,
      I3 => Q(2),
      I4 => select_ln188_reg_380,
      O => \eol_reg_155_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_condition_314__0\ : out STD_LOGIC;
    \right_3_reg_2020_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \right_4_reg_2027_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_2_fu_180_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_fu_188_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521781_i_fu_192_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_fu_168_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561767_i_fu_164_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541765_i_fu_160_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481777_i_fu_184_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Debayer_U0_imgRgb_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp59_i_reg_465 : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_fu_172_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541765_i_fu_160_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481777_i_fu_184_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_fu_168_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521781_i_fu_192_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561767_i_fu_164_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_fu_188_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_1_fu_176_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_2_fu_180_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp203_i_reg_470 : in STD_LOGIC;
    \icmp_ln891_reg_1978_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \x_fu_156[11]_i_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    x_phase_reg_387 : in STD_LOGIC;
    \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
  signal LineBufVal_4_fu_730_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG[0][15]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_4__0_n_5\ : STD_LOGIC;
  signal add_ln1030_3_fu_1177_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_101_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_102_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_108_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_109_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_38_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_85_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_86_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_87_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_90_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_91_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_92_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_94_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_i_97_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_10\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_11\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_12\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_5\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_6\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_7\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_8\ : STD_LOGIC;
  signal \add_ln1030_3_fu_1177_p2__0_carry_n_9\ : STD_LOGIC;
  signal add_ln1030_3_reg_2090 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1030_fu_1149_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln1030_reg_2085 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1030_reg_2085[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_43_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_44_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_45_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_46_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_47_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_48_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085[7]_i_49_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln1030_reg_2085_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln1033_fu_1455_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1033_fu_1455_p2_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \add_ln1033_fu_1455_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1033_fu_1455_p2_carry__0_i_3_n_12\ : STD_LOGIC;
  signal \add_ln1033_fu_1455_p2_carry__0_n_11\ : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_10 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_11 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_12 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_6 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_7 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_8 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_18_n_9 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_10 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_11 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_12 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_6 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_7 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_8 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_1_n_9 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_24_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_25_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_7_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_8_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1033_fu_1455_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1034_fu_1547_p2_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \add_ln1034_fu_1547_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1034_fu_1547_p2_carry__0_i_3_n_12\ : STD_LOGIC;
  signal \add_ln1034_fu_1547_p2_carry__0_n_11\ : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_10 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_11 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_12 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_6 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_7 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_8 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_18_n_9 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_10 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_11 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_12 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_6 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_7 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_8 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_1_n_9 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_24_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_25_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_7_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_8_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1034_fu_1547_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1039_fu_1203_p2_carry__0_n_11\ : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_25_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_28_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_29_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_30_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_31_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_32_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_33_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_i_34_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1039_fu_1203_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1040_fu_1293_p2_carry__0_n_11\ : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_27_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_28_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_31_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_32_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_33_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_34_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_35_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_36_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_37_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_38_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_39_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_40_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_41_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_42_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_i_43_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1040_fu_1293_p2_carry_n_9 : STD_LOGIC;
  signal and_ln1052_fu_638_p2 : STD_LOGIC;
  signal \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal and_ln1052_reg_2016_pp0_iter2_reg : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_248 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_phi_mux_left_1_phi_fu_427_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_left_2_reg_499 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2_n_5\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_n_11\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_n_12\ : STD_LOGIC;
  signal \b_2_fu_1645_p2_carry__0_n_9\ : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_10_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_11_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_12_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_13_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_14_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_15_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_16_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_17_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_18_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_19_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_1_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_20_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_21_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_2_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_3_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_4_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_5_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_6_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_7_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_8_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_i_9_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_10 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_11 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_12 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_13 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_14 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_15 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_16 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_17 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_18 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_19 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_20 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_5 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_6 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_7 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_8 : STD_LOGIC;
  signal b_2_fu_1645_p2_carry_n_9 : STD_LOGIC;
  signal cmp161_i_reg_1993_pp0_iter1_reg : STD_LOGIC;
  signal \cmp161_i_reg_1993_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready : STD_LOGIC;
  signal \i__carry__0_i_1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_5\ : STD_LOGIC;
  signal \i__carry_i_10_n_5\ : STD_LOGIC;
  signal \i__carry_i_11_n_5\ : STD_LOGIC;
  signal \i__carry_i_12_n_5\ : STD_LOGIC;
  signal \i__carry_i_13_n_5\ : STD_LOGIC;
  signal \i__carry_i_14_n_5\ : STD_LOGIC;
  signal \i__carry_i_15_n_5\ : STD_LOGIC;
  signal \i__carry_i_1_n_5\ : STD_LOGIC;
  signal \i__carry_i_23_n_5\ : STD_LOGIC;
  signal \i__carry_i_24_n_5\ : STD_LOGIC;
  signal \i__carry_i_26_n_5\ : STD_LOGIC;
  signal \i__carry_i_27_n_5\ : STD_LOGIC;
  signal \i__carry_i_28_n_5\ : STD_LOGIC;
  signal \i__carry_i_29_n_5\ : STD_LOGIC;
  signal \i__carry_i_2_n_5\ : STD_LOGIC;
  signal \i__carry_i_30_n_5\ : STD_LOGIC;
  signal \i__carry_i_32_n_5\ : STD_LOGIC;
  signal \i__carry_i_33_n_5\ : STD_LOGIC;
  signal \i__carry_i_34_n_5\ : STD_LOGIC;
  signal \i__carry_i_3_n_5\ : STD_LOGIC;
  signal \i__carry_i_4_n_5\ : STD_LOGIC;
  signal \i__carry_i_5_n_5\ : STD_LOGIC;
  signal \i__carry_i_6_n_5\ : STD_LOGIC;
  signal \i__carry_i_7_n_5\ : STD_LOGIC;
  signal \i__carry_i_8_n_5\ : STD_LOGIC;
  signal \i__carry_i_9_n_5\ : STD_LOGIC;
  signal icmp_ln1014_fu_626_p2 : STD_LOGIC;
  signal \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln1014_reg_2009_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln881_fu_576_p2 : STD_LOGIC;
  signal \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln881_reg_1974_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln891_fu_598_p2 : STD_LOGIC;
  signal icmp_ln891_fu_598_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln891_fu_598_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln891_fu_598_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln891_fu_598_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln891_fu_598_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln891_reg_1978 : STD_LOGIC;
  signal icmp_ln891_reg_1978_pp0_iter1_reg : STD_LOGIC;
  signal lineBuffer_2_U_n_10 : STD_LOGIC;
  signal lineBuffer_2_U_n_100 : STD_LOGIC;
  signal lineBuffer_2_U_n_101 : STD_LOGIC;
  signal lineBuffer_2_U_n_102 : STD_LOGIC;
  signal lineBuffer_2_U_n_11 : STD_LOGIC;
  signal lineBuffer_2_U_n_12 : STD_LOGIC;
  signal lineBuffer_2_U_n_13 : STD_LOGIC;
  signal lineBuffer_2_U_n_14 : STD_LOGIC;
  signal lineBuffer_2_U_n_39 : STD_LOGIC;
  signal lineBuffer_2_U_n_40 : STD_LOGIC;
  signal lineBuffer_2_U_n_5 : STD_LOGIC;
  signal lineBuffer_2_U_n_6 : STD_LOGIC;
  signal lineBuffer_2_U_n_7 : STD_LOGIC;
  signal lineBuffer_2_U_n_77 : STD_LOGIC;
  signal lineBuffer_2_U_n_78 : STD_LOGIC;
  signal lineBuffer_2_U_n_79 : STD_LOGIC;
  signal lineBuffer_2_U_n_8 : STD_LOGIC;
  signal lineBuffer_2_U_n_80 : STD_LOGIC;
  signal lineBuffer_2_U_n_81 : STD_LOGIC;
  signal lineBuffer_2_U_n_82 : STD_LOGIC;
  signal lineBuffer_2_U_n_83 : STD_LOGIC;
  signal lineBuffer_2_U_n_84 : STD_LOGIC;
  signal lineBuffer_2_U_n_85 : STD_LOGIC;
  signal lineBuffer_2_U_n_86 : STD_LOGIC;
  signal lineBuffer_2_U_n_87 : STD_LOGIC;
  signal lineBuffer_2_U_n_88 : STD_LOGIC;
  signal lineBuffer_2_U_n_89 : STD_LOGIC;
  signal lineBuffer_2_U_n_9 : STD_LOGIC;
  signal lineBuffer_2_U_n_90 : STD_LOGIC;
  signal lineBuffer_2_U_n_91 : STD_LOGIC;
  signal lineBuffer_2_U_n_92 : STD_LOGIC;
  signal lineBuffer_2_U_n_93 : STD_LOGIC;
  signal lineBuffer_2_U_n_94 : STD_LOGIC;
  signal lineBuffer_2_U_n_95 : STD_LOGIC;
  signal lineBuffer_2_U_n_96 : STD_LOGIC;
  signal lineBuffer_2_U_n_97 : STD_LOGIC;
  signal lineBuffer_2_U_n_98 : STD_LOGIC;
  signal lineBuffer_2_U_n_99 : STD_LOGIC;
  signal lineBuffer_2_ce0_local : STD_LOGIC;
  signal lineBuffer_2_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lineBuffer_addr_reg_1982 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_0_0116117581769_i_fu_168 : STD_LOGIC;
  signal \^p_0_0_0116117581769_i_fu_168_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0116217561767_i_fu_164_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0116317541765_i_fu_160_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01183_21752_ph_i_reg_367 : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7]\ : STD_LOGIC;
  signal \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01184_21750_ph_i_reg_377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_0_01185_21748_ph_i_reg_387__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011551678_i_fu_196 : STD_LOGIC;
  signal \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_1_out_inferred__2/i__carry__0_n_11\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__0_n_12\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_10\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_11\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_12\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_8\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_9\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pix_7_reg_452 : STD_LOGIC;
  signal \pix_7_reg_452[0]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_452[1]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_452[2]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_452[3]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_452[4]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_452[5]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_452[6]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_452[7]_i_2_n_5\ : STD_LOGIC;
  signal pix_8_reg_442 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_8_reg_442[0]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_442[1]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_442[2]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_442[3]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_442[4]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_442[5]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_442[6]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_442[7]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[0]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[1]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[2]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[3]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[4]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[5]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[6]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462[7]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_462__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_2_fu_1628_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \r_2_fu_1628_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \r_2_fu_1628_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \r_2_fu_1628_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \r_2_fu_1628_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \r_2_fu_1628_p2_carry__0_n_11\ : STD_LOGIC;
  signal \r_2_fu_1628_p2_carry__0_n_12\ : STD_LOGIC;
  signal \r_2_fu_1628_p2_carry__0_n_9\ : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_10_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_11_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_12_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_13_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_14_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_15_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_16_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_17_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_18_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_19_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_1_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_20_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_21_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_2_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_3_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_4_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_5_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_6_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_7_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_8_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_i_9_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_10 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_11 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_12 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_13 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_14 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_15 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_16 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_17 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_18 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_19 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_20 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_5 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_6 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_7 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_8 : STD_LOGIC;
  signal r_2_fu_1628_p2_carry_n_9 : STD_LOGIC;
  signal right_1_fu_176 : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[0]\ : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[1]\ : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[2]\ : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[3]\ : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[4]\ : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[5]\ : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[6]\ : STD_LOGIC;
  signal \right_1_fu_176_reg_n_5_[7]\ : STD_LOGIC;
  signal \^right_2_fu_180_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_3_reg_2020_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_4_reg_2027_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_fu_172__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1039_fu_1265_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \select_ln1039_reg_2095[10]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln1039_reg_2095[4]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln1039_reg_2095[4]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln1039_reg_2095[9]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln1039_reg_2095[9]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[10]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[7]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[8]\ : STD_LOGIC;
  signal \select_ln1039_reg_2095_reg_n_5_[9]\ : STD_LOGIC;
  signal select_ln1040_fu_1355_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \select_ln1040_reg_2100[10]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln1040_reg_2100[4]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln1040_reg_2100[4]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln1040_reg_2100[9]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln1040_reg_2100[9]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[10]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[7]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[8]\ : STD_LOGIC;
  signal \select_ln1040_reg_2100_reg_n_5_[9]\ : STD_LOGIC;
  signal sub_ln1023_fu_949_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sub_ln1023_fu_949_p2__52\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \sub_ln1023_fu_949_p2__52__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sub_ln1025_fu_1029_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \sub_ln1027_fu_1389_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal sub_ln1033_1_fu_1443_p22_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1033_fu_1439_p23_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1034_1_fu_1534_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1034_fu_1529_p21_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1039_fu_1183_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1040_fu_1273_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_i2_reg_2046 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_23_fu_1667_p4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_25_fu_1719_p4__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_i1_reg_2040 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln902_reg_2034 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_fu_156 : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln1023_1_reg_2068_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln1023_reg_2063[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063[6]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[0]\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[1]\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[2]\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[3]\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[5]\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[6]\ : STD_LOGIC;
  signal \zext_ln1023_reg_2063_reg_n_5_[7]\ : STD_LOGIC;
  signal zext_ln1025_1_reg_2079 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln1025_reg_2073_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln1030_3_fu_1424_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln1030_fu_1141_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1030_3_fu_1177_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1030_3_fu_1177_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1030_reg_2085_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1030_reg_2085_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1033_fu_1455_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1033_fu_1455_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1033_fu_1455_p2_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1033_fu_1455_p2_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1033_fu_1455_p2_carry__0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1033_fu_1455_p2_carry__0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1034_fu_1547_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1034_fu_1547_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1034_fu_1547_p2_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1034_fu_1547_p2_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1034_fu_1547_p2_carry__0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1034_fu_1547_p2_carry__0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1039_fu_1203_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1039_fu_1203_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1040_fu_1293_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1040_fu_1293_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_fu_1645_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_fu_1645_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_icmp_ln891_fu_598_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln891_fu_598_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_1_out_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_1_out_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_p_1_out_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_r_2_fu_1628_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_r_2_fu_1628_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_3__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_4__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln1030_3_fu_1177_p2__0_carry_i_37\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2085[7]_i_29\ : label is "soft_lutpair210";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2016_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \b_2_fu_1645_p2_carry__0_i_4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \b_2_fu_1645_p2_carry__0_i_5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of b_2_fu_1645_p2_carry_i_12 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of b_2_fu_1645_p2_carry_i_13 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of b_2_fu_1645_p2_carry_i_20 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of b_2_fu_1645_p2_carry_i_21 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \i__carry_i_17\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i__carry_i_19\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \i__carry_i_24\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \i__carry_i_27\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \i__carry_i_28\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \i__carry_i_32\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i__carry_i_33\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \i__carry_i_34\ : label is "soft_lutpair201";
  attribute srl_bus_name of \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2009_pp0_iter1_reg_reg ";
  attribute srl_name of \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln891_fu_598_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \p_0_0_01184_21750_ph_i_reg_377[7]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \pix_7_reg_452[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \pix_7_reg_452[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \pix_7_reg_452[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \pix_7_reg_452[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \pix_7_reg_452[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \pix_7_reg_452[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \pix_7_reg_452[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \pix_7_reg_452[7]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pix_reg_462[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \pix_reg_462[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \pix_reg_462[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \pix_reg_462[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \pix_reg_462[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \pix_reg_462[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \pix_reg_462[7]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \r_2_fu_1628_p2_carry__0_i_4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \r_2_fu_1628_p2_carry__0_i_5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of r_2_fu_1628_p2_carry_i_12 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of r_2_fu_1628_p2_carry_i_13 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of r_2_fu_1628_p2_carry_i_20 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of r_2_fu_1628_p2_carry_i_21 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_1__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \zext_ln1023_reg_2063[7]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \zext_ln1025_reg_2073[7]_i_1\ : label is "soft_lutpair227";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \p_0_0_0116117581769_i_fu_168_reg[7]_0\(7 downto 0) <= \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(7 downto 0);
  \p_0_0_0116217561767_i_fu_164_reg[7]_0\(7 downto 0) <= \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(7 downto 0);
  \p_0_0_0116317541765_i_fu_160_reg[7]_0\(7 downto 0) <= \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(7 downto 0);
  \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7 downto 0) <= \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7 downto 0);
  \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7 downto 0) <= \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7 downto 0);
  \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7 downto 0) <= \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7 downto 0);
  \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7 downto 0) <= \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7 downto 0);
  \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7 downto 0) <= \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7 downto 0);
  \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7 downto 0) <= \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7 downto 0);
  q1(23 downto 0) <= \^q1\(23 downto 0);
  \right_2_fu_180_reg[7]_0\(7 downto 0) <= \^right_2_fu_180_reg[7]_0\(7 downto 0);
  \right_3_reg_2020_reg[7]_0\(7 downto 0) <= \^right_3_reg_2020_reg[7]_0\(7 downto 0);
  \right_4_reg_2027_reg[7]_0\(7 downto 0) <= \^right_4_reg_2027_reg[7]_0\(7 downto 0);
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_18,
      I2 => pix_8_reg_442(2),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(2)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_17,
      I2 => pix_8_reg_442(3),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(3)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_16,
      I2 => pix_8_reg_442(4),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(4)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_15,
      I2 => pix_8_reg_442(5),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(5)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_14,
      I2 => pix_8_reg_442(6),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(6)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_13,
      I2 => pix_8_reg_442(7),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(7)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505040"
    )
        port map (
      I0 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I1 => \tmp_25_fu_1719_p4__0\(2),
      I2 => \b_2_fu_1645_p2_carry__0_n_9\,
      I3 => \tmp_25_fu_1719_p4__0\(1),
      I4 => \tmp_25_fu_1719_p4__0\(0),
      O => \SRL_SIG[0][15]_i_2_n_5\
    );
\SRL_SIG[0][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_20,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(0),
      O => Debayer_U0_imgRgb_din(8)
    );
\SRL_SIG[0][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_19,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(1),
      O => Debayer_U0_imgRgb_din(9)
    );
\SRL_SIG[0][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_18,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(2),
      O => Debayer_U0_imgRgb_din(10)
    );
\SRL_SIG[0][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_17,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(3),
      O => Debayer_U0_imgRgb_din(11)
    );
\SRL_SIG[0][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_16,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(4),
      O => Debayer_U0_imgRgb_din(12)
    );
\SRL_SIG[0][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_15,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(5),
      O => Debayer_U0_imgRgb_din(13)
    );
\SRL_SIG[0][22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_14,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(6),
      O => Debayer_U0_imgRgb_din(14)
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => imgRgb_full_n,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => and_ln1052_reg_2016_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => push
    );
\SRL_SIG[0][23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3__0_n_5\,
      I1 => \SRL_SIG[0][23]_i_4__0_n_5\,
      I2 => r_2_fu_1628_p2_carry_n_13,
      I3 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I4 => \pix_reg_462__0\(7),
      O => Debayer_U0_imgRgb_din(15)
    );
\SRL_SIG[0][23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505040"
    )
        port map (
      I0 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I1 => tmp_23_fu_1667_p4(2),
      I2 => \r_2_fu_1628_p2_carry__0_n_9\,
      I3 => tmp_23_fu_1667_p4(0),
      I4 => tmp_23_fu_1667_p4(1),
      O => \SRL_SIG[0][23]_i_3__0_n_5\
    );
\SRL_SIG[0][23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      I1 => tmp_23_fu_1667_p4(2),
      I2 => \r_2_fu_1628_p2_carry__0_n_9\,
      I3 => tmp_23_fu_1667_p4(0),
      I4 => tmp_23_fu_1667_p4(1),
      O => \SRL_SIG[0][23]_i_4__0_n_5\
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_20,
      I2 => pix_8_reg_442(0),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(0)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEEAA"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_2_n_5\,
      I1 => b_2_fu_1645_p2_carry_n_19,
      I2 => pix_8_reg_442(1),
      I3 => \b_2_fu_1645_p2_carry__0_n_9\,
      I4 => icmp_ln1014_reg_2009_pp0_iter2_reg,
      O => Debayer_U0_imgRgb_din(1)
    );
\add_ln1030_3_fu_1177_p2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1030_3_fu_1177_p2__0_carry_n_5\,
      CO(6) => \add_ln1030_3_fu_1177_p2__0_carry_n_6\,
      CO(5) => \add_ln1030_3_fu_1177_p2__0_carry_n_7\,
      CO(4) => \add_ln1030_3_fu_1177_p2__0_carry_n_8\,
      CO(3) => \add_ln1030_3_fu_1177_p2__0_carry_n_9\,
      CO(2) => \add_ln1030_3_fu_1177_p2__0_carry_n_10\,
      CO(1) => \add_ln1030_3_fu_1177_p2__0_carry_n_11\,
      CO(0) => \add_ln1030_3_fu_1177_p2__0_carry_n_12\,
      DI(7) => lineBuffer_2_U_n_7,
      DI(6) => lineBuffer_2_U_n_8,
      DI(5) => lineBuffer_2_U_n_9,
      DI(4) => lineBuffer_2_U_n_10,
      DI(3) => lineBuffer_2_U_n_11,
      DI(2) => lineBuffer_2_U_n_12,
      DI(1) => lineBuffer_2_U_n_13,
      DI(0) => '0',
      O(7 downto 0) => add_ln1030_3_fu_1177_p2(7 downto 0),
      S(7) => lineBuffer_2_U_n_77,
      S(6) => lineBuffer_2_U_n_78,
      S(5) => lineBuffer_2_U_n_79,
      S(4) => lineBuffer_2_U_n_80,
      S(3) => lineBuffer_2_U_n_81,
      S(2) => lineBuffer_2_U_n_82,
      S(1) => lineBuffer_2_U_n_83,
      S(0) => lineBuffer_2_U_n_84
    );
\add_ln1030_3_fu_1177_p2__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1030_3_fu_1177_p2__0_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1030_3_fu_1177_p2__0_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1030_3_fu_1177_p2(9),
      CO(0) => \NLW_add_ln1030_3_fu_1177_p2__0_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln1030_3_fu_1177_p2__0_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1030_3_fu_1177_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => lineBuffer_2_U_n_14
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(1),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_101_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_102_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1]\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_108_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0]\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_109_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cmp161_i_reg_1993_pp0_iter1_reg,
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(0),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_38_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(5),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_85_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(4),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_86_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(3),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_87_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5]\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_90_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4]\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_91_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3]\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_92_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(2),
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_94_n_5\
    );
\add_ln1030_3_fu_1177_p2__0_carry_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2]\,
      O => \add_ln1030_3_fu_1177_p2__0_carry_i_97_n_5\
    );
\add_ln1030_3_reg_2090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(0),
      Q => add_ln1030_3_reg_2090(0),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(1),
      Q => add_ln1030_3_reg_2090(1),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(2),
      Q => add_ln1030_3_reg_2090(2),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(3),
      Q => add_ln1030_3_reg_2090(3),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(4),
      Q => add_ln1030_3_reg_2090(4),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(5),
      Q => add_ln1030_3_reg_2090(5),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(6),
      Q => add_ln1030_3_reg_2090(6),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(7),
      Q => add_ln1030_3_reg_2090(7),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(8),
      Q => add_ln1030_3_reg_2090(8),
      R => '0'
    );
\add_ln1030_3_reg_2090_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_3_fu_1177_p2(9),
      Q => add_ln1030_3_reg_2090(9),
      R => '0'
    );
\add_ln1030_reg_2085[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69A9669A69AA69A"
    )
        port map (
      I0 => zext_ln1030_fu_1141_p1(7),
      I1 => ap_phi_mux_left_1_phi_fu_427_p4(7),
      I2 => \right_1_fu_176_reg_n_5_[7]\,
      I3 => \add_ln1030_reg_2085[7]_i_31_n_5\,
      I4 => \sub_ln1025_fu_1029_p2__52\(6),
      I5 => \add_ln1030_reg_2085[7]_i_33_n_5\,
      O => \add_ln1030_reg_2085[7]_i_10_n_5\
    );
\add_ln1030_reg_2085[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => zext_ln1030_fu_1141_p1(6),
      I1 => \sub_ln1025_fu_1029_p2__52\(6),
      I2 => \add_ln1030_reg_2085[7]_i_33_n_5\,
      I3 => \sub_ln1025_fu_1029_p2__52\(8),
      O => \add_ln1030_reg_2085[7]_i_11_n_5\
    );
\add_ln1030_reg_2085[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699696699669"
    )
        port map (
      I0 => zext_ln1030_fu_1141_p1(5),
      I1 => ap_phi_mux_left_1_phi_fu_427_p4(5),
      I2 => \right_1_fu_176_reg_n_5_[5]\,
      I3 => \add_ln1030_reg_2085[7]_i_35_n_5\,
      I4 => \add_ln1030_reg_2085[7]_i_36_n_5\,
      I5 => \sub_ln1025_fu_1029_p2__52\(8),
      O => \add_ln1030_reg_2085[7]_i_12_n_5\
    );
\add_ln1030_reg_2085[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699696699669"
    )
        port map (
      I0 => zext_ln1030_fu_1141_p1(4),
      I1 => ap_phi_mux_left_1_phi_fu_427_p4(4),
      I2 => \right_1_fu_176_reg_n_5_[4]\,
      I3 => \add_ln1030_reg_2085[7]_i_37_n_5\,
      I4 => \add_ln1030_reg_2085[7]_i_38_n_5\,
      I5 => \sub_ln1025_fu_1029_p2__52\(8),
      O => \add_ln1030_reg_2085[7]_i_13_n_5\
    );
\add_ln1030_reg_2085[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => zext_ln1030_fu_1141_p1(3),
      I1 => ap_phi_mux_left_1_phi_fu_427_p4(3),
      I2 => \right_1_fu_176_reg_n_5_[3]\,
      I3 => \add_ln1030_reg_2085[7]_i_39_n_5\,
      I4 => \add_ln1030_reg_2085[7]_i_40_n_5\,
      I5 => \sub_ln1025_fu_1029_p2__52\(8),
      O => \add_ln1030_reg_2085[7]_i_14_n_5\
    );
\add_ln1030_reg_2085[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \sub_ln1023_fu_949_p2__52\(2),
      I1 => \add_ln1030_reg_2085[7]_i_27_n_5\,
      I2 => \sub_ln1023_fu_949_p2__52__0\(8),
      I3 => \sub_ln1025_fu_1029_p2__52\(2),
      I4 => \add_ln1030_reg_2085[7]_i_43_n_5\,
      I5 => \sub_ln1025_fu_1029_p2__52\(8),
      O => \add_ln1030_reg_2085[7]_i_15_n_5\
    );
\add_ln1030_reg_2085[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696966996"
    )
        port map (
      I0 => zext_ln1030_fu_1141_p1(1),
      I1 => ap_phi_mux_left_1_phi_fu_427_p4(1),
      I2 => \right_1_fu_176_reg_n_5_[1]\,
      I3 => \right_1_fu_176_reg_n_5_[0]\,
      I4 => ap_phi_mux_left_1_phi_fu_427_p4(0),
      I5 => \sub_ln1025_fu_1029_p2__52\(8),
      O => \add_ln1030_reg_2085[7]_i_16_n_5\
    );
\add_ln1030_reg_2085[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669696999696969"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_29_n_5\,
      I1 => \right_1_fu_176_reg_n_5_[0]\,
      I2 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      I3 => cmp161_i_reg_1993_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I5 => tmp_i1_reg_2040(0),
      O => \add_ln1030_reg_2085[7]_i_17_n_5\
    );
\add_ln1030_reg_2085[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282822828288228"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_21_n_5\,
      I1 => \add_ln1030_reg_2085[7]_i_44_n_5\,
      I2 => \right_fu_172__0\(5),
      I3 => trunc_ln902_reg_2034(5),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      O => \add_ln1030_reg_2085[7]_i_18_n_5\
    );
\add_ln1030_reg_2085[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_fu_172__0\(5),
      I1 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => trunc_ln902_reg_2034(5),
      I5 => \add_ln1030_reg_2085[7]_i_44_n_5\,
      O => \add_ln1030_reg_2085[7]_i_19_n_5\
    );
\add_ln1030_reg_2085[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008F3308EE70008"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_18_n_5\,
      I1 => \right_fu_172__0\(6),
      I2 => \zext_ln1023_reg_2063[6]_i_1_n_5\,
      I3 => \add_ln1030_reg_2085[7]_i_19_n_5\,
      I4 => \right_fu_172__0\(7),
      I5 => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      O => zext_ln1030_fu_1141_p1(7)
    );
\add_ln1030_reg_2085[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \right_fu_172__0\(6),
      I1 => \zext_ln1023_reg_2063[6]_i_1_n_5\,
      I2 => \right_fu_172__0\(5),
      I3 => \zext_ln1023_reg_2063[5]_i_1_n_5\,
      I4 => \add_ln1030_reg_2085[7]_i_44_n_5\,
      O => \add_ln1030_reg_2085[7]_i_20_n_5\
    );
\add_ln1030_reg_2085[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282822828288228"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_23_n_5\,
      I1 => \add_ln1030_reg_2085[7]_i_45_n_5\,
      I2 => \right_fu_172__0\(4),
      I3 => trunc_ln902_reg_2034(4),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      O => \add_ln1030_reg_2085[7]_i_21_n_5\
    );
\add_ln1030_reg_2085[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D5EA2AEA2A15D5"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(5),
      I4 => \right_fu_172__0\(5),
      I5 => \add_ln1030_reg_2085[7]_i_44_n_5\,
      O => \sub_ln1023_fu_949_p2__52\(5)
    );
\add_ln1030_reg_2085[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141411414144114"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_25_n_5\,
      I1 => \add_ln1030_reg_2085[7]_i_46_n_5\,
      I2 => \right_fu_172__0\(3),
      I3 => trunc_ln902_reg_2034(3),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      O => \add_ln1030_reg_2085[7]_i_23_n_5\
    );
\add_ln1030_reg_2085[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D5EA2AEA2A15D5"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(4),
      I4 => \right_fu_172__0\(4),
      I5 => \add_ln1030_reg_2085[7]_i_45_n_5\,
      O => \sub_ln1023_fu_949_p2__52\(4)
    );
\add_ln1030_reg_2085[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \zext_ln1023_reg_2063[1]_i_1_n_5\,
      I1 => \right_fu_172__0\(1),
      I2 => \zext_ln1023_reg_2063[0]_i_1_n_5\,
      I3 => \right_fu_172__0\(0),
      I4 => \right_fu_172__0\(2),
      I5 => \zext_ln1023_reg_2063[2]_i_1_n_5\,
      O => \add_ln1030_reg_2085[7]_i_25_n_5\
    );
\add_ln1030_reg_2085[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D5EA2AEA2A15D5"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(3),
      I4 => \right_fu_172__0\(3),
      I5 => \add_ln1030_reg_2085[7]_i_46_n_5\,
      O => \sub_ln1023_fu_949_p2__52\(3)
    );
\add_ln1030_reg_2085[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6F6FF6F6F6"
    )
        port map (
      I0 => \right_fu_172__0\(1),
      I1 => \zext_ln1023_reg_2063[1]_i_1_n_5\,
      I2 => \right_fu_172__0\(0),
      I3 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => trunc_ln902_reg_2034(0),
      O => \add_ln1030_reg_2085[7]_i_27_n_5\
    );
\add_ln1030_reg_2085[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D5EA2AEA2A15D5"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(2),
      I4 => \right_fu_172__0\(2),
      I5 => \add_ln1030_reg_2085[7]_i_47_n_5\,
      O => \sub_ln1023_fu_949_p2__52\(2)
    );
\add_ln1030_reg_2085[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80407F"
    )
        port map (
      I0 => trunc_ln902_reg_2034(0),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      I4 => \right_fu_172__0\(0),
      O => \add_ln1030_reg_2085[7]_i_29_n_5\
    );
\add_ln1030_reg_2085[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F4FD02F40B02F4"
    )
        port map (
      I0 => \right_fu_172__0\(7),
      I1 => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      I2 => \add_ln1030_reg_2085[7]_i_18_n_5\,
      I3 => \add_ln1030_reg_2085[7]_i_19_n_5\,
      I4 => \right_fu_172__0\(6),
      I5 => \zext_ln1023_reg_2063[6]_i_1_n_5\,
      O => zext_ln1030_fu_1141_p1(6)
    );
\add_ln1030_reg_2085[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696666666969696"
    )
        port map (
      I0 => \zext_ln1023_reg_2063[1]_i_1_n_5\,
      I1 => \right_fu_172__0\(1),
      I2 => \right_fu_172__0\(0),
      I3 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => trunc_ln902_reg_2034(0),
      O => \sub_ln1023_fu_949_p2__52\(1)
    );
\add_ln1030_reg_2085[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \right_1_fu_176_reg_n_5_[6]\,
      I1 => ap_phi_mux_left_1_phi_fu_427_p4(6),
      I2 => \right_1_fu_176_reg_n_5_[5]\,
      I3 => ap_phi_mux_left_1_phi_fu_427_p4(5),
      I4 => \add_ln1030_reg_2085[7]_i_35_n_5\,
      O => \add_ln1030_reg_2085[7]_i_31_n_5\
    );
\add_ln1030_reg_2085[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D5EA2AEA2A15D5"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(6),
      I4 => \right_1_fu_176_reg_n_5_[6]\,
      I5 => \add_ln1030_reg_2085[7]_i_48_n_5\,
      O => \sub_ln1025_fu_1029_p2__52\(6)
    );
\add_ln1030_reg_2085[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282822828288228"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_36_n_5\,
      I1 => \add_ln1030_reg_2085[7]_i_35_n_5\,
      I2 => \right_1_fu_176_reg_n_5_[5]\,
      I3 => tmp_i1_reg_2040(5),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(5),
      O => \add_ln1030_reg_2085[7]_i_33_n_5\
    );
\add_ln1030_reg_2085[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222A222ABBBFBBB"
    )
        port map (
      I0 => \right_1_fu_176_reg_n_5_[7]\,
      I1 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => tmp_i1_reg_2040(7),
      I5 => \add_ln1030_reg_2085[7]_i_31_n_5\,
      O => \sub_ln1025_fu_1029_p2__52\(8)
    );
\add_ln1030_reg_2085[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_1_fu_176_reg_n_5_[4]\,
      I1 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(4),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => tmp_i1_reg_2040(4),
      I5 => \add_ln1030_reg_2085[7]_i_37_n_5\,
      O => \add_ln1030_reg_2085[7]_i_35_n_5\
    );
\add_ln1030_reg_2085[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282822828288228"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_38_n_5\,
      I1 => \add_ln1030_reg_2085[7]_i_37_n_5\,
      I2 => \right_1_fu_176_reg_n_5_[4]\,
      I3 => tmp_i1_reg_2040(4),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(4),
      O => \add_ln1030_reg_2085[7]_i_36_n_5\
    );
\add_ln1030_reg_2085[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_1_fu_176_reg_n_5_[3]\,
      I1 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(3),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => tmp_i1_reg_2040(3),
      I5 => \add_ln1030_reg_2085[7]_i_39_n_5\,
      O => \add_ln1030_reg_2085[7]_i_37_n_5\
    );
\add_ln1030_reg_2085[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141411414144114"
    )
        port map (
      I0 => \add_ln1030_reg_2085[7]_i_40_n_5\,
      I1 => \add_ln1030_reg_2085[7]_i_39_n_5\,
      I2 => \right_1_fu_176_reg_n_5_[3]\,
      I3 => tmp_i1_reg_2040(3),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(3),
      O => \add_ln1030_reg_2085[7]_i_38_n_5\
    );
\add_ln1030_reg_2085[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_1_fu_176_reg_n_5_[2]\,
      I1 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(2),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => tmp_i1_reg_2040(2),
      I5 => \add_ln1030_reg_2085[7]_i_49_n_5\,
      O => \add_ln1030_reg_2085[7]_i_39_n_5\
    );
\add_ln1030_reg_2085[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \right_fu_172__0\(7),
      I1 => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      I2 => \add_ln1030_reg_2085[7]_i_20_n_5\,
      I3 => \add_ln1030_reg_2085[7]_i_21_n_5\,
      I4 => \sub_ln1023_fu_949_p2__52\(5),
      O => zext_ln1030_fu_1141_p1(5)
    );
\add_ln1030_reg_2085[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => ap_phi_mux_left_1_phi_fu_427_p4(1),
      I1 => \right_1_fu_176_reg_n_5_[1]\,
      I2 => ap_phi_mux_left_1_phi_fu_427_p4(0),
      I3 => \right_1_fu_176_reg_n_5_[0]\,
      I4 => \right_1_fu_176_reg_n_5_[2]\,
      I5 => ap_phi_mux_left_1_phi_fu_427_p4(2),
      O => \add_ln1030_reg_2085[7]_i_40_n_5\
    );
\add_ln1030_reg_2085[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222A222ABBBFBBB"
    )
        port map (
      I0 => \right_fu_172__0\(7),
      I1 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => trunc_ln902_reg_2034(7),
      I5 => \add_ln1030_reg_2085[7]_i_20_n_5\,
      O => \sub_ln1023_fu_949_p2__52__0\(8)
    );
\add_ln1030_reg_2085[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D5EA2AEA2A15D5"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(2),
      I4 => \right_1_fu_176_reg_n_5_[2]\,
      I5 => \add_ln1030_reg_2085[7]_i_49_n_5\,
      O => \sub_ln1025_fu_1029_p2__52\(2)
    );
\add_ln1030_reg_2085[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6F6FF6F6F6"
    )
        port map (
      I0 => \right_1_fu_176_reg_n_5_[1]\,
      I1 => ap_phi_mux_left_1_phi_fu_427_p4(1),
      I2 => \right_1_fu_176_reg_n_5_[0]\,
      I3 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => tmp_i1_reg_2040(0),
      O => \add_ln1030_reg_2085[7]_i_43_n_5\
    );
\add_ln1030_reg_2085[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_fu_172__0\(4),
      I1 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => trunc_ln902_reg_2034(4),
      I5 => \add_ln1030_reg_2085[7]_i_45_n_5\,
      O => \add_ln1030_reg_2085[7]_i_44_n_5\
    );
\add_ln1030_reg_2085[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_fu_172__0\(3),
      I1 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => trunc_ln902_reg_2034(3),
      I5 => \add_ln1030_reg_2085[7]_i_46_n_5\,
      O => \add_ln1030_reg_2085[7]_i_45_n_5\
    );
\add_ln1030_reg_2085[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_fu_172__0\(2),
      I1 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(2),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => trunc_ln902_reg_2034(2),
      I5 => \add_ln1030_reg_2085[7]_i_47_n_5\,
      O => \add_ln1030_reg_2085[7]_i_46_n_5\
    );
\add_ln1030_reg_2085[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB222B2BBBBBBBB"
    )
        port map (
      I0 => \zext_ln1023_reg_2063[1]_i_1_n_5\,
      I1 => \right_fu_172__0\(1),
      I2 => trunc_ln902_reg_2034(0),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I4 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      I5 => \right_fu_172__0\(0),
      O => \add_ln1030_reg_2085[7]_i_47_n_5\
    );
\add_ln1030_reg_2085[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5DDD54440444"
    )
        port map (
      I0 => \right_1_fu_176_reg_n_5_[5]\,
      I1 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(5),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => tmp_i1_reg_2040(5),
      I5 => \add_ln1030_reg_2085[7]_i_35_n_5\,
      O => \add_ln1030_reg_2085[7]_i_48_n_5\
    );
\add_ln1030_reg_2085[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB222B2BBBBBBBB"
    )
        port map (
      I0 => ap_phi_mux_left_1_phi_fu_427_p4(1),
      I1 => \right_1_fu_176_reg_n_5_[1]\,
      I2 => tmp_i1_reg_2040(0),
      I3 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I4 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      I5 => \right_1_fu_176_reg_n_5_[0]\,
      O => \add_ln1030_reg_2085[7]_i_49_n_5\
    );
\add_ln1030_reg_2085[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \right_fu_172__0\(7),
      I1 => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      I2 => \add_ln1030_reg_2085[7]_i_20_n_5\,
      I3 => \add_ln1030_reg_2085[7]_i_23_n_5\,
      I4 => \sub_ln1023_fu_949_p2__52\(4),
      O => zext_ln1030_fu_1141_p1(4)
    );
\add_ln1030_reg_2085[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4FF2B00"
    )
        port map (
      I0 => \right_fu_172__0\(7),
      I1 => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      I2 => \add_ln1030_reg_2085[7]_i_20_n_5\,
      I3 => \add_ln1030_reg_2085[7]_i_25_n_5\,
      I4 => \sub_ln1023_fu_949_p2__52\(3),
      O => zext_ln1030_fu_1141_p1(3)
    );
\add_ln1030_reg_2085[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4FF2B00"
    )
        port map (
      I0 => \right_fu_172__0\(7),
      I1 => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      I2 => \add_ln1030_reg_2085[7]_i_20_n_5\,
      I3 => \add_ln1030_reg_2085[7]_i_27_n_5\,
      I4 => \sub_ln1023_fu_949_p2__52\(2),
      O => zext_ln1030_fu_1141_p1(2)
    );
\add_ln1030_reg_2085[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \right_fu_172__0\(7),
      I1 => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      I2 => \add_ln1030_reg_2085[7]_i_20_n_5\,
      I3 => \add_ln1030_reg_2085[7]_i_29_n_5\,
      I4 => \sub_ln1023_fu_949_p2__52\(1),
      O => zext_ln1030_fu_1141_p1(1)
    );
\add_ln1030_reg_2085[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666A666"
    )
        port map (
      I0 => \right_fu_172__0\(0),
      I1 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => trunc_ln902_reg_2034(0),
      O => sub_ln1023_fu_949_p2(0)
    );
\add_ln1030_reg_2085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(0),
      Q => add_ln1030_reg_2085(0),
      R => '0'
    );
\add_ln1030_reg_2085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(1),
      Q => add_ln1030_reg_2085(1),
      R => '0'
    );
\add_ln1030_reg_2085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(2),
      Q => add_ln1030_reg_2085(2),
      R => '0'
    );
\add_ln1030_reg_2085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(3),
      Q => add_ln1030_reg_2085(3),
      R => '0'
    );
\add_ln1030_reg_2085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(4),
      Q => add_ln1030_reg_2085(4),
      R => '0'
    );
\add_ln1030_reg_2085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(5),
      Q => add_ln1030_reg_2085(5),
      R => '0'
    );
\add_ln1030_reg_2085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(6),
      Q => add_ln1030_reg_2085(6),
      R => '0'
    );
\add_ln1030_reg_2085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(7),
      Q => add_ln1030_reg_2085(7),
      R => '0'
    );
\add_ln1030_reg_2085_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1030_reg_2085_reg[7]_i_1_n_5\,
      CO(6) => \add_ln1030_reg_2085_reg[7]_i_1_n_6\,
      CO(5) => \add_ln1030_reg_2085_reg[7]_i_1_n_7\,
      CO(4) => \add_ln1030_reg_2085_reg[7]_i_1_n_8\,
      CO(3) => \add_ln1030_reg_2085_reg[7]_i_1_n_9\,
      CO(2) => \add_ln1030_reg_2085_reg[7]_i_1_n_10\,
      CO(1) => \add_ln1030_reg_2085_reg[7]_i_1_n_11\,
      CO(0) => \add_ln1030_reg_2085_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln1030_fu_1141_p1(7 downto 1),
      DI(0) => sub_ln1023_fu_949_p2(0),
      O(7 downto 0) => add_ln1030_fu_1149_p2(7 downto 0),
      S(7) => \add_ln1030_reg_2085[7]_i_10_n_5\,
      S(6) => \add_ln1030_reg_2085[7]_i_11_n_5\,
      S(5) => \add_ln1030_reg_2085[7]_i_12_n_5\,
      S(4) => \add_ln1030_reg_2085[7]_i_13_n_5\,
      S(3) => \add_ln1030_reg_2085[7]_i_14_n_5\,
      S(2) => \add_ln1030_reg_2085[7]_i_15_n_5\,
      S(1) => \add_ln1030_reg_2085[7]_i_16_n_5\,
      S(0) => \add_ln1030_reg_2085[7]_i_17_n_5\
    );
\add_ln1030_reg_2085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1149_p2(8),
      Q => add_ln1030_reg_2085(8),
      R => '0'
    );
\add_ln1030_reg_2085_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1030_reg_2085_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1030_reg_2085_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => add_ln1030_fu_1149_p2(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln1030_reg_2085_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
add_ln1033_fu_1455_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1033_fu_1455_p2_carry_n_5,
      CO(6) => add_ln1033_fu_1455_p2_carry_n_6,
      CO(5) => add_ln1033_fu_1455_p2_carry_n_7,
      CO(4) => add_ln1033_fu_1455_p2_carry_n_8,
      CO(3) => add_ln1033_fu_1455_p2_carry_n_9,
      CO(2) => add_ln1033_fu_1455_p2_carry_n_10,
      CO(1) => add_ln1033_fu_1455_p2_carry_n_11,
      CO(0) => add_ln1033_fu_1455_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1033_fu_1439_p23_out(7 downto 0),
      O(7 downto 0) => add_ln1033_fu_1455_p2(7 downto 0),
      S(7) => add_ln1033_fu_1455_p2_carry_i_2_n_5,
      S(6) => add_ln1033_fu_1455_p2_carry_i_3_n_5,
      S(5) => add_ln1033_fu_1455_p2_carry_i_4_n_5,
      S(4) => add_ln1033_fu_1455_p2_carry_i_5_n_5,
      S(3) => add_ln1033_fu_1455_p2_carry_i_6_n_5,
      S(2) => add_ln1033_fu_1455_p2_carry_i_7_n_5,
      S(1) => add_ln1033_fu_1455_p2_carry_i_8_n_5,
      S(0) => add_ln1033_fu_1455_p2_carry_i_9_n_5
    );
\add_ln1033_fu_1455_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1033_fu_1455_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1033_fu_1455_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      CO(0) => \NLW_add_ln1033_fu_1455_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln1033_fu_1455_p2_carry__0_i_1_n_12\,
      O(7 downto 1) => \NLW_add_ln1033_fu_1455_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1033_fu_1455_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1033_fu_1455_p2_carry__0_i_2_n_5\
    );
\add_ln1033_fu_1455_p2_carry__0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1033_fu_1455_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1033_fu_1455_p2_carry__0_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1033_fu_1455_p2_carry__0_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln1033_fu_1455_p2_carry__0_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln1033_fu_1455_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln1033_fu_1455_p2_carry__0_i_1_n_12\,
      I1 => \add_ln1033_fu_1455_p2_carry__0_i_3_n_12\,
      O => \add_ln1033_fu_1455_p2_carry__0_i_2_n_5\
    );
\add_ln1033_fu_1455_p2_carry__0_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1033_fu_1455_p2_carry_i_18_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1033_fu_1455_p2_carry__0_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1033_fu_1455_p2_carry__0_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln1033_fu_1455_p2_carry__0_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
add_ln1033_fu_1455_p2_carry_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => add_ln1033_fu_1455_p2_carry_i_1_n_5,
      CO(6) => add_ln1033_fu_1455_p2_carry_i_1_n_6,
      CO(5) => add_ln1033_fu_1455_p2_carry_i_1_n_7,
      CO(4) => add_ln1033_fu_1455_p2_carry_i_1_n_8,
      CO(3) => add_ln1033_fu_1455_p2_carry_i_1_n_9,
      CO(2) => add_ln1033_fu_1455_p2_carry_i_1_n_10,
      CO(1) => add_ln1033_fu_1455_p2_carry_i_1_n_11,
      CO(0) => add_ln1033_fu_1455_p2_carry_i_1_n_12,
      DI(7 downto 0) => zext_ln1025_reg_2073_reg(7 downto 0),
      O(7 downto 0) => sub_ln1033_fu_1439_p23_out(7 downto 0),
      S(7) => add_ln1033_fu_1455_p2_carry_i_10_n_5,
      S(6) => add_ln1033_fu_1455_p2_carry_i_11_n_5,
      S(5) => add_ln1033_fu_1455_p2_carry_i_12_n_5,
      S(4) => add_ln1033_fu_1455_p2_carry_i_13_n_5,
      S(3) => add_ln1033_fu_1455_p2_carry_i_14_n_5,
      S(2) => add_ln1033_fu_1455_p2_carry_i_15_n_5,
      S(1) => add_ln1033_fu_1455_p2_carry_i_16_n_5,
      S(0) => add_ln1033_fu_1455_p2_carry_i_17_n_5
    );
add_ln1033_fu_1455_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(7),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[7]\,
      O => add_ln1033_fu_1455_p2_carry_i_10_n_5
    );
add_ln1033_fu_1455_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(6),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[6]\,
      O => add_ln1033_fu_1455_p2_carry_i_11_n_5
    );
add_ln1033_fu_1455_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(5),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[5]\,
      O => add_ln1033_fu_1455_p2_carry_i_12_n_5
    );
add_ln1033_fu_1455_p2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(4),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[4]\,
      O => add_ln1033_fu_1455_p2_carry_i_13_n_5
    );
add_ln1033_fu_1455_p2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(3),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[3]\,
      O => add_ln1033_fu_1455_p2_carry_i_14_n_5
    );
add_ln1033_fu_1455_p2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(2),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[2]\,
      O => add_ln1033_fu_1455_p2_carry_i_15_n_5
    );
add_ln1033_fu_1455_p2_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(1),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[1]\,
      O => add_ln1033_fu_1455_p2_carry_i_16_n_5
    );
add_ln1033_fu_1455_p2_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(0),
      I1 => \zext_ln1023_reg_2063_reg_n_5_[0]\,
      O => add_ln1033_fu_1455_p2_carry_i_17_n_5
    );
add_ln1033_fu_1455_p2_carry_i_18: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => add_ln1033_fu_1455_p2_carry_i_18_n_5,
      CO(6) => add_ln1033_fu_1455_p2_carry_i_18_n_6,
      CO(5) => add_ln1033_fu_1455_p2_carry_i_18_n_7,
      CO(4) => add_ln1033_fu_1455_p2_carry_i_18_n_8,
      CO(3) => add_ln1033_fu_1455_p2_carry_i_18_n_9,
      CO(2) => add_ln1033_fu_1455_p2_carry_i_18_n_10,
      CO(1) => add_ln1033_fu_1455_p2_carry_i_18_n_11,
      CO(0) => add_ln1033_fu_1455_p2_carry_i_18_n_12,
      DI(7 downto 0) => zext_ln1025_1_reg_2079(7 downto 0),
      O(7 downto 0) => sub_ln1033_1_fu_1443_p22_out(7 downto 0),
      S(7) => add_ln1033_fu_1455_p2_carry_i_19_n_5,
      S(6) => add_ln1033_fu_1455_p2_carry_i_20_n_5,
      S(5) => add_ln1033_fu_1455_p2_carry_i_21_n_5,
      S(4) => add_ln1033_fu_1455_p2_carry_i_22_n_5,
      S(3) => add_ln1033_fu_1455_p2_carry_i_23_n_5,
      S(2) => add_ln1033_fu_1455_p2_carry_i_24_n_5,
      S(1) => add_ln1033_fu_1455_p2_carry_i_25_n_5,
      S(0) => add_ln1033_fu_1455_p2_carry_i_26_n_5
    );
add_ln1033_fu_1455_p2_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(7),
      I1 => zext_ln1023_1_reg_2068_reg(7),
      O => add_ln1033_fu_1455_p2_carry_i_19_n_5
    );
add_ln1033_fu_1455_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(7),
      I1 => sub_ln1033_1_fu_1443_p22_out(7),
      O => add_ln1033_fu_1455_p2_carry_i_2_n_5
    );
add_ln1033_fu_1455_p2_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(6),
      I1 => zext_ln1023_1_reg_2068_reg(6),
      O => add_ln1033_fu_1455_p2_carry_i_20_n_5
    );
add_ln1033_fu_1455_p2_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(5),
      I1 => zext_ln1023_1_reg_2068_reg(5),
      O => add_ln1033_fu_1455_p2_carry_i_21_n_5
    );
add_ln1033_fu_1455_p2_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(4),
      I1 => zext_ln1023_1_reg_2068_reg(4),
      O => add_ln1033_fu_1455_p2_carry_i_22_n_5
    );
add_ln1033_fu_1455_p2_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(3),
      I1 => zext_ln1023_1_reg_2068_reg(3),
      O => add_ln1033_fu_1455_p2_carry_i_23_n_5
    );
add_ln1033_fu_1455_p2_carry_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(2),
      I1 => zext_ln1023_1_reg_2068_reg(2),
      O => add_ln1033_fu_1455_p2_carry_i_24_n_5
    );
add_ln1033_fu_1455_p2_carry_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(1),
      I1 => zext_ln1023_1_reg_2068_reg(1),
      O => add_ln1033_fu_1455_p2_carry_i_25_n_5
    );
add_ln1033_fu_1455_p2_carry_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(0),
      I1 => zext_ln1023_1_reg_2068_reg(0),
      O => add_ln1033_fu_1455_p2_carry_i_26_n_5
    );
add_ln1033_fu_1455_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(6),
      I1 => sub_ln1033_1_fu_1443_p22_out(6),
      O => add_ln1033_fu_1455_p2_carry_i_3_n_5
    );
add_ln1033_fu_1455_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(5),
      I1 => sub_ln1033_1_fu_1443_p22_out(5),
      O => add_ln1033_fu_1455_p2_carry_i_4_n_5
    );
add_ln1033_fu_1455_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(4),
      I1 => sub_ln1033_1_fu_1443_p22_out(4),
      O => add_ln1033_fu_1455_p2_carry_i_5_n_5
    );
add_ln1033_fu_1455_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(3),
      I1 => sub_ln1033_1_fu_1443_p22_out(3),
      O => add_ln1033_fu_1455_p2_carry_i_6_n_5
    );
add_ln1033_fu_1455_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(2),
      I1 => sub_ln1033_1_fu_1443_p22_out(2),
      O => add_ln1033_fu_1455_p2_carry_i_7_n_5
    );
add_ln1033_fu_1455_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(1),
      I1 => sub_ln1033_1_fu_1443_p22_out(1),
      O => add_ln1033_fu_1455_p2_carry_i_8_n_5
    );
add_ln1033_fu_1455_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1439_p23_out(0),
      I1 => sub_ln1033_1_fu_1443_p22_out(0),
      O => add_ln1033_fu_1455_p2_carry_i_9_n_5
    );
add_ln1034_fu_1547_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1034_fu_1547_p2_carry_n_5,
      CO(6) => add_ln1034_fu_1547_p2_carry_n_6,
      CO(5) => add_ln1034_fu_1547_p2_carry_n_7,
      CO(4) => add_ln1034_fu_1547_p2_carry_n_8,
      CO(3) => add_ln1034_fu_1547_p2_carry_n_9,
      CO(2) => add_ln1034_fu_1547_p2_carry_n_10,
      CO(1) => add_ln1034_fu_1547_p2_carry_n_11,
      CO(0) => add_ln1034_fu_1547_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1034_fu_1529_p21_out(7 downto 0),
      O(7 downto 0) => add_ln1034_fu_1547_p2(7 downto 0),
      S(7) => add_ln1034_fu_1547_p2_carry_i_2_n_5,
      S(6) => add_ln1034_fu_1547_p2_carry_i_3_n_5,
      S(5) => add_ln1034_fu_1547_p2_carry_i_4_n_5,
      S(4) => add_ln1034_fu_1547_p2_carry_i_5_n_5,
      S(3) => add_ln1034_fu_1547_p2_carry_i_6_n_5,
      S(2) => add_ln1034_fu_1547_p2_carry_i_7_n_5,
      S(1) => add_ln1034_fu_1547_p2_carry_i_8_n_5,
      S(0) => add_ln1034_fu_1547_p2_carry_i_9_n_5
    );
\add_ln1034_fu_1547_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1034_fu_1547_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1034_fu_1547_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      CO(0) => \NLW_add_ln1034_fu_1547_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln1034_fu_1547_p2_carry__0_i_1_n_12\,
      O(7 downto 1) => \NLW_add_ln1034_fu_1547_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1034_fu_1547_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1034_fu_1547_p2_carry__0_i_2_n_5\
    );
\add_ln1034_fu_1547_p2_carry__0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1034_fu_1547_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1034_fu_1547_p2_carry__0_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1034_fu_1547_p2_carry__0_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln1034_fu_1547_p2_carry__0_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln1034_fu_1547_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln1034_fu_1547_p2_carry__0_i_1_n_12\,
      I1 => \add_ln1034_fu_1547_p2_carry__0_i_3_n_12\,
      O => \add_ln1034_fu_1547_p2_carry__0_i_2_n_5\
    );
\add_ln1034_fu_1547_p2_carry__0_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1034_fu_1547_p2_carry_i_18_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1034_fu_1547_p2_carry__0_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1034_fu_1547_p2_carry__0_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln1034_fu_1547_p2_carry__0_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
add_ln1034_fu_1547_p2_carry_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => add_ln1034_fu_1547_p2_carry_i_1_n_5,
      CO(6) => add_ln1034_fu_1547_p2_carry_i_1_n_6,
      CO(5) => add_ln1034_fu_1547_p2_carry_i_1_n_7,
      CO(4) => add_ln1034_fu_1547_p2_carry_i_1_n_8,
      CO(3) => add_ln1034_fu_1547_p2_carry_i_1_n_9,
      CO(2) => add_ln1034_fu_1547_p2_carry_i_1_n_10,
      CO(1) => add_ln1034_fu_1547_p2_carry_i_1_n_11,
      CO(0) => add_ln1034_fu_1547_p2_carry_i_1_n_12,
      DI(7 downto 0) => zext_ln1025_reg_2073_reg(7 downto 0),
      O(7 downto 0) => sub_ln1034_fu_1529_p21_out(7 downto 0),
      S(7) => add_ln1034_fu_1547_p2_carry_i_10_n_5,
      S(6) => add_ln1034_fu_1547_p2_carry_i_11_n_5,
      S(5) => add_ln1034_fu_1547_p2_carry_i_12_n_5,
      S(4) => add_ln1034_fu_1547_p2_carry_i_13_n_5,
      S(3) => add_ln1034_fu_1547_p2_carry_i_14_n_5,
      S(2) => add_ln1034_fu_1547_p2_carry_i_15_n_5,
      S(1) => add_ln1034_fu_1547_p2_carry_i_16_n_5,
      S(0) => add_ln1034_fu_1547_p2_carry_i_17_n_5
    );
add_ln1034_fu_1547_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(7),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(7),
      O => add_ln1034_fu_1547_p2_carry_i_10_n_5
    );
add_ln1034_fu_1547_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(6),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(6),
      O => add_ln1034_fu_1547_p2_carry_i_11_n_5
    );
add_ln1034_fu_1547_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(5),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(5),
      O => add_ln1034_fu_1547_p2_carry_i_12_n_5
    );
add_ln1034_fu_1547_p2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(4),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(4),
      O => add_ln1034_fu_1547_p2_carry_i_13_n_5
    );
add_ln1034_fu_1547_p2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(3),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(3),
      O => add_ln1034_fu_1547_p2_carry_i_14_n_5
    );
add_ln1034_fu_1547_p2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(2),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(2),
      O => add_ln1034_fu_1547_p2_carry_i_15_n_5
    );
add_ln1034_fu_1547_p2_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(1),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(1),
      O => add_ln1034_fu_1547_p2_carry_i_16_n_5
    );
add_ln1034_fu_1547_p2_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_reg_2073_reg(0),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      O => add_ln1034_fu_1547_p2_carry_i_17_n_5
    );
add_ln1034_fu_1547_p2_carry_i_18: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => add_ln1034_fu_1547_p2_carry_i_18_n_5,
      CO(6) => add_ln1034_fu_1547_p2_carry_i_18_n_6,
      CO(5) => add_ln1034_fu_1547_p2_carry_i_18_n_7,
      CO(4) => add_ln1034_fu_1547_p2_carry_i_18_n_8,
      CO(3) => add_ln1034_fu_1547_p2_carry_i_18_n_9,
      CO(2) => add_ln1034_fu_1547_p2_carry_i_18_n_10,
      CO(1) => add_ln1034_fu_1547_p2_carry_i_18_n_11,
      CO(0) => add_ln1034_fu_1547_p2_carry_i_18_n_12,
      DI(7 downto 0) => zext_ln1025_1_reg_2079(7 downto 0),
      O(7 downto 0) => sub_ln1034_1_fu_1534_p20_out(7 downto 0),
      S(7) => add_ln1034_fu_1547_p2_carry_i_19_n_5,
      S(6) => add_ln1034_fu_1547_p2_carry_i_20_n_5,
      S(5) => add_ln1034_fu_1547_p2_carry_i_21_n_5,
      S(4) => add_ln1034_fu_1547_p2_carry_i_22_n_5,
      S(3) => add_ln1034_fu_1547_p2_carry_i_23_n_5,
      S(2) => add_ln1034_fu_1547_p2_carry_i_24_n_5,
      S(1) => add_ln1034_fu_1547_p2_carry_i_25_n_5,
      S(0) => add_ln1034_fu_1547_p2_carry_i_26_n_5
    );
add_ln1034_fu_1547_p2_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(7),
      I1 => \^right_2_fu_180_reg[7]_0\(7),
      O => add_ln1034_fu_1547_p2_carry_i_19_n_5
    );
add_ln1034_fu_1547_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(7),
      I1 => sub_ln1034_1_fu_1534_p20_out(7),
      O => add_ln1034_fu_1547_p2_carry_i_2_n_5
    );
add_ln1034_fu_1547_p2_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(6),
      I1 => \^right_2_fu_180_reg[7]_0\(6),
      O => add_ln1034_fu_1547_p2_carry_i_20_n_5
    );
add_ln1034_fu_1547_p2_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(5),
      I1 => \^right_2_fu_180_reg[7]_0\(5),
      O => add_ln1034_fu_1547_p2_carry_i_21_n_5
    );
add_ln1034_fu_1547_p2_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(4),
      I1 => \^right_2_fu_180_reg[7]_0\(4),
      O => add_ln1034_fu_1547_p2_carry_i_22_n_5
    );
add_ln1034_fu_1547_p2_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(3),
      I1 => \^right_2_fu_180_reg[7]_0\(3),
      O => add_ln1034_fu_1547_p2_carry_i_23_n_5
    );
add_ln1034_fu_1547_p2_carry_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(2),
      I1 => \^right_2_fu_180_reg[7]_0\(2),
      O => add_ln1034_fu_1547_p2_carry_i_24_n_5
    );
add_ln1034_fu_1547_p2_carry_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(1),
      I1 => \^right_2_fu_180_reg[7]_0\(1),
      O => add_ln1034_fu_1547_p2_carry_i_25_n_5
    );
add_ln1034_fu_1547_p2_carry_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1025_1_reg_2079(0),
      I1 => \^right_2_fu_180_reg[7]_0\(0),
      O => add_ln1034_fu_1547_p2_carry_i_26_n_5
    );
add_ln1034_fu_1547_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(6),
      I1 => sub_ln1034_1_fu_1534_p20_out(6),
      O => add_ln1034_fu_1547_p2_carry_i_3_n_5
    );
add_ln1034_fu_1547_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(5),
      I1 => sub_ln1034_1_fu_1534_p20_out(5),
      O => add_ln1034_fu_1547_p2_carry_i_4_n_5
    );
add_ln1034_fu_1547_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(4),
      I1 => sub_ln1034_1_fu_1534_p20_out(4),
      O => add_ln1034_fu_1547_p2_carry_i_5_n_5
    );
add_ln1034_fu_1547_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(3),
      I1 => sub_ln1034_1_fu_1534_p20_out(3),
      O => add_ln1034_fu_1547_p2_carry_i_6_n_5
    );
add_ln1034_fu_1547_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(2),
      I1 => sub_ln1034_1_fu_1534_p20_out(2),
      O => add_ln1034_fu_1547_p2_carry_i_7_n_5
    );
add_ln1034_fu_1547_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(1),
      I1 => sub_ln1034_1_fu_1534_p20_out(1),
      O => add_ln1034_fu_1547_p2_carry_i_8_n_5
    );
add_ln1034_fu_1547_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1529_p21_out(0),
      I1 => sub_ln1034_1_fu_1534_p20_out(0),
      O => add_ln1034_fu_1547_p2_carry_i_9_n_5
    );
add_ln1039_fu_1203_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1039_fu_1203_p2_carry_n_5,
      CO(6) => add_ln1039_fu_1203_p2_carry_n_6,
      CO(5) => add_ln1039_fu_1203_p2_carry_n_7,
      CO(4) => add_ln1039_fu_1203_p2_carry_n_8,
      CO(3) => add_ln1039_fu_1203_p2_carry_n_9,
      CO(2) => add_ln1039_fu_1203_p2_carry_n_10,
      CO(1) => add_ln1039_fu_1203_p2_carry_n_11,
      CO(0) => add_ln1039_fu_1203_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1039_fu_1183_p2(7 downto 0),
      O(7 downto 0) => add_ln1039_fu_1203_p2(7 downto 0),
      S(7) => lineBuffer_2_U_n_94,
      S(6) => lineBuffer_2_U_n_95,
      S(5) => lineBuffer_2_U_n_96,
      S(4) => lineBuffer_2_U_n_97,
      S(3) => lineBuffer_2_U_n_98,
      S(2) => lineBuffer_2_U_n_99,
      S(1) => lineBuffer_2_U_n_100,
      S(0) => lineBuffer_2_U_n_101
    );
\add_ln1039_fu_1203_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1039_fu_1203_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1039_fu_1203_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln1039_fu_1203_p2_carry__0_n_11\,
      CO(0) => \NLW_add_ln1039_fu_1203_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => lineBuffer_2_U_n_39,
      O(7 downto 1) => \NLW_add_ln1039_fu_1203_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1039_fu_1203_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => lineBuffer_2_U_n_102
    );
add_ln1039_fu_1203_p2_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_28_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(6),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(6),
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(6),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(6),
      O => add_ln1039_fu_1203_p2_carry_i_25_n_5
    );
add_ln1039_fu_1203_p2_carry_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(7),
      O => add_ln1039_fu_1203_p2_carry_i_26_n_5
    );
add_ln1039_fu_1203_p2_carry_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_30_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(5),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(5),
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(5),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(5),
      O => add_ln1039_fu_1203_p2_carry_i_28_n_5
    );
add_ln1039_fu_1203_p2_carry_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(6),
      O => add_ln1039_fu_1203_p2_carry_i_29_n_5
    );
add_ln1039_fu_1203_p2_carry_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_31_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(4),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(4),
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(4),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(4),
      O => add_ln1039_fu_1203_p2_carry_i_30_n_5
    );
add_ln1039_fu_1203_p2_carry_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_32_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(3),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(3),
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(3),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(3),
      O => add_ln1039_fu_1203_p2_carry_i_31_n_5
    );
add_ln1039_fu_1203_p2_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_33_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(2),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(2),
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(2),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(2),
      O => add_ln1039_fu_1203_p2_carry_i_32_n_5
    );
add_ln1039_fu_1203_p2_carry_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2_carry_i_34_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(1),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(1),
      I3 => \p_0_0_01185_21748_ph_i_reg_387__0\(1),
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(1),
      O => add_ln1039_fu_1203_p2_carry_i_33_n_5
    );
add_ln1039_fu_1203_p2_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFFFFFF5333333"
    )
        port map (
      I0 => \p_0_0_01185_21748_ph_i_reg_387__0\(0),
      I1 => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(0),
      I2 => p_0_0_01184_21750_ph_i_reg_377(0),
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(0),
      O => add_ln1039_fu_1203_p2_carry_i_34_n_5
    );
add_ln1040_fu_1293_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1040_fu_1293_p2_carry_n_5,
      CO(6) => add_ln1040_fu_1293_p2_carry_n_6,
      CO(5) => add_ln1040_fu_1293_p2_carry_n_7,
      CO(4) => add_ln1040_fu_1293_p2_carry_n_8,
      CO(3) => add_ln1040_fu_1293_p2_carry_n_9,
      CO(2) => add_ln1040_fu_1293_p2_carry_n_10,
      CO(1) => add_ln1040_fu_1293_p2_carry_n_11,
      CO(0) => add_ln1040_fu_1293_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1040_fu_1273_p2(7 downto 0),
      O(7 downto 0) => add_ln1040_fu_1293_p2(7 downto 0),
      S(7) => lineBuffer_2_U_n_85,
      S(6) => lineBuffer_2_U_n_86,
      S(5) => lineBuffer_2_U_n_87,
      S(4) => lineBuffer_2_U_n_88,
      S(3) => lineBuffer_2_U_n_89,
      S(2) => lineBuffer_2_U_n_90,
      S(1) => lineBuffer_2_U_n_91,
      S(0) => lineBuffer_2_U_n_92
    );
\add_ln1040_fu_1293_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1040_fu_1293_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1040_fu_1293_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln1040_fu_1293_p2_carry__0_n_11\,
      CO(0) => \NLW_add_ln1040_fu_1293_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => lineBuffer_2_U_n_40,
      O(7 downto 1) => \NLW_add_ln1040_fu_1293_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1040_fu_1293_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => lineBuffer_2_U_n_93
    );
add_ln1040_fu_1293_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_31_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(6),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(6),
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(6),
      O => add_ln1040_fu_1293_p2_carry_i_26_n_5
    );
add_ln1040_fu_1293_p2_carry_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7]\,
      O => add_ln1040_fu_1293_p2_carry_i_27_n_5
    );
add_ln1040_fu_1293_p2_carry_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(7),
      O => add_ln1040_fu_1293_p2_carry_i_28_n_5
    );
add_ln1040_fu_1293_p2_carry_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_34_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(5),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(5),
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(5),
      O => add_ln1040_fu_1293_p2_carry_i_31_n_5
    );
add_ln1040_fu_1293_p2_carry_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6]\,
      O => add_ln1040_fu_1293_p2_carry_i_32_n_5
    );
add_ln1040_fu_1293_p2_carry_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(6),
      O => add_ln1040_fu_1293_p2_carry_i_33_n_5
    );
add_ln1040_fu_1293_p2_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_36_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(4),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(4),
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(4),
      O => add_ln1040_fu_1293_p2_carry_i_34_n_5
    );
add_ln1040_fu_1293_p2_carry_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(5),
      O => add_ln1040_fu_1293_p2_carry_i_35_n_5
    );
add_ln1040_fu_1293_p2_carry_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_38_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(3),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(3),
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(3),
      O => add_ln1040_fu_1293_p2_carry_i_36_n_5
    );
add_ln1040_fu_1293_p2_carry_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(4),
      O => add_ln1040_fu_1293_p2_carry_i_37_n_5
    );
add_ln1040_fu_1293_p2_carry_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_40_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(2),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(2),
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(2),
      O => add_ln1040_fu_1293_p2_carry_i_38_n_5
    );
add_ln1040_fu_1293_p2_carry_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(3),
      O => add_ln1040_fu_1293_p2_carry_i_39_n_5
    );
add_ln1040_fu_1293_p2_carry_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFA88EE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2_carry_i_42_n_5,
      I1 => p_0_0_01184_21750_ph_i_reg_377(1),
      I2 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(1),
      I3 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1]\,
      I4 => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      I5 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(1),
      O => add_ln1040_fu_1293_p2_carry_i_40_n_5
    );
add_ln1040_fu_1293_p2_carry_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(2),
      O => add_ln1040_fu_1293_p2_carry_i_41_n_5
    );
add_ln1040_fu_1293_p2_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCCCCCAFFFFFFF"
    )
        port map (
      I0 => p_0_0_01184_21750_ph_i_reg_377(0),
      I1 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(0),
      I2 => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      I5 => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(0),
      O => add_ln1040_fu_1293_p2_carry_i_42_n_5
    );
add_ln1040_fu_1293_p2_carry_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => p_0_0_01184_21750_ph_i_reg_377(1),
      O => add_ln1040_fu_1293_p2_carry_i_43_n_5
    );
\addr[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => cmp59_i_reg_465,
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => lineBuffer_2_ce0_local,
      I3 => imgRB_empty_n,
      I4 => push_2,
      O => p_6_in_1
    );
\and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln1052_fu_638_p2,
      Q => \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\and_ln1052_reg_2016_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => and_ln1052_reg_2016_pp0_iter2_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_done_cache_reg
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter3_i_1_n_5
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_5,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(0),
      I1 => tmp_1_i2_reg_2046(0),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(1),
      I1 => tmp_1_i2_reg_2046(1),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(2),
      I1 => tmp_1_i2_reg_2046(2),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(3),
      I1 => tmp_1_i2_reg_2046(3),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(4),
      I1 => tmp_1_i2_reg_2046(4),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(5),
      I1 => tmp_1_i2_reg_2046(5),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(6),
      I1 => tmp_1_i2_reg_2046(6),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => p_4_in
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A0A0A"
    )
        port map (
      I0 => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7),
      I1 => tmp_1_i2_reg_2046(7),
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I4 => cmp161_i_reg_1993_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_499(7),
      R => '0'
    );
b_2_fu_1645_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => b_2_fu_1645_p2_carry_n_5,
      CO(6) => b_2_fu_1645_p2_carry_n_6,
      CO(5) => b_2_fu_1645_p2_carry_n_7,
      CO(4) => b_2_fu_1645_p2_carry_n_8,
      CO(3) => b_2_fu_1645_p2_carry_n_9,
      CO(2) => b_2_fu_1645_p2_carry_n_10,
      CO(1) => b_2_fu_1645_p2_carry_n_11,
      CO(0) => b_2_fu_1645_p2_carry_n_12,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7) => b_2_fu_1645_p2_carry_n_13,
      O(6) => b_2_fu_1645_p2_carry_n_14,
      O(5) => b_2_fu_1645_p2_carry_n_15,
      O(4) => b_2_fu_1645_p2_carry_n_16,
      O(3) => b_2_fu_1645_p2_carry_n_17,
      O(2) => b_2_fu_1645_p2_carry_n_18,
      O(1) => b_2_fu_1645_p2_carry_n_19,
      O(0) => b_2_fu_1645_p2_carry_n_20,
      S(7) => b_2_fu_1645_p2_carry_i_1_n_5,
      S(6) => b_2_fu_1645_p2_carry_i_2_n_5,
      S(5) => b_2_fu_1645_p2_carry_i_3_n_5,
      S(4) => b_2_fu_1645_p2_carry_i_4_n_5,
      S(3) => b_2_fu_1645_p2_carry_i_5_n_5,
      S(2) => b_2_fu_1645_p2_carry_i_6_n_5,
      S(1) => b_2_fu_1645_p2_carry_i_7_n_5,
      S(0) => b_2_fu_1645_p2_carry_i_8_n_5
    );
\b_2_fu_1645_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => b_2_fu_1645_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_b_2_fu_1645_p2_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \b_2_fu_1645_p2_carry__0_n_9\,
      CO(2) => \NLW_b_2_fu_1645_p2_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \b_2_fu_1645_p2_carry__0_n_11\,
      CO(0) => \b_2_fu_1645_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000100",
      O(7 downto 3) => \NLW_b_2_fu_1645_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \tmp_25_fu_1719_p4__0\(2 downto 0),
      S(7 downto 3) => B"00001",
      S(2) => \b_2_fu_1645_p2_carry__0_i_1_n_5\,
      S(1) => \b_2_fu_1645_p2_carry__0_i_2_n_5\,
      S(0) => \b_2_fu_1645_p2_carry__0_i_3_n_5\
    );
\b_2_fu_1645_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C5C5C5C5F5F5F5C"
    )
        port map (
      I0 => \select_ln1040_reg_2100_reg_n_5_[10]\,
      I1 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I2 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I3 => add_ln1034_fu_1547_p2(8),
      I4 => \b_2_fu_1645_p2_carry__0_i_4_n_5\,
      I5 => \b_2_fu_1645_p2_carry__0_i_5_n_5\,
      O => \b_2_fu_1645_p2_carry__0_i_1_n_5\
    );
\b_2_fu_1645_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFABAB00FFFFFF"
    )
        port map (
      I0 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I1 => \b_2_fu_1645_p2_carry__0_i_4_n_5\,
      I2 => add_ln1034_fu_1547_p2(8),
      I3 => \select_ln1040_reg_2100_reg_n_5_[9]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => \b_2_fu_1645_p2_carry__0_i_5_n_5\,
      O => \b_2_fu_1645_p2_carry__0_i_2_n_5\
    );
\b_2_fu_1645_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFF56FF56"
    )
        port map (
      I0 => \b_2_fu_1645_p2_carry__0_i_5_n_5\,
      I1 => \b_2_fu_1645_p2_carry__0_i_4_n_5\,
      I2 => add_ln1034_fu_1547_p2(8),
      I3 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I4 => \select_ln1040_reg_2100_reg_n_5_[8]\,
      I5 => \p_1_out_inferred__2/i__carry__0_n_11\,
      O => \b_2_fu_1645_p2_carry__0_i_3_n_5\
    );
\b_2_fu_1645_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(6),
      I1 => b_2_fu_1645_p2_carry_i_19_n_5,
      I2 => add_ln1034_fu_1547_p2(7),
      O => \b_2_fu_1645_p2_carry__0_i_4_n_5\
    );
\b_2_fu_1645_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFFE"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(8),
      I1 => b_2_fu_1645_p2_carry_i_18_n_5,
      I2 => add_ln1034_fu_1547_p2(7),
      I3 => b_2_fu_1645_p2_carry_i_19_n_5,
      I4 => add_ln1034_fu_1547_p2(6),
      O => \b_2_fu_1645_p2_carry__0_i_5_n_5\
    );
b_2_fu_1645_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(7),
      I1 => add_ln1034_fu_1547_p2(8),
      I2 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I3 => \select_ln1040_reg_2100_reg_n_5_[7]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => b_2_fu_1645_p2_carry_i_9_n_5,
      O => b_2_fu_1645_p2_carry_i_1_n_5
    );
b_2_fu_1645_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010202020201"
    )
        port map (
      I0 => b_2_fu_1645_p2_carry_i_18_n_5,
      I1 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I2 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I3 => add_ln1034_fu_1547_p2(6),
      I4 => b_2_fu_1645_p2_carry_i_19_n_5,
      I5 => add_ln1034_fu_1547_p2(7),
      O => b_2_fu_1645_p2_carry_i_10_n_5
    );
b_2_fu_1645_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665555900000000"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(6),
      I1 => b_2_fu_1645_p2_carry_i_13_n_5,
      I2 => b_2_fu_1645_p2_carry_i_21_n_5,
      I3 => add_ln1034_fu_1547_p2(4),
      I4 => add_ln1034_fu_1547_p2(5),
      I5 => b_2_fu_1645_p2_carry_i_20_n_5,
      O => b_2_fu_1645_p2_carry_i_11_n_5
    );
b_2_fu_1645_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(5),
      I1 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I2 => \select_ln1040_reg_2100_reg_n_5_[4]\,
      I3 => \p_1_out_inferred__2/i__carry__0_n_11\,
      O => b_2_fu_1645_p2_carry_i_12_n_5
    );
b_2_fu_1645_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(4),
      I1 => add_ln1034_fu_1547_p2(2),
      I2 => add_ln1034_fu_1547_p2(1),
      I3 => add_ln1034_fu_1547_p2(0),
      I4 => add_ln1034_fu_1547_p2(3),
      O => b_2_fu_1645_p2_carry_i_13_n_5
    );
b_2_fu_1645_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(3),
      I1 => add_ln1034_fu_1547_p2(0),
      I2 => add_ln1034_fu_1547_p2(1),
      I3 => add_ln1034_fu_1547_p2(2),
      I4 => add_ln1034_fu_1547_p2(4),
      I5 => add_ln1034_fu_1547_p2(5),
      O => b_2_fu_1645_p2_carry_i_14_n_5
    );
b_2_fu_1645_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555500000000"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(4),
      I1 => add_ln1034_fu_1547_p2(2),
      I2 => add_ln1034_fu_1547_p2(1),
      I3 => add_ln1034_fu_1547_p2(0),
      I4 => add_ln1034_fu_1547_p2(3),
      I5 => b_2_fu_1645_p2_carry_i_20_n_5,
      O => b_2_fu_1645_p2_carry_i_15_n_5
    );
b_2_fu_1645_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000800000007F"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(2),
      I1 => add_ln1034_fu_1547_p2(1),
      I2 => add_ln1034_fu_1547_p2(0),
      I3 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => add_ln1034_fu_1547_p2(3),
      O => b_2_fu_1645_p2_carry_i_16_n_5
    );
b_2_fu_1645_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F008F80FFF07F7"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(0),
      I1 => add_ln1034_fu_1547_p2(1),
      I2 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I3 => \select_ln1040_reg_2100_reg_n_5_[1]\,
      I4 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I5 => add_ln1034_fu_1547_p2(2),
      O => b_2_fu_1645_p2_carry_i_17_n_5
    );
b_2_fu_1645_p2_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFFE"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(6),
      I1 => b_2_fu_1645_p2_carry_i_13_n_5,
      I2 => b_2_fu_1645_p2_carry_i_21_n_5,
      I3 => add_ln1034_fu_1547_p2(4),
      I4 => add_ln1034_fu_1547_p2(5),
      O => b_2_fu_1645_p2_carry_i_18_n_5
    );
b_2_fu_1645_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(5),
      I1 => add_ln1034_fu_1547_p2(4),
      I2 => add_ln1034_fu_1547_p2(2),
      I3 => add_ln1034_fu_1547_p2(1),
      I4 => add_ln1034_fu_1547_p2(0),
      I5 => add_ln1034_fu_1547_p2(3),
      O => b_2_fu_1645_p2_carry_i_19_n_5
    );
b_2_fu_1645_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(6),
      I1 => add_ln1034_fu_1547_p2(7),
      I2 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I3 => \select_ln1040_reg_2100_reg_n_5_[6]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => b_2_fu_1645_p2_carry_i_10_n_5,
      O => b_2_fu_1645_p2_carry_i_2_n_5
    );
b_2_fu_1645_p2_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I1 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      O => b_2_fu_1645_p2_carry_i_20_n_5
    );
b_2_fu_1645_p2_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(2),
      I1 => add_ln1034_fu_1547_p2(1),
      I2 => add_ln1034_fu_1547_p2(0),
      I3 => add_ln1034_fu_1547_p2(3),
      O => b_2_fu_1645_p2_carry_i_21_n_5
    );
b_2_fu_1645_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(5),
      I1 => add_ln1034_fu_1547_p2(6),
      I2 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I3 => \select_ln1040_reg_2100_reg_n_5_[5]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => b_2_fu_1645_p2_carry_i_11_n_5,
      O => b_2_fu_1645_p2_carry_i_3_n_5
    );
b_2_fu_1645_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666566666656"
    )
        port map (
      I0 => \^q\(4),
      I1 => b_2_fu_1645_p2_carry_i_12_n_5,
      I2 => b_2_fu_1645_p2_carry_i_13_n_5,
      I3 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => b_2_fu_1645_p2_carry_i_14_n_5,
      O => b_2_fu_1645_p2_carry_i_4_n_5
    );
b_2_fu_1645_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(3),
      I1 => add_ln1034_fu_1547_p2(4),
      I2 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I3 => \select_ln1040_reg_2100_reg_n_5_[3]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => b_2_fu_1645_p2_carry_i_15_n_5,
      O => b_2_fu_1645_p2_carry_i_5_n_5
    );
b_2_fu_1645_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => add_ln1034_fu_1547_p2(3),
      I2 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I3 => \select_ln1040_reg_2100_reg_n_5_[2]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => b_2_fu_1645_p2_carry_i_16_n_5,
      O => b_2_fu_1645_p2_carry_i_6_n_5
    );
b_2_fu_1645_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => b_2_fu_1645_p2_carry_i_17_n_5,
      O => b_2_fu_1645_p2_carry_i_7_n_5
    );
b_2_fu_1645_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A6AAA559565A55"
    )
        port map (
      I0 => \^q\(0),
      I1 => \add_ln1034_fu_1547_p2_carry__0_n_11\,
      I2 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I3 => add_ln1034_fu_1547_p2(1),
      I4 => add_ln1034_fu_1547_p2(0),
      I5 => \select_ln1040_reg_2100_reg_n_5_[0]\,
      O => b_2_fu_1645_p2_carry_i_8_n_5
    );
b_2_fu_1645_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565655900000000"
    )
        port map (
      I0 => add_ln1034_fu_1547_p2(8),
      I1 => b_2_fu_1645_p2_carry_i_18_n_5,
      I2 => add_ln1034_fu_1547_p2(7),
      I3 => b_2_fu_1645_p2_carry_i_19_n_5,
      I4 => add_ln1034_fu_1547_p2(6),
      I5 => b_2_fu_1645_p2_carry_i_20_n_5,
      O => b_2_fu_1645_p2_carry_i_9_n_5
    );
\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp161_i_reg_1993_reg_n_5_[0]\,
      Q => cmp161_i_reg_1993_pp0_iter1_reg,
      R => '0'
    );
\cmp161_i_reg_1993_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \cmp161_i_reg_1993_reg_n_5_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_117,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_118,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_119,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_120,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_121,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_122,
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      E(0) => right_1_fu_176,
      Q(7 downto 0) => trunc_ln902_reg_2034(7 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_111,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_112,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_116,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      and_ln1052_fu_638_p2 => and_ln1052_fu_638_p2,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]\(1 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg(0) => p_0_0_0116117581769_i_fu_168,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      cmp161_i_reg_1993_pp0_iter1_reg => cmp161_i_reg_1993_pp0_iter1_reg,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(7) => flow_control_loop_pipe_sequential_init_U_n_14,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(6) => flow_control_loop_pipe_sequential_init_U_n_15,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(5) => flow_control_loop_pipe_sequential_init_U_n_16,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(4) => flow_control_loop_pipe_sequential_init_U_n_17,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_78,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_79,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_80,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_81,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_82,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_83,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_84,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_85,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(7) => flow_control_loop_pipe_sequential_init_U_n_94,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(6) => flow_control_loop_pipe_sequential_init_U_n_95,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(5) => flow_control_loop_pipe_sequential_init_U_n_96,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(4) => flow_control_loop_pipe_sequential_init_U_n_97,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(3) => flow_control_loop_pipe_sequential_init_U_n_98,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_99,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_100,
      \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_101,
      \cmp161_i_reg_1993_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \cmp161_i_reg_1993_reg[0]_0\ => \cmp161_i_reg_1993_reg_n_5_[0]\,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(0) => x_fu_156,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_137,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2 => flow_control_loop_pipe_sequential_init_U_n_140,
      icmp_ln1014_fu_626_p2 => icmp_ln1014_fu_626_p2,
      \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0\ => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\,
      \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0\(0) => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(0),
      icmp_ln881_fu_576_p2 => icmp_ln881_fu_576_p2,
      \icmp_ln881_reg_1974_pp0_iter1_reg_reg[0]\(0) => p_0_0_0_0_011551678_i_fu_196,
      icmp_ln891_reg_1978 => icmp_ln891_reg_1978,
      icmp_ln891_reg_1978_pp0_iter1_reg => icmp_ln891_reg_1978_pp0_iter1_reg,
      \icmp_ln891_reg_1978_reg[0]\(11 downto 0) => \icmp_ln891_reg_1978_reg[0]_0\(11 downto 0),
      lineBuffer_address1(11 downto 0) => lineBuffer_address1(11 downto 0),
      \p_0_0_0116117581769_i_fu_168_reg[7]\(7 downto 0) => \p_0_0_0116117581769_i_fu_168_reg[7]_1\(7 downto 0),
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(7 downto 0) => \p_0_0_0116217561767_i_fu_164_reg[7]_1\(7 downto 0),
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_0_0116317541765_i_fu_160_reg[7]\(7 downto 0) => \p_0_0_0116317541765_i_fu_160_reg[7]_1\(7 downto 0),
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_0_01183_217521781_i_fu_192_reg[7]\(7 downto 0) => \p_0_0_01183_217521781_i_fu_192_reg[7]_1\(7 downto 0),
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7]\,
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(6) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6]\,
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(5) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5]\,
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(4) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4]\,
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(3) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3]\,
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(2) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2]\,
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(1) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1]\,
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(0) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0]\,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_0_01184_217501779_i_fu_188_reg[7]\(7 downto 0) => \p_0_0_01184_217501779_i_fu_188_reg[7]_1\(7 downto 0),
      \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7 downto 0) => p_0_0_01184_21750_ph_i_reg_377(7 downto 0),
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_0_0_01185_217481777_i_fu_184_reg[7]\(7 downto 0) => \p_0_0_01185_217481777_i_fu_184_reg[7]_1\(7 downto 0),
      \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7 downto 0) => \p_0_0_01185_21748_ph_i_reg_387__0\(7 downto 0),
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_0_0_0_0_011551678_i_fu_196_reg[0]\ => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      \p_0_0_0_0_011551678_i_fu_196_reg[7]\(7 downto 0) => \^right_3_reg_2020_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7 downto 0) => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(7 downto 0),
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_87,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_0_1_0_0_011561681_i_fu_200_reg[7]\(7 downto 0) => tmp_i1_reg_2040(7 downto 0),
      \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7 downto 0) => \^right_4_reg_2027_reg[7]_0\(7 downto 0),
      \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(7 downto 0) => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(7 downto 0),
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_102,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_103,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_104,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_105,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_106,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_107,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_108,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_109,
      \p_0_2_0_0_011571684_i_fu_204_reg[7]\(7 downto 0) => tmp_1_i2_reg_2046(7 downto 0),
      \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7 downto 0) => \^right_2_fu_180_reg[7]_0\(7 downto 0),
      \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(7 downto 0) => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(7 downto 0),
      q0(23 downto 0) => lineBuffer_2_q0(23 downto 0),
      ram_reg_bram_2(11) => \x_fu_156_reg_n_5_[11]\,
      ram_reg_bram_2(10) => \x_fu_156_reg_n_5_[10]\,
      ram_reg_bram_2(9) => \x_fu_156_reg_n_5_[9]\,
      ram_reg_bram_2(8) => \x_fu_156_reg_n_5_[8]\,
      ram_reg_bram_2(7) => \x_fu_156_reg_n_5_[7]\,
      ram_reg_bram_2(6) => \x_fu_156_reg_n_5_[6]\,
      ram_reg_bram_2(5) => \x_fu_156_reg_n_5_[5]\,
      ram_reg_bram_2(4) => \x_fu_156_reg_n_5_[4]\,
      ram_reg_bram_2(3) => \x_fu_156_reg_n_5_[3]\,
      ram_reg_bram_2(2) => \x_fu_156_reg_n_5_[2]\,
      ram_reg_bram_2(1) => \x_fu_156_reg_n_5_[1]\,
      ram_reg_bram_2(0) => \x_fu_156_reg_n_5_[0]\,
      \right_1_fu_176_reg[7]\(7 downto 0) => \right_1_fu_176_reg[7]_0\(7 downto 0),
      \right_2_fu_180_reg[7]\(7 downto 0) => \right_2_fu_180_reg[7]_1\(7 downto 0),
      \right_fu_172_reg[0]\ => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      \right_fu_172_reg[7]\(7 downto 0) => \right_fu_172_reg[7]_0\(7 downto 0),
      \x_fu_156[11]_i_3_0\(11 downto 0) => \x_fu_156[11]_i_3\(11 downto 0),
      \x_fu_156_reg[10]\ => flow_control_loop_pipe_sequential_init_U_n_139,
      x_phase_reg_387 => x_phase_reg_387
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln1030_reg_2085(8),
      I1 => add_ln1030_3_reg_2090(8),
      O => \i__carry__0_i_1_n_5\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln1030_reg_2085(7),
      I1 => add_ln1030_3_reg_2090(7),
      I2 => zext_ln1030_3_fu_1424_p1(7),
      O => \i__carry__0_i_2_n_5\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => add_ln1030_3_reg_2090(8),
      I1 => add_ln1030_reg_2085(8),
      I2 => add_ln1030_3_reg_2090(9),
      O => \i__carry__0_i_3_n_5\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => zext_ln1030_3_fu_1424_p1(7),
      I1 => add_ln1030_3_reg_2090(7),
      I2 => add_ln1030_reg_2085(7),
      I3 => add_ln1030_3_reg_2090(8),
      I4 => add_ln1030_reg_2085(8),
      O => \i__carry__0_i_4_n_5\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln1030_reg_2085(6),
      I1 => add_ln1030_3_reg_2090(6),
      I2 => zext_ln1030_3_fu_1424_p1(6),
      O => \i__carry_i_1_n_5\
    );
\i__carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => zext_ln1030_3_fu_1424_p1(4),
      I1 => add_ln1030_3_reg_2090(4),
      I2 => add_ln1030_reg_2085(4),
      I3 => add_ln1030_reg_2085(5),
      I4 => zext_ln1030_3_fu_1424_p1(5),
      I5 => add_ln1030_3_reg_2090(5),
      O => \i__carry_i_10_n_5\
    );
\i__carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => zext_ln1030_3_fu_1424_p1(3),
      I1 => add_ln1030_3_reg_2090(3),
      I2 => add_ln1030_reg_2085(3),
      I3 => add_ln1030_reg_2085(4),
      I4 => zext_ln1030_3_fu_1424_p1(4),
      I5 => add_ln1030_3_reg_2090(4),
      O => \i__carry_i_11_n_5\
    );
\i__carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => zext_ln1030_3_fu_1424_p1(2),
      I1 => add_ln1030_3_reg_2090(2),
      I2 => add_ln1030_reg_2085(2),
      I3 => add_ln1030_reg_2085(3),
      I4 => zext_ln1030_3_fu_1424_p1(3),
      I5 => add_ln1030_3_reg_2090(3),
      O => \i__carry_i_12_n_5\
    );
\i__carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => zext_ln1030_3_fu_1424_p1(1),
      I1 => add_ln1030_3_reg_2090(1),
      I2 => add_ln1030_reg_2085(1),
      I3 => add_ln1030_reg_2085(2),
      I4 => zext_ln1030_3_fu_1424_p1(2),
      I5 => add_ln1030_3_reg_2090(2),
      O => \i__carry_i_13_n_5\
    );
\i__carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D82827D827D7D82"
    )
        port map (
      I0 => add_ln1030_3_reg_2090(0),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I2 => \^right_2_fu_180_reg[7]_0\(0),
      I3 => add_ln1030_reg_2085(1),
      I4 => zext_ln1030_3_fu_1424_p1(1),
      I5 => add_ln1030_3_reg_2090(1),
      O => \i__carry_i_14_n_5\
    );
\i__carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln1030_3_reg_2090(0),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I2 => \^right_2_fu_180_reg[7]_0\(0),
      I3 => add_ln1030_reg_2085(0),
      O => \i__carry_i_15_n_5\
    );
\i__carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999666996669996"
    )
        port map (
      I0 => \i__carry_i_23_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(6),
      I2 => \i__carry_i_24_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_499(5),
      I4 => \^right_2_fu_180_reg[7]_0\(5),
      I5 => \^right_2_fu_180_reg[7]_0\(6),
      O => zext_ln1030_3_fu_1424_p1(6)
    );
\i__carry_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \sub_ln1027_fu_1389_p2__52\(8),
      I1 => \i__carry_i_26_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_499(5),
      I3 => \i__carry_i_24_n_5\,
      I4 => \^right_2_fu_180_reg[7]_0\(5),
      O => zext_ln1030_3_fu_1424_p1(5)
    );
\i__carry_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \sub_ln1027_fu_1389_p2__52\(8),
      I1 => \i__carry_i_27_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_499(4),
      I3 => \i__carry_i_28_n_5\,
      I4 => \^right_2_fu_180_reg[7]_0\(4),
      O => zext_ln1030_3_fu_1424_p1(4)
    );
\i__carry_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln1027_fu_1389_p2__52\(8),
      I1 => \i__carry_i_29_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_499(3),
      I3 => \i__carry_i_30_n_5\,
      I4 => \^right_2_fu_180_reg[7]_0\(3),
      O => zext_ln1030_3_fu_1424_p1(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln1030_reg_2085(5),
      I1 => add_ln1030_3_reg_2090(5),
      I2 => zext_ln1030_3_fu_1424_p1(5),
      O => \i__carry_i_2_n_5\
    );
\i__carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D75555D728AAAA28"
    )
        port map (
      I0 => \sub_ln1027_fu_1389_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(1),
      I2 => \^right_2_fu_180_reg[7]_0\(1),
      I3 => \^right_2_fu_180_reg[7]_0\(0),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I5 => \sub_ln1027_fu_1389_p2__52\(2),
      O => zext_ln1030_3_fu_1424_p1(2)
    );
\i__carry_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \sub_ln1027_fu_1389_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I2 => \^right_2_fu_180_reg[7]_0\(0),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_499(1),
      I4 => \^right_2_fu_180_reg[7]_0\(1),
      O => zext_ln1030_3_fu_1424_p1(1)
    );
\i__carry_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23390223C002CCC0"
    )
        port map (
      I0 => \i__carry_i_32_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(7),
      I2 => \i__carry_i_33_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_499(6),
      I4 => \^right_2_fu_180_reg[7]_0\(6),
      I5 => \^right_2_fu_180_reg[7]_0\(7),
      O => zext_ln1030_3_fu_1424_p1(7)
    );
\i__carry_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \i__carry_i_32_n_5\,
      I1 => \sub_ln1027_fu_1389_p2__52\(8),
      O => \i__carry_i_23_n_5\
    );
\i__carry_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(4),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(4),
      I2 => \^right_2_fu_180_reg[7]_0\(3),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_499(3),
      I4 => \i__carry_i_30_n_5\,
      O => \i__carry_i_24_n_5\
    );
\i__carry_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(7),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(7),
      I2 => \i__carry_i_34_n_5\,
      O => \sub_ln1027_fu_1389_p2__52\(8)
    );
\i__carry_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4001044010040110"
    )
        port map (
      I0 => \i__carry_i_29_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(4),
      I2 => \i__carry_i_30_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_499(3),
      I4 => \^right_2_fu_180_reg[7]_0\(3),
      I5 => \^right_2_fu_180_reg[7]_0\(4),
      O => \i__carry_i_26_n_5\
    );
\i__carry_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4114"
    )
        port map (
      I0 => \i__carry_i_29_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(3),
      I2 => \i__carry_i_30_n_5\,
      I3 => \^right_2_fu_180_reg[7]_0\(3),
      O => \i__carry_i_27_n_5\
    );
\i__carry_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(3),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(3),
      I2 => \i__carry_i_30_n_5\,
      O => \i__carry_i_28_n_5\
    );
\i__carry_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DFFFF7DBEFFFFBE"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_499(2),
      I1 => \^right_2_fu_180_reg[7]_0\(0),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I3 => \^right_2_fu_180_reg[7]_0\(1),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_499(1),
      I5 => \^right_2_fu_180_reg[7]_0\(2),
      O => \i__carry_i_29_n_5\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln1030_reg_2085(4),
      I1 => add_ln1030_3_reg_2090(4),
      I2 => zext_ln1030_3_fu_1424_p1(4),
      O => \i__carry_i_3_n_5\
    );
\i__carry_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD44D4D4DDD4DD"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(2),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(2),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_499(1),
      I3 => \^right_2_fu_180_reg[7]_0\(1),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I5 => \^right_2_fu_180_reg[7]_0\(0),
      O => \i__carry_i_30_n_5\
    );
\i__carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A665659A599A9A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(2),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(1),
      I2 => \^right_2_fu_180_reg[7]_0\(1),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I4 => \^right_2_fu_180_reg[7]_0\(0),
      I5 => ap_phi_reg_pp0_iter3_left_2_reg_499(2),
      O => \sub_ln1027_fu_1389_p2__52\(2)
    );
\i__carry_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \i__carry_i_26_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(5),
      I2 => \i__carry_i_24_n_5\,
      I3 => \^right_2_fu_180_reg[7]_0\(5),
      O => \i__carry_i_32_n_5\
    );
\i__carry_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(5),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(5),
      I2 => \i__carry_i_24_n_5\,
      O => \i__carry_i_33_n_5\
    );
\i__carry_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(6),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(6),
      I2 => \^right_2_fu_180_reg[7]_0\(5),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_499(5),
      I4 => \i__carry_i_24_n_5\,
      O => \i__carry_i_34_n_5\
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln1030_reg_2085(3),
      I1 => add_ln1030_3_reg_2090(3),
      I2 => zext_ln1030_3_fu_1424_p1(3),
      O => \i__carry_i_4_n_5\
    );
\i__carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln1030_reg_2085(2),
      I1 => add_ln1030_3_reg_2090(2),
      I2 => zext_ln1030_3_fu_1424_p1(2),
      O => \i__carry_i_5_n_5\
    );
\i__carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln1030_reg_2085(1),
      I1 => add_ln1030_3_reg_2090(1),
      I2 => zext_ln1030_3_fu_1424_p1(1),
      O => \i__carry_i_6_n_5\
    );
\i__carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(0),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_499(0),
      I2 => add_ln1030_3_reg_2090(0),
      O => \i__carry_i_7_n_5\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => zext_ln1030_3_fu_1424_p1(6),
      I1 => add_ln1030_3_reg_2090(6),
      I2 => add_ln1030_reg_2085(6),
      I3 => add_ln1030_reg_2085(7),
      I4 => zext_ln1030_3_fu_1424_p1(7),
      I5 => add_ln1030_3_reg_2090(7),
      O => \i__carry_i_8_n_5\
    );
\i__carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => zext_ln1030_3_fu_1424_p1(5),
      I1 => add_ln1030_3_reg_2090(5),
      I2 => add_ln1030_reg_2085(5),
      I3 => add_ln1030_reg_2085(6),
      I4 => zext_ln1030_3_fu_1424_p1(6),
      I5 => add_ln1030_3_reg_2090(6),
      O => \i__carry_i_9_n_5\
    );
\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1014_fu_626_p2,
      Q => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\,
      I1 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(2),
      I2 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(1),
      I3 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(4),
      I4 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(3),
      I5 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\,
      O => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\
    );
\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(8),
      I1 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(7),
      I2 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(6),
      I3 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(5),
      O => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\
    );
\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(9),
      I1 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(10),
      I2 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(11),
      I3 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(12),
      I4 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(14),
      I5 => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(13),
      O => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\
    );
\icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln1014_reg_2009_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln881_reg_1974[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln881_reg_1974_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      Q => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln881_reg_1974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln881_fu_576_p2,
      Q => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln891_fu_598_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln891_fu_598_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln891_fu_598_p2,
      CO(4) => icmp_ln891_fu_598_p2_carry_n_8,
      CO(3) => icmp_ln891_fu_598_p2_carry_n_9,
      CO(2) => icmp_ln891_fu_598_p2_carry_n_10,
      CO(1) => icmp_ln891_fu_598_p2_carry_n_11,
      CO(0) => icmp_ln891_fu_598_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_117,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_118,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_119,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_120,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_121,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_122,
      O(7 downto 0) => NLW_icmp_ln891_fu_598_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_111,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_112,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_116
    );
\icmp_ln891_reg_1978_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln891_reg_1978,
      Q => icmp_ln891_reg_1978_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln891_reg_1978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln891_fu_598_p2,
      Q => icmp_ln891_reg_1978,
      R => '0'
    );
lineBuffer_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_lineBuffer_2_RAM_AUTO_1R1W
     port map (
      CO(0) => \add_ln1040_fu_1293_p2_carry__0_n_11\,
      DI(6) => lineBuffer_2_U_n_7,
      DI(5) => lineBuffer_2_U_n_8,
      DI(4) => lineBuffer_2_U_n_9,
      DI(3) => lineBuffer_2_U_n_10,
      DI(2) => lineBuffer_2_U_n_11,
      DI(1) => lineBuffer_2_U_n_12,
      DI(0) => lineBuffer_2_U_n_13,
      Q(6) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7]\,
      Q(5) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5]\,
      Q(4) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4]\,
      Q(3) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3]\,
      Q(2) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2]\,
      Q(1) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1]\,
      Q(0) => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0]\,
      S(0) => lineBuffer_2_U_n_14,
      \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(6) => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7),
      \add_ln1030_3_fu_1177_p2__0_carry_i_14_0\(5 downto 0) => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(5 downto 0),
      \add_ln1030_3_fu_1177_p2__0_carry_i_28_0\ => add_ln1039_fu_1203_p2_carry_i_29_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_28_1\ => \add_ln1030_3_fu_1177_p2__0_carry_i_85_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_28_2\ => \add_ln1030_3_fu_1177_p2__0_carry_i_102_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_29_0\ => add_ln1040_fu_1293_p2_carry_i_33_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_29_1\ => add_ln1040_fu_1293_p2_carry_i_35_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_29_2\ => add_ln1040_fu_1293_p2_carry_i_43_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_30_0\ => \add_ln1030_3_fu_1177_p2__0_carry_i_109_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_35_0\ => add_ln1040_fu_1293_p2_carry_i_32_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_35_1\ => \add_ln1030_3_fu_1177_p2__0_carry_i_90_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(3) => p_0_0_01184_21750_ph_i_reg_377(5),
      \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(2) => p_0_0_01184_21750_ph_i_reg_377(3),
      \add_ln1030_3_fu_1177_p2__0_carry_i_40_0\(1 downto 0) => p_0_0_01184_21750_ph_i_reg_377(1 downto 0),
      \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(3) => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(5),
      \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(2) => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(3),
      \add_ln1030_3_fu_1177_p2__0_carry_i_40_1\(1 downto 0) => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(1 downto 0),
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(7) => lineBuffer_2_U_n_77,
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(6) => lineBuffer_2_U_n_78,
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(5) => lineBuffer_2_U_n_79,
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(4) => lineBuffer_2_U_n_80,
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(3) => lineBuffer_2_U_n_81,
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(2) => lineBuffer_2_U_n_82,
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(1) => lineBuffer_2_U_n_83,
      \add_ln1030_3_fu_1177_p2__0_carry_i_41_0\(0) => lineBuffer_2_U_n_84,
      \add_ln1030_3_fu_1177_p2__0_carry_i_47_0\ => add_ln1040_fu_1293_p2_carry_i_39_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_47_1\ => add_ln1040_fu_1293_p2_carry_i_37_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_49_0\ => \add_ln1030_3_fu_1177_p2__0_carry_i_91_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_49_1\ => \add_ln1030_3_fu_1177_p2__0_carry_i_92_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_51_0\ => \add_ln1030_3_fu_1177_p2__0_carry_i_86_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_51_1\ => \add_ln1030_3_fu_1177_p2__0_carry_i_87_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_52_0\ => \add_ln1030_3_fu_1177_p2__0_carry_i_94_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_52_1\ => \add_ln1030_3_fu_1177_p2__0_carry_i_101_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_55_0\ => add_ln1040_fu_1293_p2_carry_i_41_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_58_0\ => \add_ln1030_3_fu_1177_p2__0_carry_i_97_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_58_1\ => \add_ln1030_3_fu_1177_p2__0_carry_i_108_n_5\,
      \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(6) => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7),
      \add_ln1030_3_fu_1177_p2__0_carry_i_6_0\(5 downto 0) => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(5 downto 0),
      \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(6) => \p_0_0_01185_21748_ph_i_reg_387__0\(7),
      \add_ln1030_3_fu_1177_p2__0_carry_i_6_1\(5 downto 0) => \p_0_0_01185_21748_ph_i_reg_387__0\(5 downto 0),
      \add_ln1030_3_fu_1177_p2__0_carry_i_9_0\ => add_ln1040_fu_1293_p2_carry_i_27_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_9_1\ => add_ln1040_fu_1293_p2_carry_i_28_n_5,
      \add_ln1030_3_fu_1177_p2__0_carry_i_9_2\ => add_ln1039_fu_1203_p2_carry_i_26_n_5,
      \add_ln1030_3_reg_2090_reg[7]\ => \add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5\,
      \add_ln1030_3_reg_2090_reg[7]_0\ => \add_ln1030_3_fu_1177_p2__0_carry_i_38_n_5\,
      add_ln1039_fu_1203_p2(8 downto 0) => add_ln1039_fu_1203_p2(8 downto 0),
      add_ln1039_fu_1203_p2_carry(7 downto 0) => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(7 downto 0),
      add_ln1039_fu_1203_p2_carry_0 => add_ln1039_fu_1203_p2_carry_i_34_n_5,
      add_ln1039_fu_1203_p2_carry_1 => add_ln1039_fu_1203_p2_carry_i_33_n_5,
      add_ln1039_fu_1203_p2_carry_2 => add_ln1039_fu_1203_p2_carry_i_32_n_5,
      add_ln1039_fu_1203_p2_carry_3 => add_ln1039_fu_1203_p2_carry_i_31_n_5,
      add_ln1039_fu_1203_p2_carry_4 => add_ln1039_fu_1203_p2_carry_i_30_n_5,
      add_ln1039_fu_1203_p2_carry_5 => add_ln1039_fu_1203_p2_carry_i_28_n_5,
      \add_ln1039_fu_1203_p2_carry__0\ => add_ln1039_fu_1203_p2_carry_i_25_n_5,
      add_ln1040_fu_1293_p2(8 downto 0) => add_ln1040_fu_1293_p2(8 downto 0),
      add_ln1040_fu_1293_p2_carry(7 downto 0) => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(7 downto 0),
      add_ln1040_fu_1293_p2_carry_0(7 downto 0) => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(7 downto 0),
      add_ln1040_fu_1293_p2_carry_1 => add_ln1040_fu_1293_p2_carry_i_42_n_5,
      add_ln1040_fu_1293_p2_carry_2 => add_ln1040_fu_1293_p2_carry_i_40_n_5,
      add_ln1040_fu_1293_p2_carry_3 => add_ln1040_fu_1293_p2_carry_i_38_n_5,
      add_ln1040_fu_1293_p2_carry_4 => add_ln1040_fu_1293_p2_carry_i_36_n_5,
      add_ln1040_fu_1293_p2_carry_5 => add_ln1040_fu_1293_p2_carry_i_34_n_5,
      add_ln1040_fu_1293_p2_carry_6 => add_ln1040_fu_1293_p2_carry_i_31_n_5,
      \add_ln1040_fu_1293_p2_carry__0\ => add_ln1040_fu_1293_p2_carry_i_26_n_5,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      cmp161_i_reg_1993_pp0_iter1_reg => cmp161_i_reg_1993_pp0_iter1_reg,
      d0(23 downto 0) => LineBufVal_4_fu_730_p4(23 downto 0),
      icmp_ln891_reg_1978 => icmp_ln891_reg_1978,
      icmp_ln891_reg_1978_pp0_iter1_reg => icmp_ln891_reg_1978_pp0_iter1_reg,
      lineBuffer_2_ce0_local => lineBuffer_2_ce0_local,
      \p_0_0_0116117581769_i_fu_168_reg[7]\(7 downto 0) => sub_ln1040_fu_1273_p2(7 downto 0),
      \p_0_0_0116117581769_i_fu_168_reg[7]_0\(0) => lineBuffer_2_U_n_93,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(7) => lineBuffer_2_U_n_85,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(6) => lineBuffer_2_U_n_86,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(5) => lineBuffer_2_U_n_87,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(4) => lineBuffer_2_U_n_88,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(3) => lineBuffer_2_U_n_89,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(2) => lineBuffer_2_U_n_90,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(1) => lineBuffer_2_U_n_91,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(0) => lineBuffer_2_U_n_92,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(7) => lineBuffer_2_U_n_94,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(6) => lineBuffer_2_U_n_95,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(5) => lineBuffer_2_U_n_96,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(4) => lineBuffer_2_U_n_97,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(3) => lineBuffer_2_U_n_98,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(2) => lineBuffer_2_U_n_99,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(1) => lineBuffer_2_U_n_100,
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(0) => lineBuffer_2_U_n_101,
      \p_0_0_0116317541765_i_fu_160_reg[7]\(7 downto 0) => sub_ln1039_fu_1183_p2(7 downto 0),
      \p_0_0_0116317541765_i_fu_160_reg[7]_0\(0) => lineBuffer_2_U_n_102,
      q0(23 downto 0) => lineBuffer_2_q0(23 downto 0),
      ram_reg_bram_0_0 => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      ram_reg_bram_1_0(0) => lineBuffer_2_U_n_39,
      ram_reg_bram_1_1(0) => lineBuffer_2_U_n_40,
      ram_reg_bram_2_0(11 downto 0) => lineBuffer_addr_reg_1982(11 downto 0),
      select_ln1039_fu_1265_p3(9 downto 0) => select_ln1039_fu_1265_p3(9 downto 0),
      \select_ln1039_reg_2095_reg[10]\ => lineBuffer_2_U_n_6,
      \select_ln1039_reg_2095_reg[10]_0\ => \select_ln1039_reg_2095_reg_n_5_[10]\,
      \select_ln1039_reg_2095_reg[10]_1\ => \select_ln1039_reg_2095[10]_i_2_n_5\,
      \select_ln1039_reg_2095_reg[10]_2\(0) => \add_ln1039_fu_1203_p2_carry__0_n_11\,
      \select_ln1039_reg_2095_reg[4]\ => \select_ln1039_reg_2095[4]_i_2_n_5\,
      \select_ln1039_reg_2095_reg[4]_0\ => \select_ln1039_reg_2095[4]_i_3_n_5\,
      \select_ln1039_reg_2095_reg[5]\ => \select_ln1039_reg_2095[9]_i_2_n_5\,
      \select_ln1039_reg_2095_reg[5]_0\ => \select_ln1039_reg_2095[9]_i_3_n_5\,
      select_ln1040_fu_1355_p3(9 downto 0) => select_ln1040_fu_1355_p3(9 downto 0),
      \select_ln1040_reg_2100_reg[10]\ => lineBuffer_2_U_n_5,
      \select_ln1040_reg_2100_reg[10]_0\ => \select_ln1040_reg_2100_reg_n_5_[10]\,
      \select_ln1040_reg_2100_reg[10]_1\ => \select_ln1040_reg_2100[10]_i_2_n_5\,
      \select_ln1040_reg_2100_reg[4]\ => \select_ln1040_reg_2100[4]_i_2_n_5\,
      \select_ln1040_reg_2100_reg[4]_0\ => \select_ln1040_reg_2100[4]_i_3_n_5\,
      \select_ln1040_reg_2100_reg[5]\ => \select_ln1040_reg_2100[9]_i_2_n_5\,
      \select_ln1040_reg_2100_reg[5]_0\ => \select_ln1040_reg_2100[9]_i_3_n_5\
    );
\lineBuffer_2_addr_reg_1988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(0),
      Q => lineBuffer_addr_reg_1982(0),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(10),
      Q => lineBuffer_addr_reg_1982(10),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(11),
      Q => lineBuffer_addr_reg_1982(11),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(1),
      Q => lineBuffer_addr_reg_1982(1),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(2),
      Q => lineBuffer_addr_reg_1982(2),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(3),
      Q => lineBuffer_addr_reg_1982(3),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(4),
      Q => lineBuffer_addr_reg_1982(4),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(5),
      Q => lineBuffer_addr_reg_1982(5),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(6),
      Q => lineBuffer_addr_reg_1982(6),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(7),
      Q => lineBuffer_addr_reg_1982(7),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(8),
      Q => lineBuffer_addr_reg_1982(8),
      R => '0'
    );
\lineBuffer_2_addr_reg_1988_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(9),
      Q => lineBuffer_addr_reg_1982(9),
      R => '0'
    );
lineBuffer_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11
     port map (
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      Q(11 downto 0) => lineBuffer_addr_reg_1982(11 downto 0),
      WEA(0) => ap_condition_248,
      and_ln1052_reg_2016_pp0_iter2_reg => and_ln1052_reg_2016_pp0_iter2_reg,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      cmp59_i_reg_465 => cmp59_i_reg_465,
      d0(23 downto 0) => d0(23 downto 0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      icmp_ln891_reg_1978 => icmp_ln891_reg_1978,
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      lineBuffer_address1(11 downto 0) => lineBuffer_address1(11 downto 0),
      q1(7 downto 0) => \^q1\(23 downto 16),
      ram_reg_bram_0_0 => flow_control_loop_pipe_sequential_init_U_n_137,
      ram_reg_bram_1_0 => flow_control_loop_pipe_sequential_init_U_n_139,
      ram_reg_bram_1_1 => flow_control_loop_pipe_sequential_init_U_n_140,
      ram_reg_bram_1_2 => ram_reg_bram_1,
      ram_reg_bram_2_0(23 downto 0) => LineBufVal_4_fu_730_p4(23 downto 0),
      ram_reg_bram_2_1 => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      ram_reg_bram_2_2(23 downto 0) => ram_reg_bram_2(23 downto 0),
      ram_reg_bram_2_3(23 downto 0) => ram_reg_bram_2_0(23 downto 0)
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => imgRB_empty_n,
      I2 => lineBuffer_2_ce0_local,
      I3 => \ap_CS_fsm_reg[3]\(1),
      I4 => cmp59_i_reg_465,
      O => empty_n_reg(0)
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => cmp59_i_reg_465,
      I2 => \ap_CS_fsm_reg[3]\(1),
      I3 => lineBuffer_2_ce0_local,
      I4 => imgRB_empty_n,
      O => p_9_in_0
    );
\p_0_0_0116117581769_i_fu_168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^p_0_0_0116117581769_i_fu_168_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => \^p_0_0_0116217561767_i_fu_164_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^p_0_0_0116317541765_i_fu_160_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => E(0)
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(0),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(1),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(2),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(3),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(4),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(5),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(6),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_01183_21752_ph_i_reg_367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(7),
      Q => \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => \^p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978,
      O => p_0_0_01183_21752_ph_i_reg_367
    );
\p_0_0_01184_21750_ph_i_reg_377[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1978,
      I2 => cmp59_i_reg_465,
      O => \ap_condition_314__0\
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(0),
      Q => p_0_0_01184_21750_ph_i_reg_377(0),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(1),
      Q => p_0_0_01184_21750_ph_i_reg_377(1),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(2),
      Q => p_0_0_01184_21750_ph_i_reg_377(2),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(3),
      Q => p_0_0_01184_21750_ph_i_reg_377(3),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(4),
      Q => p_0_0_01184_21750_ph_i_reg_377(4),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(5),
      Q => p_0_0_01184_21750_ph_i_reg_377(5),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(6),
      Q => p_0_0_01184_21750_ph_i_reg_377(6),
      R => '0'
    );
\p_0_0_01184_21750_ph_i_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(7),
      Q => p_0_0_01184_21750_ph_i_reg_377(7),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(0),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(0),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(1),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(1),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(2),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(2),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(3),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(3),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(4),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(4),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(5),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(5),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(6),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(6),
      R => '0'
    );
\p_0_0_01185_21748_ph_i_reg_387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_01183_21752_ph_i_reg_367,
      D => \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(7),
      Q => \p_0_0_01185_21748_ph_i_reg_387__0\(7),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(1),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(2),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(3),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(4),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(5),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(6),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(0),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(1),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(2),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(3),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(4),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(5),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(6),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => \^p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7),
      R => '0'
    );
\p_1_out_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_1_out_inferred__2/i__carry_n_5\,
      CO(6) => \p_1_out_inferred__2/i__carry_n_6\,
      CO(5) => \p_1_out_inferred__2/i__carry_n_7\,
      CO(4) => \p_1_out_inferred__2/i__carry_n_8\,
      CO(3) => \p_1_out_inferred__2/i__carry_n_9\,
      CO(2) => \p_1_out_inferred__2/i__carry_n_10\,
      CO(1) => \p_1_out_inferred__2/i__carry_n_11\,
      CO(0) => \p_1_out_inferred__2/i__carry_n_12\,
      DI(7) => \i__carry_i_1_n_5\,
      DI(6) => \i__carry_i_2_n_5\,
      DI(5) => \i__carry_i_3_n_5\,
      DI(4) => \i__carry_i_4_n_5\,
      DI(3) => \i__carry_i_5_n_5\,
      DI(2) => \i__carry_i_6_n_5\,
      DI(1) => \i__carry_i_7_n_5\,
      DI(0) => add_ln1030_reg_2085(0),
      O(7 downto 0) => \NLW_p_1_out_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \i__carry_i_8_n_5\,
      S(6) => \i__carry_i_9_n_5\,
      S(5) => \i__carry_i_10_n_5\,
      S(4) => \i__carry_i_11_n_5\,
      S(3) => \i__carry_i_12_n_5\,
      S(2) => \i__carry_i_13_n_5\,
      S(1) => \i__carry_i_14_n_5\,
      S(0) => \i__carry_i_15_n_5\
    );
\p_1_out_inferred__2/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_1_out_inferred__2/i__carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_p_1_out_inferred__2/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \p_1_out_inferred__2/i__carry__0_n_11\,
      CO(0) => \p_1_out_inferred__2/i__carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1_n_5\,
      DI(0) => \i__carry__0_i_2_n_5\,
      O(7 downto 0) => \NLW_p_1_out_inferred__2/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => \i__carry__0_i_3_n_5\,
      S(0) => \i__carry__0_i_4_n_5\
    );
\pix_7_reg_452[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(0),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(0),
      O => \pix_7_reg_452[0]_i_1_n_5\
    );
\pix_7_reg_452[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(1),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(1),
      O => \pix_7_reg_452[1]_i_1_n_5\
    );
\pix_7_reg_452[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(2),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(2),
      O => \pix_7_reg_452[2]_i_1_n_5\
    );
\pix_7_reg_452[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(3),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(3),
      O => \pix_7_reg_452[3]_i_1_n_5\
    );
\pix_7_reg_452[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(4),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(4),
      O => \pix_7_reg_452[4]_i_1_n_5\
    );
\pix_7_reg_452[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(5),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(5),
      O => \pix_7_reg_452[5]_i_1_n_5\
    );
\pix_7_reg_452[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(6),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(6),
      O => \pix_7_reg_452[6]_i_1_n_5\
    );
\pix_7_reg_452[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0]\,
      O => pix_7_reg_452
    );
\pix_7_reg_452[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_4_reg_2027_reg[7]_0\(7),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(7),
      O => \pix_7_reg_452[7]_i_2_n_5\
    );
\pix_7_reg_452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[0]_i_1_n_5\,
      Q => \^q\(0),
      R => '0'
    );
\pix_7_reg_452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[1]_i_1_n_5\,
      Q => \^q\(1),
      R => '0'
    );
\pix_7_reg_452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[2]_i_1_n_5\,
      Q => \^q\(2),
      R => '0'
    );
\pix_7_reg_452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[3]_i_1_n_5\,
      Q => \^q\(3),
      R => '0'
    );
\pix_7_reg_452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[4]_i_1_n_5\,
      Q => \^q\(4),
      R => '0'
    );
\pix_7_reg_452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[5]_i_1_n_5\,
      Q => \^q\(5),
      R => '0'
    );
\pix_7_reg_452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[6]_i_1_n_5\,
      Q => \^q\(6),
      R => '0'
    );
\pix_7_reg_452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_7_reg_452[7]_i_2_n_5\,
      Q => \^q\(7),
      R => '0'
    );
\pix_8_reg_442[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(0),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(0),
      O => \pix_8_reg_442[0]_i_1_n_5\
    );
\pix_8_reg_442[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(1),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(1),
      O => \pix_8_reg_442[1]_i_1_n_5\
    );
\pix_8_reg_442[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(2),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(2),
      O => \pix_8_reg_442[2]_i_1_n_5\
    );
\pix_8_reg_442[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(3),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(3),
      O => \pix_8_reg_442[3]_i_1_n_5\
    );
\pix_8_reg_442[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(4),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(4),
      O => \pix_8_reg_442[4]_i_1_n_5\
    );
\pix_8_reg_442[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(5),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(5),
      O => \pix_8_reg_442[5]_i_1_n_5\
    );
\pix_8_reg_442[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(6),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(6),
      O => \pix_8_reg_442[6]_i_1_n_5\
    );
\pix_8_reg_442[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_2_fu_180_reg[7]_0\(7),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => tmp_1_i2_reg_2046(7),
      O => \pix_8_reg_442[7]_i_1_n_5\
    );
\pix_8_reg_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[0]_i_1_n_5\,
      Q => pix_8_reg_442(0),
      R => '0'
    );
\pix_8_reg_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[1]_i_1_n_5\,
      Q => pix_8_reg_442(1),
      R => '0'
    );
\pix_8_reg_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[2]_i_1_n_5\,
      Q => pix_8_reg_442(2),
      R => '0'
    );
\pix_8_reg_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[3]_i_1_n_5\,
      Q => pix_8_reg_442(3),
      R => '0'
    );
\pix_8_reg_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[4]_i_1_n_5\,
      Q => pix_8_reg_442(4),
      R => '0'
    );
\pix_8_reg_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[5]_i_1_n_5\,
      Q => pix_8_reg_442(5),
      R => '0'
    );
\pix_8_reg_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[6]_i_1_n_5\,
      Q => pix_8_reg_442(6),
      R => '0'
    );
\pix_8_reg_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_8_reg_442[7]_i_1_n_5\,
      Q => pix_8_reg_442(7),
      R => '0'
    );
\pix_reg_462[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(0),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(0),
      O => \pix_reg_462[0]_i_1_n_5\
    );
\pix_reg_462[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(1),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(1),
      O => \pix_reg_462[1]_i_1_n_5\
    );
\pix_reg_462[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(2),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(2),
      O => \pix_reg_462[2]_i_1_n_5\
    );
\pix_reg_462[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(3),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(3),
      O => \pix_reg_462[3]_i_1_n_5\
    );
\pix_reg_462[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(4),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(4),
      O => \pix_reg_462[4]_i_1_n_5\
    );
\pix_reg_462[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(5),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(5),
      O => \pix_reg_462[5]_i_1_n_5\
    );
\pix_reg_462[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(6),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(6),
      O => \pix_reg_462[6]_i_1_n_5\
    );
\pix_reg_462[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^right_3_reg_2020_reg[7]_0\(7),
      I1 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I2 => cmp161_i_reg_1993_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(7),
      O => \pix_reg_462[7]_i_1_n_5\
    );
\pix_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[0]_i_1_n_5\,
      Q => \pix_reg_462__0\(0),
      R => '0'
    );
\pix_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[1]_i_1_n_5\,
      Q => \pix_reg_462__0\(1),
      R => '0'
    );
\pix_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[2]_i_1_n_5\,
      Q => \pix_reg_462__0\(2),
      R => '0'
    );
\pix_reg_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[3]_i_1_n_5\,
      Q => \pix_reg_462__0\(3),
      R => '0'
    );
\pix_reg_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[4]_i_1_n_5\,
      Q => \pix_reg_462__0\(4),
      R => '0'
    );
\pix_reg_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[5]_i_1_n_5\,
      Q => \pix_reg_462__0\(5),
      R => '0'
    );
\pix_reg_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[6]_i_1_n_5\,
      Q => \pix_reg_462__0\(6),
      R => '0'
    );
\pix_reg_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_452,
      D => \pix_reg_462[7]_i_1_n_5\,
      Q => \pix_reg_462__0\(7),
      R => '0'
    );
r_2_fu_1628_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => r_2_fu_1628_p2_carry_n_5,
      CO(6) => r_2_fu_1628_p2_carry_n_6,
      CO(5) => r_2_fu_1628_p2_carry_n_7,
      CO(4) => r_2_fu_1628_p2_carry_n_8,
      CO(3) => r_2_fu_1628_p2_carry_n_9,
      CO(2) => r_2_fu_1628_p2_carry_n_10,
      CO(1) => r_2_fu_1628_p2_carry_n_11,
      CO(0) => r_2_fu_1628_p2_carry_n_12,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7) => r_2_fu_1628_p2_carry_n_13,
      O(6) => r_2_fu_1628_p2_carry_n_14,
      O(5) => r_2_fu_1628_p2_carry_n_15,
      O(4) => r_2_fu_1628_p2_carry_n_16,
      O(3) => r_2_fu_1628_p2_carry_n_17,
      O(2) => r_2_fu_1628_p2_carry_n_18,
      O(1) => r_2_fu_1628_p2_carry_n_19,
      O(0) => r_2_fu_1628_p2_carry_n_20,
      S(7) => r_2_fu_1628_p2_carry_i_1_n_5,
      S(6) => r_2_fu_1628_p2_carry_i_2_n_5,
      S(5) => r_2_fu_1628_p2_carry_i_3_n_5,
      S(4) => r_2_fu_1628_p2_carry_i_4_n_5,
      S(3) => r_2_fu_1628_p2_carry_i_5_n_5,
      S(2) => r_2_fu_1628_p2_carry_i_6_n_5,
      S(1) => r_2_fu_1628_p2_carry_i_7_n_5,
      S(0) => r_2_fu_1628_p2_carry_i_8_n_5
    );
\r_2_fu_1628_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => r_2_fu_1628_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_r_2_fu_1628_p2_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \r_2_fu_1628_p2_carry__0_n_9\,
      CO(2) => \NLW_r_2_fu_1628_p2_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \r_2_fu_1628_p2_carry__0_n_11\,
      CO(0) => \r_2_fu_1628_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000100",
      O(7 downto 3) => \NLW_r_2_fu_1628_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => tmp_23_fu_1667_p4(2 downto 0),
      S(7 downto 3) => B"00001",
      S(2) => \r_2_fu_1628_p2_carry__0_i_1_n_5\,
      S(1) => \r_2_fu_1628_p2_carry__0_i_2_n_5\,
      S(0) => \r_2_fu_1628_p2_carry__0_i_3_n_5\
    );
\r_2_fu_1628_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C5C5C5C5F5F5F5C"
    )
        port map (
      I0 => \select_ln1039_reg_2095_reg_n_5_[10]\,
      I1 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I2 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I3 => add_ln1033_fu_1455_p2(8),
      I4 => \r_2_fu_1628_p2_carry__0_i_4_n_5\,
      I5 => \r_2_fu_1628_p2_carry__0_i_5_n_5\,
      O => \r_2_fu_1628_p2_carry__0_i_1_n_5\
    );
\r_2_fu_1628_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFABAB00FFFFFF"
    )
        port map (
      I0 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I1 => \r_2_fu_1628_p2_carry__0_i_4_n_5\,
      I2 => add_ln1033_fu_1455_p2(8),
      I3 => \select_ln1039_reg_2095_reg_n_5_[9]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => \r_2_fu_1628_p2_carry__0_i_5_n_5\,
      O => \r_2_fu_1628_p2_carry__0_i_2_n_5\
    );
\r_2_fu_1628_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFF56FF56"
    )
        port map (
      I0 => \r_2_fu_1628_p2_carry__0_i_5_n_5\,
      I1 => \r_2_fu_1628_p2_carry__0_i_4_n_5\,
      I2 => add_ln1033_fu_1455_p2(8),
      I3 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I4 => \select_ln1039_reg_2095_reg_n_5_[8]\,
      I5 => \p_1_out_inferred__2/i__carry__0_n_11\,
      O => \r_2_fu_1628_p2_carry__0_i_3_n_5\
    );
\r_2_fu_1628_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(6),
      I1 => r_2_fu_1628_p2_carry_i_19_n_5,
      I2 => add_ln1033_fu_1455_p2(7),
      O => \r_2_fu_1628_p2_carry__0_i_4_n_5\
    );
\r_2_fu_1628_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFFE"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(8),
      I1 => r_2_fu_1628_p2_carry_i_18_n_5,
      I2 => add_ln1033_fu_1455_p2(7),
      I3 => r_2_fu_1628_p2_carry_i_19_n_5,
      I4 => add_ln1033_fu_1455_p2(6),
      O => \r_2_fu_1628_p2_carry__0_i_5_n_5\
    );
r_2_fu_1628_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(7),
      I1 => add_ln1033_fu_1455_p2(8),
      I2 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I3 => \select_ln1039_reg_2095_reg_n_5_[7]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => r_2_fu_1628_p2_carry_i_9_n_5,
      O => r_2_fu_1628_p2_carry_i_1_n_5
    );
r_2_fu_1628_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010202020201"
    )
        port map (
      I0 => r_2_fu_1628_p2_carry_i_18_n_5,
      I1 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I2 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I3 => add_ln1033_fu_1455_p2(6),
      I4 => r_2_fu_1628_p2_carry_i_19_n_5,
      I5 => add_ln1033_fu_1455_p2(7),
      O => r_2_fu_1628_p2_carry_i_10_n_5
    );
r_2_fu_1628_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665555900000000"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(6),
      I1 => r_2_fu_1628_p2_carry_i_13_n_5,
      I2 => r_2_fu_1628_p2_carry_i_21_n_5,
      I3 => add_ln1033_fu_1455_p2(4),
      I4 => add_ln1033_fu_1455_p2(5),
      I5 => r_2_fu_1628_p2_carry_i_20_n_5,
      O => r_2_fu_1628_p2_carry_i_11_n_5
    );
r_2_fu_1628_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(5),
      I1 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I2 => \select_ln1039_reg_2095_reg_n_5_[4]\,
      I3 => \p_1_out_inferred__2/i__carry__0_n_11\,
      O => r_2_fu_1628_p2_carry_i_12_n_5
    );
r_2_fu_1628_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(4),
      I1 => add_ln1033_fu_1455_p2(2),
      I2 => add_ln1033_fu_1455_p2(1),
      I3 => add_ln1033_fu_1455_p2(0),
      I4 => add_ln1033_fu_1455_p2(3),
      O => r_2_fu_1628_p2_carry_i_13_n_5
    );
r_2_fu_1628_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(3),
      I1 => add_ln1033_fu_1455_p2(0),
      I2 => add_ln1033_fu_1455_p2(1),
      I3 => add_ln1033_fu_1455_p2(2),
      I4 => add_ln1033_fu_1455_p2(4),
      I5 => add_ln1033_fu_1455_p2(5),
      O => r_2_fu_1628_p2_carry_i_14_n_5
    );
r_2_fu_1628_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555500000000"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(4),
      I1 => add_ln1033_fu_1455_p2(2),
      I2 => add_ln1033_fu_1455_p2(1),
      I3 => add_ln1033_fu_1455_p2(0),
      I4 => add_ln1033_fu_1455_p2(3),
      I5 => r_2_fu_1628_p2_carry_i_20_n_5,
      O => r_2_fu_1628_p2_carry_i_15_n_5
    );
r_2_fu_1628_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000800000007F"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(2),
      I1 => add_ln1033_fu_1455_p2(1),
      I2 => add_ln1033_fu_1455_p2(0),
      I3 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I4 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I5 => add_ln1033_fu_1455_p2(3),
      O => r_2_fu_1628_p2_carry_i_16_n_5
    );
r_2_fu_1628_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F008F80FFF07F7"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(0),
      I1 => add_ln1033_fu_1455_p2(1),
      I2 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I3 => \select_ln1039_reg_2095_reg_n_5_[1]\,
      I4 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I5 => add_ln1033_fu_1455_p2(2),
      O => r_2_fu_1628_p2_carry_i_17_n_5
    );
r_2_fu_1628_p2_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFFE"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(6),
      I1 => r_2_fu_1628_p2_carry_i_13_n_5,
      I2 => r_2_fu_1628_p2_carry_i_21_n_5,
      I3 => add_ln1033_fu_1455_p2(4),
      I4 => add_ln1033_fu_1455_p2(5),
      O => r_2_fu_1628_p2_carry_i_18_n_5
    );
r_2_fu_1628_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(5),
      I1 => add_ln1033_fu_1455_p2(4),
      I2 => add_ln1033_fu_1455_p2(2),
      I3 => add_ln1033_fu_1455_p2(1),
      I4 => add_ln1033_fu_1455_p2(0),
      I5 => add_ln1033_fu_1455_p2(3),
      O => r_2_fu_1628_p2_carry_i_19_n_5
    );
r_2_fu_1628_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(6),
      I1 => add_ln1033_fu_1455_p2(7),
      I2 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I3 => \select_ln1039_reg_2095_reg_n_5_[6]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => r_2_fu_1628_p2_carry_i_10_n_5,
      O => r_2_fu_1628_p2_carry_i_2_n_5
    );
r_2_fu_1628_p2_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I1 => \p_1_out_inferred__2/i__carry__0_n_11\,
      O => r_2_fu_1628_p2_carry_i_20_n_5
    );
r_2_fu_1628_p2_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(2),
      I1 => add_ln1033_fu_1455_p2(1),
      I2 => add_ln1033_fu_1455_p2(0),
      I3 => add_ln1033_fu_1455_p2(3),
      O => r_2_fu_1628_p2_carry_i_21_n_5
    );
r_2_fu_1628_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(5),
      I1 => add_ln1033_fu_1455_p2(6),
      I2 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I3 => \select_ln1039_reg_2095_reg_n_5_[5]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => r_2_fu_1628_p2_carry_i_11_n_5,
      O => r_2_fu_1628_p2_carry_i_3_n_5
    );
r_2_fu_1628_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666566666656"
    )
        port map (
      I0 => \^q\(4),
      I1 => r_2_fu_1628_p2_carry_i_12_n_5,
      I2 => r_2_fu_1628_p2_carry_i_13_n_5,
      I3 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I4 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I5 => r_2_fu_1628_p2_carry_i_14_n_5,
      O => r_2_fu_1628_p2_carry_i_4_n_5
    );
r_2_fu_1628_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(3),
      I1 => add_ln1033_fu_1455_p2(4),
      I2 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I3 => \select_ln1039_reg_2095_reg_n_5_[3]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => r_2_fu_1628_p2_carry_i_15_n_5,
      O => r_2_fu_1628_p2_carry_i_5_n_5
    );
r_2_fu_1628_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA559A9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => add_ln1033_fu_1455_p2(3),
      I2 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I3 => \select_ln1039_reg_2095_reg_n_5_[2]\,
      I4 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I5 => r_2_fu_1628_p2_carry_i_16_n_5,
      O => r_2_fu_1628_p2_carry_i_6_n_5
    );
r_2_fu_1628_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => r_2_fu_1628_p2_carry_i_17_n_5,
      O => r_2_fu_1628_p2_carry_i_7_n_5
    );
r_2_fu_1628_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99AAA9965566655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p_1_out_inferred__2/i__carry__0_n_11\,
      I2 => \add_ln1033_fu_1455_p2_carry__0_n_11\,
      I3 => add_ln1033_fu_1455_p2(1),
      I4 => add_ln1033_fu_1455_p2(0),
      I5 => \select_ln1039_reg_2095_reg_n_5_[0]\,
      O => r_2_fu_1628_p2_carry_i_8_n_5
    );
r_2_fu_1628_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565655900000000"
    )
        port map (
      I0 => add_ln1033_fu_1455_p2(8),
      I1 => r_2_fu_1628_p2_carry_i_18_n_5,
      I2 => add_ln1033_fu_1455_p2(7),
      I3 => r_2_fu_1628_p2_carry_i_19_n_5,
      I4 => add_ln1033_fu_1455_p2(6),
      I5 => r_2_fu_1628_p2_carry_i_20_n_5,
      O => r_2_fu_1628_p2_carry_i_9_n_5
    );
\ram_reg_bram_1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \icmp_ln881_reg_1974_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1978,
      O => lineBuffer_2_ce0_local
    );
\right_1_fu_176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => \right_1_fu_176_reg_n_5_[0]\,
      R => '0'
    );
\right_1_fu_176_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => \right_1_fu_176_reg_n_5_[1]\,
      R => '0'
    );
\right_1_fu_176_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => \right_1_fu_176_reg_n_5_[2]\,
      R => '0'
    );
\right_1_fu_176_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => \right_1_fu_176_reg_n_5_[3]\,
      R => '0'
    );
\right_1_fu_176_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => \right_1_fu_176_reg_n_5_[4]\,
      R => '0'
    );
\right_1_fu_176_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => \right_1_fu_176_reg_n_5_[5]\,
      R => '0'
    );
\right_1_fu_176_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => \right_1_fu_176_reg_n_5_[6]\,
      R => '0'
    );
\right_1_fu_176_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => \right_1_fu_176_reg_n_5_[7]\,
      R => '0'
    );
\right_2_fu_180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => \^right_2_fu_180_reg[7]_0\(0),
      R => '0'
    );
\right_2_fu_180_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => \^right_2_fu_180_reg[7]_0\(1),
      R => '0'
    );
\right_2_fu_180_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => \^right_2_fu_180_reg[7]_0\(2),
      R => '0'
    );
\right_2_fu_180_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => \^right_2_fu_180_reg[7]_0\(3),
      R => '0'
    );
\right_2_fu_180_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => \^right_2_fu_180_reg[7]_0\(4),
      R => '0'
    );
\right_2_fu_180_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => \^right_2_fu_180_reg[7]_0\(5),
      R => '0'
    );
\right_2_fu_180_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => \^right_2_fu_180_reg[7]_0\(6),
      R => '0'
    );
\right_2_fu_180_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => \^right_2_fu_180_reg[7]_0\(7),
      R => '0'
    );
\right_3_reg_2020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(0),
      Q => \^right_3_reg_2020_reg[7]_0\(0),
      R => '0'
    );
\right_3_reg_2020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(1),
      Q => \^right_3_reg_2020_reg[7]_0\(1),
      R => '0'
    );
\right_3_reg_2020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(2),
      Q => \^right_3_reg_2020_reg[7]_0\(2),
      R => '0'
    );
\right_3_reg_2020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(3),
      Q => \^right_3_reg_2020_reg[7]_0\(3),
      R => '0'
    );
\right_3_reg_2020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(4),
      Q => \^right_3_reg_2020_reg[7]_0\(4),
      R => '0'
    );
\right_3_reg_2020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(5),
      Q => \^right_3_reg_2020_reg[7]_0\(5),
      R => '0'
    );
\right_3_reg_2020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(6),
      Q => \^right_3_reg_2020_reg[7]_0\(6),
      R => '0'
    );
\right_3_reg_2020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_fu_172__0\(7),
      Q => \^right_3_reg_2020_reg[7]_0\(7),
      R => '0'
    );
\right_4_reg_2027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[0]\,
      Q => \^right_4_reg_2027_reg[7]_0\(0),
      R => '0'
    );
\right_4_reg_2027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[1]\,
      Q => \^right_4_reg_2027_reg[7]_0\(1),
      R => '0'
    );
\right_4_reg_2027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[2]\,
      Q => \^right_4_reg_2027_reg[7]_0\(2),
      R => '0'
    );
\right_4_reg_2027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[3]\,
      Q => \^right_4_reg_2027_reg[7]_0\(3),
      R => '0'
    );
\right_4_reg_2027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[4]\,
      Q => \^right_4_reg_2027_reg[7]_0\(4),
      R => '0'
    );
\right_4_reg_2027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[5]\,
      Q => \^right_4_reg_2027_reg[7]_0\(5),
      R => '0'
    );
\right_4_reg_2027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[6]\,
      Q => \^right_4_reg_2027_reg[7]_0\(6),
      R => '0'
    );
\right_4_reg_2027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => \right_1_fu_176_reg_n_5_[7]\,
      Q => \^right_4_reg_2027_reg[7]_0\(7),
      R => '0'
    );
\right_fu_172_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \right_fu_172__0\(0),
      R => '0'
    );
\right_fu_172_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \right_fu_172__0\(1),
      R => '0'
    );
\right_fu_172_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \right_fu_172__0\(2),
      R => '0'
    );
\right_fu_172_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \right_fu_172__0\(3),
      R => '0'
    );
\right_fu_172_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \right_fu_172__0\(4),
      R => '0'
    );
\right_fu_172_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \right_fu_172__0\(5),
      R => '0'
    );
\right_fu_172_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \right_fu_172__0\(6),
      R => '0'
    );
\right_fu_172_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => right_1_fu_176,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \right_fu_172__0\(7),
      R => '0'
    );
\select_ln1039_reg_2095[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(6),
      I1 => \select_ln1039_reg_2095[9]_i_3_n_5\,
      I2 => add_ln1039_fu_1203_p2(7),
      O => \select_ln1039_reg_2095[10]_i_2_n_5\
    );
\select_ln1039_reg_2095[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(3),
      I1 => add_ln1039_fu_1203_p2(0),
      I2 => add_ln1039_fu_1203_p2(1),
      I3 => add_ln1039_fu_1203_p2(2),
      I4 => add_ln1039_fu_1203_p2(4),
      I5 => add_ln1039_fu_1203_p2(5),
      O => \select_ln1039_reg_2095[4]_i_2_n_5\
    );
\select_ln1039_reg_2095[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(4),
      I1 => add_ln1039_fu_1203_p2(2),
      I2 => add_ln1039_fu_1203_p2(1),
      I3 => add_ln1039_fu_1203_p2(0),
      I4 => add_ln1039_fu_1203_p2(3),
      O => \select_ln1039_reg_2095[4]_i_3_n_5\
    );
\select_ln1039_reg_2095[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(5),
      I1 => add_ln1039_fu_1203_p2(3),
      I2 => add_ln1039_fu_1203_p2(0),
      I3 => add_ln1039_fu_1203_p2(1),
      I4 => add_ln1039_fu_1203_p2(2),
      I5 => add_ln1039_fu_1203_p2(4),
      O => \select_ln1039_reg_2095[9]_i_2_n_5\
    );
\select_ln1039_reg_2095[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1039_fu_1203_p2(5),
      I1 => add_ln1039_fu_1203_p2(4),
      I2 => add_ln1039_fu_1203_p2(2),
      I3 => add_ln1039_fu_1203_p2(1),
      I4 => add_ln1039_fu_1203_p2(0),
      I5 => add_ln1039_fu_1203_p2(3),
      O => \select_ln1039_reg_2095[9]_i_3_n_5\
    );
\select_ln1039_reg_2095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(0),
      Q => \select_ln1039_reg_2095_reg_n_5_[0]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lineBuffer_2_U_n_6,
      Q => \select_ln1039_reg_2095_reg_n_5_[10]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(1),
      Q => \select_ln1039_reg_2095_reg_n_5_[1]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(2),
      Q => \select_ln1039_reg_2095_reg_n_5_[2]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(3),
      Q => \select_ln1039_reg_2095_reg_n_5_[3]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(4),
      Q => \select_ln1039_reg_2095_reg_n_5_[4]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(5),
      Q => \select_ln1039_reg_2095_reg_n_5_[5]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(6),
      Q => \select_ln1039_reg_2095_reg_n_5_[6]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(7),
      Q => \select_ln1039_reg_2095_reg_n_5_[7]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(8),
      Q => \select_ln1039_reg_2095_reg_n_5_[8]\,
      R => '0'
    );
\select_ln1039_reg_2095_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1039_fu_1265_p3(9),
      Q => \select_ln1039_reg_2095_reg_n_5_[9]\,
      R => '0'
    );
\select_ln1040_reg_2100[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(6),
      I1 => \select_ln1040_reg_2100[9]_i_3_n_5\,
      I2 => add_ln1040_fu_1293_p2(7),
      O => \select_ln1040_reg_2100[10]_i_2_n_5\
    );
\select_ln1040_reg_2100[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(3),
      I1 => add_ln1040_fu_1293_p2(0),
      I2 => add_ln1040_fu_1293_p2(1),
      I3 => add_ln1040_fu_1293_p2(2),
      I4 => add_ln1040_fu_1293_p2(4),
      I5 => add_ln1040_fu_1293_p2(5),
      O => \select_ln1040_reg_2100[4]_i_2_n_5\
    );
\select_ln1040_reg_2100[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(4),
      I1 => add_ln1040_fu_1293_p2(2),
      I2 => add_ln1040_fu_1293_p2(1),
      I3 => add_ln1040_fu_1293_p2(0),
      I4 => add_ln1040_fu_1293_p2(3),
      O => \select_ln1040_reg_2100[4]_i_3_n_5\
    );
\select_ln1040_reg_2100[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(5),
      I1 => add_ln1040_fu_1293_p2(3),
      I2 => add_ln1040_fu_1293_p2(0),
      I3 => add_ln1040_fu_1293_p2(1),
      I4 => add_ln1040_fu_1293_p2(2),
      I5 => add_ln1040_fu_1293_p2(4),
      O => \select_ln1040_reg_2100[9]_i_2_n_5\
    );
\select_ln1040_reg_2100[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1040_fu_1293_p2(5),
      I1 => add_ln1040_fu_1293_p2(4),
      I2 => add_ln1040_fu_1293_p2(2),
      I3 => add_ln1040_fu_1293_p2(1),
      I4 => add_ln1040_fu_1293_p2(0),
      I5 => add_ln1040_fu_1293_p2(3),
      O => \select_ln1040_reg_2100[9]_i_3_n_5\
    );
\select_ln1040_reg_2100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(0),
      Q => \select_ln1040_reg_2100_reg_n_5_[0]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lineBuffer_2_U_n_5,
      Q => \select_ln1040_reg_2100_reg_n_5_[10]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(1),
      Q => \select_ln1040_reg_2100_reg_n_5_[1]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(2),
      Q => \select_ln1040_reg_2100_reg_n_5_[2]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(3),
      Q => \select_ln1040_reg_2100_reg_n_5_[3]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(4),
      Q => \select_ln1040_reg_2100_reg_n_5_[4]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(5),
      Q => \select_ln1040_reg_2100_reg_n_5_[5]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(6),
      Q => \select_ln1040_reg_2100_reg_n_5_[6]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(7),
      Q => \select_ln1040_reg_2100_reg_n_5_[7]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(8),
      Q => \select_ln1040_reg_2100_reg_n_5_[8]\,
      R => '0'
    );
\select_ln1040_reg_2100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln1040_fu_1355_p3(9),
      Q => \select_ln1040_reg_2100_reg_n_5_[9]\,
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(16),
      Q => tmp_1_i2_reg_2046(0),
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(17),
      Q => tmp_1_i2_reg_2046(1),
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(18),
      Q => tmp_1_i2_reg_2046(2),
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(19),
      Q => tmp_1_i2_reg_2046(3),
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(20),
      Q => tmp_1_i2_reg_2046(4),
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(21),
      Q => tmp_1_i2_reg_2046(5),
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(22),
      Q => tmp_1_i2_reg_2046(6),
      R => '0'
    );
\tmp_1_i2_reg_2046_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(23),
      Q => tmp_1_i2_reg_2046(7),
      R => '0'
    );
\tmp_i1_reg_2040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(8),
      Q => tmp_i1_reg_2040(0),
      R => '0'
    );
\tmp_i1_reg_2040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(9),
      Q => tmp_i1_reg_2040(1),
      R => '0'
    );
\tmp_i1_reg_2040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(10),
      Q => tmp_i1_reg_2040(2),
      R => '0'
    );
\tmp_i1_reg_2040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(11),
      Q => tmp_i1_reg_2040(3),
      R => '0'
    );
\tmp_i1_reg_2040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(12),
      Q => tmp_i1_reg_2040(4),
      R => '0'
    );
\tmp_i1_reg_2040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(13),
      Q => tmp_i1_reg_2040(5),
      R => '0'
    );
\tmp_i1_reg_2040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(14),
      Q => tmp_i1_reg_2040(6),
      R => '0'
    );
\tmp_i1_reg_2040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(15),
      Q => tmp_i1_reg_2040(7),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(0),
      Q => trunc_ln902_reg_2034(0),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(1),
      Q => trunc_ln902_reg_2034(1),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(2),
      Q => trunc_ln902_reg_2034(2),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(3),
      Q => trunc_ln902_reg_2034(3),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(4),
      Q => trunc_ln902_reg_2034(4),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(5),
      Q => trunc_ln902_reg_2034(5),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(6),
      Q => trunc_ln902_reg_2034(6),
      R => '0'
    );
\trunc_ln902_reg_2034_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(7),
      Q => trunc_ln902_reg_2034(7),
      R => '0'
    );
\x_fu_156_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(0),
      Q => \x_fu_156_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(10),
      Q => \x_fu_156_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(11),
      Q => \x_fu_156_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(1),
      Q => \x_fu_156_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(2),
      Q => \x_fu_156_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(3),
      Q => \x_fu_156_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(4),
      Q => \x_fu_156_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(5),
      Q => \x_fu_156_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(6),
      Q => \x_fu_156_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(7),
      Q => \x_fu_156_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(8),
      Q => \x_fu_156_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(9),
      Q => \x_fu_156_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\zext_ln1023_1_reg_2068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(0),
      Q => zext_ln1023_1_reg_2068_reg(0),
      R => '0'
    );
\zext_ln1023_1_reg_2068_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(1),
      Q => zext_ln1023_1_reg_2068_reg(1),
      R => '0'
    );
\zext_ln1023_1_reg_2068_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(2),
      Q => zext_ln1023_1_reg_2068_reg(2),
      R => '0'
    );
\zext_ln1023_1_reg_2068_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(3),
      Q => zext_ln1023_1_reg_2068_reg(3),
      R => '0'
    );
\zext_ln1023_1_reg_2068_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(4),
      Q => zext_ln1023_1_reg_2068_reg(4),
      R => '0'
    );
\zext_ln1023_1_reg_2068_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(5),
      Q => zext_ln1023_1_reg_2068_reg(5),
      R => '0'
    );
\zext_ln1023_1_reg_2068_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(6),
      Q => zext_ln1023_1_reg_2068_reg(6),
      R => '0'
    );
\zext_ln1023_1_reg_2068_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_fu_172__0\(7),
      Q => zext_ln1023_1_reg_2068_reg(7),
      R => '0'
    );
\zext_ln1023_reg_2063[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(0),
      O => \zext_ln1023_reg_2063[0]_i_1_n_5\
    );
\zext_ln1023_reg_2063[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(1),
      O => \zext_ln1023_reg_2063[1]_i_1_n_5\
    );
\zext_ln1023_reg_2063[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(2),
      O => \zext_ln1023_reg_2063[2]_i_1_n_5\
    );
\zext_ln1023_reg_2063[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(3),
      O => \zext_ln1023_reg_2063[3]_i_1_n_5\
    );
\zext_ln1023_reg_2063[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(4),
      O => \zext_ln1023_reg_2063[4]_i_1_n_5\
    );
\zext_ln1023_reg_2063[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(5),
      O => \zext_ln1023_reg_2063[5]_i_1_n_5\
    );
\zext_ln1023_reg_2063[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(6),
      O => \zext_ln1023_reg_2063[6]_i_1_n_5\
    );
\zext_ln1023_reg_2063[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => trunc_ln902_reg_2034(7),
      O => \zext_ln1023_reg_2063[7]_i_1_n_5\
    );
\zext_ln1023_reg_2063_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[0]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[0]\,
      R => '0'
    );
\zext_ln1023_reg_2063_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[1]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[1]\,
      R => '0'
    );
\zext_ln1023_reg_2063_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[2]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[2]\,
      R => '0'
    );
\zext_ln1023_reg_2063_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[3]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[3]\,
      R => '0'
    );
\zext_ln1023_reg_2063_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[4]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln1023_reg_2063_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[5]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[5]\,
      R => '0'
    );
\zext_ln1023_reg_2063_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[6]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[6]\,
      R => '0'
    );
\zext_ln1023_reg_2063_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1023_reg_2063[7]_i_1_n_5\,
      Q => \zext_ln1023_reg_2063_reg_n_5_[7]\,
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[0]\,
      Q => zext_ln1025_1_reg_2079(0),
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[1]\,
      Q => zext_ln1025_1_reg_2079(1),
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[2]\,
      Q => zext_ln1025_1_reg_2079(2),
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[3]\,
      Q => zext_ln1025_1_reg_2079(3),
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[4]\,
      Q => zext_ln1025_1_reg_2079(4),
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[5]\,
      Q => zext_ln1025_1_reg_2079(5),
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[6]\,
      Q => zext_ln1025_1_reg_2079(6),
      R => '0'
    );
\zext_ln1025_1_reg_2079_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \right_1_fu_176_reg_n_5_[7]\,
      Q => zext_ln1025_1_reg_2079(7),
      R => '0'
    );
\zext_ln1025_reg_2073[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(0),
      O => ap_phi_mux_left_1_phi_fu_427_p4(0)
    );
\zext_ln1025_reg_2073[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(1),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(1),
      O => ap_phi_mux_left_1_phi_fu_427_p4(1)
    );
\zext_ln1025_reg_2073[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(2),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(2),
      O => ap_phi_mux_left_1_phi_fu_427_p4(2)
    );
\zext_ln1025_reg_2073[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(3),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(3),
      O => ap_phi_mux_left_1_phi_fu_427_p4(3)
    );
\zext_ln1025_reg_2073[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(4),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(4),
      O => ap_phi_mux_left_1_phi_fu_427_p4(4)
    );
\zext_ln1025_reg_2073[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(5),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(5),
      O => ap_phi_mux_left_1_phi_fu_427_p4(5)
    );
\zext_ln1025_reg_2073[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(6),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(6),
      O => ap_phi_mux_left_1_phi_fu_427_p4(6)
    );
\zext_ln1025_reg_2073[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7),
      I1 => cmp161_i_reg_1993_pp0_iter1_reg,
      I2 => icmp_ln891_reg_1978_pp0_iter1_reg,
      I3 => tmp_i1_reg_2040(7),
      O => ap_phi_mux_left_1_phi_fu_427_p4(7)
    );
\zext_ln1025_reg_2073_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(0),
      Q => zext_ln1025_reg_2073_reg(0),
      R => '0'
    );
\zext_ln1025_reg_2073_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(1),
      Q => zext_ln1025_reg_2073_reg(1),
      R => '0'
    );
\zext_ln1025_reg_2073_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(2),
      Q => zext_ln1025_reg_2073_reg(2),
      R => '0'
    );
\zext_ln1025_reg_2073_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(3),
      Q => zext_ln1025_reg_2073_reg(3),
      R => '0'
    );
\zext_ln1025_reg_2073_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(4),
      Q => zext_ln1025_reg_2073_reg(4),
      R => '0'
    );
\zext_ln1025_reg_2073_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(5),
      Q => zext_ln1025_reg_2073_reg(5),
      R => '0'
    );
\zext_ln1025_reg_2073_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(6),
      Q => zext_ln1025_reg_2073_reg(6),
      R => '0'
    );
\zext_ln1025_reg_2073_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_mux_left_1_phi_fu_427_p4(7),
      Q => zext_ln1025_reg_2073_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln643_reg_2162_reg[0]_0\ : out STD_LOGIC;
    \CH_reg_2344_reg[7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09481392_i_load_reg_2265_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_load_reg_2259_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_load_reg_2253_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_bram_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    imgRB_full_n : in STD_LOGIC;
    imgG_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    imgG_empty_n : in STD_LOGIC;
    \p_0_0_0950_114791490_i_fu_238_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_114831494_i_fu_246_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[7]_1\ : in STD_LOGIC;
    \p_0_2_0_0_09101501_i_fu_258_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[7]_1\ : in STD_LOGIC;
    \p_0_0_0_0_09081497_i_fu_250_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09481392_i_fu_270_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09161489_i_fu_234_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_fu_262_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09141485_i_fu_226_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_fu_266_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151487_i_fu_230_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811492_i_fu_242_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[7]_1\ : in STD_LOGIC;
    \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln643_reg_2162_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    \x_fu_222[11]_i_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln772_reg_2197[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    x_phase_reg_451 : in STD_LOGIC;
    red_i_reg_560 : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    push_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
  signal CH_fu_1276_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CH_reg_2344 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch_reg_2344_reg[7]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal CV_fu_1798_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal LineBufVal_2_fu_1176_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG[0][0]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][16]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][17]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][18]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][19]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][20]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][21]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][22]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_10_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_11_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_12_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_13_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_14_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_15_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_16_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_17_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_18_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_19_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_20_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_21_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_22_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_23_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_24_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_25_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_8_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_9_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][2]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][5]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][6]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_10\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_11\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_12\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_7\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_8\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_5_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][23]_i_7_n_12\ : STD_LOGIC;
  signal add_ln817_fu_1649_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln817_fu_1649_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \add_ln817_fu_1649_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_24_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_25_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_27_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_29_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_30_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_31_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_32_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_33_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_34_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_35_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_36_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_37_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_38_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_39_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_40_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_41_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_42_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_43_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_44_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_45_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_46_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_10 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_11 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_12 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_5 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_6 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_7 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_8 : STD_LOGIC;
  signal add_ln817_fu_1649_p2_carry_n_9 : STD_LOGIC;
  signal add_ln817_reg_2353 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln820_1_fu_1740_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln820_1_fu_1740_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1740_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1740_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1740_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln820_1_fu_1740_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_7_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_i_8_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_10 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_11 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_12 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_6 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_7 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_8 : STD_LOGIC;
  signal add_ln820_1_fu_1740_p2_carry_n_9 : STD_LOGIC;
  signal add_ln820_fu_1725_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln820_fu_1725_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \add_ln820_fu_1725_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_24_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_25_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_27_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_29_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_30_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_31_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_32_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_33_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_34_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_35_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_36_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_37_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_38_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_39_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_40_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_41_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_42_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_10 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_11 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_12 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_5 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_6 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_7 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_8 : STD_LOGIC;
  signal add_ln820_fu_1725_p2_carry_n_9 : STD_LOGIC;
  signal add_ln820_reg_2358 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \agdiff_1_fu_1351_p3__6\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \agdiff_2_fu_1387_p3__6\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \agdiff_3_fu_1423_p3__6\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \agdiff_fu_1315_p3__6\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal and_ln833_fu_904_p2 : STD_LOGIC;
  signal \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal and_ln833_reg_2201_pp0_iter2_reg : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_258 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_downleft_1_reg_564 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_downleft_2_reg_555 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_downleft_reg_573 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_3_reg_591 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_4_reg_582 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_reg_601 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_upleft_1_reg_619 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_upleft_2_reg_610 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_upleft_reg_628 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_b_1_reg_7500 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[7]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_r_1_reg_741 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2178_reg_n_5_[0]\ : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_1_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_23_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_24_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_25_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_26_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_27_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_28_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_29_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_2_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_30_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_32_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_34_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_35_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_36_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_37_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_38_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_39_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_3_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_40_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_41_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_42_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_45_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_46_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_4_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_5_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_6_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_7_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_i_8_n_5 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_n_10 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_n_11 : STD_LOGIC;
  signal enable_fu_1431_p2_carry_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready : STD_LOGIC;
  signal icmp_ln633_fu_842_p2 : STD_LOGIC;
  signal \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln633_reg_2158_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln633_reg_2158_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln643_fu_864_p2 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln643_reg_2162 : STD_LOGIC;
  signal icmp_ln772_fu_892_p2 : STD_LOGIC;
  signal icmp_ln772_reg_2197 : STD_LOGIC;
  signal \icmp_ln772_reg_2197[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2197[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2197[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln772_reg_2197_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln772_reg_2197_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_17_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_18_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_19_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_21_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_22_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_23_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_24_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_25_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_27_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln796_fu_1441_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_17_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_18_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_19_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_21_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_22_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_23_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_24_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_25_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_27_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln797_fu_1467_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln798_fu_1493_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln799_fu_1519_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln800_fu_1545_p2_carry_n_12 : STD_LOGIC;
  signal lineBuffer_1_U_n_30 : STD_LOGIC;
  signal lineBuffer_1_U_n_32 : STD_LOGIC;
  signal lineBuffer_1_U_n_33 : STD_LOGIC;
  signal lineBuffer_1_U_n_34 : STD_LOGIC;
  signal lineBuffer_1_U_n_35 : STD_LOGIC;
  signal lineBuffer_1_U_n_36 : STD_LOGIC;
  signal lineBuffer_1_U_n_37 : STD_LOGIC;
  signal lineBuffer_1_U_n_38 : STD_LOGIC;
  signal lineBuffer_1_U_n_39 : STD_LOGIC;
  signal lineBuffer_1_U_n_40 : STD_LOGIC;
  signal lineBuffer_1_U_n_41 : STD_LOGIC;
  signal lineBuffer_1_U_n_42 : STD_LOGIC;
  signal lineBuffer_1_U_n_43 : STD_LOGIC;
  signal lineBuffer_1_U_n_44 : STD_LOGIC;
  signal lineBuffer_1_U_n_45 : STD_LOGIC;
  signal lineBuffer_1_U_n_46 : STD_LOGIC;
  signal lineBuffer_1_U_n_47 : STD_LOGIC;
  signal lineBuffer_1_U_n_48 : STD_LOGIC;
  signal lineBuffer_1_U_n_49 : STD_LOGIC;
  signal lineBuffer_1_U_n_5 : STD_LOGIC;
  signal lineBuffer_1_U_n_50 : STD_LOGIC;
  signal lineBuffer_1_U_n_51 : STD_LOGIC;
  signal lineBuffer_1_U_n_52 : STD_LOGIC;
  signal lineBuffer_1_U_n_53 : STD_LOGIC;
  signal lineBuffer_1_U_n_54 : STD_LOGIC;
  signal lineBuffer_1_U_n_55 : STD_LOGIC;
  signal lineBuffer_1_U_n_56 : STD_LOGIC;
  signal lineBuffer_1_U_n_57 : STD_LOGIC;
  signal lineBuffer_1_U_n_58 : STD_LOGIC;
  signal lineBuffer_1_U_n_59 : STD_LOGIC;
  signal lineBuffer_1_U_n_60 : STD_LOGIC;
  signal lineBuffer_1_U_n_61 : STD_LOGIC;
  signal lineBuffer_1_U_n_62 : STD_LOGIC;
  signal lineBuffer_1_U_n_63 : STD_LOGIC;
  signal lineBuffer_1_U_n_64 : STD_LOGIC;
  signal lineBuffer_1_U_n_65 : STD_LOGIC;
  signal lineBuffer_1_U_n_66 : STD_LOGIC;
  signal lineBuffer_1_U_n_67 : STD_LOGIC;
  signal lineBuffer_1_U_n_68 : STD_LOGIC;
  signal lineBuffer_1_U_n_69 : STD_LOGIC;
  signal lineBuffer_1_U_n_70 : STD_LOGIC;
  signal lineBuffer_1_U_n_71 : STD_LOGIC;
  signal lineBuffer_1_U_n_72 : STD_LOGIC;
  signal lineBuffer_1_U_n_73 : STD_LOGIC;
  signal lineBuffer_1_U_n_74 : STD_LOGIC;
  signal lineBuffer_1_U_n_75 : STD_LOGIC;
  signal lineBuffer_1_U_n_76 : STD_LOGIC;
  signal lineBuffer_1_U_n_77 : STD_LOGIC;
  signal lineBuffer_1_U_n_78 : STD_LOGIC;
  signal lineBuffer_1_U_n_79 : STD_LOGIC;
  signal lineBuffer_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_1_ce1_local : STD_LOGIC;
  signal lineBuffer_1_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lineBuffer_1_we0_local : STD_LOGIC;
  signal lineBuffer_U_n_10 : STD_LOGIC;
  signal lineBuffer_U_n_100 : STD_LOGIC;
  signal lineBuffer_U_n_101 : STD_LOGIC;
  signal lineBuffer_U_n_102 : STD_LOGIC;
  signal lineBuffer_U_n_11 : STD_LOGIC;
  signal lineBuffer_U_n_12 : STD_LOGIC;
  signal lineBuffer_U_n_13 : STD_LOGIC;
  signal lineBuffer_U_n_14 : STD_LOGIC;
  signal lineBuffer_U_n_39 : STD_LOGIC;
  signal lineBuffer_U_n_40 : STD_LOGIC;
  signal lineBuffer_U_n_41 : STD_LOGIC;
  signal lineBuffer_U_n_42 : STD_LOGIC;
  signal lineBuffer_U_n_43 : STD_LOGIC;
  signal lineBuffer_U_n_44 : STD_LOGIC;
  signal lineBuffer_U_n_45 : STD_LOGIC;
  signal lineBuffer_U_n_46 : STD_LOGIC;
  signal lineBuffer_U_n_47 : STD_LOGIC;
  signal lineBuffer_U_n_48 : STD_LOGIC;
  signal lineBuffer_U_n_49 : STD_LOGIC;
  signal lineBuffer_U_n_50 : STD_LOGIC;
  signal lineBuffer_U_n_51 : STD_LOGIC;
  signal lineBuffer_U_n_52 : STD_LOGIC;
  signal lineBuffer_U_n_53 : STD_LOGIC;
  signal lineBuffer_U_n_54 : STD_LOGIC;
  signal lineBuffer_U_n_55 : STD_LOGIC;
  signal lineBuffer_U_n_56 : STD_LOGIC;
  signal lineBuffer_U_n_57 : STD_LOGIC;
  signal lineBuffer_U_n_58 : STD_LOGIC;
  signal lineBuffer_U_n_59 : STD_LOGIC;
  signal lineBuffer_U_n_60 : STD_LOGIC;
  signal lineBuffer_U_n_61 : STD_LOGIC;
  signal lineBuffer_U_n_62 : STD_LOGIC;
  signal lineBuffer_U_n_63 : STD_LOGIC;
  signal lineBuffer_U_n_64 : STD_LOGIC;
  signal lineBuffer_U_n_65 : STD_LOGIC;
  signal lineBuffer_U_n_66 : STD_LOGIC;
  signal lineBuffer_U_n_67 : STD_LOGIC;
  signal lineBuffer_U_n_68 : STD_LOGIC;
  signal lineBuffer_U_n_69 : STD_LOGIC;
  signal lineBuffer_U_n_7 : STD_LOGIC;
  signal lineBuffer_U_n_70 : STD_LOGIC;
  signal lineBuffer_U_n_71 : STD_LOGIC;
  signal lineBuffer_U_n_72 : STD_LOGIC;
  signal lineBuffer_U_n_73 : STD_LOGIC;
  signal lineBuffer_U_n_74 : STD_LOGIC;
  signal lineBuffer_U_n_75 : STD_LOGIC;
  signal lineBuffer_U_n_76 : STD_LOGIC;
  signal lineBuffer_U_n_77 : STD_LOGIC;
  signal lineBuffer_U_n_78 : STD_LOGIC;
  signal lineBuffer_U_n_79 : STD_LOGIC;
  signal lineBuffer_U_n_8 : STD_LOGIC;
  signal lineBuffer_U_n_80 : STD_LOGIC;
  signal lineBuffer_U_n_81 : STD_LOGIC;
  signal lineBuffer_U_n_82 : STD_LOGIC;
  signal lineBuffer_U_n_83 : STD_LOGIC;
  signal lineBuffer_U_n_84 : STD_LOGIC;
  signal lineBuffer_U_n_85 : STD_LOGIC;
  signal lineBuffer_U_n_86 : STD_LOGIC;
  signal lineBuffer_U_n_87 : STD_LOGIC;
  signal lineBuffer_U_n_88 : STD_LOGIC;
  signal lineBuffer_U_n_89 : STD_LOGIC;
  signal lineBuffer_U_n_9 : STD_LOGIC;
  signal lineBuffer_U_n_90 : STD_LOGIC;
  signal lineBuffer_U_n_91 : STD_LOGIC;
  signal lineBuffer_U_n_92 : STD_LOGIC;
  signal lineBuffer_U_n_93 : STD_LOGIC;
  signal lineBuffer_U_n_94 : STD_LOGIC;
  signal lineBuffer_U_n_95 : STD_LOGIC;
  signal lineBuffer_U_n_96 : STD_LOGIC;
  signal lineBuffer_U_n_97 : STD_LOGIC;
  signal lineBuffer_U_n_98 : STD_LOGIC;
  signal lineBuffer_U_n_99 : STD_LOGIC;
  signal lineBuffer_addr_reg_2166 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_0_09481392_i_fu_270 : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_09481392_i_fu_270_reg_n_5_[7]\ : STD_LOGIC;
  signal p_0_0_0948_114831494_i_fu_246 : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0948_114831494_i_fu_246_reg_n_5_[7]\ : STD_LOGIC;
  signal p_0_0_0948_21422_i_fu_282 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491389_i_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811492_i_fu_242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21419_i_fu_278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09501386_i_fu_262 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791490_i_fu_238 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_0_0950_21416_i_fu_274__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081497_i_fu_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141485_i_fu_226 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091499_i_fu_254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151487_i_fu_230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101501_i_fu_258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_2_0_0_09161489_i_fu_234__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal select_ln817_1_fu_1596_p3 : STD_LOGIC;
  signal select_ln818_1_fu_1631_p3 : STD_LOGIC;
  signal select_ln819_1_fu_1672_p3 : STD_LOGIC;
  signal select_ln820_1_fu_1707_p3 : STD_LOGIC;
  signal sext_ln817_fu_1645_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln820_fu_1686_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub_ln790_fu_1291_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \sub_ln791_fu_1327_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \sub_ln792_fu_1363_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \sub_ln793_fu_1399_p2__52\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal x_fu_222 : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln769_fu_1437_p1 : STD_LOGIC;
  signal \NLW_SRL_SIG_reg[0][23]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SRL_SIG_reg[0][23]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln817_fu_1649_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln817_fu_1649_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln820_1_fu_1740_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln820_1_fu_1740_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln820_fu_1725_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln820_fu_1725_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_enable_fu_1431_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_enable_fu_1431_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln796_fu_1441_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln796_fu_1441_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln797_fu_1467_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln797_fu_1467_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln798_fu_1493_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln798_fu_1493_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln799_fu_1519_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln799_fu_1519_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln800_fu_1545_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln800_fu_1545_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CH_reg_2344[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \CH_reg_2344[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \CH_reg_2344[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \CH_reg_2344[3]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \CH_reg_2344[4]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \CH_reg_2344[5]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \CH_reg_2344[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \CH_reg_2344[7]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_20\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_21\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_23\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_24\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3\ : label is "soft_lutpair305";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][23]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][23]_i_7\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln817_fu_1649_p2_carry__0_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln817_fu_1649_p2_carry__0_i_6\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \add_ln817_fu_1649_p2_carry__0_i_9\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_17 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_18 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_25 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_27 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_28 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_30 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_37 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of add_ln817_fu_1649_p2_carry_i_46 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \add_ln820_fu_1725_p2_carry__0_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln820_fu_1725_p2_carry__0_i_6\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_ln820_fu_1725_p2_carry__0_i_9\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_17 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_18 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_25 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_27 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_28 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_30 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_37 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of add_ln820_fu_1725_p2_carry_i_42 : label is "soft_lutpair294";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2201_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2\ : label is "soft_lutpair299";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of enable_fu_1431_p2_carry : label is 11;
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_13 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_14 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_17 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_18 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_23 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_24 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_25 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_26 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_28 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_30 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_31 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_33 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_35 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_36 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_37 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_38 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_45 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of enable_fu_1431_p2_carry_i_46 : label is "soft_lutpair273";
  attribute COMPARATOR_THRESHOLD of icmp_ln643_fu_864_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of icmp_ln796_fu_1441_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_11 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_13 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_16 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_17 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_19 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_20 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_22 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_23 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1441_p2_carry_i_27 : label is "soft_lutpair277";
  attribute COMPARATOR_THRESHOLD of icmp_ln797_fu_1467_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_11 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_13 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_16 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_17 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_19 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_20 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_22 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_23 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1467_p2_carry_i_27 : label is "soft_lutpair271";
  attribute COMPARATOR_THRESHOLD of icmp_ln798_fu_1493_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln799_fu_1519_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln800_fu_1545_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__0\ : label is "soft_lutpair299";
begin
  \CH_reg_2344_reg[7]_0\(23 downto 0) <= \^ch_reg_2344_reg[7]_0\(23 downto 0);
  q1(23 downto 0) <= \^q1\(23 downto 0);
\CH_reg_2344[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(0),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(0),
      O => CH_fu_1276_p3(0)
    );
\CH_reg_2344[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(1),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(1),
      O => CH_fu_1276_p3(1)
    );
\CH_reg_2344[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(2),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(2),
      O => CH_fu_1276_p3(2)
    );
\CH_reg_2344[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(3),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(3),
      O => CH_fu_1276_p3(3)
    );
\CH_reg_2344[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(4),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(4),
      O => CH_fu_1276_p3(4)
    );
\CH_reg_2344[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(5),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(5),
      O => CH_fu_1276_p3(5)
    );
\CH_reg_2344[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(6),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(6),
      O => CH_fu_1276_p3(6)
    );
\CH_reg_2344[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_reg_601(7),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_pix_4_reg_582(7),
      O => CH_fu_1276_p3(7)
    );
\CH_reg_2344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(0),
      Q => CH_reg_2344(0),
      R => '0'
    );
\CH_reg_2344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(1),
      Q => CH_reg_2344(1),
      R => '0'
    );
\CH_reg_2344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(2),
      Q => CH_reg_2344(2),
      R => '0'
    );
\CH_reg_2344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(3),
      Q => CH_reg_2344(3),
      R => '0'
    );
\CH_reg_2344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(4),
      Q => CH_reg_2344(4),
      R => '0'
    );
\CH_reg_2344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(5),
      Q => CH_reg_2344(5),
      R => '0'
    );
\CH_reg_2344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(6),
      Q => CH_reg_2344(6),
      R => '0'
    );
\CH_reg_2344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1276_p3(7),
      Q => CH_reg_2344(7),
      R => '0'
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(0),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(0),
      I4 => \SRL_SIG[0][0]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(0)
    );
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(0),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][0]_i_2_n_5\
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(0),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(0),
      I4 => \SRL_SIG[0][16]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(16)
    );
\SRL_SIG[0][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[0]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][16]_i_2_n_5\
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(1),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(1),
      I4 => \SRL_SIG[0][17]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(17)
    );
\SRL_SIG[0][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[1]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][17]_i_2_n_5\
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(2),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(2),
      I4 => \SRL_SIG[0][18]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(18)
    );
\SRL_SIG[0][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[2]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][18]_i_2_n_5\
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(3),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(3),
      I4 => \SRL_SIG[0][19]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(19)
    );
\SRL_SIG[0][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[3]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][19]_i_2_n_5\
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(1),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(1),
      I4 => \SRL_SIG[0][1]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(1)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(1),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][1]_i_2_n_5\
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(4),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(4),
      I4 => \SRL_SIG[0][20]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(20)
    );
\SRL_SIG[0][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[4]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][20]_i_2_n_5\
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(5),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(5),
      I4 => \SRL_SIG[0][21]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(21)
    );
\SRL_SIG[0][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[5]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][21]_i_2_n_5\
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(6),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(6),
      I4 => \SRL_SIG[0][22]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(22)
    );
\SRL_SIG[0][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[6]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][22]_i_2_n_5\
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => imgRB_full_n,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => Q(1),
      I3 => and_ln833_reg_2201_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3,
      O => full_n_reg(0)
    );
\SRL_SIG[0][23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55559AA66559"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(13),
      I1 => add_ln820_1_fu_1740_p2(5),
      I2 => \SRL_SIG[0][23]_i_20_n_5\,
      I3 => \SRL_SIG[0][23]_i_21_n_5\,
      I4 => add_ln820_1_fu_1740_p2(6),
      I5 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      O => \SRL_SIG[0][23]_i_10_n_5\
    );
\SRL_SIG[0][23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A69595A6"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(12),
      I1 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      I2 => add_ln820_1_fu_1740_p2(5),
      I3 => \SRL_SIG[0][23]_i_21_n_5\,
      I4 => \SRL_SIG[0][23]_i_22_n_5\,
      O => \SRL_SIG[0][23]_i_11_n_5\
    );
\SRL_SIG[0][23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A59669"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(11),
      I1 => \SRL_SIG[0][23]_i_23_n_5\,
      I2 => add_ln820_1_fu_1740_p2(4),
      I3 => \SRL_SIG[0][23]_i_24_n_5\,
      I4 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      O => \SRL_SIG[0][23]_i_12_n_5\
    );
\SRL_SIG[0][23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A5A5A5A5A5A5A5"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(10),
      I1 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      I2 => add_ln820_1_fu_1740_p2(3),
      I3 => add_ln820_1_fu_1740_p2(2),
      I4 => add_ln820_1_fu_1740_p2(0),
      I5 => add_ln820_1_fu_1740_p2(1),
      O => \SRL_SIG[0][23]_i_13_n_5\
    );
\SRL_SIG[0][23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA556A95"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(9),
      I1 => add_ln820_1_fu_1740_p2(1),
      I2 => add_ln820_1_fu_1740_p2(0),
      I3 => add_ln820_1_fu_1740_p2(2),
      I4 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      O => \SRL_SIG[0][23]_i_14_n_5\
    );
\SRL_SIG[0][23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A569"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(8),
      I1 => add_ln820_1_fu_1740_p2(0),
      I2 => add_ln820_1_fu_1740_p2(1),
      I3 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      O => \SRL_SIG[0][23]_i_15_n_5\
    );
\SRL_SIG[0][23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00042000"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(9),
      I1 => \SRL_SIG[0][23]_i_19_n_5\,
      I2 => add_ln820_1_fu_1740_p2(7),
      I3 => add_ln820_1_fu_1740_p2(8),
      I4 => \SRL_SIG[0][23]_i_18_n_5\,
      I5 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      O => \SRL_SIG[0][23]_i_16_n_5\
    );
\SRL_SIG[0][23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0420FBDF"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_18_n_5\,
      I1 => add_ln820_1_fu_1740_p2(7),
      I2 => \SRL_SIG[0][23]_i_19_n_5\,
      I3 => add_ln820_1_fu_1740_p2(8),
      I4 => add_ln820_1_fu_1740_p2(9),
      I5 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      O => \SRL_SIG[0][23]_i_17_n_5\
    );
\SRL_SIG[0][23]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(6),
      I1 => \SRL_SIG[0][23]_i_21_n_5\,
      I2 => \SRL_SIG[0][23]_i_23_n_5\,
      I3 => add_ln820_1_fu_1740_p2(4),
      I4 => add_ln820_1_fu_1740_p2(5),
      O => \SRL_SIG[0][23]_i_18_n_5\
    );
\SRL_SIG[0][23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_25_n_5\,
      I1 => add_ln820_1_fu_1740_p2(6),
      O => \SRL_SIG[0][23]_i_19_n_5\
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][23]_i_3_n_5\,
      I1 => CH_reg_2344(7),
      I2 => \SRL_SIG[0][23]_i_4_n_5\,
      I3 => CV_fu_1798_p2(7),
      I4 => \SRL_SIG[0][23]_i_6_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(23)
    );
\SRL_SIG[0][23]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(3),
      I1 => add_ln820_1_fu_1740_p2(1),
      I2 => add_ln820_1_fu_1740_p2(0),
      I3 => add_ln820_1_fu_1740_p2(2),
      I4 => add_ln820_1_fu_1740_p2(4),
      O => \SRL_SIG[0][23]_i_20_n_5\
    );
\SRL_SIG[0][23]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(4),
      I1 => add_ln820_1_fu_1740_p2(2),
      I2 => add_ln820_1_fu_1740_p2(0),
      I3 => add_ln820_1_fu_1740_p2(1),
      I4 => add_ln820_1_fu_1740_p2(3),
      O => \SRL_SIG[0][23]_i_21_n_5\
    );
\SRL_SIG[0][23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(3),
      I1 => add_ln820_1_fu_1740_p2(1),
      I2 => add_ln820_1_fu_1740_p2(0),
      I3 => add_ln820_1_fu_1740_p2(2),
      I4 => add_ln820_1_fu_1740_p2(4),
      I5 => add_ln820_1_fu_1740_p2(5),
      O => \SRL_SIG[0][23]_i_22_n_5\
    );
\SRL_SIG[0][23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(2),
      I1 => add_ln820_1_fu_1740_p2(0),
      I2 => add_ln820_1_fu_1740_p2(1),
      I3 => add_ln820_1_fu_1740_p2(3),
      O => \SRL_SIG[0][23]_i_23_n_5\
    );
\SRL_SIG[0][23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(2),
      I1 => add_ln820_1_fu_1740_p2(0),
      I2 => add_ln820_1_fu_1740_p2(1),
      I3 => add_ln820_1_fu_1740_p2(3),
      O => \SRL_SIG[0][23]_i_24_n_5\
    );
\SRL_SIG[0][23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1740_p2(5),
      I1 => add_ln820_1_fu_1740_p2(4),
      I2 => add_ln820_1_fu_1740_p2(2),
      I3 => add_ln820_1_fu_1740_p2(0),
      I4 => add_ln820_1_fu_1740_p2(1),
      I5 => add_ln820_1_fu_1740_p2(3),
      O => \SRL_SIG[0][23]_i_25_n_5\
    );
\SRL_SIG[0][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => red_i_reg_560,
      I1 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I2 => icmp_ln633_reg_2158_pp0_iter2_reg,
      O => \SRL_SIG[0][23]_i_3_n_5\
    );
\SRL_SIG[0][23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => red_i_reg_560,
      I1 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I2 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I3 => CV_fu_1798_p2(9),
      I4 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][23]_i_4_n_5\
    );
\SRL_SIG[0][23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAACAAA0AAA0A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[7]\,
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][23]_i_6_n_5\
    );
\SRL_SIG[0][23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A596A5A596A5A5"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(15),
      I1 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      I2 => add_ln820_1_fu_1740_p2(8),
      I3 => \SRL_SIG[0][23]_i_18_n_5\,
      I4 => add_ln820_1_fu_1740_p2(7),
      I5 => \SRL_SIG[0][23]_i_19_n_5\,
      O => \SRL_SIG[0][23]_i_8_n_5\
    );
\SRL_SIG[0][23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA556996"
    )
        port map (
      I0 => \^ch_reg_2344_reg[7]_0\(14),
      I1 => \SRL_SIG[0][23]_i_18_n_5\,
      I2 => \SRL_SIG[0][23]_i_19_n_5\,
      I3 => add_ln820_1_fu_1740_p2(7),
      I4 => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      O => \SRL_SIG[0][23]_i_9_n_5\
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(2),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(2),
      I4 => \SRL_SIG[0][2]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(2)
    );
\SRL_SIG[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(2),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][2]_i_2_n_5\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(3),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(3),
      I4 => \SRL_SIG[0][3]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(3),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][3]_i_2_n_5\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(4),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(4),
      I4 => \SRL_SIG[0][4]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(4)
    );
\SRL_SIG[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(4),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][4]_i_2_n_5\
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(5),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(5),
      I4 => \SRL_SIG[0][5]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(5)
    );
\SRL_SIG[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(5),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][5]_i_2_n_5\
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(6),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(6),
      I4 => \SRL_SIG[0][6]_i_2_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(6)
    );
\SRL_SIG[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(6),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][6]_i_2_n_5\
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_2_n_5\,
      I1 => CV_fu_1798_p2(7),
      I2 => \SRL_SIG[0][7]_i_3_n_5\,
      I3 => CH_reg_2344(7),
      I4 => \SRL_SIG[0][7]_i_4_n_5\,
      O => \^ch_reg_2344_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => red_i_reg_560,
      I1 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I2 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I3 => CV_fu_1798_p2(9),
      I4 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][7]_i_2_n_5\
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => red_i_reg_560,
      I1 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I2 => icmp_ln633_reg_2158_pp0_iter2_reg,
      O => \SRL_SIG[0][7]_i_3_n_5\
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA3AAA0AAA0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_r_1_reg_741(7),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2197_pp0_iter2_reg,
      I3 => icmp_ln633_reg_2158_pp0_iter2_reg,
      I4 => CV_fu_1798_p2(9),
      I5 => CV_fu_1798_p2(8),
      O => \SRL_SIG[0][7]_i_4_n_5\
    );
\SRL_SIG_reg[0][23]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \SRL_SIG_reg[0][23]_i_5_n_5\,
      CO(6) => \SRL_SIG_reg[0][23]_i_5_n_6\,
      CO(5) => \SRL_SIG_reg[0][23]_i_5_n_7\,
      CO(4) => \SRL_SIG_reg[0][23]_i_5_n_8\,
      CO(3) => \SRL_SIG_reg[0][23]_i_5_n_9\,
      CO(2) => \SRL_SIG_reg[0][23]_i_5_n_10\,
      CO(1) => \SRL_SIG_reg[0][23]_i_5_n_11\,
      CO(0) => \SRL_SIG_reg[0][23]_i_5_n_12\,
      DI(7 downto 0) => \^ch_reg_2344_reg[7]_0\(15 downto 8),
      O(7 downto 0) => CV_fu_1798_p2(7 downto 0),
      S(7) => \SRL_SIG[0][23]_i_8_n_5\,
      S(6) => \SRL_SIG[0][23]_i_9_n_5\,
      S(5) => \SRL_SIG[0][23]_i_10_n_5\,
      S(4) => \SRL_SIG[0][23]_i_11_n_5\,
      S(3) => \SRL_SIG[0][23]_i_12_n_5\,
      S(2) => \SRL_SIG[0][23]_i_13_n_5\,
      S(1) => \SRL_SIG[0][23]_i_14_n_5\,
      S(0) => \SRL_SIG[0][23]_i_15_n_5\
    );
\SRL_SIG_reg[0][23]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \SRL_SIG_reg[0][23]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_SRL_SIG_reg[0][23]_i_7_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \SRL_SIG_reg[0][23]_i_7_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_SRL_SIG_reg[0][23]_i_7_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => CV_fu_1798_p2(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1) => \SRL_SIG[0][23]_i_16_n_5\,
      S(0) => \SRL_SIG[0][23]_i_17_n_5\
    );
add_ln817_fu_1649_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln817_fu_1649_p2_carry_n_5,
      CO(6) => add_ln817_fu_1649_p2_carry_n_6,
      CO(5) => add_ln817_fu_1649_p2_carry_n_7,
      CO(4) => add_ln817_fu_1649_p2_carry_n_8,
      CO(3) => add_ln817_fu_1649_p2_carry_n_9,
      CO(2) => add_ln817_fu_1649_p2_carry_n_10,
      CO(1) => add_ln817_fu_1649_p2_carry_n_11,
      CO(0) => add_ln817_fu_1649_p2_carry_n_12,
      DI(7 downto 0) => sext_ln817_fu_1645_p1(7 downto 0),
      O(7 downto 0) => add_ln817_fu_1649_p2(7 downto 0),
      S(7) => add_ln817_fu_1649_p2_carry_i_9_n_5,
      S(6) => add_ln817_fu_1649_p2_carry_i_10_n_5,
      S(5) => add_ln817_fu_1649_p2_carry_i_11_n_5,
      S(4) => add_ln817_fu_1649_p2_carry_i_12_n_5,
      S(3) => add_ln817_fu_1649_p2_carry_i_13_n_5,
      S(2) => add_ln817_fu_1649_p2_carry_i_14_n_5,
      S(1) => add_ln817_fu_1649_p2_carry_i_15_n_5,
      S(0) => add_ln817_fu_1649_p2_carry_i_16_n_5
    );
\add_ln817_fu_1649_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln817_fu_1649_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln817_fu_1649_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln817_fu_1649_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln817_fu_1649_p2_carry__0_i_1_n_5\,
      O(7 downto 2) => \NLW_add_ln817_fu_1649_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln817_fu_1649_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln817_fu_1649_p2_carry__0_i_2_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3B3FBFBFBB3FB"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_17_n_5,
      I1 => select_ln818_1_fu_1631_p3,
      I2 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(7),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(7),
      O => \add_ln817_fu_1649_p2_carry__0_i_1_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010101010101FE"
    )
        port map (
      I0 => \add_ln817_fu_1649_p2_carry__0_i_3_n_5\,
      I1 => \add_ln817_fu_1649_p2_carry__0_i_4_n_5\,
      I2 => \add_ln817_fu_1649_p2_carry__0_i_5_n_5\,
      I3 => \add_ln817_fu_1649_p2_carry__0_i_6_n_5\,
      I4 => \add_ln817_fu_1649_p2_carry__0_i_7_n_5\,
      I5 => \add_ln817_fu_1649_p2_carry__0_i_8_n_5\,
      O => \add_ln817_fu_1649_p2_carry__0_i_2_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(7),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_downleft_reg_573(7),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      I4 => select_ln818_1_fu_1631_p3,
      O => \add_ln817_fu_1649_p2_carry__0_i_3_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8A00088808"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      I2 => ap_phi_reg_pp0_iter2_downleft_reg_573(6),
      I3 => red_i_reg_560,
      I4 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(6),
      I5 => add_ln817_fu_1649_p2_carry_i_19_n_5,
      O => \add_ln817_fu_1649_p2_carry__0_i_4_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D001D000000"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_reg_573(7),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(7),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      I4 => \add_ln817_fu_1649_p2_carry__0_i_9_n_5\,
      I5 => add_ln817_fu_1649_p2_carry_i_19_n_5,
      O => \add_ln817_fu_1649_p2_carry__0_i_5_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(7),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_upleft_reg_628(7),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      I4 => select_ln817_1_fu_1596_p3,
      O => \add_ln817_fu_1649_p2_carry__0_i_6_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8A00088808"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I2 => ap_phi_reg_pp0_iter2_upleft_reg_628(6),
      I3 => red_i_reg_560,
      I4 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(6),
      I5 => add_ln817_fu_1649_p2_carry_i_31_n_5,
      O => \add_ln817_fu_1649_p2_carry__0_i_7_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D001D000000"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_reg_628(7),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(7),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I4 => add_ln817_fu_1649_p2_carry_i_30_n_5,
      I5 => add_ln817_fu_1649_p2_carry_i_31_n_5,
      O => \add_ln817_fu_1649_p2_carry__0_i_8_n_5\
    );
\add_ln817_fu_1649_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(6),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_downleft_reg_573(6),
      O => \add_ln817_fu_1649_p2_carry__0_i_9_n_5\
    );
add_ln817_fu_1649_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_17_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      I2 => select_ln818_1_fu_1631_p3,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(7),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(7),
      O => sext_ln817_fu_1645_p1(7)
    );
add_ln817_fu_1649_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A9A9A6A"
    )
        port map (
      I0 => sext_ln817_fu_1645_p1(6),
      I1 => add_ln817_fu_1649_p2_carry_i_30_n_5,
      I2 => select_ln817_1_fu_1596_p3,
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I4 => add_ln817_fu_1649_p2_carry_i_31_n_5,
      O => add_ln817_fu_1649_p2_carry_i_10_n_5
    );
add_ln817_fu_1649_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AAAAA9A95AAAA"
    )
        port map (
      I0 => sext_ln817_fu_1645_p1(5),
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(5),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(5),
      I4 => select_ln817_1_fu_1596_p3,
      I5 => add_ln817_fu_1649_p2_carry_i_32_n_5,
      O => add_ln817_fu_1649_p2_carry_i_11_n_5
    );
add_ln817_fu_1649_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AAAAA9A95AAAA"
    )
        port map (
      I0 => sext_ln817_fu_1645_p1(4),
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(4),
      I4 => select_ln817_1_fu_1596_p3,
      I5 => add_ln817_fu_1649_p2_carry_i_33_n_5,
      O => add_ln817_fu_1649_p2_carry_i_12_n_5
    );
add_ln817_fu_1649_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AAAAA9A95AAAA"
    )
        port map (
      I0 => sext_ln817_fu_1645_p1(3),
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(3),
      I4 => select_ln817_1_fu_1596_p3,
      I5 => add_ln817_fu_1649_p2_carry_i_34_n_5,
      O => add_ln817_fu_1649_p2_carry_i_13_n_5
    );
add_ln817_fu_1649_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A95AAAAAAAA"
    )
        port map (
      I0 => sext_ln817_fu_1645_p1(2),
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(2),
      I4 => add_ln817_fu_1649_p2_carry_i_35_n_5,
      I5 => select_ln817_1_fu_1596_p3,
      O => add_ln817_fu_1649_p2_carry_i_14_n_5
    );
add_ln817_fu_1649_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996AAAA"
    )
        port map (
      I0 => sext_ln817_fu_1645_p1(1),
      I1 => add_ln817_fu_1649_p2_carry_i_36_n_5,
      I2 => add_ln817_fu_1649_p2_carry_i_37_n_5,
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I4 => select_ln817_1_fu_1596_p3,
      O => add_ln817_fu_1649_p2_carry_i_15_n_5
    );
add_ln817_fu_1649_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66AA6A6A66A6A6A"
    )
        port map (
      I0 => sext_ln817_fu_1645_p1(0),
      I1 => select_ln817_1_fu_1596_p3,
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(0),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_upleft_reg_628(0),
      O => add_ln817_fu_1649_p2_carry_i_16_n_5
    );
add_ln817_fu_1649_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(6),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(6),
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      O => add_ln817_fu_1649_p2_carry_i_17_n_5
    );
add_ln817_fu_1649_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_38_n_5,
      I1 => add_ln817_fu_1649_p2_carry_i_39_n_5,
      I2 => add_ln817_fu_1649_p2_carry_i_40_n_5,
      O => select_ln818_1_fu_1631_p3
    );
add_ln817_fu_1649_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_20_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(5),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(5),
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      O => add_ln817_fu_1649_p2_carry_i_19_n_5
    );
add_ln817_fu_1649_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      I2 => select_ln818_1_fu_1631_p3,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(6),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(6),
      O => sext_ln817_fu_1645_p1(6)
    );
add_ln817_fu_1649_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_21_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(4),
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(4),
      O => add_ln817_fu_1649_p2_carry_i_20_n_5
    );
add_ln817_fu_1649_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_22_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(3),
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      O => add_ln817_fu_1649_p2_carry_i_21_n_5
    );
add_ln817_fu_1649_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_23_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(2),
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(2),
      O => add_ln817_fu_1649_p2_carry_i_22_n_5
    );
add_ln817_fu_1649_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E888EEE"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_24_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      I2 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(1),
      I3 => red_i_reg_560,
      I4 => ap_phi_reg_pp0_iter2_downleft_reg_573(1),
      O => add_ln817_fu_1649_p2_carry_i_23_n_5
    );
add_ln817_fu_1649_p2_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_reg_573(0),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(0),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      O => add_ln817_fu_1649_p2_carry_i_24_n_5
    );
add_ln817_fu_1649_p2_carry_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(7),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_downleft_reg_573(7),
      O => add_ln817_fu_1649_p2_carry_i_25_n_5
    );
add_ln817_fu_1649_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_573(6),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(6),
      I4 => add_ln817_fu_1649_p2_carry_i_19_n_5,
      I5 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      O => add_ln817_fu_1649_p2_carry_i_26_n_5
    );
add_ln817_fu_1649_p2_carry_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(7),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_upleft_reg_628(7),
      O => add_ln817_fu_1649_p2_carry_i_27_n_5
    );
add_ln817_fu_1649_p2_carry_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_41_n_5,
      I1 => add_ln817_fu_1649_p2_carry_i_42_n_5,
      I2 => add_ln817_fu_1649_p2_carry_i_39_n_5,
      O => select_ln817_1_fu_1596_p3
    );
add_ln817_fu_1649_p2_carry_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(6),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(6),
      I4 => add_ln817_fu_1649_p2_carry_i_31_n_5,
      I5 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      O => add_ln817_fu_1649_p2_carry_i_29_n_5
    );
add_ln817_fu_1649_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_20_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      I2 => select_ln818_1_fu_1631_p3,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(5),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(5),
      O => sext_ln817_fu_1645_p1(5)
    );
add_ln817_fu_1649_p2_carry_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(6),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_upleft_reg_628(6),
      O => add_ln817_fu_1649_p2_carry_i_30_n_5
    );
add_ln817_fu_1649_p2_carry_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_43_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(5),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(5),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      O => add_ln817_fu_1649_p2_carry_i_31_n_5
    );
add_ln817_fu_1649_p2_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(4),
      I4 => add_ln817_fu_1649_p2_carry_i_44_n_5,
      I5 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      O => add_ln817_fu_1649_p2_carry_i_32_n_5
    );
add_ln817_fu_1649_p2_carry_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(3),
      I4 => add_ln817_fu_1649_p2_carry_i_45_n_5,
      I5 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      O => add_ln817_fu_1649_p2_carry_i_33_n_5
    );
add_ln817_fu_1649_p2_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(2),
      I4 => add_ln817_fu_1649_p2_carry_i_46_n_5,
      I5 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      O => add_ln817_fu_1649_p2_carry_i_34_n_5
    );
add_ln817_fu_1649_p2_carry_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2FFFF1D1D00"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_reg_628(1),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(1),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I4 => add_ln817_fu_1649_p2_carry_i_36_n_5,
      I5 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      O => add_ln817_fu_1649_p2_carry_i_35_n_5
    );
add_ln817_fu_1649_p2_carry_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_reg_628(0),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(0),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      O => add_ln817_fu_1649_p2_carry_i_36_n_5
    );
add_ln817_fu_1649_p2_carry_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(1),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_upleft_reg_628(1),
      O => add_ln817_fu_1649_p2_carry_i_37_n_5
    );
add_ln817_fu_1649_p2_carry_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => p_4_in,
      I3 => zext_ln769_fu_1437_p1,
      I4 => icmp_ln772_reg_2197_pp0_iter1_reg,
      I5 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln817_fu_1649_p2_carry_i_38_n_5
    );
add_ln817_fu_1649_p2_carry_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => icmp_ln796_fu_1441_p2_carry_n_9,
      I4 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      I5 => icmp_ln772_reg_2197_pp0_iter1_reg,
      O => add_ln817_fu_1649_p2_carry_i_39_n_5
    );
add_ln817_fu_1649_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_21_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(4),
      I2 => select_ln818_1_fu_1631_p3,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(4),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(4),
      O => sext_ln817_fu_1645_p1(4)
    );
add_ln817_fu_1649_p2_carry_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_n_9,
      I1 => p_4_in,
      I2 => p_3_in,
      I3 => zext_ln769_fu_1437_p1,
      I4 => icmp_ln772_reg_2197_pp0_iter1_reg,
      I5 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln817_fu_1649_p2_carry_i_40_n_5
    );
add_ln817_fu_1649_p2_carry_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_n_9,
      I1 => p_4_in,
      I2 => p_3_in,
      I3 => zext_ln769_fu_1437_p1,
      I4 => icmp_ln772_reg_2197_pp0_iter1_reg,
      I5 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln817_fu_1649_p2_carry_i_41_n_5
    );
add_ln817_fu_1649_p2_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => p_1_in,
      I1 => p_4_in,
      I2 => p_2_in,
      I3 => zext_ln769_fu_1437_p1,
      I4 => icmp_ln772_reg_2197_pp0_iter1_reg,
      I5 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln817_fu_1649_p2_carry_i_42_n_5
    );
add_ln817_fu_1649_p2_carry_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_44_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(4),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      O => add_ln817_fu_1649_p2_carry_i_43_n_5
    );
add_ln817_fu_1649_p2_carry_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_45_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(3),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      O => add_ln817_fu_1649_p2_carry_i_44_n_5
    );
add_ln817_fu_1649_p2_carry_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_46_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_reg_628(2),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      O => add_ln817_fu_1649_p2_carry_i_45_n_5
    );
add_ln817_fu_1649_p2_carry_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E888EEE"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_36_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I2 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(1),
      I3 => red_i_reg_560,
      I4 => ap_phi_reg_pp0_iter2_upleft_reg_628(1),
      O => add_ln817_fu_1649_p2_carry_i_46_n_5
    );
add_ln817_fu_1649_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_22_n_5,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      I2 => select_ln818_1_fu_1631_p3,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(3),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(3),
      O => sext_ln817_fu_1645_p1(3)
    );
add_ln817_fu_1649_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828288282822882"
    )
        port map (
      I0 => select_ln818_1_fu_1631_p3,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(2),
      I2 => add_ln817_fu_1649_p2_carry_i_23_n_5,
      I3 => ap_phi_reg_pp0_iter2_downleft_reg_573(2),
      I4 => red_i_reg_560,
      I5 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(2),
      O => sext_ln817_fu_1645_p1(2)
    );
add_ln817_fu_1649_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2822288882888222"
    )
        port map (
      I0 => select_ln818_1_fu_1631_p3,
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      I2 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(1),
      I3 => red_i_reg_560,
      I4 => ap_phi_reg_pp0_iter2_downleft_reg_573(1),
      I5 => add_ln817_fu_1649_p2_carry_i_24_n_5,
      O => sext_ln817_fu_1645_p1(1)
    );
add_ln817_fu_1649_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE20000"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_reg_573(0),
      I1 => red_i_reg_560,
      I2 => ap_phi_reg_pp0_iter2_downleft_2_reg_555(0),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I4 => select_ln818_1_fu_1631_p3,
      O => sext_ln817_fu_1645_p1(0)
    );
add_ln817_fu_1649_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48B74848B7484848"
    )
        port map (
      I0 => add_ln817_fu_1649_p2_carry_i_25_n_5,
      I1 => select_ln818_1_fu_1631_p3,
      I2 => add_ln817_fu_1649_p2_carry_i_26_n_5,
      I3 => add_ln817_fu_1649_p2_carry_i_27_n_5,
      I4 => select_ln817_1_fu_1596_p3,
      I5 => add_ln817_fu_1649_p2_carry_i_29_n_5,
      O => add_ln817_fu_1649_p2_carry_i_9_n_5
    );
\add_ln817_reg_2353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(0),
      Q => add_ln817_reg_2353(0),
      R => '0'
    );
\add_ln817_reg_2353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(1),
      Q => add_ln817_reg_2353(1),
      R => '0'
    );
\add_ln817_reg_2353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(2),
      Q => add_ln817_reg_2353(2),
      R => '0'
    );
\add_ln817_reg_2353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(3),
      Q => add_ln817_reg_2353(3),
      R => '0'
    );
\add_ln817_reg_2353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(4),
      Q => add_ln817_reg_2353(4),
      R => '0'
    );
\add_ln817_reg_2353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(5),
      Q => add_ln817_reg_2353(5),
      R => '0'
    );
\add_ln817_reg_2353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(6),
      Q => add_ln817_reg_2353(6),
      R => '0'
    );
\add_ln817_reg_2353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(7),
      Q => add_ln817_reg_2353(7),
      R => '0'
    );
\add_ln817_reg_2353_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(8),
      Q => add_ln817_reg_2353(8),
      R => '0'
    );
\add_ln817_reg_2353_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln817_fu_1649_p2(9),
      Q => add_ln817_reg_2353(9),
      R => '0'
    );
add_ln820_1_fu_1740_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln820_1_fu_1740_p2_carry_n_5,
      CO(6) => add_ln820_1_fu_1740_p2_carry_n_6,
      CO(5) => add_ln820_1_fu_1740_p2_carry_n_7,
      CO(4) => add_ln820_1_fu_1740_p2_carry_n_8,
      CO(3) => add_ln820_1_fu_1740_p2_carry_n_9,
      CO(2) => add_ln820_1_fu_1740_p2_carry_n_10,
      CO(1) => add_ln820_1_fu_1740_p2_carry_n_11,
      CO(0) => add_ln820_1_fu_1740_p2_carry_n_12,
      DI(7 downto 0) => add_ln820_reg_2358(7 downto 0),
      O(7 downto 0) => add_ln820_1_fu_1740_p2(7 downto 0),
      S(7) => add_ln820_1_fu_1740_p2_carry_i_1_n_5,
      S(6) => add_ln820_1_fu_1740_p2_carry_i_2_n_5,
      S(5) => add_ln820_1_fu_1740_p2_carry_i_3_n_5,
      S(4) => add_ln820_1_fu_1740_p2_carry_i_4_n_5,
      S(3) => add_ln820_1_fu_1740_p2_carry_i_5_n_5,
      S(2) => add_ln820_1_fu_1740_p2_carry_i_6_n_5,
      S(1) => add_ln820_1_fu_1740_p2_carry_i_7_n_5,
      S(0) => add_ln820_1_fu_1740_p2_carry_i_8_n_5
    );
\add_ln820_1_fu_1740_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln820_1_fu_1740_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln820_1_fu_1740_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \add_ln820_1_fu_1740_p2_carry__0_n_10\,
      CO(1) => \NLW_add_ln820_1_fu_1740_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \add_ln820_1_fu_1740_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln820_1_fu_1740_p2_carry__0_i_1_n_5\,
      DI(0) => add_ln820_reg_2358(8),
      O(7 downto 2) => \NLW_add_ln820_1_fu_1740_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln820_1_fu_1740_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln820_1_fu_1740_p2_carry__0_i_2_n_5\,
      S(0) => \add_ln820_1_fu_1740_p2_carry__0_i_3_n_5\
    );
\add_ln820_1_fu_1740_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln820_reg_2358(9),
      O => \add_ln820_1_fu_1740_p2_carry__0_i_1_n_5\
    );
\add_ln820_1_fu_1740_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(9),
      I1 => add_ln817_reg_2353(9),
      O => \add_ln820_1_fu_1740_p2_carry__0_i_2_n_5\
    );
\add_ln820_1_fu_1740_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(8),
      I1 => add_ln817_reg_2353(8),
      O => \add_ln820_1_fu_1740_p2_carry__0_i_3_n_5\
    );
add_ln820_1_fu_1740_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(7),
      I1 => add_ln817_reg_2353(7),
      O => add_ln820_1_fu_1740_p2_carry_i_1_n_5
    );
add_ln820_1_fu_1740_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(6),
      I1 => add_ln817_reg_2353(6),
      O => add_ln820_1_fu_1740_p2_carry_i_2_n_5
    );
add_ln820_1_fu_1740_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(5),
      I1 => add_ln817_reg_2353(5),
      O => add_ln820_1_fu_1740_p2_carry_i_3_n_5
    );
add_ln820_1_fu_1740_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(4),
      I1 => add_ln817_reg_2353(4),
      O => add_ln820_1_fu_1740_p2_carry_i_4_n_5
    );
add_ln820_1_fu_1740_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(3),
      I1 => add_ln817_reg_2353(3),
      O => add_ln820_1_fu_1740_p2_carry_i_5_n_5
    );
add_ln820_1_fu_1740_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(2),
      I1 => add_ln817_reg_2353(2),
      O => add_ln820_1_fu_1740_p2_carry_i_6_n_5
    );
add_ln820_1_fu_1740_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(1),
      I1 => add_ln817_reg_2353(1),
      O => add_ln820_1_fu_1740_p2_carry_i_7_n_5
    );
add_ln820_1_fu_1740_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln820_reg_2358(0),
      I1 => add_ln817_reg_2353(0),
      O => add_ln820_1_fu_1740_p2_carry_i_8_n_5
    );
add_ln820_fu_1725_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln820_fu_1725_p2_carry_n_5,
      CO(6) => add_ln820_fu_1725_p2_carry_n_6,
      CO(5) => add_ln820_fu_1725_p2_carry_n_7,
      CO(4) => add_ln820_fu_1725_p2_carry_n_8,
      CO(3) => add_ln820_fu_1725_p2_carry_n_9,
      CO(2) => add_ln820_fu_1725_p2_carry_n_10,
      CO(1) => add_ln820_fu_1725_p2_carry_n_11,
      CO(0) => add_ln820_fu_1725_p2_carry_n_12,
      DI(7 downto 0) => sext_ln820_fu_1686_p1(7 downto 0),
      O(7 downto 0) => add_ln820_fu_1725_p2(7 downto 0),
      S(7) => add_ln820_fu_1725_p2_carry_i_9_n_5,
      S(6) => add_ln820_fu_1725_p2_carry_i_10_n_5,
      S(5) => add_ln820_fu_1725_p2_carry_i_11_n_5,
      S(4) => add_ln820_fu_1725_p2_carry_i_12_n_5,
      S(3) => add_ln820_fu_1725_p2_carry_i_13_n_5,
      S(2) => add_ln820_fu_1725_p2_carry_i_14_n_5,
      S(1) => add_ln820_fu_1725_p2_carry_i_15_n_5,
      S(0) => add_ln820_fu_1725_p2_carry_i_16_n_5
    );
\add_ln820_fu_1725_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln820_fu_1725_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln820_fu_1725_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln820_fu_1725_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln820_fu_1725_p2_carry__0_i_1_n_5\,
      O(7 downto 2) => \NLW_add_ln820_fu_1725_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln820_fu_1725_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln820_fu_1725_p2_carry__0_i_2_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3B3FBFBFBB3FB"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_17_n_5,
      I1 => select_ln819_1_fu_1672_p3,
      I2 => p_0_1_0_0_09151487_i_fu_230(7),
      I3 => p_0_0_0_0_09141485_i_fu_226(7),
      I4 => red_i_reg_560,
      I5 => \p_0_2_0_0_09161489_i_fu_234__0\(7),
      O => \add_ln820_fu_1725_p2_carry__0_i_1_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010101010101FE"
    )
        port map (
      I0 => \add_ln820_fu_1725_p2_carry__0_i_3_n_5\,
      I1 => \add_ln820_fu_1725_p2_carry__0_i_4_n_5\,
      I2 => \add_ln820_fu_1725_p2_carry__0_i_5_n_5\,
      I3 => \add_ln820_fu_1725_p2_carry__0_i_6_n_5\,
      I4 => \add_ln820_fu_1725_p2_carry__0_i_7_n_5\,
      I5 => \add_ln820_fu_1725_p2_carry__0_i_8_n_5\,
      O => \add_ln820_fu_1725_p2_carry__0_i_2_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234__0\(7),
      I1 => red_i_reg_560,
      I2 => p_0_0_0_0_09141485_i_fu_226(7),
      I3 => p_0_1_0_0_09151487_i_fu_230(7),
      I4 => select_ln819_1_fu_1672_p3,
      O => \add_ln820_fu_1725_p2_carry__0_i_3_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8A00088808"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(7),
      I1 => p_0_1_0_0_09151487_i_fu_230(6),
      I2 => p_0_0_0_0_09141485_i_fu_226(6),
      I3 => red_i_reg_560,
      I4 => \p_0_2_0_0_09161489_i_fu_234__0\(6),
      I5 => add_ln820_fu_1725_p2_carry_i_19_n_5,
      O => \add_ln820_fu_1725_p2_carry__0_i_4_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D001D000000"
    )
        port map (
      I0 => p_0_0_0_0_09141485_i_fu_226(7),
      I1 => red_i_reg_560,
      I2 => \p_0_2_0_0_09161489_i_fu_234__0\(7),
      I3 => p_0_1_0_0_09151487_i_fu_230(6),
      I4 => \add_ln820_fu_1725_p2_carry__0_i_9_n_5\,
      I5 => add_ln820_fu_1725_p2_carry_i_19_n_5,
      O => \add_ln820_fu_1725_p2_carry__0_i_5_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => p_0_2_0_0_09101501_i_fu_258(7),
      I1 => red_i_reg_560,
      I2 => p_0_0_0_0_09081497_i_fu_250(7),
      I3 => p_0_1_0_0_09091499_i_fu_254(7),
      I4 => select_ln820_1_fu_1707_p3,
      O => \add_ln820_fu_1725_p2_carry__0_i_6_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8A00088808"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(7),
      I1 => p_0_1_0_0_09091499_i_fu_254(6),
      I2 => p_0_0_0_0_09081497_i_fu_250(6),
      I3 => red_i_reg_560,
      I4 => p_0_2_0_0_09101501_i_fu_258(6),
      I5 => add_ln820_fu_1725_p2_carry_i_31_n_5,
      O => \add_ln820_fu_1725_p2_carry__0_i_7_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D001D000000"
    )
        port map (
      I0 => p_0_0_0_0_09081497_i_fu_250(7),
      I1 => red_i_reg_560,
      I2 => p_0_2_0_0_09101501_i_fu_258(7),
      I3 => p_0_1_0_0_09091499_i_fu_254(6),
      I4 => add_ln820_fu_1725_p2_carry_i_30_n_5,
      I5 => add_ln820_fu_1725_p2_carry_i_31_n_5,
      O => \add_ln820_fu_1725_p2_carry__0_i_8_n_5\
    );
\add_ln820_fu_1725_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234__0\(6),
      I1 => red_i_reg_560,
      I2 => p_0_0_0_0_09141485_i_fu_226(6),
      O => \add_ln820_fu_1725_p2_carry__0_i_9_n_5\
    );
add_ln820_fu_1725_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_17_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(7),
      I2 => select_ln819_1_fu_1672_p3,
      I3 => p_0_0_0_0_09141485_i_fu_226(7),
      I4 => red_i_reg_560,
      I5 => \p_0_2_0_0_09161489_i_fu_234__0\(7),
      O => sext_ln820_fu_1686_p1(7)
    );
add_ln820_fu_1725_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A9A9A6A"
    )
        port map (
      I0 => sext_ln820_fu_1686_p1(6),
      I1 => add_ln820_fu_1725_p2_carry_i_30_n_5,
      I2 => select_ln820_1_fu_1707_p3,
      I3 => p_0_1_0_0_09091499_i_fu_254(6),
      I4 => add_ln820_fu_1725_p2_carry_i_31_n_5,
      O => add_ln820_fu_1725_p2_carry_i_10_n_5
    );
add_ln820_fu_1725_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AAAAA9A95AAAA"
    )
        port map (
      I0 => sext_ln820_fu_1686_p1(5),
      I1 => p_0_2_0_0_09101501_i_fu_258(5),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(5),
      I4 => select_ln820_1_fu_1707_p3,
      I5 => add_ln820_fu_1725_p2_carry_i_32_n_5,
      O => add_ln820_fu_1725_p2_carry_i_11_n_5
    );
add_ln820_fu_1725_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AAAAA9A95AAAA"
    )
        port map (
      I0 => sext_ln820_fu_1686_p1(4),
      I1 => p_0_2_0_0_09101501_i_fu_258(4),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(4),
      I4 => select_ln820_1_fu_1707_p3,
      I5 => add_ln820_fu_1725_p2_carry_i_33_n_5,
      O => add_ln820_fu_1725_p2_carry_i_12_n_5
    );
add_ln820_fu_1725_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AAAAA9A95AAAA"
    )
        port map (
      I0 => sext_ln820_fu_1686_p1(3),
      I1 => p_0_2_0_0_09101501_i_fu_258(3),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(3),
      I4 => select_ln820_1_fu_1707_p3,
      I5 => add_ln820_fu_1725_p2_carry_i_34_n_5,
      O => add_ln820_fu_1725_p2_carry_i_13_n_5
    );
add_ln820_fu_1725_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A95AAAAAAAA"
    )
        port map (
      I0 => sext_ln820_fu_1686_p1(2),
      I1 => p_0_2_0_0_09101501_i_fu_258(2),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(2),
      I4 => add_ln820_fu_1725_p2_carry_i_35_n_5,
      I5 => select_ln820_1_fu_1707_p3,
      O => add_ln820_fu_1725_p2_carry_i_14_n_5
    );
add_ln820_fu_1725_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996AAAA"
    )
        port map (
      I0 => sext_ln820_fu_1686_p1(1),
      I1 => add_ln820_fu_1725_p2_carry_i_36_n_5,
      I2 => add_ln820_fu_1725_p2_carry_i_37_n_5,
      I3 => p_0_1_0_0_09091499_i_fu_254(1),
      I4 => select_ln820_1_fu_1707_p3,
      O => add_ln820_fu_1725_p2_carry_i_15_n_5
    );
add_ln820_fu_1725_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66AA6A6A66A6A6A"
    )
        port map (
      I0 => sext_ln820_fu_1686_p1(0),
      I1 => select_ln820_1_fu_1707_p3,
      I2 => p_0_1_0_0_09091499_i_fu_254(0),
      I3 => p_0_2_0_0_09101501_i_fu_258(0),
      I4 => red_i_reg_560,
      I5 => p_0_0_0_0_09081497_i_fu_250(0),
      O => add_ln820_fu_1725_p2_carry_i_16_n_5
    );
add_ln820_fu_1725_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_19_n_5,
      I1 => \p_0_2_0_0_09161489_i_fu_234__0\(6),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09141485_i_fu_226(6),
      I4 => p_0_1_0_0_09151487_i_fu_230(6),
      O => add_ln820_fu_1725_p2_carry_i_17_n_5
    );
add_ln820_fu_1725_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_38_n_5,
      I1 => add_ln817_fu_1649_p2_carry_i_42_n_5,
      I2 => add_ln817_fu_1649_p2_carry_i_40_n_5,
      O => select_ln819_1_fu_1672_p3
    );
add_ln820_fu_1725_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_20_n_5,
      I1 => \p_0_2_0_0_09161489_i_fu_234__0\(5),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09141485_i_fu_226(5),
      I4 => p_0_1_0_0_09151487_i_fu_230(5),
      O => add_ln820_fu_1725_p2_carry_i_19_n_5
    );
add_ln820_fu_1725_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_19_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(6),
      I2 => select_ln819_1_fu_1672_p3,
      I3 => p_0_0_0_0_09141485_i_fu_226(6),
      I4 => red_i_reg_560,
      I5 => \p_0_2_0_0_09161489_i_fu_234__0\(6),
      O => sext_ln820_fu_1686_p1(6)
    );
add_ln820_fu_1725_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_21_n_5,
      I1 => \p_0_2_0_0_09161489_i_fu_234__0\(4),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09141485_i_fu_226(4),
      I4 => p_0_1_0_0_09151487_i_fu_230(4),
      O => add_ln820_fu_1725_p2_carry_i_20_n_5
    );
add_ln820_fu_1725_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_22_n_5,
      I1 => \p_0_2_0_0_09161489_i_fu_234__0\(3),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09141485_i_fu_226(3),
      I4 => p_0_1_0_0_09151487_i_fu_230(3),
      O => add_ln820_fu_1725_p2_carry_i_21_n_5
    );
add_ln820_fu_1725_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_23_n_5,
      I1 => \p_0_2_0_0_09161489_i_fu_234__0\(2),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09141485_i_fu_226(2),
      I4 => p_0_1_0_0_09151487_i_fu_230(2),
      O => add_ln820_fu_1725_p2_carry_i_22_n_5
    );
add_ln820_fu_1725_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E888EEE"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_24_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(1),
      I2 => \p_0_2_0_0_09161489_i_fu_234__0\(1),
      I3 => red_i_reg_560,
      I4 => p_0_0_0_0_09141485_i_fu_226(1),
      O => add_ln820_fu_1725_p2_carry_i_23_n_5
    );
add_ln820_fu_1725_p2_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => p_0_0_0_0_09141485_i_fu_226(0),
      I1 => red_i_reg_560,
      I2 => \p_0_2_0_0_09161489_i_fu_234__0\(0),
      I3 => p_0_1_0_0_09151487_i_fu_230(0),
      O => add_ln820_fu_1725_p2_carry_i_24_n_5
    );
add_ln820_fu_1725_p2_carry_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234__0\(7),
      I1 => red_i_reg_560,
      I2 => p_0_0_0_0_09141485_i_fu_226(7),
      O => add_ln820_fu_1725_p2_carry_i_25_n_5
    );
add_ln820_fu_1725_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(6),
      I1 => p_0_0_0_0_09141485_i_fu_226(6),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161489_i_fu_234__0\(6),
      I4 => add_ln820_fu_1725_p2_carry_i_19_n_5,
      I5 => p_0_1_0_0_09151487_i_fu_230(7),
      O => add_ln820_fu_1725_p2_carry_i_26_n_5
    );
add_ln820_fu_1725_p2_carry_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_0_2_0_0_09101501_i_fu_258(7),
      I1 => red_i_reg_560,
      I2 => p_0_0_0_0_09081497_i_fu_250(7),
      O => add_ln820_fu_1725_p2_carry_i_27_n_5
    );
add_ln820_fu_1725_p2_carry_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_38_n_5,
      I1 => add_ln817_fu_1649_p2_carry_i_41_n_5,
      I2 => add_ln817_fu_1649_p2_carry_i_38_n_5,
      O => select_ln820_1_fu_1707_p3
    );
add_ln820_fu_1725_p2_carry_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(6),
      I1 => p_0_0_0_0_09081497_i_fu_250(6),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(6),
      I4 => add_ln820_fu_1725_p2_carry_i_31_n_5,
      I5 => p_0_1_0_0_09091499_i_fu_254(7),
      O => add_ln820_fu_1725_p2_carry_i_29_n_5
    );
add_ln820_fu_1725_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_20_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(5),
      I2 => select_ln819_1_fu_1672_p3,
      I3 => p_0_0_0_0_09141485_i_fu_226(5),
      I4 => red_i_reg_560,
      I5 => \p_0_2_0_0_09161489_i_fu_234__0\(5),
      O => sext_ln820_fu_1686_p1(5)
    );
add_ln820_fu_1725_p2_carry_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_0_2_0_0_09101501_i_fu_258(6),
      I1 => red_i_reg_560,
      I2 => p_0_0_0_0_09081497_i_fu_250(6),
      O => add_ln820_fu_1725_p2_carry_i_30_n_5
    );
add_ln820_fu_1725_p2_carry_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_39_n_5,
      I1 => p_0_2_0_0_09101501_i_fu_258(5),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(5),
      I4 => p_0_1_0_0_09091499_i_fu_254(5),
      O => add_ln820_fu_1725_p2_carry_i_31_n_5
    );
add_ln820_fu_1725_p2_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(4),
      I1 => p_0_0_0_0_09081497_i_fu_250(4),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(4),
      I4 => add_ln820_fu_1725_p2_carry_i_40_n_5,
      I5 => p_0_1_0_0_09091499_i_fu_254(5),
      O => add_ln820_fu_1725_p2_carry_i_32_n_5
    );
add_ln820_fu_1725_p2_carry_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(3),
      I1 => p_0_0_0_0_09081497_i_fu_250(3),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(3),
      I4 => add_ln820_fu_1725_p2_carry_i_41_n_5,
      I5 => p_0_1_0_0_09091499_i_fu_254(4),
      O => add_ln820_fu_1725_p2_carry_i_33_n_5
    );
add_ln820_fu_1725_p2_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FD5DABFB02A2"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(2),
      I1 => p_0_0_0_0_09081497_i_fu_250(2),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(2),
      I4 => add_ln820_fu_1725_p2_carry_i_42_n_5,
      I5 => p_0_1_0_0_09091499_i_fu_254(3),
      O => add_ln820_fu_1725_p2_carry_i_34_n_5
    );
add_ln820_fu_1725_p2_carry_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2FFFF1D1D00"
    )
        port map (
      I0 => p_0_0_0_0_09081497_i_fu_250(1),
      I1 => red_i_reg_560,
      I2 => p_0_2_0_0_09101501_i_fu_258(1),
      I3 => p_0_1_0_0_09091499_i_fu_254(1),
      I4 => add_ln820_fu_1725_p2_carry_i_36_n_5,
      I5 => p_0_1_0_0_09091499_i_fu_254(2),
      O => add_ln820_fu_1725_p2_carry_i_35_n_5
    );
add_ln820_fu_1725_p2_carry_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => p_0_0_0_0_09081497_i_fu_250(0),
      I1 => red_i_reg_560,
      I2 => p_0_2_0_0_09101501_i_fu_258(0),
      I3 => p_0_1_0_0_09091499_i_fu_254(0),
      O => add_ln820_fu_1725_p2_carry_i_36_n_5
    );
add_ln820_fu_1725_p2_carry_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_0_2_0_0_09101501_i_fu_258(1),
      I1 => red_i_reg_560,
      I2 => p_0_0_0_0_09081497_i_fu_250(1),
      O => add_ln820_fu_1725_p2_carry_i_37_n_5
    );
add_ln820_fu_1725_p2_carry_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => icmp_ln796_fu_1441_p2_carry_n_9,
      I4 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      I5 => icmp_ln772_reg_2197_pp0_iter1_reg,
      O => add_ln820_fu_1725_p2_carry_i_38_n_5
    );
add_ln820_fu_1725_p2_carry_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_40_n_5,
      I1 => p_0_2_0_0_09101501_i_fu_258(4),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(4),
      I4 => p_0_1_0_0_09091499_i_fu_254(4),
      O => add_ln820_fu_1725_p2_carry_i_39_n_5
    );
add_ln820_fu_1725_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_21_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(4),
      I2 => select_ln819_1_fu_1672_p3,
      I3 => p_0_0_0_0_09141485_i_fu_226(4),
      I4 => red_i_reg_560,
      I5 => \p_0_2_0_0_09161489_i_fu_234__0\(4),
      O => sext_ln820_fu_1686_p1(4)
    );
add_ln820_fu_1725_p2_carry_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_41_n_5,
      I1 => p_0_2_0_0_09101501_i_fu_258(3),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(3),
      I4 => p_0_1_0_0_09091499_i_fu_254(3),
      O => add_ln820_fu_1725_p2_carry_i_40_n_5
    );
add_ln820_fu_1725_p2_carry_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF202A"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_42_n_5,
      I1 => p_0_2_0_0_09101501_i_fu_258(2),
      I2 => red_i_reg_560,
      I3 => p_0_0_0_0_09081497_i_fu_250(2),
      I4 => p_0_1_0_0_09091499_i_fu_254(2),
      O => add_ln820_fu_1725_p2_carry_i_41_n_5
    );
add_ln820_fu_1725_p2_carry_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E888EEE"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_36_n_5,
      I1 => p_0_1_0_0_09091499_i_fu_254(1),
      I2 => p_0_2_0_0_09101501_i_fu_258(1),
      I3 => red_i_reg_560,
      I4 => p_0_0_0_0_09081497_i_fu_250(1),
      O => add_ln820_fu_1725_p2_carry_i_42_n_5
    );
add_ln820_fu_1725_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060609090906090"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_22_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(3),
      I2 => select_ln819_1_fu_1672_p3,
      I3 => p_0_0_0_0_09141485_i_fu_226(3),
      I4 => red_i_reg_560,
      I5 => \p_0_2_0_0_09161489_i_fu_234__0\(3),
      O => sext_ln820_fu_1686_p1(3)
    );
add_ln820_fu_1725_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828288282822882"
    )
        port map (
      I0 => select_ln819_1_fu_1672_p3,
      I1 => p_0_1_0_0_09151487_i_fu_230(2),
      I2 => add_ln820_fu_1725_p2_carry_i_23_n_5,
      I3 => p_0_0_0_0_09141485_i_fu_226(2),
      I4 => red_i_reg_560,
      I5 => \p_0_2_0_0_09161489_i_fu_234__0\(2),
      O => sext_ln820_fu_1686_p1(2)
    );
add_ln820_fu_1725_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2822288882888222"
    )
        port map (
      I0 => select_ln819_1_fu_1672_p3,
      I1 => p_0_1_0_0_09151487_i_fu_230(1),
      I2 => \p_0_2_0_0_09161489_i_fu_234__0\(1),
      I3 => red_i_reg_560,
      I4 => p_0_0_0_0_09141485_i_fu_226(1),
      I5 => add_ln820_fu_1725_p2_carry_i_24_n_5,
      O => sext_ln820_fu_1686_p1(1)
    );
add_ln820_fu_1725_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE20000"
    )
        port map (
      I0 => p_0_0_0_0_09141485_i_fu_226(0),
      I1 => red_i_reg_560,
      I2 => \p_0_2_0_0_09161489_i_fu_234__0\(0),
      I3 => p_0_1_0_0_09151487_i_fu_230(0),
      I4 => select_ln819_1_fu_1672_p3,
      O => sext_ln820_fu_1686_p1(0)
    );
add_ln820_fu_1725_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48B74848B7484848"
    )
        port map (
      I0 => add_ln820_fu_1725_p2_carry_i_25_n_5,
      I1 => select_ln819_1_fu_1672_p3,
      I2 => add_ln820_fu_1725_p2_carry_i_26_n_5,
      I3 => add_ln820_fu_1725_p2_carry_i_27_n_5,
      I4 => select_ln820_1_fu_1707_p3,
      I5 => add_ln820_fu_1725_p2_carry_i_29_n_5,
      O => add_ln820_fu_1725_p2_carry_i_9_n_5
    );
\add_ln820_reg_2358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(0),
      Q => add_ln820_reg_2358(0),
      R => '0'
    );
\add_ln820_reg_2358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(1),
      Q => add_ln820_reg_2358(1),
      R => '0'
    );
\add_ln820_reg_2358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(2),
      Q => add_ln820_reg_2358(2),
      R => '0'
    );
\add_ln820_reg_2358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(3),
      Q => add_ln820_reg_2358(3),
      R => '0'
    );
\add_ln820_reg_2358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(4),
      Q => add_ln820_reg_2358(4),
      R => '0'
    );
\add_ln820_reg_2358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(5),
      Q => add_ln820_reg_2358(5),
      R => '0'
    );
\add_ln820_reg_2358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(6),
      Q => add_ln820_reg_2358(6),
      R => '0'
    );
\add_ln820_reg_2358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(7),
      Q => add_ln820_reg_2358(7),
      R => '0'
    );
\add_ln820_reg_2358_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(8),
      Q => add_ln820_reg_2358(8),
      R => '0'
    );
\add_ln820_reg_2358_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_fu_1725_p2(9),
      Q => add_ln820_reg_2358(9),
      R => '0'
    );
\addr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => lineBuffer_1_we0_local,
      I1 => Q(1),
      I2 => ram_reg_bram_1,
      I3 => imgG_empty_n,
      O => \ap_CS_fsm_reg[3]\
    );
\and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln833_fu_904_p2,
      Q => \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\and_ln833_reg_2201_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => and_ln833_reg_2201_pp0_iter2_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \cmp161_i_reg_2178_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \cmp161_i_reg_2178_reg_n_5_[0]\,
      I1 => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      I2 => icmp_ln643_reg_2162,
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_78,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_77,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_76,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_75,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_74,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_73,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_72,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_71,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_54,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_53,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_52,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_51,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_50,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_49,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_48,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_47,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_555(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_62,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_61,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_60,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_59,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_58,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_57,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_56,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_55,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_573(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_70,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_69,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_68,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_67,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_66,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_65,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_64,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_63,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_46,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_45,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_44,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_43,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_42,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_41,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_40,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_39,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_582(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_14,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_13,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_12,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_11,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_10,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_9,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_8,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_U_n_7,
      Q => ap_phi_reg_pp0_iter2_pix_reg_601(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_55,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_54,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_53,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_52,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_51,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_50,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_49,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_48,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_39,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_38,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_37,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_36,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_35,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_34,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_33,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_32,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_47,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_46,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_45,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_44,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_43,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_42,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_41,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => lineBuffer_1_U_n_40,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(0),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[0]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(1),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[1]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(2),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[2]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(3),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[3]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(4),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[4]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(5),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[5]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(6),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[6]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_b_1_reg_750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_582(7),
      Q => \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[7]\,
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln772_reg_2197_pp0_iter1_reg,
      O => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(0),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(0),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(1),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(1),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(2),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(2),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(3),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(3),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(4),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(4),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(5),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(5),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(6),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(6),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_r_1_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_601(7),
      Q => ap_phi_reg_pp0_iter3_r_1_reg_741(7),
      R => \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5\
    );
\cmp161_i_reg_2178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \cmp161_i_reg_2178_reg_n_5_[0]\,
      R => '0'
    );
enable_fu_1431_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_enable_fu_1431_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => zext_ln769_fu_1437_p1,
      CO(2) => enable_fu_1431_p2_carry_n_10,
      CO(1) => enable_fu_1431_p2_carry_n_11,
      CO(0) => enable_fu_1431_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => enable_fu_1431_p2_carry_i_1_n_5,
      DI(2) => enable_fu_1431_p2_carry_i_2_n_5,
      DI(1) => enable_fu_1431_p2_carry_i_3_n_5,
      DI(0) => enable_fu_1431_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_enable_fu_1431_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => enable_fu_1431_p2_carry_i_5_n_5,
      S(2) => enable_fu_1431_p2_carry_i_6_n_5,
      S(1) => enable_fu_1431_p2_carry_i_7_n_5,
      S(0) => enable_fu_1431_p2_carry_i_8_n_5
    );
enable_fu_1431_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_1_fu_1351_p3__6\(7),
      I1 => \agdiff_fu_1315_p3__6\(7),
      I2 => \agdiff_1_fu_1351_p3__6\(6),
      I3 => \agdiff_fu_1315_p3__6\(6),
      O => enable_fu_1431_p2_carry_i_1_n_5
    );
enable_fu_1431_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F3304DDB0004"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_25_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I2 => enable_fu_1431_p2_carry_i_26_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      O => \agdiff_fu_1315_p3__6\(7)
    );
enable_fu_1431_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999666996669996"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_27_n_5,
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I3 => enable_fu_1431_p2_carry_i_28_n_5,
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      I5 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      O => \agdiff_1_fu_1351_p3__6\(6)
    );
enable_fu_1431_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AA665A665599A"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_29_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      I2 => enable_fu_1431_p2_carry_i_30_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      O => \agdiff_fu_1315_p3__6\(6)
    );
enable_fu_1431_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \sub_ln791_fu_1327_p2__52\(8),
      I1 => enable_fu_1431_p2_carry_i_32_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I3 => enable_fu_1431_p2_carry_i_28_n_5,
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      O => \agdiff_1_fu_1351_p3__6\(5)
    );
enable_fu_1431_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \sub_ln790_fu_1291_p2__52\(8),
      I1 => enable_fu_1431_p2_carry_i_34_n_5,
      I2 => enable_fu_1431_p2_carry_i_30_n_5,
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      O => \agdiff_fu_1315_p3__6\(5)
    );
enable_fu_1431_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln791_fu_1327_p2__52\(8),
      I1 => enable_fu_1431_p2_carry_i_35_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      I3 => enable_fu_1431_p2_carry_i_36_n_5,
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(4),
      O => \agdiff_1_fu_1351_p3__6\(4)
    );
enable_fu_1431_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln790_fu_1291_p2__52\(8),
      I1 => enable_fu_1431_p2_carry_i_37_n_5,
      I2 => enable_fu_1431_p2_carry_i_38_n_5,
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => \agdiff_fu_1315_p3__6\(4)
    );
enable_fu_1431_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln791_fu_1327_p2__52\(8),
      I1 => enable_fu_1431_p2_carry_i_39_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I3 => enable_fu_1431_p2_carry_i_40_n_5,
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      O => \agdiff_1_fu_1351_p3__6\(3)
    );
enable_fu_1431_p2_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln790_fu_1291_p2__52\(8),
      I1 => enable_fu_1431_p2_carry_i_41_n_5,
      I2 => enable_fu_1431_p2_carry_i_42_n_5,
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => \agdiff_fu_1315_p3__6\(3)
    );
enable_fu_1431_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D75555D728AAAA28"
    )
        port map (
      I0 => \sub_ln791_fu_1327_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I2 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I5 => \sub_ln791_fu_1327_p2__52\(2),
      O => \agdiff_1_fu_1351_p3__6\(2)
    );
enable_fu_1431_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_1_fu_1351_p3__6\(5),
      I1 => \agdiff_fu_1315_p3__6\(5),
      I2 => \agdiff_1_fu_1351_p3__6\(4),
      I3 => \agdiff_fu_1315_p3__6\(4),
      O => enable_fu_1431_p2_carry_i_2_n_5
    );
enable_fu_1431_p2_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D75555D728AAAA28"
    )
        port map (
      I0 => \sub_ln790_fu_1291_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I5 => \sub_ln790_fu_1291_p2__52\(2),
      O => \agdiff_fu_1315_p3__6\(2)
    );
enable_fu_1431_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \sub_ln791_fu_1327_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I2 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      O => \agdiff_1_fu_1351_p3__6\(1)
    );
enable_fu_1431_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \sub_ln790_fu_1291_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      O => \agdiff_fu_1315_p3__6\(1)
    );
enable_fu_1431_p2_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I1 => enable_fu_1431_p2_carry_i_28_n_5,
      I2 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      I3 => enable_fu_1431_p2_carry_i_32_n_5,
      O => enable_fu_1431_p2_carry_i_23_n_5
    );
enable_fu_1431_p2_carry_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      I1 => enable_fu_1431_p2_carry_i_28_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      O => enable_fu_1431_p2_carry_i_24_n_5
    );
enable_fu_1431_p2_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_30_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I3 => enable_fu_1431_p2_carry_i_34_n_5,
      O => enable_fu_1431_p2_carry_i_25_n_5
    );
enable_fu_1431_p2_carry_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      I1 => enable_fu_1431_p2_carry_i_30_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      O => enable_fu_1431_p2_carry_i_26_n_5
    );
enable_fu_1431_p2_carry_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_23_n_5,
      I1 => \sub_ln791_fu_1327_p2__52\(8),
      O => enable_fu_1431_p2_carry_i_27_n_5
    );
enable_fu_1431_p2_carry_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(4),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      I2 => enable_fu_1431_p2_carry_i_40_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => enable_fu_1431_p2_carry_i_28_n_5
    );
enable_fu_1431_p2_carry_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_25_n_5,
      I1 => \sub_ln790_fu_1291_p2__52\(8),
      O => enable_fu_1431_p2_carry_i_29_n_5
    );
enable_fu_1431_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_1_fu_1351_p3__6\(3),
      I1 => \agdiff_fu_1315_p3__6\(3),
      I2 => \agdiff_1_fu_1351_p3__6\(2),
      I3 => \agdiff_fu_1315_p3__6\(2),
      O => enable_fu_1431_p2_carry_i_3_n_5
    );
enable_fu_1431_p2_carry_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      I2 => enable_fu_1431_p2_carry_i_42_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => enable_fu_1431_p2_carry_i_30_n_5
    );
enable_fu_1431_p2_carry_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      I1 => enable_fu_1431_p2_carry_i_45_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      O => \sub_ln791_fu_1327_p2__52\(8)
    );
enable_fu_1431_p2_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4001044010040110"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_39_n_5,
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I3 => enable_fu_1431_p2_carry_i_40_n_5,
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      I5 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(4),
      O => enable_fu_1431_p2_carry_i_32_n_5
    );
enable_fu_1431_p2_carry_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      I1 => enable_fu_1431_p2_carry_i_46_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      O => \sub_ln790_fu_1291_p2__52\(8)
    );
enable_fu_1431_p2_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4110000400044110"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_41_n_5,
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      I2 => enable_fu_1431_p2_carry_i_42_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => enable_fu_1431_p2_carry_i_34_n_5
    );
enable_fu_1431_p2_carry_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_39_n_5,
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I2 => enable_fu_1431_p2_carry_i_40_n_5,
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      O => enable_fu_1431_p2_carry_i_35_n_5
    );
enable_fu_1431_p2_carry_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(3),
      I1 => enable_fu_1431_p2_carry_i_40_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => enable_fu_1431_p2_carry_i_36_n_5
    );
enable_fu_1431_p2_carry_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_41_n_5,
      I1 => enable_fu_1431_p2_carry_i_42_n_5,
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => enable_fu_1431_p2_carry_i_37_n_5
    );
enable_fu_1431_p2_carry_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      I1 => enable_fu_1431_p2_carry_i_42_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => enable_fu_1431_p2_carry_i_38_n_5
    );
enable_fu_1431_p2_carry_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DFFFF7DBEFFFFBE"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I2 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I5 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(2),
      O => enable_fu_1431_p2_carry_i_39_n_5
    );
enable_fu_1431_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22B22B22"
    )
        port map (
      I0 => \agdiff_1_fu_1351_p3__6\(1),
      I1 => \agdiff_fu_1315_p3__6\(1),
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      O => enable_fu_1431_p2_carry_i_4_n_5
    );
enable_fu_1431_p2_carry_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF55F751550051"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(2),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => enable_fu_1431_p2_carry_i_40_n_5
    );
enable_fu_1431_p2_carry_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I4 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => enable_fu_1431_p2_carry_i_41_n_5
    );
enable_fu_1431_p2_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF55F751550051"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => enable_fu_1431_p2_carry_i_42_n_5
    );
enable_fu_1431_p2_carry_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955AA59A6AA55A6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(2),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I3 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => \sub_ln791_fu_1327_p2__52\(2)
    );
enable_fu_1431_p2_carry_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996969666966"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I3 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I5 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      O => \sub_ln790_fu_1291_p2__52\(2)
    );
enable_fu_1431_p2_carry_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(5),
      I2 => enable_fu_1431_p2_carry_i_28_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      O => enable_fu_1431_p2_carry_i_45_n_5
    );
enable_fu_1431_p2_carry_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      I2 => enable_fu_1431_p2_carry_i_30_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      O => enable_fu_1431_p2_carry_i_46_n_5
    );
enable_fu_1431_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_fu_1315_p3__6\(7),
      I1 => \agdiff_1_fu_1351_p3__6\(7),
      I2 => \agdiff_1_fu_1351_p3__6\(6),
      I3 => \agdiff_fu_1315_p3__6\(6),
      O => enable_fu_1431_p2_carry_i_5_n_5
    );
enable_fu_1431_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_fu_1315_p3__6\(5),
      I1 => \agdiff_1_fu_1351_p3__6\(5),
      I2 => \agdiff_1_fu_1351_p3__6\(4),
      I3 => \agdiff_fu_1315_p3__6\(4),
      O => enable_fu_1431_p2_carry_i_6_n_5
    );
enable_fu_1431_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_fu_1315_p3__6\(3),
      I1 => \agdiff_1_fu_1351_p3__6\(3),
      I2 => \agdiff_1_fu_1351_p3__6\(2),
      I3 => \agdiff_fu_1315_p3__6\(2),
      O => enable_fu_1431_p2_carry_i_7_n_5
    );
enable_fu_1431_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \agdiff_fu_1315_p3__6\(1),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I3 => \agdiff_1_fu_1351_p3__6\(1),
      O => enable_fu_1431_p2_carry_i_8_n_5
    );
enable_fu_1431_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13360113C001CCC0"
    )
        port map (
      I0 => enable_fu_1431_p2_carry_i_23_n_5,
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      I3 => enable_fu_1431_p2_carry_i_24_n_5,
      I4 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(6),
      I5 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(7),
      O => \agdiff_1_fu_1351_p3__6\(7)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_90,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_91,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_92,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_93,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_94,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_95,
      E(0) => p_0_0_09481392_i_fu_270,
      Q(1 downto 0) => Q(1 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_84,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_85,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_86,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_87,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_88,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_89,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_116,
      address1(11 downto 0) => lineBuffer_1_address1(11 downto 0),
      and_ln833_fu_904_p2 => and_ln833_fu_904_p2,
      \ap_CS_fsm_reg[1]\(0) => E(0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => p_0_0_0948_114831494_i_fu_246,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      \cmp161_i_reg_2178_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \cmp161_i_reg_2178_reg[0]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_27,
      \cmp161_i_reg_2178_reg[0]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_28,
      \cmp161_i_reg_2178_reg[0]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_29,
      \cmp161_i_reg_2178_reg[0]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_30,
      \cmp161_i_reg_2178_reg[0]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \cmp161_i_reg_2178_reg[0]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \cmp161_i_reg_2178_reg[0]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \cmp161_i_reg_2178_reg[0]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \cmp161_i_reg_2178_reg[0]_1\(7) => flow_control_loop_pipe_sequential_init_U_n_35,
      \cmp161_i_reg_2178_reg[0]_1\(6) => flow_control_loop_pipe_sequential_init_U_n_36,
      \cmp161_i_reg_2178_reg[0]_1\(5) => flow_control_loop_pipe_sequential_init_U_n_37,
      \cmp161_i_reg_2178_reg[0]_1\(4) => flow_control_loop_pipe_sequential_init_U_n_38,
      \cmp161_i_reg_2178_reg[0]_1\(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      \cmp161_i_reg_2178_reg[0]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \cmp161_i_reg_2178_reg[0]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \cmp161_i_reg_2178_reg[0]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      \cmp161_i_reg_2178_reg[0]_2\(7) => flow_control_loop_pipe_sequential_init_U_n_75,
      \cmp161_i_reg_2178_reg[0]_2\(6) => flow_control_loop_pipe_sequential_init_U_n_76,
      \cmp161_i_reg_2178_reg[0]_2\(5) => flow_control_loop_pipe_sequential_init_U_n_77,
      \cmp161_i_reg_2178_reg[0]_2\(4) => flow_control_loop_pipe_sequential_init_U_n_78,
      \cmp161_i_reg_2178_reg[0]_2\(3) => flow_control_loop_pipe_sequential_init_U_n_79,
      \cmp161_i_reg_2178_reg[0]_2\(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      \cmp161_i_reg_2178_reg[0]_2\(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      \cmp161_i_reg_2178_reg[0]_2\(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      \cmp161_i_reg_2178_reg[0]_3\ => \cmp161_i_reg_2178_reg_n_5_[0]\,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_112,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_114,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2(0) => x_fu_222,
      icmp_ln633_fu_842_p2 => icmp_ln633_fu_842_p2,
      icmp_ln643_reg_2162 => icmp_ln643_reg_2162,
      \icmp_ln643_reg_2162_reg[0]\ => \icmp_ln643_reg_2162_reg[0]_0\,
      \icmp_ln643_reg_2162_reg[0]_0\(11 downto 0) => \icmp_ln643_reg_2162_reg[0]_1\(11 downto 0),
      icmp_ln772_fu_892_p2 => icmp_ln772_fu_892_p2,
      \icmp_ln772_reg_2197_reg[0]\ => \icmp_ln772_reg_2197[0]_i_2_n_5\,
      \icmp_ln772_reg_2197_reg[0]_0\(0) => \icmp_ln772_reg_2197[0]_i_2_0\(0),
      lineBuffer_1_q1(23 downto 0) => lineBuffer_1_q1(23 downto 0),
      \p_0_0_0948_114831494_i_fu_246_reg[7]\(7 downto 0) => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(7 downto 0),
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_19,
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_0_0_0948_21422_i_fu_282_reg[0]\ => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      \p_0_0_0948_21422_i_fu_282_reg[0]_0\ => \p_0_0_0948_21422_i_fu_282_reg[0]_0\,
      \p_0_0_0948_21422_i_fu_282_reg[1]\ => \p_0_0_0948_21422_i_fu_282_reg[1]_0\,
      \p_0_0_0948_21422_i_fu_282_reg[2]\ => \p_0_0_0948_21422_i_fu_282_reg[2]_0\,
      \p_0_0_0948_21422_i_fu_282_reg[3]\ => \p_0_0_0948_21422_i_fu_282_reg[3]_0\,
      \p_0_0_0948_21422_i_fu_282_reg[4]\ => \p_0_0_0948_21422_i_fu_282_reg[4]_0\,
      \p_0_0_0948_21422_i_fu_282_reg[5]\ => \p_0_0_0948_21422_i_fu_282_reg[5]_0\,
      \p_0_0_0948_21422_i_fu_282_reg[6]\ => \p_0_0_0948_21422_i_fu_282_reg[6]_0\,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(7 downto 0) => p_0_2_0_0_09101501_i_fu_258(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7 downto 0) => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[7]_1\ => \p_0_0_0948_21422_i_fu_282_reg[7]_1\,
      \p_0_0_0949_114811492_i_fu_242_reg[7]\(7 downto 0) => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(7 downto 0),
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_0_0_0949_21419_i_fu_278_reg[0]\ => \p_0_0_0949_21419_i_fu_278_reg[0]_0\,
      \p_0_0_0949_21419_i_fu_278_reg[1]\ => \p_0_0_0949_21419_i_fu_278_reg[1]_0\,
      \p_0_0_0949_21419_i_fu_278_reg[2]\ => \p_0_0_0949_21419_i_fu_278_reg[2]_0\,
      \p_0_0_0949_21419_i_fu_278_reg[3]\ => \p_0_0_0949_21419_i_fu_278_reg[3]_0\,
      \p_0_0_0949_21419_i_fu_278_reg[4]\ => \p_0_0_0949_21419_i_fu_278_reg[4]_0\,
      \p_0_0_0949_21419_i_fu_278_reg[5]\ => \p_0_0_0949_21419_i_fu_278_reg[5]_0\,
      \p_0_0_0949_21419_i_fu_278_reg[6]\ => \p_0_0_0949_21419_i_fu_278_reg[6]_0\,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(7 downto 0) => p_0_1_0_0_09091499_i_fu_254(7 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7 downto 0) => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[7]_1\ => \p_0_0_0949_21419_i_fu_278_reg[7]_1\,
      \p_0_0_0950_114791490_i_fu_238_reg[7]\(7 downto 0) => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(7 downto 0),
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_11,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_12,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_13,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_14,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \p_0_0_0950_21416_i_fu_274_reg[0]\ => \p_0_0_0950_21416_i_fu_274_reg[0]_0\,
      \p_0_0_0950_21416_i_fu_274_reg[1]\ => \p_0_0_0950_21416_i_fu_274_reg[1]_0\,
      \p_0_0_0950_21416_i_fu_274_reg[2]\ => \p_0_0_0950_21416_i_fu_274_reg[2]_0\,
      \p_0_0_0950_21416_i_fu_274_reg[3]\ => \p_0_0_0950_21416_i_fu_274_reg[3]_0\,
      \p_0_0_0950_21416_i_fu_274_reg[4]\ => \p_0_0_0950_21416_i_fu_274_reg[4]_0\,
      \p_0_0_0950_21416_i_fu_274_reg[5]\ => \p_0_0_0950_21416_i_fu_274_reg[5]_0\,
      \p_0_0_0950_21416_i_fu_274_reg[6]\ => \p_0_0_0950_21416_i_fu_274_reg[6]_0\,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(7 downto 0) => p_0_0_0_0_09081497_i_fu_250(7 downto 0),
      \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7 downto 0) => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7 downto 0),
      \p_0_0_0950_21416_i_fu_274_reg[7]_1\ => \p_0_0_0950_21416_i_fu_274_reg[7]_1\,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_0_0_09141485_i_fu_226_reg[7]\(7 downto 0) => \p_0_0_0_0_09141485_i_fu_226_reg[7]_0\(7 downto 0),
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_1_0_0_09151487_i_fu_230_reg[7]\(7 downto 0) => \p_0_1_0_0_09151487_i_fu_230_reg[7]_0\(7 downto 0),
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_2_0_0_09161489_i_fu_234_reg[7]\(7 downto 0) => \p_0_2_0_0_09161489_i_fu_234_reg[7]_0\(7 downto 0),
      q1(23 downto 0) => \^q1\(23 downto 0),
      ram_reg_bram_2(11) => \x_fu_222_reg_n_5_[11]\,
      ram_reg_bram_2(10) => \x_fu_222_reg_n_5_[10]\,
      ram_reg_bram_2(9) => \x_fu_222_reg_n_5_[9]\,
      ram_reg_bram_2(8) => \x_fu_222_reg_n_5_[8]\,
      ram_reg_bram_2(7) => \x_fu_222_reg_n_5_[7]\,
      ram_reg_bram_2(6) => \x_fu_222_reg_n_5_[6]\,
      ram_reg_bram_2(5) => \x_fu_222_reg_n_5_[5]\,
      ram_reg_bram_2(4) => \x_fu_222_reg_n_5_[4]\,
      ram_reg_bram_2(3) => \x_fu_222_reg_n_5_[3]\,
      ram_reg_bram_2(2) => \x_fu_222_reg_n_5_[2]\,
      ram_reg_bram_2(1) => \x_fu_222_reg_n_5_[1]\,
      ram_reg_bram_2(0) => \x_fu_222_reg_n_5_[0]\,
      \x_fu_222[11]_i_3_0\(11 downto 0) => \x_fu_222[11]_i_3\(11 downto 0),
      \x_fu_222_reg[10]\ => flow_control_loop_pipe_sequential_init_U_n_117,
      x_phase_reg_451 => x_phase_reg_451
    );
\icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      Q => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln633_reg_2158_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      Q => icmp_ln633_reg_2158_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln633_reg_2158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln633_fu_842_p2,
      Q => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln643_fu_864_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln643_fu_864_p2,
      CO(4) => icmp_ln643_fu_864_p2_carry_n_8,
      CO(3) => icmp_ln643_fu_864_p2_carry_n_9,
      CO(2) => icmp_ln643_fu_864_p2_carry_n_10,
      CO(1) => icmp_ln643_fu_864_p2_carry_n_11,
      CO(0) => icmp_ln643_fu_864_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_90,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_91,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_92,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_93,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_94,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_95,
      O(7 downto 0) => NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_84,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_85,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_86,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_87,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_88,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_89
    );
\icmp_ln643_reg_2162[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln643_reg_2162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln643_fu_864_p2,
      Q => icmp_ln643_reg_2162,
      R => '0'
    );
\icmp_ln772_reg_2197[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \icmp_ln772_reg_2197[0]_i_3_n_5\,
      I1 => \icmp_ln772_reg_2197[0]_i_2_0\(2),
      I2 => \icmp_ln772_reg_2197[0]_i_2_0\(1),
      I3 => \icmp_ln772_reg_2197[0]_i_2_0\(4),
      I4 => \icmp_ln772_reg_2197[0]_i_2_0\(3),
      I5 => \icmp_ln772_reg_2197[0]_i_4_n_5\,
      O => \icmp_ln772_reg_2197[0]_i_2_n_5\
    );
\icmp_ln772_reg_2197[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \icmp_ln772_reg_2197[0]_i_2_0\(8),
      I1 => \icmp_ln772_reg_2197[0]_i_2_0\(7),
      I2 => \icmp_ln772_reg_2197[0]_i_2_0\(6),
      I3 => \icmp_ln772_reg_2197[0]_i_2_0\(5),
      O => \icmp_ln772_reg_2197[0]_i_3_n_5\
    );
\icmp_ln772_reg_2197[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln772_reg_2197[0]_i_2_0\(9),
      I1 => \icmp_ln772_reg_2197[0]_i_2_0\(10),
      I2 => \icmp_ln772_reg_2197[0]_i_2_0\(11),
      I3 => \icmp_ln772_reg_2197[0]_i_2_0\(12),
      I4 => \icmp_ln772_reg_2197[0]_i_2_0\(14),
      I5 => \icmp_ln772_reg_2197[0]_i_2_0\(13),
      O => \icmp_ln772_reg_2197[0]_i_4_n_5\
    );
\icmp_ln772_reg_2197_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln772_reg_2197,
      Q => icmp_ln772_reg_2197_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln772_reg_2197_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln772_reg_2197_pp0_iter1_reg,
      Q => icmp_ln772_reg_2197_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln772_reg_2197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln772_fu_892_p2,
      Q => icmp_ln772_reg_2197,
      R => '0'
    );
icmp_ln796_fu_1441_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln796_fu_1441_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln796_fu_1441_p2_carry_n_9,
      CO(2) => icmp_ln796_fu_1441_p2_carry_n_10,
      CO(1) => icmp_ln796_fu_1441_p2_carry_n_11,
      CO(0) => icmp_ln796_fu_1441_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln796_fu_1441_p2_carry_i_1_n_5,
      DI(2) => icmp_ln796_fu_1441_p2_carry_i_2_n_5,
      DI(1) => icmp_ln796_fu_1441_p2_carry_i_3_n_5,
      DI(0) => icmp_ln796_fu_1441_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln796_fu_1441_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln796_fu_1441_p2_carry_i_5_n_5,
      S(2) => icmp_ln796_fu_1441_p2_carry_i_6_n_5,
      S(1) => icmp_ln796_fu_1441_p2_carry_i_7_n_5,
      S(0) => icmp_ln796_fu_1441_p2_carry_i_8_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(7),
      I1 => \agdiff_fu_1315_p3__6\(7),
      I2 => \agdiff_2_fu_1387_p3__6\(6),
      I3 => \agdiff_fu_1315_p3__6\(6),
      O => icmp_ln796_fu_1441_p2_carry_i_1_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AA665A665599A"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_i_18_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(5),
      I2 => icmp_ln796_fu_1441_p2_carry_i_19_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I4 => p_0_1_0_0_09151487_i_fu_230(6),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      O => \agdiff_2_fu_1387_p3__6\(6)
    );
icmp_ln796_fu_1441_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \sub_ln792_fu_1363_p2__52\(8),
      I1 => icmp_ln796_fu_1441_p2_carry_i_21_n_5,
      I2 => icmp_ln796_fu_1441_p2_carry_i_19_n_5,
      I3 => p_0_1_0_0_09151487_i_fu_230(5),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      O => \agdiff_2_fu_1387_p3__6\(5)
    );
icmp_ln796_fu_1441_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln792_fu_1363_p2__52\(8),
      I1 => icmp_ln796_fu_1441_p2_carry_i_22_n_5,
      I2 => icmp_ln796_fu_1441_p2_carry_i_23_n_5,
      I3 => p_0_1_0_0_09151487_i_fu_230(4),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => \agdiff_2_fu_1387_p3__6\(4)
    );
icmp_ln796_fu_1441_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln792_fu_1363_p2__52\(8),
      I1 => icmp_ln796_fu_1441_p2_carry_i_24_n_5,
      I2 => icmp_ln796_fu_1441_p2_carry_i_25_n_5,
      I3 => p_0_1_0_0_09151487_i_fu_230(3),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => \agdiff_2_fu_1387_p3__6\(3)
    );
icmp_ln796_fu_1441_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D75555D728AAAA28"
    )
        port map (
      I0 => \sub_ln792_fu_1363_p2__52\(8),
      I1 => p_0_1_0_0_09151487_i_fu_230(1),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I3 => p_0_1_0_0_09151487_i_fu_230(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I5 => \sub_ln792_fu_1363_p2__52\(2),
      O => \agdiff_2_fu_1387_p3__6\(2)
    );
icmp_ln796_fu_1441_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \sub_ln792_fu_1363_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I2 => p_0_1_0_0_09151487_i_fu_230(0),
      I3 => p_0_1_0_0_09151487_i_fu_230(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      O => \agdiff_2_fu_1387_p3__6\(1)
    );
icmp_ln796_fu_1441_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_i_19_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(5),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I3 => icmp_ln796_fu_1441_p2_carry_i_21_n_5,
      O => icmp_ln796_fu_1441_p2_carry_i_16_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(5),
      I1 => icmp_ln796_fu_1441_p2_carry_i_19_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      O => icmp_ln796_fu_1441_p2_carry_i_17_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_i_16_n_5,
      I1 => \sub_ln792_fu_1363_p2__52\(8),
      O => icmp_ln796_fu_1441_p2_carry_i_18_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(4),
      I1 => p_0_1_0_0_09151487_i_fu_230(3),
      I2 => icmp_ln796_fu_1441_p2_carry_i_25_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => icmp_ln796_fu_1441_p2_carry_i_19_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(5),
      I1 => \agdiff_fu_1315_p3__6\(5),
      I2 => \agdiff_2_fu_1387_p3__6\(4),
      I3 => \agdiff_fu_1315_p3__6\(4),
      O => icmp_ln796_fu_1441_p2_carry_i_2_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(7),
      I1 => icmp_ln796_fu_1441_p2_carry_i_27_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      O => \sub_ln792_fu_1363_p2__52\(8)
    );
icmp_ln796_fu_1441_p2_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4110000400044110"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_i_24_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(3),
      I2 => icmp_ln796_fu_1441_p2_carry_i_25_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I4 => p_0_1_0_0_09151487_i_fu_230(4),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => icmp_ln796_fu_1441_p2_carry_i_21_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_i_24_n_5,
      I1 => icmp_ln796_fu_1441_p2_carry_i_25_n_5,
      I2 => p_0_1_0_0_09151487_i_fu_230(3),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => icmp_ln796_fu_1441_p2_carry_i_22_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(3),
      I1 => icmp_ln796_fu_1441_p2_carry_i_25_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => icmp_ln796_fu_1441_p2_carry_i_23_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(0),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I2 => p_0_1_0_0_09151487_i_fu_230(1),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I4 => p_0_1_0_0_09151487_i_fu_230(2),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => icmp_ln796_fu_1441_p2_carry_i_24_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF55F751550051"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(2),
      I1 => p_0_1_0_0_09151487_i_fu_230(0),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I3 => p_0_1_0_0_09151487_i_fu_230(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => icmp_ln796_fu_1441_p2_carry_i_25_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996969666966"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      I1 => p_0_1_0_0_09151487_i_fu_230(2),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I3 => p_0_1_0_0_09151487_i_fu_230(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I5 => p_0_1_0_0_09151487_i_fu_230(0),
      O => \sub_ln792_fu_1363_p2__52\(2)
    );
icmp_ln796_fu_1441_p2_carry_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(6),
      I1 => p_0_1_0_0_09151487_i_fu_230(5),
      I2 => icmp_ln796_fu_1441_p2_carry_i_19_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      O => icmp_ln796_fu_1441_p2_carry_i_27_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(3),
      I1 => \agdiff_fu_1315_p3__6\(3),
      I2 => \agdiff_2_fu_1387_p3__6\(2),
      I3 => \agdiff_fu_1315_p3__6\(2),
      O => icmp_ln796_fu_1441_p2_carry_i_3_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22B22B22"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(1),
      I1 => \agdiff_fu_1315_p3__6\(1),
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I3 => p_0_1_0_0_09151487_i_fu_230(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      O => icmp_ln796_fu_1441_p2_carry_i_4_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(7),
      I1 => \agdiff_fu_1315_p3__6\(7),
      I2 => \agdiff_2_fu_1387_p3__6\(6),
      I3 => \agdiff_fu_1315_p3__6\(6),
      O => icmp_ln796_fu_1441_p2_carry_i_5_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(5),
      I1 => \agdiff_fu_1315_p3__6\(5),
      I2 => \agdiff_2_fu_1387_p3__6\(4),
      I3 => \agdiff_fu_1315_p3__6\(4),
      O => icmp_ln796_fu_1441_p2_carry_i_6_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(3),
      I1 => \agdiff_fu_1315_p3__6\(3),
      I2 => \agdiff_2_fu_1387_p3__6\(2),
      I3 => \agdiff_fu_1315_p3__6\(2),
      O => icmp_ln796_fu_1441_p2_carry_i_7_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(1),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I2 => p_0_1_0_0_09151487_i_fu_230(0),
      I3 => \agdiff_fu_1315_p3__6\(1),
      O => icmp_ln796_fu_1441_p2_carry_i_8_n_5
    );
icmp_ln796_fu_1441_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F3304DDB0004"
    )
        port map (
      I0 => icmp_ln796_fu_1441_p2_carry_i_16_n_5,
      I1 => p_0_1_0_0_09151487_i_fu_230(6),
      I2 => icmp_ln796_fu_1441_p2_carry_i_17_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      I4 => p_0_1_0_0_09151487_i_fu_230(7),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      O => \agdiff_2_fu_1387_p3__6\(7)
    );
icmp_ln797_fu_1467_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln797_fu_1467_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => p_1_in,
      CO(2) => icmp_ln797_fu_1467_p2_carry_n_10,
      CO(1) => icmp_ln797_fu_1467_p2_carry_n_11,
      CO(0) => icmp_ln797_fu_1467_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln797_fu_1467_p2_carry_i_1_n_5,
      DI(2) => icmp_ln797_fu_1467_p2_carry_i_2_n_5,
      DI(1) => icmp_ln797_fu_1467_p2_carry_i_3_n_5,
      DI(0) => icmp_ln797_fu_1467_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln797_fu_1467_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln797_fu_1467_p2_carry_i_5_n_5,
      S(2) => icmp_ln797_fu_1467_p2_carry_i_6_n_5,
      S(1) => icmp_ln797_fu_1467_p2_carry_i_7_n_5,
      S(0) => icmp_ln797_fu_1467_p2_carry_i_8_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(7),
      I1 => \agdiff_fu_1315_p3__6\(7),
      I2 => \agdiff_3_fu_1423_p3__6\(6),
      I3 => \agdiff_fu_1315_p3__6\(6),
      O => icmp_ln797_fu_1467_p2_carry_i_1_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AA665A665599A"
    )
        port map (
      I0 => icmp_ln797_fu_1467_p2_carry_i_18_n_5,
      I1 => p_0_1_0_0_09091499_i_fu_254(5),
      I2 => icmp_ln797_fu_1467_p2_carry_i_19_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I4 => p_0_1_0_0_09091499_i_fu_254(6),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      O => \agdiff_3_fu_1423_p3__6\(6)
    );
icmp_ln797_fu_1467_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \sub_ln793_fu_1399_p2__52\(8),
      I1 => icmp_ln797_fu_1467_p2_carry_i_21_n_5,
      I2 => icmp_ln797_fu_1467_p2_carry_i_19_n_5,
      I3 => p_0_1_0_0_09091499_i_fu_254(5),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      O => \agdiff_3_fu_1423_p3__6\(5)
    );
icmp_ln797_fu_1467_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln793_fu_1399_p2__52\(8),
      I1 => icmp_ln797_fu_1467_p2_carry_i_22_n_5,
      I2 => icmp_ln797_fu_1467_p2_carry_i_23_n_5,
      I3 => p_0_1_0_0_09091499_i_fu_254(4),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => \agdiff_3_fu_1423_p3__6\(4)
    );
icmp_ln797_fu_1467_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \sub_ln793_fu_1399_p2__52\(8),
      I1 => icmp_ln797_fu_1467_p2_carry_i_24_n_5,
      I2 => icmp_ln797_fu_1467_p2_carry_i_25_n_5,
      I3 => p_0_1_0_0_09091499_i_fu_254(3),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => \agdiff_3_fu_1423_p3__6\(3)
    );
icmp_ln797_fu_1467_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D75555D728AAAA28"
    )
        port map (
      I0 => \sub_ln793_fu_1399_p2__52\(8),
      I1 => p_0_1_0_0_09091499_i_fu_254(1),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I3 => p_0_1_0_0_09091499_i_fu_254(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I5 => \sub_ln793_fu_1399_p2__52\(2),
      O => \agdiff_3_fu_1423_p3__6\(2)
    );
icmp_ln797_fu_1467_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \sub_ln793_fu_1399_p2__52\(8),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I2 => p_0_1_0_0_09091499_i_fu_254(0),
      I3 => p_0_1_0_0_09091499_i_fu_254(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      O => \agdiff_3_fu_1423_p3__6\(1)
    );
icmp_ln797_fu_1467_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => icmp_ln797_fu_1467_p2_carry_i_19_n_5,
      I1 => p_0_1_0_0_09091499_i_fu_254(5),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I3 => icmp_ln797_fu_1467_p2_carry_i_21_n_5,
      O => icmp_ln797_fu_1467_p2_carry_i_16_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(5),
      I1 => icmp_ln797_fu_1467_p2_carry_i_19_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      O => icmp_ln797_fu_1467_p2_carry_i_17_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => icmp_ln797_fu_1467_p2_carry_i_16_n_5,
      I1 => \sub_ln793_fu_1399_p2__52\(8),
      O => icmp_ln797_fu_1467_p2_carry_i_18_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(4),
      I1 => p_0_1_0_0_09091499_i_fu_254(3),
      I2 => icmp_ln797_fu_1467_p2_carry_i_25_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => icmp_ln797_fu_1467_p2_carry_i_19_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(5),
      I1 => \agdiff_fu_1315_p3__6\(5),
      I2 => \agdiff_3_fu_1423_p3__6\(4),
      I3 => \agdiff_fu_1315_p3__6\(4),
      O => icmp_ln797_fu_1467_p2_carry_i_2_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(7),
      I1 => icmp_ln797_fu_1467_p2_carry_i_27_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      O => \sub_ln793_fu_1399_p2__52\(8)
    );
icmp_ln797_fu_1467_p2_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4110000400044110"
    )
        port map (
      I0 => icmp_ln797_fu_1467_p2_carry_i_24_n_5,
      I1 => p_0_1_0_0_09091499_i_fu_254(3),
      I2 => icmp_ln797_fu_1467_p2_carry_i_25_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      I4 => p_0_1_0_0_09091499_i_fu_254(4),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      O => icmp_ln797_fu_1467_p2_carry_i_21_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => icmp_ln797_fu_1467_p2_carry_i_24_n_5,
      I1 => icmp_ln797_fu_1467_p2_carry_i_25_n_5,
      I2 => p_0_1_0_0_09091499_i_fu_254(3),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => icmp_ln797_fu_1467_p2_carry_i_22_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(3),
      I1 => icmp_ln797_fu_1467_p2_carry_i_25_n_5,
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      O => icmp_ln797_fu_1467_p2_carry_i_23_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(0),
      I1 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I2 => p_0_1_0_0_09091499_i_fu_254(1),
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I4 => p_0_1_0_0_09091499_i_fu_254(2),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => icmp_ln797_fu_1467_p2_carry_i_24_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF55F751550051"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(2),
      I1 => p_0_1_0_0_09091499_i_fu_254(0),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I3 => p_0_1_0_0_09091499_i_fu_254(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      O => icmp_ln797_fu_1467_p2_carry_i_25_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996969666966"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      I1 => p_0_1_0_0_09091499_i_fu_254(2),
      I2 => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      I3 => p_0_1_0_0_09091499_i_fu_254(1),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      I5 => p_0_1_0_0_09091499_i_fu_254(0),
      O => \sub_ln793_fu_1399_p2__52\(2)
    );
icmp_ln797_fu_1467_p2_carry_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(6),
      I1 => p_0_1_0_0_09091499_i_fu_254(5),
      I2 => icmp_ln797_fu_1467_p2_carry_i_19_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      O => icmp_ln797_fu_1467_p2_carry_i_27_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(3),
      I1 => \agdiff_fu_1315_p3__6\(3),
      I2 => \agdiff_3_fu_1423_p3__6\(2),
      I3 => \agdiff_fu_1315_p3__6\(2),
      O => icmp_ln797_fu_1467_p2_carry_i_3_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22B22B22"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(1),
      I1 => \agdiff_fu_1315_p3__6\(1),
      I2 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I3 => p_0_1_0_0_09091499_i_fu_254(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      O => icmp_ln797_fu_1467_p2_carry_i_4_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(7),
      I1 => \agdiff_fu_1315_p3__6\(7),
      I2 => \agdiff_3_fu_1423_p3__6\(6),
      I3 => \agdiff_fu_1315_p3__6\(6),
      O => icmp_ln797_fu_1467_p2_carry_i_5_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(5),
      I1 => \agdiff_fu_1315_p3__6\(5),
      I2 => \agdiff_3_fu_1423_p3__6\(4),
      I3 => \agdiff_fu_1315_p3__6\(4),
      O => icmp_ln797_fu_1467_p2_carry_i_6_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(3),
      I1 => \agdiff_fu_1315_p3__6\(3),
      I2 => \agdiff_3_fu_1423_p3__6\(2),
      I3 => \agdiff_fu_1315_p3__6\(2),
      O => icmp_ln797_fu_1467_p2_carry_i_7_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(1),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I2 => p_0_1_0_0_09091499_i_fu_254(0),
      I3 => \agdiff_fu_1315_p3__6\(1),
      O => icmp_ln797_fu_1467_p2_carry_i_8_n_5
    );
icmp_ln797_fu_1467_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F3304DDB0004"
    )
        port map (
      I0 => icmp_ln797_fu_1467_p2_carry_i_16_n_5,
      I1 => p_0_1_0_0_09091499_i_fu_254(6),
      I2 => icmp_ln797_fu_1467_p2_carry_i_17_n_5,
      I3 => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      I4 => p_0_1_0_0_09091499_i_fu_254(7),
      I5 => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      O => \agdiff_3_fu_1423_p3__6\(7)
    );
icmp_ln798_fu_1493_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln798_fu_1493_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => p_2_in,
      CO(2) => icmp_ln798_fu_1493_p2_carry_n_10,
      CO(1) => icmp_ln798_fu_1493_p2_carry_n_11,
      CO(0) => icmp_ln798_fu_1493_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln798_fu_1493_p2_carry_i_1_n_5,
      DI(2) => icmp_ln798_fu_1493_p2_carry_i_2_n_5,
      DI(1) => icmp_ln798_fu_1493_p2_carry_i_3_n_5,
      DI(0) => icmp_ln798_fu_1493_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln798_fu_1493_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln798_fu_1493_p2_carry_i_5_n_5,
      S(2) => icmp_ln798_fu_1493_p2_carry_i_6_n_5,
      S(1) => icmp_ln798_fu_1493_p2_carry_i_7_n_5,
      S(0) => icmp_ln798_fu_1493_p2_carry_i_8_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(7),
      I1 => \agdiff_1_fu_1351_p3__6\(7),
      I2 => \agdiff_2_fu_1387_p3__6\(6),
      I3 => \agdiff_1_fu_1351_p3__6\(6),
      O => icmp_ln798_fu_1493_p2_carry_i_1_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(5),
      I1 => \agdiff_1_fu_1351_p3__6\(5),
      I2 => \agdiff_2_fu_1387_p3__6\(4),
      I3 => \agdiff_1_fu_1351_p3__6\(4),
      O => icmp_ln798_fu_1493_p2_carry_i_2_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(3),
      I1 => \agdiff_1_fu_1351_p3__6\(3),
      I2 => \agdiff_2_fu_1387_p3__6\(2),
      I3 => \agdiff_1_fu_1351_p3__6\(2),
      O => icmp_ln798_fu_1493_p2_carry_i_3_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22B22B22"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(1),
      I1 => \agdiff_1_fu_1351_p3__6\(1),
      I2 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I3 => p_0_1_0_0_09151487_i_fu_230(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      O => icmp_ln798_fu_1493_p2_carry_i_4_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(7),
      I1 => \agdiff_1_fu_1351_p3__6\(7),
      I2 => \agdiff_2_fu_1387_p3__6\(6),
      I3 => \agdiff_1_fu_1351_p3__6\(6),
      O => icmp_ln798_fu_1493_p2_carry_i_5_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(5),
      I1 => \agdiff_1_fu_1351_p3__6\(5),
      I2 => \agdiff_2_fu_1387_p3__6\(4),
      I3 => \agdiff_1_fu_1351_p3__6\(4),
      O => icmp_ln798_fu_1493_p2_carry_i_6_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(3),
      I1 => \agdiff_1_fu_1351_p3__6\(3),
      I2 => \agdiff_2_fu_1387_p3__6\(2),
      I3 => \agdiff_1_fu_1351_p3__6\(2),
      O => icmp_ln798_fu_1493_p2_carry_i_7_n_5
    );
icmp_ln798_fu_1493_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \agdiff_2_fu_1387_p3__6\(1),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I2 => p_0_1_0_0_09151487_i_fu_230(0),
      I3 => \agdiff_1_fu_1351_p3__6\(1),
      O => icmp_ln798_fu_1493_p2_carry_i_8_n_5
    );
icmp_ln799_fu_1519_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln799_fu_1519_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => p_3_in,
      CO(2) => icmp_ln799_fu_1519_p2_carry_n_10,
      CO(1) => icmp_ln799_fu_1519_p2_carry_n_11,
      CO(0) => icmp_ln799_fu_1519_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln799_fu_1519_p2_carry_i_1_n_5,
      DI(2) => icmp_ln799_fu_1519_p2_carry_i_2_n_5,
      DI(1) => icmp_ln799_fu_1519_p2_carry_i_3_n_5,
      DI(0) => icmp_ln799_fu_1519_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln799_fu_1519_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln799_fu_1519_p2_carry_i_5_n_5,
      S(2) => icmp_ln799_fu_1519_p2_carry_i_6_n_5,
      S(1) => icmp_ln799_fu_1519_p2_carry_i_7_n_5,
      S(0) => icmp_ln799_fu_1519_p2_carry_i_8_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(7),
      I1 => \agdiff_1_fu_1351_p3__6\(7),
      I2 => \agdiff_3_fu_1423_p3__6\(6),
      I3 => \agdiff_1_fu_1351_p3__6\(6),
      O => icmp_ln799_fu_1519_p2_carry_i_1_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(5),
      I1 => \agdiff_1_fu_1351_p3__6\(5),
      I2 => \agdiff_3_fu_1423_p3__6\(4),
      I3 => \agdiff_1_fu_1351_p3__6\(4),
      O => icmp_ln799_fu_1519_p2_carry_i_2_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(3),
      I1 => \agdiff_1_fu_1351_p3__6\(3),
      I2 => \agdiff_3_fu_1423_p3__6\(2),
      I3 => \agdiff_1_fu_1351_p3__6\(2),
      O => icmp_ln799_fu_1519_p2_carry_i_3_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22B22B22"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(1),
      I1 => \agdiff_1_fu_1351_p3__6\(1),
      I2 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I3 => p_0_1_0_0_09091499_i_fu_254(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      O => icmp_ln799_fu_1519_p2_carry_i_4_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(7),
      I1 => \agdiff_1_fu_1351_p3__6\(7),
      I2 => \agdiff_3_fu_1423_p3__6\(6),
      I3 => \agdiff_1_fu_1351_p3__6\(6),
      O => icmp_ln799_fu_1519_p2_carry_i_5_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(5),
      I1 => \agdiff_1_fu_1351_p3__6\(5),
      I2 => \agdiff_3_fu_1423_p3__6\(4),
      I3 => \agdiff_1_fu_1351_p3__6\(4),
      O => icmp_ln799_fu_1519_p2_carry_i_6_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(3),
      I1 => \agdiff_1_fu_1351_p3__6\(3),
      I2 => \agdiff_3_fu_1423_p3__6\(2),
      I3 => \agdiff_1_fu_1351_p3__6\(2),
      O => icmp_ln799_fu_1519_p2_carry_i_7_n_5
    );
icmp_ln799_fu_1519_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(1),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_564(0),
      I2 => p_0_1_0_0_09091499_i_fu_254(0),
      I3 => \agdiff_1_fu_1351_p3__6\(1),
      O => icmp_ln799_fu_1519_p2_carry_i_8_n_5
    );
icmp_ln800_fu_1545_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln800_fu_1545_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => p_4_in,
      CO(2) => icmp_ln800_fu_1545_p2_carry_n_10,
      CO(1) => icmp_ln800_fu_1545_p2_carry_n_11,
      CO(0) => icmp_ln800_fu_1545_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln800_fu_1545_p2_carry_i_1_n_5,
      DI(2) => icmp_ln800_fu_1545_p2_carry_i_2_n_5,
      DI(1) => icmp_ln800_fu_1545_p2_carry_i_3_n_5,
      DI(0) => icmp_ln800_fu_1545_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln800_fu_1545_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln800_fu_1545_p2_carry_i_5_n_5,
      S(2) => icmp_ln800_fu_1545_p2_carry_i_6_n_5,
      S(1) => icmp_ln800_fu_1545_p2_carry_i_7_n_5,
      S(0) => icmp_ln800_fu_1545_p2_carry_i_8_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(7),
      I1 => \agdiff_2_fu_1387_p3__6\(7),
      I2 => \agdiff_3_fu_1423_p3__6\(6),
      I3 => \agdiff_2_fu_1387_p3__6\(6),
      O => icmp_ln800_fu_1545_p2_carry_i_1_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(5),
      I1 => \agdiff_2_fu_1387_p3__6\(5),
      I2 => \agdiff_3_fu_1423_p3__6\(4),
      I3 => \agdiff_2_fu_1387_p3__6\(4),
      O => icmp_ln800_fu_1545_p2_carry_i_2_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(3),
      I1 => \agdiff_2_fu_1387_p3__6\(3),
      I2 => \agdiff_3_fu_1423_p3__6\(2),
      I3 => \agdiff_2_fu_1387_p3__6\(2),
      O => icmp_ln800_fu_1545_p2_carry_i_3_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22B22B22"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(1),
      I1 => \agdiff_2_fu_1387_p3__6\(1),
      I2 => p_0_1_0_0_09151487_i_fu_230(0),
      I3 => p_0_1_0_0_09091499_i_fu_254(0),
      I4 => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      O => icmp_ln800_fu_1545_p2_carry_i_4_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(7),
      I1 => \agdiff_2_fu_1387_p3__6\(7),
      I2 => \agdiff_3_fu_1423_p3__6\(6),
      I3 => \agdiff_2_fu_1387_p3__6\(6),
      O => icmp_ln800_fu_1545_p2_carry_i_5_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(5),
      I1 => \agdiff_2_fu_1387_p3__6\(5),
      I2 => \agdiff_3_fu_1423_p3__6\(4),
      I3 => \agdiff_2_fu_1387_p3__6\(4),
      O => icmp_ln800_fu_1545_p2_carry_i_6_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(3),
      I1 => \agdiff_2_fu_1387_p3__6\(3),
      I2 => \agdiff_3_fu_1423_p3__6\(2),
      I3 => \agdiff_2_fu_1387_p3__6\(2),
      O => icmp_ln800_fu_1545_p2_carry_i_7_n_5
    );
icmp_ln800_fu_1545_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \agdiff_3_fu_1423_p3__6\(1),
      I1 => p_0_1_0_0_09151487_i_fu_230(0),
      I2 => p_0_1_0_0_09091499_i_fu_254(0),
      I3 => \agdiff_2_fu_1387_p3__6\(1),
      O => icmp_ln800_fu_1545_p2_carry_i_8_n_5
    );
lineBuffer_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
     port map (
      D(7) => lineBuffer_1_U_n_32,
      D(6) => lineBuffer_1_U_n_33,
      D(5) => lineBuffer_1_U_n_34,
      D(4) => lineBuffer_1_U_n_35,
      D(3) => lineBuffer_1_U_n_36,
      D(2) => lineBuffer_1_U_n_37,
      D(1) => lineBuffer_1_U_n_38,
      D(0) => lineBuffer_1_U_n_39,
      LineBufVal_2_fu_1176_p4(23 downto 0) => LineBufVal_2_fu_1176_p4(23 downto 0),
      Q(11 downto 0) => lineBuffer_addr_reg_2166(11 downto 0),
      WEA(0) => lineBuffer_1_U_n_5,
      address1(11 downto 0) => lineBuffer_1_address1(11 downto 0),
      and_ln833_reg_2201_pp0_iter2_reg => and_ln833_reg_2201_pp0_iter2_reg,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_init => ap_loop_init,
      \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\(7 downto 0) => p_0_0_09491389_i_fu_266(7 downto 0),
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\ => \cmp161_i_reg_2178_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(7) => \p_0_0_09481392_i_fu_270_reg_n_5_[7]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(6) => \p_0_0_09481392_i_fu_270_reg_n_5_[6]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(5) => \p_0_0_09481392_i_fu_270_reg_n_5_[5]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(4) => \p_0_0_09481392_i_fu_270_reg_n_5_[4]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(3) => \p_0_0_09481392_i_fu_270_reg_n_5_[3]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(2) => \p_0_0_09481392_i_fu_270_reg_n_5_[2]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(1) => \p_0_0_09481392_i_fu_270_reg_n_5_[1]\,
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\(0) => \p_0_0_09481392_i_fu_270_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\(7 downto 0) => p_0_0_09501386_i_fu_262(7 downto 0),
      ce1 => lineBuffer_1_ce1_local,
      \cmp161_i_reg_2178_reg[0]\(7) => lineBuffer_1_U_n_56,
      \cmp161_i_reg_2178_reg[0]\(6) => lineBuffer_1_U_n_57,
      \cmp161_i_reg_2178_reg[0]\(5) => lineBuffer_1_U_n_58,
      \cmp161_i_reg_2178_reg[0]\(4) => lineBuffer_1_U_n_59,
      \cmp161_i_reg_2178_reg[0]\(3) => lineBuffer_1_U_n_60,
      \cmp161_i_reg_2178_reg[0]\(2) => lineBuffer_1_U_n_61,
      \cmp161_i_reg_2178_reg[0]\(1) => lineBuffer_1_U_n_62,
      \cmp161_i_reg_2178_reg[0]\(0) => lineBuffer_1_U_n_63,
      \cmp161_i_reg_2178_reg[0]_0\(7) => lineBuffer_1_U_n_64,
      \cmp161_i_reg_2178_reg[0]_0\(6) => lineBuffer_1_U_n_65,
      \cmp161_i_reg_2178_reg[0]_0\(5) => lineBuffer_1_U_n_66,
      \cmp161_i_reg_2178_reg[0]_0\(4) => lineBuffer_1_U_n_67,
      \cmp161_i_reg_2178_reg[0]_0\(3) => lineBuffer_1_U_n_68,
      \cmp161_i_reg_2178_reg[0]_0\(2) => lineBuffer_1_U_n_69,
      \cmp161_i_reg_2178_reg[0]_0\(1) => lineBuffer_1_U_n_70,
      \cmp161_i_reg_2178_reg[0]_0\(0) => lineBuffer_1_U_n_71,
      \cmp161_i_reg_2178_reg[0]_1\(7) => lineBuffer_1_U_n_72,
      \cmp161_i_reg_2178_reg[0]_1\(6) => lineBuffer_1_U_n_73,
      \cmp161_i_reg_2178_reg[0]_1\(5) => lineBuffer_1_U_n_74,
      \cmp161_i_reg_2178_reg[0]_1\(4) => lineBuffer_1_U_n_75,
      \cmp161_i_reg_2178_reg[0]_1\(3) => lineBuffer_1_U_n_76,
      \cmp161_i_reg_2178_reg[0]_1\(2) => lineBuffer_1_U_n_77,
      \cmp161_i_reg_2178_reg[0]_1\(1) => lineBuffer_1_U_n_78,
      \cmp161_i_reg_2178_reg[0]_1\(0) => lineBuffer_1_U_n_79,
      icmp_ln643_reg_2162 => icmp_ln643_reg_2162,
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \lineBuffer_1_addr_reg_2172_reg[11]\(0) => lineBuffer_1_U_n_30,
      lineBuffer_1_q1(23 downto 0) => lineBuffer_1_q1(23 downto 0),
      lineBuffer_1_we0_local => lineBuffer_1_we0_local,
      \p_0_0_09481392_i_fu_270_reg[7]\(7 downto 0) => \p_0_2_0_0_09161489_i_fu_234__0\(7 downto 0),
      \p_0_0_09481392_i_fu_270_reg[7]_0\(7 downto 0) => \p_0_0_09481392_i_fu_270_reg[7]_0\(7 downto 0),
      \p_0_0_09491389_i_fu_266_reg[7]\(7 downto 0) => p_0_1_0_0_09151487_i_fu_230(7 downto 0),
      \p_0_0_09491389_i_fu_266_reg[7]_0\(7 downto 0) => \p_0_0_09491389_i_fu_266_reg[7]_0\(7 downto 0),
      \p_0_0_09501386_i_fu_262_reg[7]\(7 downto 0) => p_0_0_0_0_09141485_i_fu_226(7 downto 0),
      \p_0_0_09501386_i_fu_262_reg[7]_0\(7 downto 0) => \p_0_0_09501386_i_fu_262_reg[7]_0\(7 downto 0),
      ram_reg_bram_0_0 => flow_control_loop_pipe_sequential_init_U_n_114,
      \ram_reg_bram_0_i_33__0_0\ => ram_reg_bram_1,
      ram_reg_bram_1_0(7) => lineBuffer_1_U_n_40,
      ram_reg_bram_1_0(6) => lineBuffer_1_U_n_41,
      ram_reg_bram_1_0(5) => lineBuffer_1_U_n_42,
      ram_reg_bram_1_0(4) => lineBuffer_1_U_n_43,
      ram_reg_bram_1_0(3) => lineBuffer_1_U_n_44,
      ram_reg_bram_1_0(2) => lineBuffer_1_U_n_45,
      ram_reg_bram_1_0(1) => lineBuffer_1_U_n_46,
      ram_reg_bram_1_0(0) => lineBuffer_1_U_n_47,
      ram_reg_bram_1_1(7) => lineBuffer_1_U_n_48,
      ram_reg_bram_1_1(6) => lineBuffer_1_U_n_49,
      ram_reg_bram_1_1(5) => lineBuffer_1_U_n_50,
      ram_reg_bram_1_1(4) => lineBuffer_1_U_n_51,
      ram_reg_bram_1_1(3) => lineBuffer_1_U_n_52,
      ram_reg_bram_1_1(2) => lineBuffer_1_U_n_53,
      ram_reg_bram_1_1(1) => lineBuffer_1_U_n_54,
      ram_reg_bram_1_1(0) => lineBuffer_1_U_n_55,
      ram_reg_bram_1_2 => flow_control_loop_pipe_sequential_init_U_n_117,
      ram_reg_bram_1_3 => flow_control_loop_pipe_sequential_init_U_n_112,
      ram_reg_bram_1_4 => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      ram_reg_bram_2_0(0) => ap_condition_258
    );
\lineBuffer_1_addr_reg_2172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(0),
      Q => lineBuffer_addr_reg_2166(0),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(10),
      Q => lineBuffer_addr_reg_2166(10),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(11),
      Q => lineBuffer_addr_reg_2166(11),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(1),
      Q => lineBuffer_addr_reg_2166(1),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(2),
      Q => lineBuffer_addr_reg_2166(2),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(3),
      Q => lineBuffer_addr_reg_2166(3),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(4),
      Q => lineBuffer_addr_reg_2166(4),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(5),
      Q => lineBuffer_addr_reg_2166(5),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(6),
      Q => lineBuffer_addr_reg_2166(6),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(7),
      Q => lineBuffer_addr_reg_2166(7),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(8),
      Q => lineBuffer_addr_reg_2166(8),
      R => '0'
    );
\lineBuffer_1_addr_reg_2172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(9),
      Q => lineBuffer_addr_reg_2166(9),
      R => '0'
    );
lineBuffer_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9
     port map (
      D(7) => lineBuffer_U_n_7,
      D(6) => lineBuffer_U_n_8,
      D(5) => lineBuffer_U_n_9,
      D(4) => lineBuffer_U_n_10,
      D(3) => lineBuffer_U_n_11,
      D(2) => lineBuffer_U_n_12,
      D(1) => lineBuffer_U_n_13,
      D(0) => lineBuffer_U_n_14,
      LineBufVal_2_fu_1176_p4(23 downto 0) => LineBufVal_2_fu_1176_p4(23 downto 0),
      Q(7 downto 0) => p_0_0_0950_114791490_i_fu_238(7 downto 0),
      \SRL_SIG_reg[0]_0\(23 downto 0) => \SRL_SIG_reg[0]_0\(23 downto 0),
      WEA(0) => lineBuffer_1_U_n_5,
      address1(11 downto 0) => lineBuffer_1_address1(11 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => ap_condition_258,
      ap_loop_init => ap_loop_init,
      \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7]\(7 downto 0) => p_0_0_0949_21419_i_fu_278(7 downto 0),
      \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]\ => \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2_n_5\,
      \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0\ => \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3_n_5\,
      \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7]\(7 downto 0) => p_0_0_0948_21422_i_fu_282(7 downto 0),
      \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7]\(7 downto 0) => \p_0_0_0950_21416_i_fu_274__0\(7 downto 0),
      \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7]\(7 downto 0) => p_0_0_0949_114811492_i_fu_242(7 downto 0),
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(7) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[7]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(6) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[6]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(5) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[5]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(4) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[4]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(3) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[3]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(2) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[2]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(1) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[1]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7]\(0) => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0]\ => \cmp161_i_reg_2178_reg_n_5_[0]\,
      ce1 => lineBuffer_1_ce1_local,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      \cmp59_i_reg_545_reg[0]\(7) => lineBuffer_U_n_79,
      \cmp59_i_reg_545_reg[0]\(6) => lineBuffer_U_n_80,
      \cmp59_i_reg_545_reg[0]\(5) => lineBuffer_U_n_81,
      \cmp59_i_reg_545_reg[0]\(4) => lineBuffer_U_n_82,
      \cmp59_i_reg_545_reg[0]\(3) => lineBuffer_U_n_83,
      \cmp59_i_reg_545_reg[0]\(2) => lineBuffer_U_n_84,
      \cmp59_i_reg_545_reg[0]\(1) => lineBuffer_U_n_85,
      \cmp59_i_reg_545_reg[0]\(0) => lineBuffer_U_n_86,
      \cmp59_i_reg_545_reg[0]_0\(7) => lineBuffer_U_n_87,
      \cmp59_i_reg_545_reg[0]_0\(6) => lineBuffer_U_n_88,
      \cmp59_i_reg_545_reg[0]_0\(5) => lineBuffer_U_n_89,
      \cmp59_i_reg_545_reg[0]_0\(4) => lineBuffer_U_n_90,
      \cmp59_i_reg_545_reg[0]_0\(3) => lineBuffer_U_n_91,
      \cmp59_i_reg_545_reg[0]_0\(2) => lineBuffer_U_n_92,
      \cmp59_i_reg_545_reg[0]_0\(1) => lineBuffer_U_n_93,
      \cmp59_i_reg_545_reg[0]_0\(0) => lineBuffer_U_n_94,
      \cmp59_i_reg_545_reg[0]_1\(7) => lineBuffer_U_n_95,
      \cmp59_i_reg_545_reg[0]_1\(6) => lineBuffer_U_n_96,
      \cmp59_i_reg_545_reg[0]_1\(5) => lineBuffer_U_n_97,
      \cmp59_i_reg_545_reg[0]_1\(4) => lineBuffer_U_n_98,
      \cmp59_i_reg_545_reg[0]_1\(3) => lineBuffer_U_n_99,
      \cmp59_i_reg_545_reg[0]_1\(2) => lineBuffer_U_n_100,
      \cmp59_i_reg_545_reg[0]_1\(1) => lineBuffer_U_n_101,
      \cmp59_i_reg_545_reg[0]_1\(0) => lineBuffer_U_n_102,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      icmp_ln643_reg_2162 => icmp_ln643_reg_2162,
      imgG_dout(23 downto 0) => imgG_dout(23 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[7]\(7) => lineBuffer_U_n_47,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(6) => lineBuffer_U_n_48,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(5) => lineBuffer_U_n_49,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(4) => lineBuffer_U_n_50,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(3) => lineBuffer_U_n_51,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(2) => lineBuffer_U_n_52,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(1) => lineBuffer_U_n_53,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(0) => lineBuffer_U_n_54,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(7) => lineBuffer_U_n_71,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(6) => lineBuffer_U_n_72,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(5) => lineBuffer_U_n_73,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(4) => lineBuffer_U_n_74,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(3) => lineBuffer_U_n_75,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(2) => lineBuffer_U_n_76,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(1) => lineBuffer_U_n_77,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(0) => lineBuffer_U_n_78,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(7) => lineBuffer_U_n_55,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(6) => lineBuffer_U_n_56,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(5) => lineBuffer_U_n_57,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(4) => lineBuffer_U_n_58,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(3) => lineBuffer_U_n_59,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(2) => lineBuffer_U_n_60,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(1) => lineBuffer_U_n_61,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(0) => lineBuffer_U_n_62,
      \p_0_0_0_0_09081497_i_fu_250_reg[7]\(7 downto 0) => \p_0_0_0_0_09081497_i_fu_250_reg[7]_0\(7 downto 0),
      \p_0_1_0_0_09091499_i_fu_254_reg[7]\(7 downto 0) => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(7 downto 0),
      \p_0_2_0_0_09101501_i_fu_258_reg[7]\(7 downto 0) => \p_0_2_0_0_09101501_i_fu_258_reg[7]_0\(7 downto 0),
      q1(23 downto 0) => \^q1\(23 downto 0),
      ram_reg_bram_0_0 => flow_control_loop_pipe_sequential_init_U_n_114,
      ram_reg_bram_1_0(7) => lineBuffer_U_n_63,
      ram_reg_bram_1_0(6) => lineBuffer_U_n_64,
      ram_reg_bram_1_0(5) => lineBuffer_U_n_65,
      ram_reg_bram_1_0(4) => lineBuffer_U_n_66,
      ram_reg_bram_1_0(3) => lineBuffer_U_n_67,
      ram_reg_bram_1_0(2) => lineBuffer_U_n_68,
      ram_reg_bram_1_0(1) => lineBuffer_U_n_69,
      ram_reg_bram_1_0(0) => lineBuffer_U_n_70,
      ram_reg_bram_1_1 => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      ram_reg_bram_1_2 => ram_reg_bram_1,
      ram_reg_bram_1_3 => ram_reg_bram_1_0,
      ram_reg_bram_1_4 => flow_control_loop_pipe_sequential_init_U_n_117,
      ram_reg_bram_1_5 => flow_control_loop_pipe_sequential_init_U_n_112,
      ram_reg_bram_1_6(0) => lineBuffer_1_U_n_30,
      ram_reg_bram_2_0(7) => lineBuffer_U_n_39,
      ram_reg_bram_2_0(6) => lineBuffer_U_n_40,
      ram_reg_bram_2_0(5) => lineBuffer_U_n_41,
      ram_reg_bram_2_0(4) => lineBuffer_U_n_42,
      ram_reg_bram_2_0(3) => lineBuffer_U_n_43,
      ram_reg_bram_2_0(2) => lineBuffer_U_n_44,
      ram_reg_bram_2_0(1) => lineBuffer_U_n_45,
      ram_reg_bram_2_0(0) => lineBuffer_U_n_46,
      ram_reg_bram_2_1(23 downto 0) => ram_reg_bram_2(23 downto 0),
      ram_reg_bram_2_2(11 downto 0) => lineBuffer_addr_reg_2166(11 downto 0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => imgG_empty_n,
      I2 => ram_reg_bram_1,
      I3 => Q(1),
      I4 => lineBuffer_1_we0_local,
      O => empty_n_reg(0)
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => imgG_empty_n,
      I2 => ram_reg_bram_1,
      I3 => Q(1),
      I4 => lineBuffer_1_we0_local,
      O => p_9_in
    );
\p_0_0_09481392_i_fu_270_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_63,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_62,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_61,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_60,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_59,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_58,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_57,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_56,
      Q => \p_0_0_09481392_i_fu_270_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[0]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[1]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[2]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[3]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[4]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[5]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[6]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_09481392_i_fu_270_reg_n_5_[7]\,
      Q => \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[0]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[1]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[2]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[3]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[4]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[5]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[6]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0948_114831494_i_fu_246_reg_n_5_[7]\,
      Q => \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => p_0_0_0948_21422_i_fu_282(0),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => p_0_0_0948_21422_i_fu_282(1),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => p_0_0_0948_21422_i_fu_282(2),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => p_0_0_0948_21422_i_fu_282(3),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => p_0_0_0948_21422_i_fu_282(4),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => p_0_0_0948_21422_i_fu_282(5),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => p_0_0_0948_21422_i_fu_282(6),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => p_0_0_0948_21422_i_fu_282(7),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(0),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(1),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(2),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(3),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(4),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(5),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(6),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0948_21422_i_fu_282(7),
      Q => \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_79,
      Q => p_0_0_09491389_i_fu_266(0),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_78,
      Q => p_0_0_09491389_i_fu_266(1),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_77,
      Q => p_0_0_09491389_i_fu_266(2),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_76,
      Q => p_0_0_09491389_i_fu_266(3),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_75,
      Q => p_0_0_09491389_i_fu_266(4),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_74,
      Q => p_0_0_09491389_i_fu_266(5),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_73,
      Q => p_0_0_09491389_i_fu_266(6),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_72,
      Q => p_0_0_09491389_i_fu_266(7),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(0),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(1),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(2),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(3),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(4),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(5),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(6),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09491389_i_fu_266(7),
      Q => \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => p_0_0_0949_114811492_i_fu_242(0),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => p_0_0_0949_114811492_i_fu_242(1),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => p_0_0_0949_114811492_i_fu_242(2),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => p_0_0_0949_114811492_i_fu_242(3),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => p_0_0_0949_114811492_i_fu_242(4),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => p_0_0_0949_114811492_i_fu_242(5),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => p_0_0_0949_114811492_i_fu_242(6),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => p_0_0_0949_114811492_i_fu_242(7),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(0),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(1),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(2),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(3),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(4),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(5),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(6),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_114811492_i_fu_242(7),
      Q => \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => p_0_0_0949_21419_i_fu_278(0),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => p_0_0_0949_21419_i_fu_278(1),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => p_0_0_0949_21419_i_fu_278(2),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => p_0_0_0949_21419_i_fu_278(3),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => p_0_0_0949_21419_i_fu_278(4),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => p_0_0_0949_21419_i_fu_278(5),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => p_0_0_0949_21419_i_fu_278(6),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => p_0_0_0949_21419_i_fu_278(7),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(0),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(1),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(2),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(3),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(4),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(5),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(6),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2277_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0949_21419_i_fu_278(7),
      Q => \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_71,
      Q => p_0_0_09501386_i_fu_262(0),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_70,
      Q => p_0_0_09501386_i_fu_262(1),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_69,
      Q => p_0_0_09501386_i_fu_262(2),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_68,
      Q => p_0_0_09501386_i_fu_262(3),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_67,
      Q => p_0_0_09501386_i_fu_262(4),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_66,
      Q => p_0_0_09501386_i_fu_262(5),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_65,
      Q => p_0_0_09501386_i_fu_262(6),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => lineBuffer_1_U_n_64,
      Q => p_0_0_09501386_i_fu_262(7),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(0),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(1),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(2),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(3),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(4),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(5),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(6),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_09501386_i_fu_262(7),
      Q => \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => p_0_0_0950_114791490_i_fu_238(0),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => p_0_0_0950_114791490_i_fu_238(1),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => p_0_0_0950_114791490_i_fu_238(2),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => p_0_0_0950_114791490_i_fu_238(3),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => p_0_0_0950_114791490_i_fu_238(4),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => p_0_0_0950_114791490_i_fu_238(5),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => p_0_0_0950_114791490_i_fu_238(6),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => p_0_0_0950_114791490_i_fu_238(7),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(0),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(1),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(2),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(3),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(4),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(5),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(6),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0950_114791490_i_fu_238(7),
      Q => \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \p_0_0_0950_21416_i_fu_274__0\(0),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \p_0_0_0950_21416_i_fu_274__0\(1),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \p_0_0_0950_21416_i_fu_274__0\(2),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \p_0_0_0950_21416_i_fu_274__0\(3),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \p_0_0_0950_21416_i_fu_274__0\(4),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \p_0_0_0950_21416_i_fu_274__0\(5),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \p_0_0_0950_21416_i_fu_274__0\(6),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \p_0_0_0950_21416_i_fu_274__0\(7),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(0),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(1),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(2),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(3),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(4),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(5),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(6),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2271_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_0_0950_21416_i_fu_274__0\(7),
      Q => \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_94,
      Q => p_0_0_0_0_09081497_i_fu_250(0),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_93,
      Q => p_0_0_0_0_09081497_i_fu_250(1),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_92,
      Q => p_0_0_0_0_09081497_i_fu_250(2),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_91,
      Q => p_0_0_0_0_09081497_i_fu_250(3),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_90,
      Q => p_0_0_0_0_09081497_i_fu_250(4),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_89,
      Q => p_0_0_0_0_09081497_i_fu_250(5),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_88,
      Q => p_0_0_0_0_09081497_i_fu_250(6),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_87,
      Q => p_0_0_0_0_09081497_i_fu_250(7),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(0),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(1),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(2),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(3),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(4),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(5),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(6),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09081497_i_fu_250(7),
      Q => \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => p_0_0_0_0_09141485_i_fu_226(0),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => p_0_0_0_0_09141485_i_fu_226(1),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => p_0_0_0_0_09141485_i_fu_226(2),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => p_0_0_0_0_09141485_i_fu_226(3),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => p_0_0_0_0_09141485_i_fu_226(4),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => p_0_0_0_0_09141485_i_fu_226(5),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => p_0_0_0_0_09141485_i_fu_226(6),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => p_0_0_0_0_09141485_i_fu_226(7),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(0),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(1),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(2),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(3),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(4),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(5),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(6),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_0_0_0_09141485_i_fu_226(7),
      Q => \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(7),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_102,
      Q => p_0_1_0_0_09091499_i_fu_254(0),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_101,
      Q => p_0_1_0_0_09091499_i_fu_254(1),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_100,
      Q => p_0_1_0_0_09091499_i_fu_254(2),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_99,
      Q => p_0_1_0_0_09091499_i_fu_254(3),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_98,
      Q => p_0_1_0_0_09091499_i_fu_254(4),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_97,
      Q => p_0_1_0_0_09091499_i_fu_254(5),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_96,
      Q => p_0_1_0_0_09091499_i_fu_254(6),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_95,
      Q => p_0_1_0_0_09091499_i_fu_254(7),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(0),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(0),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(1),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(1),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(2),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(2),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(3),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(3),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(4),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(4),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(5),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(5),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(6),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(6),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09091499_i_fu_254(7),
      Q => \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(7),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => p_0_1_0_0_09151487_i_fu_230(0),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => p_0_1_0_0_09151487_i_fu_230(1),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => p_0_1_0_0_09151487_i_fu_230(2),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => p_0_1_0_0_09151487_i_fu_230(3),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => p_0_1_0_0_09151487_i_fu_230(4),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => p_0_1_0_0_09151487_i_fu_230(5),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => p_0_1_0_0_09151487_i_fu_230(6),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => p_0_1_0_0_09151487_i_fu_230(7),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(0),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(0),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(1),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(1),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(2),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(2),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(3),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(3),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(4),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(4),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(5),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(5),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(6),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(6),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_1_0_0_09151487_i_fu_230(7),
      Q => \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(7),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => \icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0\(0)
    );
\p_0_2_0_0_09101501_i_fu_258_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_86,
      Q => p_0_2_0_0_09101501_i_fu_258(0),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_85,
      Q => p_0_2_0_0_09101501_i_fu_258(1),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_84,
      Q => p_0_2_0_0_09101501_i_fu_258(2),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_83,
      Q => p_0_2_0_0_09101501_i_fu_258(3),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_82,
      Q => p_0_2_0_0_09101501_i_fu_258(4),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_81,
      Q => p_0_2_0_0_09101501_i_fu_258(5),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_80,
      Q => p_0_2_0_0_09101501_i_fu_258(6),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => lineBuffer_U_n_79,
      Q => p_0_2_0_0_09101501_i_fu_258(7),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(0),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(0),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(1),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(1),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(2),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(2),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(3),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(3),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(4),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(4),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(5),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(5),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(6),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(6),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => p_0_2_0_0_09101501_i_fu_258(7),
      Q => \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(7),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(0),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(1),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(2),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(3),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(4),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(5),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(6),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \p_0_2_0_0_09161489_i_fu_234__0\(7),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(0),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(0),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(1),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(1),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(2),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(2),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(3),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(3),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(4),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(4),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(5),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(5),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(6),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(6),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_258,
      D => \p_0_2_0_0_09161489_i_fu_234__0\(7),
      Q => \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(7),
      R => '0'
    );
\pix_3_reg_591[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => ap_phi_reg_pp0_iter3_b_1_reg_7500
    );
\pix_3_reg_591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(0),
      Q => \^ch_reg_2344_reg[7]_0\(8),
      R => '0'
    );
\pix_3_reg_591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(1),
      Q => \^ch_reg_2344_reg[7]_0\(9),
      R => '0'
    );
\pix_3_reg_591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(2),
      Q => \^ch_reg_2344_reg[7]_0\(10),
      R => '0'
    );
\pix_3_reg_591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(3),
      Q => \^ch_reg_2344_reg[7]_0\(11),
      R => '0'
    );
\pix_3_reg_591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(4),
      Q => \^ch_reg_2344_reg[7]_0\(12),
      R => '0'
    );
\pix_3_reg_591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(5),
      Q => \^ch_reg_2344_reg[7]_0\(13),
      R => '0'
    );
\pix_3_reg_591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(6),
      Q => \^ch_reg_2344_reg[7]_0\(14),
      R => '0'
    );
\pix_3_reg_591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_591(7),
      Q => \^ch_reg_2344_reg[7]_0\(15),
      R => '0'
    );
\ram_reg_bram_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln633_reg_2158_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2162,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => lineBuffer_1_we0_local
    );
\x_fu_222_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(0),
      Q => \x_fu_222_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(10),
      Q => \x_fu_222_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(11),
      Q => \x_fu_222_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(1),
      Q => \x_fu_222_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(2),
      Q => \x_fu_222_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(3),
      Q => \x_fu_222_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(4),
      Q => \x_fu_222_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(5),
      Q => \x_fu_222_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(6),
      Q => \x_fu_222_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(7),
      Q => \x_fu_222_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(8),
      Q => \x_fu_222_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
\x_fu_222_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(9),
      Q => \x_fu_222_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_116
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 is
  port (
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln230_reg_193_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \icmp_ln230_reg_193_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    load_p1_0 : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_2_reg_134_reg[0]_0\ : out STD_LOGIC;
    \axi_last_reg_197_reg[0]_0\ : out STD_LOGIC;
    ack_in_t_reg : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_2_reg_134_reg[0]_1\ : in STD_LOGIC;
    and_ln228_reg_207 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \icmp_ln230_reg_193_reg[0]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_last_reg_197_reg[0]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_last_fu_170_p2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\ : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\ : STD_LOGIC;
  signal icmp_ln230_fu_154_p2 : STD_LOGIC;
  signal \icmp_ln230_reg_193_reg_n_5_[0]\ : STD_LOGIC;
  signal j_2_fu_160_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_2_fu_160_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_2_fu_160_p2_carry__0_n_12\ : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_10 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_11 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_12 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_5 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_6 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_7 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_8 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_76 : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[9]\ : STD_LOGIC;
  signal \NLW_j_2_fu_160_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_j_2_fu_160_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[23]_i_1\ : label is "soft_lutpair377";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_2_fu_160_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_160_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair377";
begin
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\;
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      I4 => \FSM_sequential_state_reg[0]\(0),
      I5 => \FSM_sequential_state_reg[0]\(1),
      O => D(0)
    );
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      I4 => \FSM_sequential_state_reg[0]_0\(0),
      I5 => \FSM_sequential_state_reg[0]_0\(1),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      I4 => \FSM_sequential_state_reg[0]_1\(0),
      I5 => \FSM_sequential_state_reg[0]_1\(1),
      O => ap_enable_reg_pp0_iter1_reg_1(0)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8000AAAAAAAA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => Q(1),
      I3 => imgUnzip_empty_n,
      I4 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_done_reg1
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAEAEAEAE"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => imgUnzip_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\axi_last_reg_197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_fu_170_p2,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\,
      R => '0'
    );
\data_p1[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA20003000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \FSM_sequential_state_reg[0]_1\(1),
      I5 => \FSM_sequential_state_reg[0]_1\(0),
      O => load_p1
    );
\data_p1[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA20003000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \FSM_sequential_state_reg[0]_0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\(0),
      O => load_p1_0
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA20003000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \FSM_sequential_state_reg[0]\(1),
      I5 => \FSM_sequential_state_reg[0]\(0),
      O => E(0)
    );
\data_p2[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \data_p2_reg[0]\,
      I5 => data_p2,
      O => \sof_2_reg_134_reg[0]_0\
    );
\data_p2[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \data_p2_reg[0]_0\,
      I5 => data_p2_1,
      O => \axi_last_reg_197_reg[0]_0\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => imgUnzip_empty_n,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      O => \icmp_ln230_reg_193_reg[0]_1\(0)
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => imgUnzip_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I5 => push,
      O => p_6_in
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3
     port map (
      D(0) => j_2_fu_160_p2(0),
      E(0) => j_fu_76,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => Q(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      and_ln228_reg_207 => and_ln228_reg_207,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(1 downto 0) => ap_done_cache_reg(1 downto 0),
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_fu_170_p2 => axi_last_fu_170_p2,
      \axi_last_reg_197_reg[0]\(12 downto 0) => \axi_last_reg_197_reg[0]_1\(12 downto 0),
      empty_n_reg => empty_n_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_27,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      icmp_ln230_fu_154_p2 => icmp_ln230_fu_154_p2,
      \icmp_ln230_reg_193_reg[0]\(11 downto 0) => \icmp_ln230_reg_193_reg[0]_2\(11 downto 0),
      \icmp_ln230_reg_193_reg[0]_0\(11) => \j_fu_76_reg_n_5_[11]\,
      \icmp_ln230_reg_193_reg[0]_0\(10) => \j_fu_76_reg_n_5_[10]\,
      \icmp_ln230_reg_193_reg[0]_0\(9) => \j_fu_76_reg_n_5_[9]\,
      \icmp_ln230_reg_193_reg[0]_0\(8) => \j_fu_76_reg_n_5_[8]\,
      \icmp_ln230_reg_193_reg[0]_0\(7) => \j_fu_76_reg_n_5_[7]\,
      \icmp_ln230_reg_193_reg[0]_0\(6) => \j_fu_76_reg_n_5_[6]\,
      \icmp_ln230_reg_193_reg[0]_0\(5) => \j_fu_76_reg_n_5_[5]\,
      \icmp_ln230_reg_193_reg[0]_0\(4) => \j_fu_76_reg_n_5_[4]\,
      \icmp_ln230_reg_193_reg[0]_0\(3) => \j_fu_76_reg_n_5_[3]\,
      \icmp_ln230_reg_193_reg[0]_0\(2) => \j_fu_76_reg_n_5_[2]\,
      \icmp_ln230_reg_193_reg[0]_0\(1) => \j_fu_76_reg_n_5_[1]\,
      \icmp_ln230_reg_193_reg[0]_0\(0) => \j_fu_76_reg_n_5_[0]\,
      imgUnzip_empty_n => imgUnzip_empty_n,
      \j_fu_76_reg[11]\(9 downto 4) => ap_sig_allocacmp_j_1(11 downto 6),
      \j_fu_76_reg[11]\(3 downto 2) => ap_sig_allocacmp_j_1(4 downto 3),
      \j_fu_76_reg[11]\(1 downto 0) => ap_sig_allocacmp_j_1(1 downto 0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_134_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \sof_2_reg_134_reg[0]_0\ => \sof_2_reg_134_reg[0]_1\,
      \sof_2_reg_134_reg[0]_1\ => \icmp_ln230_reg_193_reg_n_5_[0]\
    );
\icmp_ln230_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln230_fu_154_p2,
      Q => \icmp_ln230_reg_193_reg_n_5_[0]\,
      R => '0'
    );
j_2_fu_160_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_j_1(0),
      CI_TOP => '0',
      CO(7) => j_2_fu_160_p2_carry_n_5,
      CO(6) => j_2_fu_160_p2_carry_n_6,
      CO(5) => j_2_fu_160_p2_carry_n_7,
      CO(4) => j_2_fu_160_p2_carry_n_8,
      CO(3) => j_2_fu_160_p2_carry_n_9,
      CO(2) => j_2_fu_160_p2_carry_n_10,
      CO(1) => j_2_fu_160_p2_carry_n_11,
      CO(0) => j_2_fu_160_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_2_fu_160_p2(8 downto 1),
      S(7 downto 5) => ap_sig_allocacmp_j_1(8 downto 6),
      S(4) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(3 downto 2) => ap_sig_allocacmp_j_1(4 downto 3),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => ap_sig_allocacmp_j_1(1)
    );
\j_2_fu_160_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_2_fu_160_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_j_2_fu_160_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \j_2_fu_160_p2_carry__0_n_11\,
      CO(0) => \j_2_fu_160_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_j_2_fu_160_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => j_2_fu_160_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_j_1(11 downto 9)
    );
\j_fu_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(0),
      Q => \j_fu_76_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(10),
      Q => \j_fu_76_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(11),
      Q => \j_fu_76_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(1),
      Q => \j_fu_76_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(2),
      Q => \j_fu_76_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(3),
      Q => \j_fu_76_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(4),
      Q => \j_fu_76_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(5),
      Q => \j_fu_76_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(6),
      Q => \j_fu_76_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(7),
      Q => \j_fu_76_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(8),
      Q => \j_fu_76_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_76_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(9),
      Q => \j_fu_76_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => imgUnzip_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => \icmp_ln230_reg_193_reg[0]_0\(0)
    );
\mOutPtr[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => push,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => Q(1),
      I3 => imgUnzip_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      O => p_9_in
    );
\sof_2_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      R => '0'
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => imgUnzip_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      O => ack_in_t_reg
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDF5FDFDFD"
    )
        port map (
      I0 => \state_reg[1]\(0),
      I1 => \state_reg[1]\(1),
      I2 => m_axis_video_TREADY,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      O => \state_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_load_reg_746_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_fu_126_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_load_reg_753_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_load_reg_739_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_0_0483_1652_fu_114_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_0_0482_1653_load_reg_739_reg[7]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgUnzip_full_n : in STD_LOGIC;
    \p_0_0_0483_1652_fu_114_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln1101_reg_727_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln1107_fu_229_p2_carry_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1144_2_fu_441_p2_carry_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \add_ln1148_1_fu_539_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1149_1_fu_584_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1147_1_fu_494_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_fu_126_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG[0][23]_i_4__1_n_5\ : STD_LOGIC;
  signal add_ln1147_1_fu_494_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_9\ : STD_LOGIC;
  signal add_ln1148_1_fu_539_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_9\ : STD_LOGIC;
  signal add_ln1149_1_fu_584_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1101_reg_727 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1107_reg_731 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1159_reg_735_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1159_reg_735_reg_n_5_[0]\ : STD_LOGIC;
  signal p_0_0_0480_1659_fu_126 : STD_LOGIC;
  signal \^p_0_0_0480_1659_fu_126_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0480_1659_load_reg_7530 : STD_LOGIC;
  signal \^p_0_0_0480_1659_load_reg_753_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0481_1656_load_reg_746_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0482_1653_fu_118_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0482_1653_load_reg_739_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0483_1652_fu_114 : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[0]_i_3_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[0]_i_4_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[0]_i_5_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[0]_i_6_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[0]_i_7_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[0]_i_8_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[0]_i_9_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[1]_i_3_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[2]_i_3_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[2]_i_4_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[2]_i_5_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[2]_i_6_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[2]_i_7_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[2]_i_8_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[4]_i_4_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[4]_i_5_n_5\ : STD_LOGIC;
  signal \p_0_0_0483_1652_fu_114[4]_i_6_n_5\ : STD_LOGIC;
  signal \^p_0_0_0483_1652_fu_114_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal trunc_ln1_fu_407_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal x_2_fu_223_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal x_fu_110 : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[16]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[9]\ : STD_LOGIC;
  signal \NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__3\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__1\ : label is "soft_lutpair410";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_1\ : label is "lutpair57";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_10\ : label is "lutpair55";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_11\ : label is "lutpair54";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_12\ : label is "lutpair53";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_2\ : label is "lutpair56";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_3\ : label is "lutpair55";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_4\ : label is "lutpair54";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_5\ : label is "lutpair53";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_8\ : label is "lutpair57";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_9\ : label is "lutpair56";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_1\ : label is "lutpair47";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_10\ : label is "lutpair45";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_11\ : label is "lutpair44";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_12\ : label is "lutpair43";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_2\ : label is "lutpair46";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_3\ : label is "lutpair45";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_4\ : label is "lutpair44";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_5\ : label is "lutpair43";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_8\ : label is "lutpair47";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_9\ : label is "lutpair46";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_1\ : label is "lutpair52";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_10\ : label is "lutpair50";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_11\ : label is "lutpair49";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_12\ : label is "lutpair48";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_2\ : label is "lutpair51";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_3\ : label is "lutpair50";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_4\ : label is "lutpair49";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_5\ : label is "lutpair48";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_8\ : label is "lutpair52";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_9\ : label is "lutpair51";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair405";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1107_fu_229_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1107_fu_229_p2_carry__0\ : label is 14;
  attribute SOFT_HLUTNM of \p_0_0_0479647_lcssa654681_fu_80[7]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[0]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[0]_i_4\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[0]_i_5\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[0]_i_7\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[0]_i_8\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[1]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[1]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_5\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_6\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_7\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_8\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[4]_i_4\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[4]_i_5\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[4]_i_6\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \p_0_0_0483_1_lcssa671_fu_60[4]_i_1\ : label is "soft_lutpair404";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \p_0_0_0480_1659_fu_126_reg[7]_0\(7 downto 0) <= \^p_0_0_0480_1659_fu_126_reg[7]_0\(7 downto 0);
  \p_0_0_0480_1659_load_reg_753_reg[7]_0\(7 downto 0) <= \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(7 downto 0);
  \p_0_0_0481_1656_load_reg_746_reg[7]_0\(7 downto 0) <= \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(7 downto 0);
  \p_0_0_0482_1653_fu_118_reg[7]_0\(7 downto 0) <= \^p_0_0_0482_1653_fu_118_reg[7]_0\(7 downto 0);
  \p_0_0_0482_1653_load_reg_739_reg[7]_0\(7 downto 0) <= \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(7 downto 0);
  \p_0_0_0483_1652_fu_114_reg[4]_0\(4 downto 0) <= \^p_0_0_0483_1652_fu_114_reg[4]_0\(4 downto 0);
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(2),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(0),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(4),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(2),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(10)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(5),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(3),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(11)
    );
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(6),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(4),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(12)
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(7),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(5),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(13)
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(8),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(6),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(14)
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(9),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(7),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(15)
    );
\SRL_SIG[0][16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(2),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(0),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(16)
    );
\SRL_SIG[0][17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(3),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(1),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(17)
    );
\SRL_SIG[0][18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(4),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(2),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(18)
    );
\SRL_SIG[0][19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(5),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(3),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(19)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(3),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(1),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(1)
    );
\SRL_SIG[0][20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(6),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(4),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(20)
    );
\SRL_SIG[0][21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(7),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(5),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(21)
    );
\SRL_SIG[0][22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(8),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(6),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(22)
    );
\SRL_SIG[0][23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => imgUnzip_full_n,
      I1 => \ap_CS_fsm_reg[3]_1\(2),
      I2 => icmp_ln1159_reg_735_pp0_iter1_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_enable_reg_pp0_iter2,
      O => push
    );
\SRL_SIG[0][23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(9),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(7),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(23)
    );
\SRL_SIG[0][23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A56AAAA55556A56"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2,
      I1 => \SRL_SIG[0][23]_i_4__1_n_5\,
      I2 => trunc_ln1_fu_407_p4(3),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      I4 => trunc_ln1_fu_407_p4(4),
      I5 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      O => p_0_in
    );
\SRL_SIG[0][23]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      I1 => trunc_ln1_fu_407_p4(2),
      I2 => trunc_ln1_fu_407_p4(1),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      I4 => trunc_ln1_fu_407_p4(0),
      I5 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      O => \SRL_SIG[0][23]_i_4__1_n_5\
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(4),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(2),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(5),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(3),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(6),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(4),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(7),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(5),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(8),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(6),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(9),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(7),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(2),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(0),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(3),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(1),
      O => \p_0_0_0482_1653_load_reg_739_reg[7]_1\(9)
    );
\add_ln1147_1_fu_494_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1147_1_fu_494_p2__1_carry_n_5\,
      CO(6) => \add_ln1147_1_fu_494_p2__1_carry_n_6\,
      CO(5) => \add_ln1147_1_fu_494_p2__1_carry_n_7\,
      CO(4) => \add_ln1147_1_fu_494_p2__1_carry_n_8\,
      CO(3) => \add_ln1147_1_fu_494_p2__1_carry_n_9\,
      CO(2) => \add_ln1147_1_fu_494_p2__1_carry_n_10\,
      CO(1) => \add_ln1147_1_fu_494_p2__1_carry_n_11\,
      CO(0) => \add_ln1147_1_fu_494_p2__1_carry_n_12\,
      DI(7) => \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1147_1_fu_494_p2__1_carry_i_6_n_5\,
      DI(1 downto 0) => \^p_0_0_0482_1653_fu_118_reg[7]_0\(1 downto 0),
      O(7 downto 2) => add_ln1147_1_fu_494_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1147_1_fu_494_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1147_1_fu_494_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1147_1_fu_494_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1147_1_fu_494_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1147_1_fu_494_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1147_1_fu_494_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1147_1_fu_494_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1147_1_fu_494_p2__1_carry_i_14_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1147_1_fu_494_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1147_1_fu_494_p2(9),
      CO(0) => \NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(7),
      O(7 downto 1) => \NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1147_1_fu_494_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(6),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(7),
      I2 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      I3 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(7),
      O => \add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(5),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(3),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_10_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(2),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_11_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(2),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(1),
      I3 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(0),
      I4 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(1),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_12_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(1),
      I1 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(0),
      I2 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(1),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_13_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(0),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(0),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_14_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(4),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(3),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(2),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(2),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(1),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(2),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(1),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_6_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\,
      I1 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(6),
      I2 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(7),
      I3 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_7_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(5),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_8_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(4),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_9_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1148_1_fu_539_p2__1_carry_n_5\,
      CO(6) => \add_ln1148_1_fu_539_p2__1_carry_n_6\,
      CO(5) => \add_ln1148_1_fu_539_p2__1_carry_n_7\,
      CO(4) => \add_ln1148_1_fu_539_p2__1_carry_n_8\,
      CO(3) => \add_ln1148_1_fu_539_p2__1_carry_n_9\,
      CO(2) => \add_ln1148_1_fu_539_p2__1_carry_n_10\,
      CO(1) => \add_ln1148_1_fu_539_p2__1_carry_n_11\,
      CO(0) => \add_ln1148_1_fu_539_p2__1_carry_n_12\,
      DI(7) => \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1148_1_fu_539_p2__1_carry_i_6_n_5\,
      DI(1 downto 0) => \^q\(1 downto 0),
      O(7 downto 2) => add_ln1148_1_fu_539_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1148_1_fu_539_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1148_1_fu_539_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1148_1_fu_539_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1148_1_fu_539_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1148_1_fu_539_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1148_1_fu_539_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1148_1_fu_539_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1148_1_fu_539_p2__1_carry_i_14_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1148_1_fu_539_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1148_1_fu_539_p2(9),
      CO(0) => \NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(7),
      O(7 downto 1) => \NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1148_1_fu_539_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(6),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(7),
      I2 => \^q\(7),
      I3 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(7),
      O => \add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(5),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(4),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(3),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_10_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(3),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(2),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_11_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^q\(2),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(1),
      I3 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(0),
      I4 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(1),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_12_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(1),
      I1 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(0),
      I2 => \^q\(1),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_13_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(0),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_14_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(4),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(3),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(2),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(1),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(2),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(1),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_6_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\,
      I1 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(6),
      I2 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(7),
      I3 => \^q\(7),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_7_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(6),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(5),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_8_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(5),
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(4),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_9_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1149_1_fu_584_p2__1_carry_n_5\,
      CO(6) => \add_ln1149_1_fu_584_p2__1_carry_n_6\,
      CO(5) => \add_ln1149_1_fu_584_p2__1_carry_n_7\,
      CO(4) => \add_ln1149_1_fu_584_p2__1_carry_n_8\,
      CO(3) => \add_ln1149_1_fu_584_p2__1_carry_n_9\,
      CO(2) => \add_ln1149_1_fu_584_p2__1_carry_n_10\,
      CO(1) => \add_ln1149_1_fu_584_p2__1_carry_n_11\,
      CO(0) => \add_ln1149_1_fu_584_p2__1_carry_n_12\,
      DI(7) => \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1149_1_fu_584_p2__1_carry_i_6_n_5\,
      DI(1 downto 0) => \^p_0_0_0480_1659_fu_126_reg[7]_0\(1 downto 0),
      O(7 downto 2) => add_ln1149_1_fu_584_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1149_1_fu_584_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1149_1_fu_584_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1149_1_fu_584_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1149_1_fu_584_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1149_1_fu_584_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1149_1_fu_584_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1149_1_fu_584_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1149_1_fu_584_p2__1_carry_i_14_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1149_1_fu_584_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1149_1_fu_584_p2(9),
      CO(0) => \NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(7),
      O(7 downto 1) => \NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1149_1_fu_584_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(6),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(7),
      I2 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      I3 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(7),
      O => \add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(6),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(5),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(4),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(3),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_10_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(3),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(2),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_11_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(2),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(1),
      I3 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(0),
      I4 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(1),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_12_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(1),
      I1 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(0),
      I2 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(1),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_13_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(0),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(0),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_14_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(5),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(4),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(4),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(3),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(3),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(2),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(2),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(1),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(2),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(1),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_6_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\,
      I1 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(6),
      I2 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(7),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_7_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(6),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(5),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_8_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(5),
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(4),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_9_n_5\
    );
\addr[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => p_0_0_0480_1659_load_reg_7530,
      I1 => \ap_CS_fsm_reg[3]_1\(2),
      I2 => imgRgb_empty_n,
      I3 => icmp_ln1101_reg_727,
      I4 => icmp_ln1107_reg_731,
      I5 => push_2,
      O => p_6_in
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_done_cache_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_i_1_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_5,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808C80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_rst_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => icmp_ln1101_reg_727,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln1101_fu_217_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      E(0) => p_0_0_0483_1652_fu_114,
      Q(16) => \x_fu_110_reg_n_5_[16]\,
      Q(15) => \x_fu_110_reg_n_5_[15]\,
      Q(14) => \x_fu_110_reg_n_5_[14]\,
      Q(13) => \x_fu_110_reg_n_5_[13]\,
      Q(12) => \x_fu_110_reg_n_5_[12]\,
      Q(11) => \x_fu_110_reg_n_5_[11]\,
      Q(10) => \x_fu_110_reg_n_5_[10]\,
      Q(9) => \x_fu_110_reg_n_5_[9]\,
      Q(8) => \x_fu_110_reg_n_5_[8]\,
      Q(7) => \x_fu_110_reg_n_5_[7]\,
      Q(6) => \x_fu_110_reg_n_5_[6]\,
      Q(5) => \x_fu_110_reg_n_5_[5]\,
      Q(4) => \x_fu_110_reg_n_5_[4]\,
      Q(3) => \x_fu_110_reg_n_5_[3]\,
      Q(2) => \x_fu_110_reg_n_5_[2]\,
      Q(1) => \x_fu_110_reg_n_5_[1]\,
      Q(0) => \x_fu_110_reg_n_5_[0]\,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\(2 downto 0) => \ap_CS_fsm_reg[3]_1\(2 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_loop_init_int_reg_3(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      ap_loop_init_int_reg_3(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      ap_loop_init_int_reg_3(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      ap_loop_init_int_reg_3(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      ap_loop_init_int_reg_3(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      ap_loop_init_int_reg_3(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      ap_loop_init_int_reg_3(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_loop_init_int_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(4) => flow_control_loop_pipe_sequential_init_U_n_20,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0),
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(0) => x_fu_110,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1(4 downto 0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(4 downto 0),
      icmp_ln1101_reg_727 => icmp_ln1101_reg_727,
      \icmp_ln1101_reg_727_reg[0]\(16 downto 0) => \icmp_ln1101_reg_727_reg[0]_0\(16 downto 0),
      icmp_ln1107_fu_229_p2_carry(15 downto 0) => icmp_ln1107_fu_229_p2_carry_0(15 downto 0),
      icmp_ln1107_reg_731 => icmp_ln1107_reg_731,
      \icmp_ln1107_reg_731_reg[0]\(0) => p_0_0_0480_1659_fu_126,
      icmp_ln1159_reg_735_pp0_iter1_reg => icmp_ln1159_reg_735_pp0_iter1_reg,
      \icmp_ln1159_reg_735_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \icmp_ln1159_reg_735_reg[0]_0\ => \icmp_ln1159_reg_735_reg_n_5_[0]\,
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \p_0_0_0483_1652_fu_114_reg[4]\(4 downto 0) => \p_0_0_0483_1652_fu_114_reg[4]_1\(4 downto 0),
      trunc_ln1_fu_407_p4(4 downto 0) => trunc_ln1_fu_407_p4(4 downto 0),
      \x_fu_110_reg[16]\(16 downto 0) => x_2_fu_223_p2(16 downto 0)
    );
icmp_ln1101_fu_217_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln1101_fu_217_p2,
      CO(4) => icmp_ln1101_fu_217_p2_carry_n_8,
      CO(3) => icmp_ln1101_fu_217_p2_carry_n_9,
      CO(2) => icmp_ln1101_fu_217_p2_carry_n_10,
      CO(1) => icmp_ln1101_fu_217_p2_carry_n_11,
      CO(0) => icmp_ln1101_fu_217_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30
    );
\icmp_ln1101_reg_727[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1101_reg_727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1101_fu_217_p2,
      Q => icmp_ln1101_reg_727,
      R => '0'
    );
icmp_ln1107_fu_229_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1107_fu_229_p2_carry_n_5,
      CO(6) => icmp_ln1107_fu_229_p2_carry_n_6,
      CO(5) => icmp_ln1107_fu_229_p2_carry_n_7,
      CO(4) => icmp_ln1107_fu_229_p2_carry_n_8,
      CO(3) => icmp_ln1107_fu_229_p2_carry_n_9,
      CO(2) => icmp_ln1107_fu_229_p2_carry_n_10,
      CO(1) => icmp_ln1107_fu_229_p2_carry_n_11,
      CO(0) => icmp_ln1107_fu_229_p2_carry_n_12,
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      O(7 downto 0) => NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_47
    );
\icmp_ln1107_fu_229_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln1107_fu_229_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => icmp_ln1107_fu_229_p2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31
    );
\icmp_ln1107_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1107_fu_229_p2,
      Q => icmp_ln1107_reg_731,
      R => '0'
    );
icmp_ln1144_2_fu_441_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED(7 downto 3),
      CO(2) => icmp_ln1144_2_fu_441_p2,
      CO(1) => icmp_ln1144_2_fu_441_p2_carry_n_11,
      CO(0) => icmp_ln1144_2_fu_441_p2_carry_n_12,
      DI(7 downto 3) => B"00000",
      DI(2) => icmp_ln1144_2_fu_441_p2_carry_i_1_n_5,
      DI(1) => icmp_ln1144_2_fu_441_p2_carry_i_2_n_5,
      DI(0) => icmp_ln1144_2_fu_441_p2_carry_i_3_n_5,
      O(7 downto 0) => NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => icmp_ln1144_2_fu_441_p2_carry_i_4_n_5,
      S(1) => icmp_ln1144_2_fu_441_p2_carry_i_5_n_5,
      S(0) => icmp_ln1144_2_fu_441_p2_carry_i_6_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      I1 => icmp_ln1144_2_fu_441_p2_carry_0(4),
      O => icmp_ln1144_2_fu_441_p2_carry_i_1_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      I1 => icmp_ln1144_2_fu_441_p2_carry_0(2),
      I2 => icmp_ln1144_2_fu_441_p2_carry_0(3),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      O => icmp_ln1144_2_fu_441_p2_carry_i_2_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      I1 => icmp_ln1144_2_fu_441_p2_carry_0(0),
      I2 => icmp_ln1144_2_fu_441_p2_carry_0(1),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      O => icmp_ln1144_2_fu_441_p2_carry_i_3_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2_carry_0(4),
      I1 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      O => icmp_ln1144_2_fu_441_p2_carry_i_4_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2_carry_0(3),
      I1 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      I2 => icmp_ln1144_2_fu_441_p2_carry_0(2),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      O => icmp_ln1144_2_fu_441_p2_carry_i_5_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2_carry_0(1),
      I1 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      I2 => icmp_ln1144_2_fu_441_p2_carry_0(0),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      O => icmp_ln1144_2_fu_441_p2_carry_i_6_n_5
    );
\icmp_ln1159_reg_735_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1159_reg_735_reg_n_5_[0]\,
      Q => icmp_ln1159_reg_735_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1159_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \icmp_ln1159_reg_735_reg_n_5_[0]\,
      R => '0'
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => icmp_ln1107_reg_731,
      I2 => icmp_ln1101_reg_727,
      I3 => imgRgb_empty_n,
      I4 => \ap_CS_fsm_reg[3]_1\(2),
      I5 => p_0_0_0480_1659_load_reg_7530,
      O => E(0)
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => p_0_0_0480_1659_load_reg_7530,
      I2 => \ap_CS_fsm_reg[3]_1\(2),
      I3 => imgRgb_empty_n,
      I4 => icmp_ln1101_reg_727,
      I5 => icmp_ln1107_reg_731,
      O => p_9_in
    );
\p_0_0_0479647_lcssa654681_fu_80[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\(2),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => icmp_ln1101_reg_727,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\p_0_0_0480_1659_fu_126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(0),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(1),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(2),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(3),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(4),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(5),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(6),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_1\(7),
      Q => \^p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(0),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(1),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(2),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(3),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(4),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(5),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(6),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_753_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      Q => \^p_0_0_0480_1659_load_reg_753_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => p_0_0_0480_1659_load_reg_7530
    );
\p_0_0_0481_1656_load_reg_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(0),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(1),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(2),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(3),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(4),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(5),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(6),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^q\(7),
      Q => \^p_0_0_0481_1656_load_reg_746_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(0),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(1),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(2),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(3),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(4),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(5),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(6),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_1\(7),
      Q => \^p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(0),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(1),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(2),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_739_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7530,
      D => \^p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      Q => \^p_0_0_0482_1653_load_reg_739_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0483_1652_fu_114[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114[0]_i_3_n_5\,
      I1 => \p_0_0_0483_1652_fu_114[0]_i_4_n_5\,
      I2 => \p_0_0_0483_1652_fu_114[0]_i_5_n_5\,
      O => trunc_ln1_fu_407_p4(0)
    );
\p_0_0_0483_1652_fu_114[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF960096000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      I2 => \^q\(4),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(4),
      I4 => \p_0_0_0483_1652_fu_114[0]_i_6_n_5\,
      I5 => \p_0_0_0483_1652_fu_114[0]_i_7_n_5\,
      O => \p_0_0_0483_1652_fu_114[0]_i_3_n_5\
    );
\p_0_0_0483_1652_fu_114[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      I2 => \^q\(5),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(6),
      I4 => \p_0_0_0483_1652_fu_114[2]_i_8_n_5\,
      O => \p_0_0_0483_1652_fu_114[0]_i_4_n_5\
    );
\p_0_0_0483_1652_fu_114[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      I2 => \^q\(4),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(5),
      I4 => \p_0_0_0483_1652_fu_114[0]_i_8_n_5\,
      O => \p_0_0_0483_1652_fu_114[0]_i_5_n_5\
    );
\p_0_0_0483_1652_fu_114[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(3),
      I1 => \^q\(3),
      I2 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(2),
      I3 => \^q\(1),
      I4 => \p_0_0_0483_1652_fu_114[0]_i_9_n_5\,
      O => \p_0_0_0483_1652_fu_114[0]_i_6_n_5\
    );
\p_0_0_0483_1652_fu_114[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      I2 => \^q\(4),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(5),
      I4 => \p_0_0_0483_1652_fu_114[0]_i_8_n_5\,
      O => \p_0_0_0483_1652_fu_114[0]_i_7_n_5\
    );
\p_0_0_0483_1652_fu_114[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      I2 => \^q\(3),
      O => \p_0_0_0483_1652_fu_114[0]_i_8_n_5\
    );
\p_0_0_0483_1652_fu_114[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      I2 => \^q\(4),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(4),
      O => \p_0_0_0483_1652_fu_114[0]_i_9_n_5\
    );
\p_0_0_0483_1652_fu_114[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114[2]_i_4_n_5\,
      I1 => \p_0_0_0483_1652_fu_114[1]_i_3_n_5\,
      I2 => \p_0_0_0483_1652_fu_114[2]_i_3_n_5\,
      O => trunc_ln1_fu_407_p4(1)
    );
\p_0_0_0483_1652_fu_114[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      I2 => \^q\(6),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      I4 => \p_0_0_0483_1652_fu_114[2]_i_7_n_5\,
      O => \p_0_0_0483_1652_fu_114[1]_i_3_n_5\
    );
\p_0_0_0483_1652_fu_114[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114[2]_i_3_n_5\,
      I1 => \p_0_0_0483_1652_fu_114[2]_i_4_n_5\,
      I2 => \p_0_0_0483_1652_fu_114[2]_i_5_n_5\,
      I3 => \p_0_0_0483_1652_fu_114[2]_i_6_n_5\,
      I4 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      I5 => \p_0_0_0483_1652_fu_114[2]_i_7_n_5\,
      O => trunc_ln1_fu_407_p4(2)
    );
\p_0_0_0483_1652_fu_114[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      I2 => \^q\(5),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(6),
      I4 => \p_0_0_0483_1652_fu_114[2]_i_8_n_5\,
      O => \p_0_0_0483_1652_fu_114[2]_i_3_n_5\
    );
\p_0_0_0483_1652_fu_114[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114[0]_i_3_n_5\,
      I1 => \p_0_0_0483_1652_fu_114[0]_i_4_n_5\,
      I2 => \p_0_0_0483_1652_fu_114[0]_i_5_n_5\,
      O => \p_0_0_0483_1652_fu_114[2]_i_4_n_5\
    );
\p_0_0_0483_1652_fu_114[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      I2 => \^q\(7),
      I3 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      I4 => \^q\(6),
      O => \p_0_0_0483_1652_fu_114[2]_i_5_n_5\
    );
\p_0_0_0483_1652_fu_114[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      I2 => \^q\(4),
      O => \p_0_0_0483_1652_fu_114[2]_i_6_n_5\
    );
\p_0_0_0483_1652_fu_114[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      I2 => \^q\(5),
      O => \p_0_0_0483_1652_fu_114[2]_i_7_n_5\
    );
\p_0_0_0483_1652_fu_114[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      I2 => \^q\(4),
      O => \p_0_0_0483_1652_fu_114[2]_i_8_n_5\
    );
\p_0_0_0483_1652_fu_114[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114[4]_i_4_n_5\,
      I1 => \p_0_0_0483_1652_fu_114[4]_i_5_n_5\,
      I2 => \^q\(7),
      I3 => \p_0_0_0483_1652_fu_114[4]_i_6_n_5\,
      I4 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      I5 => \^q\(6),
      O => trunc_ln1_fu_407_p4(3)
    );
\p_0_0_0483_1652_fu_114[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8F8E0F8E0E080"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114[4]_i_4_n_5\,
      I1 => \p_0_0_0483_1652_fu_114[4]_i_5_n_5\,
      I2 => \^q\(7),
      I3 => \p_0_0_0483_1652_fu_114[4]_i_6_n_5\,
      I4 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      I5 => \^q\(6),
      O => trunc_ln1_fu_407_p4(4)
    );
\p_0_0_0483_1652_fu_114[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      I2 => \^q\(6),
      I3 => \^p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      I4 => \p_0_0_0483_1652_fu_114[2]_i_7_n_5\,
      O => \p_0_0_0483_1652_fu_114[4]_i_4_n_5\
    );
\p_0_0_0483_1652_fu_114[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114[2]_i_4_n_5\,
      I1 => \p_0_0_0483_1652_fu_114[1]_i_3_n_5\,
      I2 => \p_0_0_0483_1652_fu_114[2]_i_3_n_5\,
      O => \p_0_0_0483_1652_fu_114[4]_i_5_n_5\
    );
\p_0_0_0483_1652_fu_114[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      I2 => \^q\(5),
      O => \p_0_0_0483_1652_fu_114[4]_i_6_n_5\
    );
\p_0_0_0483_1652_fu_114_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      R => '0'
    );
\p_0_0_0483_1_lcssa671_fu_60[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\(2),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\x_fu_110_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(0),
      Q => \x_fu_110_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(10),
      Q => \x_fu_110_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(11),
      Q => \x_fu_110_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(12),
      Q => \x_fu_110_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(13),
      Q => \x_fu_110_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(14),
      Q => \x_fu_110_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(15),
      Q => \x_fu_110_reg_n_5_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(16),
      Q => \x_fu_110_reg_n_5_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(1),
      Q => \x_fu_110_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(2),
      Q => \x_fu_110_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(3),
      Q => \x_fu_110_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(4),
      Q => \x_fu_110_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(5),
      Q => \x_fu_110_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(6),
      Q => \x_fu_110_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(7),
      Q => \x_fu_110_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(8),
      Q => \x_fu_110_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\x_fu_110_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(9),
      Q => \x_fu_110_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bayerPhase_c1_empty_n : out STD_LOGIC;
    bayerPhase_c1_full_n : out STD_LOGIC;
    cmp689_fu_387_p2 : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    bayer_phase_assign_channel_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c_write : in STD_LOGIC;
    \xor_reg_676_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S is
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \^bayerphase_c1_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c1_full_n\ : STD_LOGIC;
  signal bayerPhase_c1_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__5_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair320";
begin
  bayerPhase_c1_empty_n <= \^bayerphase_c1_empty_n\;
  bayerPhase_c1_full_n <= \^bayerphase_c1_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7
     port map (
      D(14 downto 0) => D(14 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][1]_0\(0) => \SRL_SIG_reg[0][1]\(0),
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      bayer_phase_assign_channel_dout(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      cmp689_fu_387_p2 => cmp689_fu_387_p2,
      push => push,
      \xor_reg_676_reg[0]\(0) => \xor_reg_676_reg[0]\(0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF9F2060"
    )
        port map (
      I0 => push,
      I1 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I2 => \^bayerphase_c1_empty_n\,
      I3 => \addr[0]_i_2__5_n_5\,
      I4 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(2),
      I1 => bayerPhase_c1_num_data_valid(0),
      I2 => bayerPhase_c1_num_data_valid(1),
      O => \addr[0]_i_2__5_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FF00"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(2),
      I1 => bayerPhase_c1_num_data_valid(0),
      I2 => bayerPhase_c1_num_data_valid(1),
      I3 => \^bayerphase_c1_empty_n\,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I5 => push,
      O => \empty_n_i_1__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_5\,
      Q => \^bayerphase_c1_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(2),
      I1 => bayerPhase_c1_num_data_valid(0),
      I2 => bayerPhase_c1_num_data_valid(1),
      I3 => push,
      I4 => full_n_reg_1,
      I5 => \^bayerphase_c1_full_n\,
      O => \full_n_i_1__2_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => \^bayerphase_c1_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(0),
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(0),
      I1 => push,
      I2 => \^bayerphase_c1_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => bayerPhase_c1_num_data_valid(1),
      O => \mOutPtr[1]_i_1__9_n_5\
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666AAAAAAAA5999"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(2),
      I1 => push,
      I2 => \^bayerphase_c1_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => bayerPhase_c1_num_data_valid(1),
      I5 => bayerPhase_c1_num_data_valid(0),
      O => \mOutPtr[2]_i_2__5_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => bayerPhase_c1_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__9_n_5\,
      Q => bayerPhase_c1_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__5_n_5\,
      Q => bayerPhase_c1_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4 is
  port (
    bayerPhase_c_empty_n : out STD_LOGIC;
    bayerPhase_c_full_n : out STD_LOGIC;
    bayerPhase_c_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DebayerRandBatG_U0_bayerPhase_c_read : in STD_LOGIC;
    push : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c_write : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4 is
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \^bayerphase_c_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c_full_n\ : STD_LOGIC;
  signal bayerPhase_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__6_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__6\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair329";
begin
  bayerPhase_c_empty_n <= \^bayerphase_c_empty_n\;
  bayerPhase_c_full_n <= \^bayerphase_c_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      bayerPhase_c_dout(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      push => push,
      \x_phase_reg_387_reg[0]\ => \addr_reg_n_5_[0]\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF95FF2A006A00"
    )
        port map (
      I0 => push,
      I1 => DebayerRandBatG_U0_ap_start,
      I2 => \addr_reg[0]_0\(0),
      I3 => \^bayerphase_c_empty_n\,
      I4 => \addr[0]_i_2__6_n_5\,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(2),
      I1 => bayerPhase_c_num_data_valid(0),
      I2 => bayerPhase_c_num_data_valid(1),
      O => \addr[0]_i_2__6_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FF00"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(2),
      I1 => bayerPhase_c_num_data_valid(0),
      I2 => bayerPhase_c_num_data_valid(1),
      I3 => \^bayerphase_c_empty_n\,
      I4 => DebayerRandBatG_U0_bayerPhase_c_read,
      I5 => push,
      O => \empty_n_i_1__3_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_5\,
      Q => \^bayerphase_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FF00"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(2),
      I1 => bayerPhase_c_num_data_valid(0),
      I2 => bayerPhase_c_num_data_valid(1),
      I3 => \^bayerphase_c_full_n\,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I5 => full_n_reg_1,
      O => \full_n_i_1__3_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_5\,
      Q => \^bayerphase_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(0),
      I1 => push,
      I2 => \^bayerphase_c_empty_n\,
      I3 => \addr_reg[0]_0\(0),
      I4 => DebayerRandBatG_U0_ap_start,
      I5 => bayerPhase_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1__10_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^bayerphase_c_full_n\,
      I1 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I2 => \^bayerphase_c_empty_n\,
      I3 => \addr_reg[0]_0\(0),
      I4 => DebayerRandBatG_U0_ap_start,
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666AAAAAAAA5999"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(2),
      I1 => push,
      I2 => \^bayerphase_c_empty_n\,
      I3 => DebayerRandBatG_U0_bayerPhase_c_read,
      I4 => bayerPhase_c_num_data_valid(1),
      I5 => bayerPhase_c_num_data_valid(0),
      O => \mOutPtr[2]_i_2__6_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__1_n_5\,
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => bayerPhase_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__1_n_5\,
      D => \mOutPtr[1]_i_1__10_n_5\,
      Q => bayerPhase_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__1_n_5\,
      D => \mOutPtr[2]_i_2__6_n_5\,
      Q => bayerPhase_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x is
  port (
    Debayer_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    bayer_phase_assign_channel_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_idle : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    Debayer_U0_ap_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x is
  signal Block_entry_split_proc_U0_ap_continue : STD_LOGIC;
  signal \^debayer_u0_ap_start\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \full_n2__1\ : STD_LOGIC;
  signal \full_n_i_1__8_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_5 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__3_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__3\ : label is "soft_lutpair431";
begin
  Debayer_U0_ap_start <= \^debayer_u0_ap_start\;
  push <= \^push\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
     port map (
      Block_entry_split_proc_U0_ap_continue => Block_entry_split_proc_U0_ap_continue,
      D(15 downto 0) => D(15 downto 0),
      E(0) => \^push\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      bayer_phase_assign_channel_dout(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF87FF70007800"
    )
        port map (
      I0 => \addr_reg[0]_0\(0),
      I1 => \addr_reg[0]_1\(0),
      I2 => \^push\,
      I3 => \^debayer_u0_ap_start\,
      I4 => \full_n2__1\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      O => \full_n2__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404440"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => ap_start,
      I4 => \SRL_SIG_reg[1][0]\,
      O => full_n_reg_0
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \^debayer_u0_ap_start\,
      I4 => Debayer_U0_ap_ready,
      I5 => \^push\,
      O => \empty_n_i_1__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_5\,
      Q => \^debayer_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => Block_entry_split_proc_U0_ap_continue,
      O => \full_n_i_1__8_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_5\,
      Q => Block_entry_split_proc_U0_ap_continue,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_5,
      I1 => int_ap_idle_reg,
      I2 => Q(0),
      I3 => int_ap_idle_reg_0(0),
      I4 => Debayer_U0_ap_idle,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \^debayer_u0_ap_start\,
      I1 => int_ap_idle_reg_1(0),
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => int_ap_idle_i_2_n_5
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \^push\,
      I2 => \addr_reg[0]_1\(0),
      I3 => \addr_reg[0]_0\(0),
      I4 => \^debayer_u0_ap_start\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^push\,
      I1 => \^debayer_u0_ap_start\,
      I2 => \addr_reg[0]_0\(0),
      I3 => \addr_reg[0]_1\(0),
      O => \mOutPtr[2]_i_1__5_n_5\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__3_n_5\
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^push\,
      I1 => \addr_reg[0]_1\(0),
      I2 => \addr_reg[0]_0\(0),
      I3 => \^debayer_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_5\,
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_5\,
      D => \mOutPtr[1]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_5\,
      D => \mOutPtr[2]_i_2__3_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S is
  port (
    imgG_empty_n : out STD_LOGIC;
    imgG_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][16]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][17]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][18]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][19]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][20]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][21]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC;
    imgG_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]\ : in STD_LOGIC;
    cmp59_i_reg_545 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][22]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][20]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][19]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][18]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][17]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][16]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S is
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_3_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal \^imgg_empty_n\ : STD_LOGIC;
  signal \^imgg_full_n\ : STD_LOGIC;
  signal imgG_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair342";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgG_empty_n <= \^imgg_empty_n\;
  imgG_full_n <= \^imgg_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6
     port map (
      D(23 downto 0) => \SRL_SIG_reg[0]_0\(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][15]_0\(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][16]_0\ => \SRL_SIG_reg[0][16]\,
      \SRL_SIG_reg[0][17]_0\ => \SRL_SIG_reg[0][17]\,
      \SRL_SIG_reg[0][18]_0\ => \SRL_SIG_reg[0][18]\,
      \SRL_SIG_reg[0][19]_0\ => \SRL_SIG_reg[0][19]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][20]_0\ => \SRL_SIG_reg[0][20]\,
      \SRL_SIG_reg[0][21]_0\ => \SRL_SIG_reg[0][21]\,
      \SRL_SIG_reg[0][22]_0\ => \SRL_SIG_reg[0][22]\,
      \SRL_SIG_reg[0][23]_0\ => \SRL_SIG_reg[0][23]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][10]_0\ => \SRL_SIG_reg[1][10]\,
      \SRL_SIG_reg[1][11]_0\ => \SRL_SIG_reg[1][11]\,
      \SRL_SIG_reg[1][12]_0\ => \SRL_SIG_reg[1][12]\,
      \SRL_SIG_reg[1][13]_0\ => \SRL_SIG_reg[1][13]\,
      \SRL_SIG_reg[1][14]_0\ => \SRL_SIG_reg[1][14]\,
      \SRL_SIG_reg[1][15]_0\ => \SRL_SIG_reg[1][15]\,
      \SRL_SIG_reg[1][16]_0\ => \SRL_SIG_reg[1][16]\,
      \SRL_SIG_reg[1][17]_0\ => \SRL_SIG_reg[1][17]\,
      \SRL_SIG_reg[1][18]_0\ => \SRL_SIG_reg[1][18]\,
      \SRL_SIG_reg[1][19]_0\ => \SRL_SIG_reg[1][19]\,
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][1]\,
      \SRL_SIG_reg[1][20]_0\ => \SRL_SIG_reg[1][20]\,
      \SRL_SIG_reg[1][21]_0\ => \SRL_SIG_reg[1][21]\,
      \SRL_SIG_reg[1][22]_0\ => \SRL_SIG_reg[1][22]\,
      \SRL_SIG_reg[1][23]_0\ => \SRL_SIG_reg[1][23]\,
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      \SRL_SIG_reg[1][8]_0\ => \SRL_SIG_reg[1][8]\,
      \SRL_SIG_reg[1][9]_0\ => \SRL_SIG_reg[1][9]\,
      ap_clk => ap_clk,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      imgG_dout(23 downto 0) => imgG_dout(23 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[7]\ => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      push => push,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_bram_2 => \^addr_reg[0]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D3DF2C20"
    )
        port map (
      I0 => \^imgg_empty_n\,
      I1 => empty_n_reg_0,
      I2 => push,
      I3 => \addr[0]_i_3_n_5\,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => imgG_num_data_valid(2),
      I1 => imgG_num_data_valid(0),
      I2 => imgG_num_data_valid(1),
      O => \addr[0]_i_3_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \^addr_reg[0]_0\,
      R => \addr_reg[0]_1\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => imgG_num_data_valid(2),
      I1 => imgG_num_data_valid(0),
      I2 => imgG_num_data_valid(1),
      I3 => empty_n_reg_0,
      I4 => push,
      I5 => \^imgg_empty_n\,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^imgg_empty_n\,
      R => \addr_reg[0]_1\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => imgG_num_data_valid(2),
      I1 => imgG_num_data_valid(0),
      I2 => imgG_num_data_valid(1),
      I3 => push,
      I4 => empty_n_reg_0,
      I5 => \^imgg_full_n\,
      O => full_n_i_1_n_5
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => \^imgg_full_n\,
      S => \addr_reg[0]_1\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgG_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgG_num_data_valid(0),
      I1 => p_9_in,
      I2 => imgG_num_data_valid(1),
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => imgG_num_data_valid(2),
      I1 => p_9_in,
      I2 => imgG_num_data_valid(1),
      I3 => imgG_num_data_valid(0),
      O => \mOutPtr[2]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1_n_5\,
      Q => imgG_num_data_valid(0),
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__8_n_5\,
      Q => imgG_num_data_valid(1),
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_5\,
      Q => imgG_num_data_valid(2),
      R => \addr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5 is
  port (
    imgRB_empty_n : out STD_LOGIC;
    imgRB_full_n : out STD_LOGIC;
    ram_reg_bram_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    ram_reg_bram_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_condition_314__0\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \^imgrb_empty_n\ : STD_LOGIC;
  signal \^imgrb_full_n\ : STD_LOGIC;
  signal imgRB_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_3__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair368";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgRB_empty_n <= \^imgrb_empty_n\;
  imgRB_full_n <= \^imgrb_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      \SRL_SIG_reg[0][23]_1\(23 downto 0) => \SRL_SIG_reg[0][23]_0\(23 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      \ap_condition_314__0\ => \ap_condition_314__0\,
      d0(23 downto 0) => d0(23 downto 0),
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_bram_1(7 downto 0) => ram_reg_bram_1(7 downto 0),
      ram_reg_bram_2(7 downto 0) => ram_reg_bram_2(7 downto 0),
      ram_reg_bram_2_0 => \^addr_reg[0]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0777F888"
    )
        port map (
      I0 => p_6_in,
      I1 => addr15_in,
      I2 => p_9_in,
      I3 => \^imgrb_empty_n\,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      I1 => imgRB_num_data_valid(2),
      I2 => imgRB_num_data_valid(1),
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \^addr_reg[0]_0\,
      R => \addr_reg[0]_1\
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => imgRB_num_data_valid(2),
      I2 => imgRB_num_data_valid(0),
      I3 => imgRB_num_data_valid(1),
      I4 => p_6_in,
      I5 => \^imgrb_empty_n\,
      O => \empty_n_i_1__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => \^imgrb_empty_n\,
      R => \addr_reg[0]_1\
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => imgRB_num_data_valid(2),
      I1 => imgRB_num_data_valid(0),
      I2 => imgRB_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgrb_full_n\,
      O => \full_n_i_1__0_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => \^imgrb_full_n\,
      S => \addr_reg[0]_1\
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      I1 => imgRB_num_data_valid(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      I1 => imgRB_num_data_valid(1),
      I2 => imgRB_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => imgRB_num_data_valid(0),
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => imgRB_num_data_valid(1),
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__0_n_5\,
      Q => imgRB_num_data_valid(2),
      R => \addr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x is
  port (
    imgRgb_empty_n : out STD_LOGIC;
    imgRgb_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : in STD_LOGIC;
    \p_0_0_0480_1659_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x is
  signal \addr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \full_n2__1\ : STD_LOGIC;
  signal \full_n_i_1__6_n_5\ : STD_LOGIC;
  signal \^imgrgb_empty_n\ : STD_LOGIC;
  signal \^imgrgb_full_n\ : STD_LOGIC;
  signal imgRgb_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_3__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__2\ : label is "soft_lutpair442";
begin
  imgRgb_empty_n <= \^imgrgb_empty_n\;
  imgRgb_full_n <= \^imgrgb_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      \addr_reg[0]\(7 downto 0) => \addr_reg[0]_0\(7 downto 0),
      \addr_reg[0]_0\(7 downto 0) => \addr_reg[0]_1\(7 downto 0),
      \addr_reg[0]_1\(7 downto 0) => \addr_reg[0]_2\(7 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      \p_0_0_0480_1659_fu_126_reg[0]\ => \addr_reg_n_5_[0]\,
      \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0) => \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0),
      \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0) => \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0),
      \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0) => \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0)
    );
\addr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"770788F8"
    )
        port map (
      I0 => p_9_in,
      I1 => \^imgrgb_empty_n\,
      I2 => p_6_in,
      I3 => \full_n2__1\,
      I4 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__1_n_5\
    );
\addr[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(1),
      I2 => imgRgb_num_data_valid(0),
      O => \full_n2__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__1_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(1),
      I2 => imgRgb_num_data_valid(0),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^imgrgb_empty_n\,
      O => \empty_n_i_1__6_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_5\,
      Q => \^imgrgb_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(1),
      I2 => imgRgb_num_data_valid(0),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgrgb_full_n\,
      O => \full_n_i_1__6_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_5\,
      Q => \^imgrgb_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgRgb_num_data_valid(0),
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgRgb_num_data_valid(0),
      I1 => p_9_in,
      I2 => imgRgb_num_data_valid(1),
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgRgb_num_data_valid(1),
      I1 => imgRgb_num_data_valid(0),
      I2 => imgRgb_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => imgRgb_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => imgRgb_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__2_n_5\,
      Q => imgRgb_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0 is
  port (
    imgUnzip_empty_n : out STD_LOGIC;
    imgUnzip_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    push : in STD_LOGIC;
    \addr_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0 is
  signal \addr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \full_n2__1\ : STD_LOGIC;
  signal \full_n_i_1__9_n_5\ : STD_LOGIC;
  signal \^imgunzip_empty_n\ : STD_LOGIC;
  signal \^imgunzip_full_n\ : STD_LOGIC;
  signal imgUnzip_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__4_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__4\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__4\ : label is "soft_lutpair456";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgUnzip_empty_n <= \^imgunzip_empty_n\;
  imgUnzip_full_n <= \^imgunzip_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      \SRL_SIG_reg[1][23]_1\(23 downto 0) => \SRL_SIG_reg[1][23]_0\(23 downto 0),
      ap_clk => ap_clk,
      \data_p2_reg[0]\ => \^addr_reg[0]_0\,
      push => push
    );
\addr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF87FF70007800"
    )
        port map (
      I0 => Q(0),
      I1 => \addr_reg[0]_1\,
      I2 => push,
      I3 => \^imgunzip_empty_n\,
      I4 => \full_n2__1\,
      I5 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__2_n_5\
    );
\addr[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(1),
      I2 => imgUnzip_num_data_valid(0),
      O => \full_n2__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__2_n_5\,
      Q => \^addr_reg[0]_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(1),
      I2 => imgUnzip_num_data_valid(0),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^imgunzip_empty_n\,
      O => \empty_n_i_1__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_5\,
      Q => \^imgunzip_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(1),
      I2 => imgUnzip_num_data_valid(0),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgunzip_full_n\,
      O => \full_n_i_1__9_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_5\,
      Q => \^imgunzip_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgUnzip_num_data_valid(0),
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => imgUnzip_num_data_valid(0),
      I1 => push,
      I2 => \addr_reg[0]_1\,
      I3 => \^imgunzip_empty_n\,
      I4 => Q(0),
      I5 => imgUnzip_num_data_valid(1),
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgUnzip_num_data_valid(1),
      I1 => imgUnzip_num_data_valid(0),
      I2 => imgUnzip_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => imgUnzip_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__7_n_5\,
      Q => imgUnzip_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__4_n_5\,
      Q => imgUnzip_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S is
  port (
    imgBayer_empty_n : out STD_LOGIC;
    imgBayer_full_n : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp84_reg_666 : in STD_LOGIC;
    cmp170_reg_686 : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S is
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \full_n2__1\ : STD_LOGIC;
  signal \full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \^imgbayer_empty_n\ : STD_LOGIC;
  signal \^imgbayer_full_n\ : STD_LOGIC;
  signal imgBayer_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair440";
begin
  imgBayer_empty_n <= \^imgbayer_empty_n\;
  imgBayer_full_n <= \^imgbayer_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\(0) => \SRL_SIG_reg[1][0]_0\(0),
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][1]\,
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      addr(0) => addr(0),
      ap_clk => ap_clk,
      cmp170_reg_686 => cmp170_reg_686,
      cmp84_reg_666 => cmp84_reg_666
    );
\addr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"770788F8"
    )
        port map (
      I0 => p_9_in,
      I1 => \^imgbayer_empty_n\,
      I2 => p_6_in,
      I3 => \full_n2__1\,
      I4 => addr(0),
      O => \addr[0]_i_1__0_n_5\
    );
\addr[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => imgBayer_num_data_valid(2),
      I1 => imgBayer_num_data_valid(1),
      I2 => imgBayer_num_data_valid(0),
      O => \full_n2__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__0_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => imgBayer_num_data_valid(2),
      I1 => imgBayer_num_data_valid(1),
      I2 => imgBayer_num_data_valid(0),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^imgbayer_empty_n\,
      O => \empty_n_i_1__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_5\,
      Q => \^imgbayer_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => imgBayer_num_data_valid(2),
      I1 => imgBayer_num_data_valid(1),
      I2 => imgBayer_num_data_valid(0),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgbayer_full_n\,
      O => \full_n_i_1__5_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_5\,
      Q => \^imgbayer_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgBayer_num_data_valid(0),
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgBayer_num_data_valid(0),
      I1 => p_9_in,
      I2 => imgBayer_num_data_valid(1),
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgBayer_num_data_valid(1),
      I1 => imgBayer_num_data_valid(0),
      I2 => imgBayer_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => imgBayer_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => imgBayer_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__1_n_5\,
      Q => imgBayer_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 is
  port (
    CEP : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_loop_exit_ready_pp0_iter8_reg_reg__0\ : in STD_LOGIC;
    \select_ln510_reg_4223_reg[7]_i_19\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \select_ln510_reg_4223_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln439_reg_3872_pp0_iter7_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 is
begin
kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_19
     port map (
      CEB1 => CEP,
      D(7 downto 0) => D(7 downto 0),
      DSP_ALU_INST(21 downto 0) => DSP_ALU_INST(21 downto 0),
      P(9 downto 0) => P(9 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      ap_clk => ap_clk,
      \ap_loop_exit_ready_pp0_iter8_reg_reg__0\ => \ap_loop_exit_ready_pp0_iter8_reg_reg__0\,
      icmp_ln439_reg_3872_pp0_iter7_reg => icmp_ln439_reg_3872_pp0_iter7_reg,
      \select_ln510_reg_4223_reg[7]\(7 downto 0) => \select_ln510_reg_4223_reg[7]\(7 downto 0),
      \select_ln510_reg_4223_reg[7]_i_19_0\(22 downto 0) => \select_ln510_reg_4223_reg[7]_i_19\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16 : entity is "kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16 is
begin
kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0
     port map (
      CEP => CEP,
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST(9 downto 0),
      DSP_ALU_INST_0(21 downto 0) => DSP_ALU_INST_0(21 downto 0),
      P(22 downto 0) => P(22 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer is
  port (
    ack_in_t_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_ready : out STD_LOGIC;
    ap_sync_AXIvideo2MultiBayer_U0_ap_ready : out STD_LOGIC;
    \axi_data_fu_84_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    imgBayer_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    \trunc_ln146_reg_335_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \trunc_ln145_reg_330_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal and_ln188_reg_369 : STD_LOGIC;
  signal \and_ln188_reg_369[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_data_2_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_2_fu_781__0\ : STD_LOGIC;
  signal axi_last_2_reg_126 : STD_LOGIC;
  signal axi_last_4_loc_fu_86 : STD_LOGIC;
  signal cmp10241_fu_233_p2 : STD_LOGIC;
  signal cmp10241_reg_353 : STD_LOGIC;
  signal cols_reg_345 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_220_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_9 : STD_LOGIC;
  signal i_4_fu_253_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_4_fu_253_p2_carry__0_n_11\ : STD_LOGIC;
  signal \i_4_fu_253_p2_carry__0_n_12\ : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_10 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_11 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_12 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_5 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_6 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_7 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_8 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_9 : STD_LOGIC;
  signal i_fu_82_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln163_fu_248_p2__22\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal rows_reg_340 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal \s_axis_video_TREADY_int_regslice__1\ : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal select_ln188_reg_380 : STD_LOGIC;
  signal \sof_reg_114[0]_i_1_n_5\ : STD_LOGIC;
  signal \sof_reg_114_reg_n_5_[0]\ : STD_LOGIC;
  signal trunc_ln145_reg_330 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln146_reg_335 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal xor_ln188_fu_239_p2 : STD_LOGIC;
  signal xor_ln188_reg_358 : STD_LOGIC;
  signal \NLW_i_4_fu_253_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_4_fu_253_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3\ : label is "soft_lutpair19";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2 : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_4_fu_253_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_4_fu_253_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \i_fu_82[0]_i_1\ : label is "soft_lutpair19";
begin
  Q(0) <= \^q\(0);
\and_ln188_reg_369[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => xor_ln188_reg_358,
      I1 => \sof_reg_114_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => and_ln188_reg_369,
      O => \and_ln188_reg_369[0]_i_1_n_5\
    );
\and_ln188_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln188_reg_369[0]_i_1_n_5\,
      Q => and_ln188_reg_369,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F888F8"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => ap_CS_fsm_state5,
      I2 => \^q\(0),
      I3 => ap_start,
      I4 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => \ap_NS_fsm__0\(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => \ap_NS_fsm__0\(4)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => i_fu_82_reg(5),
      I1 => rows_reg_340(5),
      I2 => i_fu_82_reg(2),
      I3 => rows_reg_340(2),
      I4 => \ap_CS_fsm[5]_i_3_n_5\,
      I5 => \ap_CS_fsm[5]_i_4_n_5\,
      O => \icmp_ln163_fu_248_p2__22\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => rows_reg_340(0),
      I1 => i_fu_82_reg(0),
      I2 => rows_reg_340(1),
      I3 => i_fu_82_reg(1),
      I4 => \ap_CS_fsm[5]_i_5_n_5\,
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_6_n_5\,
      I1 => i_fu_82_reg(7),
      I2 => rows_reg_340(7),
      I3 => i_fu_82_reg(6),
      I4 => rows_reg_340(6),
      I5 => \ap_CS_fsm[5]_i_7_n_5\,
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_82_reg(4),
      I1 => rows_reg_340(4),
      I2 => i_fu_82_reg(3),
      I3 => rows_reg_340(3),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_82_reg(10),
      I1 => rows_reg_340(10),
      I2 => i_fu_82_reg(9),
      I3 => rows_reg_340(9),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_82_reg(11),
      I1 => rows_reg_340(11),
      I2 => i_fu_82_reg(8),
      I3 => rows_reg_340(8),
      O => \ap_CS_fsm[5]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => \ap_CS_fsm_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => ap_CS_fsm_state5,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => ap_sync_AXIvideo2MultiBayer_U0_ap_ready
    );
\axi_data_2_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(0),
      Q => axi_data_2_fu_78(0),
      R => '0'
    );
\axi_data_2_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(1),
      Q => axi_data_2_fu_78(1),
      R => '0'
    );
\axi_data_2_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(2),
      Q => axi_data_2_fu_78(2),
      R => '0'
    );
\axi_data_2_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(3),
      Q => axi_data_2_fu_78(3),
      R => '0'
    );
\axi_data_2_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(4),
      Q => axi_data_2_fu_78(4),
      R => '0'
    );
\axi_data_2_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(5),
      Q => axi_data_2_fu_78(5),
      R => '0'
    );
\axi_data_2_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(6),
      Q => axi_data_2_fu_78(6),
      R => '0'
    );
\axi_data_2_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(7),
      Q => axi_data_2_fu_78(7),
      R => '0'
    );
\axi_last_2_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9,
      Q => axi_last_2_reg_126,
      R => '0'
    );
\axi_last_4_loc_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10,
      Q => axi_last_4_loc_fu_86,
      R => '0'
    );
\cmp10241_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => cmp10241_fu_233_p2,
      Q => cmp10241_reg_353,
      R => '0'
    );
\cols_reg_345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_17,
      Q => cols_reg_345(0),
      R => '0'
    );
\cols_reg_345_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_7,
      Q => cols_reg_345(10),
      R => '0'
    );
\cols_reg_345_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_6,
      Q => cols_reg_345(11),
      R => '0'
    );
\cols_reg_345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_16,
      Q => cols_reg_345(1),
      R => '0'
    );
\cols_reg_345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_15,
      Q => cols_reg_345(2),
      R => '0'
    );
\cols_reg_345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_14,
      Q => cols_reg_345(3),
      R => '0'
    );
\cols_reg_345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_13,
      Q => cols_reg_345(4),
      R => '0'
    );
\cols_reg_345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_12,
      Q => cols_reg_345(5),
      R => '0'
    );
\cols_reg_345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_11,
      Q => cols_reg_345(6),
      R => '0'
    );
\cols_reg_345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_10,
      Q => cols_reg_345(7),
      R => '0'
    );
\cols_reg_345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_9,
      Q => cols_reg_345(8),
      R => '0'
    );
\cols_reg_345_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_8,
      Q => cols_reg_345(9),
      R => '0'
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(9 downto 8),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[5]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg(0) => s_axis_video_TVALID_int_regslice,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln188_reg_380 => select_ln188_reg_380,
      \select_ln188_reg_380_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
     port map (
      D(1) => \ap_NS_fsm__0\(3),
      D(0) => ap_NS_fsm(2),
      E(0) => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      Q(0) => s_axis_video_TVALID_int_regslice,
      \ap_CS_fsm_reg[1]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_2_reg_126_reg[0]\(3) => ap_CS_fsm_state10,
      \axi_last_2_reg_126_reg[0]\(2) => ap_CS_fsm_state4,
      \axi_last_2_reg_126_reg[0]\(1) => ap_CS_fsm_state3,
      \axi_last_2_reg_126_reg[0]\(0) => ap_CS_fsm_state2,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      \axi_last_4_loc_fu_86_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      \sof_reg_79_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(6 downto 5),
      E(0) => E(0),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]_0\(0),
      \ap_CS_fsm_reg[8]\(7 downto 0) => p_1_in(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(0) => s_axis_video_TVALID_int_regslice,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_78_reg[7]\(7) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \axi_data_2_fu_78_reg[7]\(6) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \axi_data_2_fu_78_reg[7]\(5) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \axi_data_2_fu_78_reg[7]\(4) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \axi_data_2_fu_78_reg[7]\(3) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \axi_data_2_fu_78_reg[7]\(2) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \axi_data_2_fu_78_reg[7]\(1) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \axi_data_2_fu_78_reg[7]\(0) => regslice_both_s_axis_video_V_data_V_U_n_22,
      \axi_data_fu_84_reg[7]_0\(7 downto 0) => \axi_data_fu_84_reg[7]\(7 downto 0),
      \axi_data_fu_84_reg[7]_1\(7 downto 0) => p_0_in(7 downto 0),
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_fu_88_reg[0]_0\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10,
      \axi_last_fu_88_reg[0]_1\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      \axi_last_fu_88_reg[0]_2\ => \sof_reg_114_reg_n_5_[0]\,
      cmp10241_reg_353 => cmp10241_reg_353,
      \data_p1_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      \eol_reg_155_reg[0]_0\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_14,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_15,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      \icmp_ln163_fu_248_p2__22\ => \icmp_ln163_fu_248_p2__22\,
      \icmp_ln166_reg_269[0]_i_2\(11 downto 0) => cols_reg_345(11 downto 0),
      imgBayer_full_n => imgBayer_full_n,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      \pop__0\ => \pop__0\,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      select_ln188_reg_380 => select_ln188_reg_380
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_15,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_220: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      Q(11 downto 0) => d_read_reg_22(11 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => trunc_ln145_reg_330(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_225: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_20
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      Q(11) => grp_reg_unsigned_short_s_fu_225_n_6,
      Q(10) => grp_reg_unsigned_short_s_fu_225_n_7,
      Q(9) => grp_reg_unsigned_short_s_fu_225_n_8,
      Q(8) => grp_reg_unsigned_short_s_fu_225_n_9,
      Q(7) => grp_reg_unsigned_short_s_fu_225_n_10,
      Q(6) => grp_reg_unsigned_short_s_fu_225_n_11,
      Q(5) => grp_reg_unsigned_short_s_fu_225_n_12,
      Q(4) => grp_reg_unsigned_short_s_fu_225_n_13,
      Q(3) => grp_reg_unsigned_short_s_fu_225_n_14,
      Q(2) => grp_reg_unsigned_short_s_fu_225_n_15,
      Q(1) => grp_reg_unsigned_short_s_fu_225_n_16,
      Q(0) => grp_reg_unsigned_short_s_fu_225_n_17,
      ap_clk => ap_clk,
      cmp10241_fu_233_p2 => cmp10241_fu_233_p2,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => trunc_ln146_reg_335(11 downto 0),
      xor_ln188_fu_239_p2 => xor_ln188_fu_239_p2
    );
i_4_fu_253_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_82_reg(0),
      CI_TOP => '0',
      CO(7) => i_4_fu_253_p2_carry_n_5,
      CO(6) => i_4_fu_253_p2_carry_n_6,
      CO(5) => i_4_fu_253_p2_carry_n_7,
      CO(4) => i_4_fu_253_p2_carry_n_8,
      CO(3) => i_4_fu_253_p2_carry_n_9,
      CO(2) => i_4_fu_253_p2_carry_n_10,
      CO(1) => i_4_fu_253_p2_carry_n_11,
      CO(0) => i_4_fu_253_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_4_fu_253_p2(8 downto 1),
      S(7 downto 0) => i_fu_82_reg(8 downto 1)
    );
\i_4_fu_253_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => i_4_fu_253_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_4_fu_253_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_4_fu_253_p2_carry__0_n_11\,
      CO(0) => \i_4_fu_253_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_4_fu_253_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_4_fu_253_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_82_reg(11 downto 9)
    );
\i_fu_82[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_82_reg(0),
      O => i_4_fu_253_p2(0)
    );
\i_fu_82[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \icmp_ln163_fu_248_p2__22\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0
    );
\i_fu_82_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(0),
      Q => i_fu_82_reg(0),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(10),
      Q => i_fu_82_reg(10),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(11),
      Q => i_fu_82_reg(11),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(1),
      Q => i_fu_82_reg(1),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(2),
      Q => i_fu_82_reg(2),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(3),
      Q => i_fu_82_reg(3),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(4),
      Q => i_fu_82_reg(4),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(5),
      Q => i_fu_82_reg(5),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(6),
      Q => i_fu_82_reg(6),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(7),
      Q => i_fu_82_reg(7),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(8),
      Q => i_fu_82_reg(8),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(9),
      Q => i_fu_82_reg(9),
      R => ap_NS_fsm14_out
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F800F80000"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => ap_CS_fsm_state5,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I3 => ap_done_reg,
      I4 => ap_start,
      I5 => int_ap_start_reg,
      O => ap_sync_ready
    );
regslice_both_s_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both
     port map (
      Q(0) => s_axis_video_TVALID_int_regslice,
      ack_in_t_reg_0 => ack_in_t_reg,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_84_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10,
      \axi_data_fu_84_reg[7]\(7 downto 0) => axi_data_2_fu_78(7 downto 0),
      \data_p1_reg[7]_0\(7 downto 0) => p_0_in(7 downto 0),
      \data_p1_reg[7]_1\(7) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \data_p1_reg[7]_1\(6) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \data_p1_reg[7]_1\(5) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \data_p1_reg[7]_1\(4) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \data_p1_reg[7]_1\(3) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \data_p1_reg[7]_1\(2) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \data_p1_reg[7]_1\(1) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \data_p1_reg[7]_1\(0) => regslice_both_s_axis_video_V_data_V_U_n_22,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_21\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_fu_88_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10,
      \data_p1_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_22\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\rows_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(0),
      Q => rows_reg_340(0),
      R => '0'
    );
\rows_reg_340_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(10),
      Q => rows_reg_340(10),
      R => '0'
    );
\rows_reg_340_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(11),
      Q => rows_reg_340(11),
      R => '0'
    );
\rows_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(1),
      Q => rows_reg_340(1),
      R => '0'
    );
\rows_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(2),
      Q => rows_reg_340(2),
      R => '0'
    );
\rows_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(3),
      Q => rows_reg_340(3),
      R => '0'
    );
\rows_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(4),
      Q => rows_reg_340(4),
      R => '0'
    );
\rows_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(5),
      Q => rows_reg_340(5),
      R => '0'
    );
\rows_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(6),
      Q => rows_reg_340(6),
      R => '0'
    );
\rows_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(7),
      Q => rows_reg_340(7),
      R => '0'
    );
\rows_reg_340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(8),
      Q => rows_reg_340(8),
      R => '0'
    );
\rows_reg_340_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(9),
      Q => rows_reg_340(9),
      R => '0'
    );
\select_ln188_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_14,
      Q => select_ln188_reg_380,
      R => '0'
    );
\sof_reg_114[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \sof_reg_114_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      I3 => and_ln188_reg_369,
      O => \sof_reg_114[0]_i_1_n_5\
    );
\sof_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_114[0]_i_1_n_5\,
      Q => \sof_reg_114_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln145_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(0),
      Q => trunc_ln145_reg_330(0),
      R => '0'
    );
\trunc_ln145_reg_330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(10),
      Q => trunc_ln145_reg_330(10),
      R => '0'
    );
\trunc_ln145_reg_330_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(11),
      Q => trunc_ln145_reg_330(11),
      R => '0'
    );
\trunc_ln145_reg_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(1),
      Q => trunc_ln145_reg_330(1),
      R => '0'
    );
\trunc_ln145_reg_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(2),
      Q => trunc_ln145_reg_330(2),
      R => '0'
    );
\trunc_ln145_reg_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(3),
      Q => trunc_ln145_reg_330(3),
      R => '0'
    );
\trunc_ln145_reg_330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(4),
      Q => trunc_ln145_reg_330(4),
      R => '0'
    );
\trunc_ln145_reg_330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(5),
      Q => trunc_ln145_reg_330(5),
      R => '0'
    );
\trunc_ln145_reg_330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(6),
      Q => trunc_ln145_reg_330(6),
      R => '0'
    );
\trunc_ln145_reg_330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(7),
      Q => trunc_ln145_reg_330(7),
      R => '0'
    );
\trunc_ln145_reg_330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(8),
      Q => trunc_ln145_reg_330(8),
      R => '0'
    );
\trunc_ln145_reg_330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(9),
      Q => trunc_ln145_reg_330(9),
      R => '0'
    );
\trunc_ln146_reg_335[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_start,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => ap_NS_fsm14_out
    );
\trunc_ln146_reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(0),
      Q => trunc_ln146_reg_335(0),
      R => '0'
    );
\trunc_ln146_reg_335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(10),
      Q => trunc_ln146_reg_335(10),
      R => '0'
    );
\trunc_ln146_reg_335_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(11),
      Q => trunc_ln146_reg_335(11),
      R => '0'
    );
\trunc_ln146_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(1),
      Q => trunc_ln146_reg_335(1),
      R => '0'
    );
\trunc_ln146_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(2),
      Q => trunc_ln146_reg_335(2),
      R => '0'
    );
\trunc_ln146_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(3),
      Q => trunc_ln146_reg_335(3),
      R => '0'
    );
\trunc_ln146_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(4),
      Q => trunc_ln146_reg_335(4),
      R => '0'
    );
\trunc_ln146_reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(5),
      Q => trunc_ln146_reg_335(5),
      R => '0'
    );
\trunc_ln146_reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(6),
      Q => trunc_ln146_reg_335(6),
      R => '0'
    );
\trunc_ln146_reg_335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(7),
      Q => trunc_ln146_reg_335(7),
      R => '0'
    );
\trunc_ln146_reg_335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(8),
      Q => trunc_ln146_reg_335(8),
      R => '0'
    );
\trunc_ln146_reg_335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(9),
      Q => trunc_ln146_reg_335(9),
      R => '0'
    );
\xor_ln188_reg_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => xor_ln188_fu_239_p2,
      Q => xor_ln188_reg_358,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_exit_ready_pp0_iter8_reg : out STD_LOGIC;
    \p_load67_reg_3898_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load69_reg_3893_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load71_reg_3888_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load73_reg_3883_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load_reg_3983_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load51_reg_3978_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load52_reg_3972_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load53_reg_3967_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load54_reg_3962_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load55_reg_3956_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load56_reg_3951_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load57_reg_3946_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load58_reg_3940_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load59_reg_3935_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load60_reg_3930_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load61_reg_3924_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load62_reg_3919_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load63_reg_3914_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load64_reg_3908_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln510_reg_4223_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_135_fu_268_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_136_fu_272_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_127_fu_236_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_140_fu_288_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_141_fu_292_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_142_fu_296_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_129_fu_244_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_143_fu_300_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    \empty_144_fu_304_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_145_fu_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_130_fu_248_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_138_fu_280_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_131_fu_252_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_132_fu_256_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_133_fu_260_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_126_fu_232_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_139_fu_284_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_128_fu_240_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln328_reg_3820_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln318_reg_3816_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgG_full_n : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    out_y_reg_671 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_9 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmp689_reg_681 : in STD_LOGIC;
    clear : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
  signal DIV1_TABLE_U_n_39 : STD_LOGIC;
  signal DIV1_TABLE_U_n_40 : STD_LOGIC;
  signal DIV1_TABLE_U_n_41 : STD_LOGIC;
  signal DIV1_TABLE_U_n_42 : STD_LOGIC;
  signal DIV1_TABLE_U_n_43 : STD_LOGIC;
  signal DIV1_TABLE_U_n_44 : STD_LOGIC;
  signal DIV1_TABLE_U_n_45 : STD_LOGIC;
  signal DIV1_TABLE_U_n_46 : STD_LOGIC;
  signal DIV1_TABLE_U_n_47 : STD_LOGIC;
  signal DIV1_TABLE_U_n_48 : STD_LOGIC;
  signal DIV1_TABLE_U_n_57 : STD_LOGIC;
  signal DIV1_TABLE_U_n_58 : STD_LOGIC;
  signal DIV1_TABLE_U_n_59 : STD_LOGIC;
  signal DIV1_TABLE_U_n_60 : STD_LOGIC;
  signal DIV1_TABLE_U_n_61 : STD_LOGIC;
  signal DIV1_TABLE_U_n_62 : STD_LOGIC;
  signal DIV1_TABLE_U_n_63 : STD_LOGIC;
  signal DIV1_TABLE_U_n_64 : STD_LOGIC;
  signal DIV1_TABLE_U_n_65 : STD_LOGIC;
  signal DIV1_TABLE_U_n_66 : STD_LOGIC;
  signal DIV1_TABLE_U_n_67 : STD_LOGIC;
  signal DIV1_TABLE_U_n_68 : STD_LOGIC;
  signal DIV1_TABLE_U_n_69 : STD_LOGIC;
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal K_10_fu_1746_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_11_fu_1774_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_1_fu_1470_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_2_fu_1502_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal K_3_fu_1530_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_4_fu_1562_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal K_5_fu_1598_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_6_fu_1622_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_7_fu_1654_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_8_fu_1686_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_9_fu_1714_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_fu_1434_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal SD_1_reg_4133 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SD_1_reg_4133[0]_i_3_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[1]_i_10_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[1]_i_2_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[1]_i_6_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[1]_i_7_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[1]_i_9_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[3]_i_10_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[3]_i_11_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[3]_i_4_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[3]_i_7_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[3]_i_8_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[3]_i_9_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[5]_i_10_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[5]_i_11_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[5]_i_4_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[5]_i_7_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[5]_i_8_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[5]_i_9_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_10_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_11_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_12_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_4_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_5_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_6_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_7_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_8_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4133[7]_i_9_n_5\ : STD_LOGIC;
  signal SD_reg_4128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SD_reg_4128[0]_i_3_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[1]_i_10_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[1]_i_2_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[1]_i_6_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[1]_i_7_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[1]_i_9_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[3]_i_10_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[3]_i_11_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[3]_i_4_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[3]_i_7_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[3]_i_8_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[3]_i_9_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[5]_i_10_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[5]_i_11_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[5]_i_4_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[5]_i_7_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[5]_i_8_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[5]_i_9_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_10_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_11_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_12_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_4_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_5_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_6_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_7_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_8_n_5\ : STD_LOGIC;
  signal \SD_reg_4128[7]_i_9_n_5\ : STD_LOGIC;
  signal add_ln476_1_fu_2182_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln476_1_reg_4123 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln476_1_reg_4123[10]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_41_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_42_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_43_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[10]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_15_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_10\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_6\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_7\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_8\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_19_n_9\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_6_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_8_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[10]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln476_1_reg_4123_reg[7]_i_9_n_9\ : STD_LOGIC;
  signal add_ln476_fu_2176_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln476_reg_4118 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln476_reg_4118[10]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_41_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_42_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_43_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_44_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_45_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_46_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[10]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118[7]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_15_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_10\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_6\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_7\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_8\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_19_n_9\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_6_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_8_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[10]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln476_reg_4118_reg[7]_i_9_n_9\ : STD_LOGIC;
  signal add_ln483_fu_2260_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln484_fu_2348_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^ap_block_pp0_stage0_11001\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5 : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter8_reg\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_empty_148_reg_797 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_empty_155_reg_815 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_empty_163_reg_833 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ave_1_fu_1858_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_1_reg_4050 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ave_1_reg_4050[1]_i_10_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_11_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_12_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_13_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_14_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_15_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_16_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_17_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_18_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_3_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_4_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_5_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_7_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_8_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050[1]_i_9_n_5\ : STD_LOGIC;
  signal ave_1_reg_4050_pp0_iter3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_1_reg_4050_pp0_iter4_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_1_reg_4050_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_1_n_11\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_1_n_12\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_10\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_11\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_12\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \ave_1_reg_4050_reg[1]_i_2_n_9\ : STD_LOGIC;
  signal ave_2_fu_1882_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_2_reg_4066 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ave_2_reg_4066[1]_i_10_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_11_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_12_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_13_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_14_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_15_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_16_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_17_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_18_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_20_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_21_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_22_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_23_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_24_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_25_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_26_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_27_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_3_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_4_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_5_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_7_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_8_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066[1]_i_9_n_5\ : STD_LOGIC;
  signal ave_2_reg_4066_pp0_iter3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_2_reg_4066_pp0_iter4_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_2_reg_4066_reg[1]_i_19_n_10\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_19_n_11\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_19_n_12\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_19_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_19_n_6\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_19_n_7\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_19_n_8\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_19_n_9\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_11\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_12\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_10\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_11\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_12\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \ave_2_reg_4066_reg[1]_i_2_n_9\ : STD_LOGIC;
  signal ave_3_fu_1916_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_3_reg_4082 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_3_reg_4082[1]_i_10_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_11_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_12_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_13_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_14_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_15_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_16_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_17_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_18_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_20_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_21_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_22_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_23_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_24_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_25_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_26_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_27_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_4_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_5_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_7_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_8_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[1]_i_9_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[8]_i_10_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[8]_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[8]_i_4_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[8]_i_5_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[8]_i_6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[8]_i_7_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082[8]_i_9_n_5\ : STD_LOGIC;
  signal ave_3_reg_4082_pp0_iter3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_3_reg_4082_reg[1]_i_19_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_19_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_19_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_19_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_19_n_6\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_19_n_7\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_19_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_19_n_9\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[1]_i_2_n_9\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[8]_i_8_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4082_reg[8]_i_8_n_12\ : STD_LOGIC;
  signal ave_fu_1816_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_reg_4023 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_reg_4023[11]_i_10_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[11]_i_3_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[11]_i_4_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[11]_i_5_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[11]_i_6_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[11]_i_7_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[11]_i_9_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_10_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_11_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_12_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_13_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_14_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_15_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_16_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_17_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_18_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_20_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_21_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_22_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_23_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_24_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_25_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_26_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_27_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_3_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_4_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_5_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_6_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_7_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_8_n_5\ : STD_LOGIC;
  signal \ave_reg_4023[7]_i_9_n_5\ : STD_LOGIC;
  signal ave_reg_4023_pp0_iter3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_reg_4023_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \ave_reg_4023_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \ave_reg_4023_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \ave_reg_4023_reg[11]_i_2_n_10\ : STD_LOGIC;
  signal \ave_reg_4023_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \ave_reg_4023_reg[11]_i_8_n_10\ : STD_LOGIC;
  signal \ave_reg_4023_reg[11]_i_8_n_12\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_10\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_11\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_12\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_5\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_6\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_7\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_8\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_19_n_9\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \ave_reg_4023_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \cmp147_reg_3848_reg[0]_rep_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3848_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_126_fu_232_reg_n_5_[7]\ : STD_LOGIC;
  signal empty_128_fu_240 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_130_fu_248__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_131_fu_252_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_131_fu_252_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_131_fu_252_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_131_fu_252_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_131_fu_252_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_131_fu_252_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_131_fu_252_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_131_fu_252_reg_n_5_[7]\ : STD_LOGIC;
  signal empty_132_fu_256 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_133_fu_260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_134_fu_264 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_135_fu_268 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_136_fu_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_137_fu_276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_138_fu_280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_139_fu_284 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_140_fu_288 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_141_fu_292 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_142_fu_296 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_143_fu_300 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_144_fu_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_145_fu_308__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_146_reg_651 : STD_LOGIC;
  signal \empty_146_reg_651[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_146_reg_651[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_146_reg_651[2]_i_1_n_5\ : STD_LOGIC;
  signal \empty_146_reg_651[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_146_reg_651[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_146_reg_651[5]_i_1_n_5\ : STD_LOGIC;
  signal \empty_146_reg_651[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_146_reg_651[7]_i_1_n_5\ : STD_LOGIC;
  signal empty_147_reg_661 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_147_reg_661[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_661[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_661[2]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_661[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_661[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_661[5]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_661[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_661[7]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[2]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[5]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_149_reg_671[7]_i_1_n_5\ : STD_LOGIC;
  signal empty_162_reg_777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_149 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_154 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_155 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_156 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_157 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_161 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_162 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_163 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_164 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal g0_b0_i_10_n_5 : STD_LOGIC;
  signal g0_b0_i_11_n_5 : STD_LOGIC;
  signal g0_b0_i_12_n_5 : STD_LOGIC;
  signal g0_b0_i_13_n_5 : STD_LOGIC;
  signal g0_b0_i_14_n_5 : STD_LOGIC;
  signal g0_b0_i_15_n_5 : STD_LOGIC;
  signal g0_b0_i_16_n_5 : STD_LOGIC;
  signal g0_b0_i_1_n_10 : STD_LOGIC;
  signal g0_b0_i_1_n_11 : STD_LOGIC;
  signal g0_b0_i_1_n_12 : STD_LOGIC;
  signal g0_b0_i_1_n_13 : STD_LOGIC;
  signal g0_b0_i_1_n_14 : STD_LOGIC;
  signal g0_b0_i_1_n_15 : STD_LOGIC;
  signal g0_b0_i_1_n_16 : STD_LOGIC;
  signal g0_b0_i_1_n_17 : STD_LOGIC;
  signal g0_b0_i_1_n_18 : STD_LOGIC;
  signal g0_b0_i_1_n_19 : STD_LOGIC;
  signal g0_b0_i_1_n_20 : STD_LOGIC;
  signal g0_b0_i_1_n_5 : STD_LOGIC;
  signal g0_b0_i_1_n_6 : STD_LOGIC;
  signal g0_b0_i_1_n_7 : STD_LOGIC;
  signal g0_b0_i_1_n_8 : STD_LOGIC;
  signal g0_b0_i_1_n_9 : STD_LOGIC;
  signal g0_b0_i_7_n_5 : STD_LOGIC;
  signal g0_b0_i_8_n_5 : STD_LOGIC;
  signal g0_b0_i_9_n_5 : STD_LOGIC;
  signal \g_2_reg_719__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_2_reg_719_pp0_iter6_reg_reg[0]_srl5_n_5\ : STD_LOGIC;
  signal \g_2_reg_719_pp0_iter6_reg_reg[1]_srl5_n_5\ : STD_LOGIC;
  signal \g_2_reg_719_pp0_iter6_reg_reg[2]_srl5_n_5\ : STD_LOGIC;
  signal \g_2_reg_719_pp0_iter6_reg_reg[3]_srl5_n_5\ : STD_LOGIC;
  signal \g_2_reg_719_pp0_iter6_reg_reg[4]_srl5_n_5\ : STD_LOGIC;
  signal \g_2_reg_719_pp0_iter6_reg_reg[5]_srl5_n_5\ : STD_LOGIC;
  signal \g_2_reg_719_pp0_iter6_reg_reg[6]_srl5_n_5\ : STD_LOGIC;
  signal \g_2_reg_719_pp0_iter6_reg_reg[7]_srl5_n_5\ : STD_LOGIC;
  signal g_2_reg_719_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_2_reg_719_pp0_iter8_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready : STD_LOGIC;
  signal icmp_ln318_fu_954_p2 : STD_LOGIC;
  signal \icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal icmp_ln318_reg_3816_pp0_iter7_reg : STD_LOGIC;
  signal \icmp_ln318_reg_3816_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln328_fu_984_p2 : STD_LOGIC;
  signal icmp_ln328_reg_3820 : STD_LOGIC;
  signal icmp_ln439_fu_1006_p2 : STD_LOGIC;
  signal \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_n_5\ : STD_LOGIC;
  signal icmp_ln439_reg_3872_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln439_reg_3872_pp0_iter8_reg : STD_LOGIC;
  signal linebuf_yuv_1_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_37 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_38 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_39 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_40 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_41 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_42 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_44 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_45 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_48 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_49 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_50 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_51 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_53 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_54 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_55 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_56 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_57 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_58 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_59 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_60 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_61 : STD_LOGIC;
  signal linebuf_yuv_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_yuv_1_we0_local : STD_LOGIC;
  signal linebuf_yuv_2_U_n_13 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_37 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_38 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_39 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_40 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_41 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_42 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_44 : STD_LOGIC;
  signal linebuf_yuv_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_yuv_3_U_n_13 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_25 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_37 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_38 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_39 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_40 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_41 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_42 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_44 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_45 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_48 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_49 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_50 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_51 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_53 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_54 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_55 : STD_LOGIC;
  signal linebuf_yuv_3_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_yuv_U_n_13 : STD_LOGIC;
  signal linebuf_yuv_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_U_n_23 : STD_LOGIC;
  signal linebuf_yuv_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_U_n_25 : STD_LOGIC;
  signal linebuf_yuv_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_addr_reg_3824 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \lshr_ln501_1_reg_4193_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln501_1_reg_4193_reg_i_20_n_10 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_20_n_12 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_20_n_19 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_20_n_20 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_i_47_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_103 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_104 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_105 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_106 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_107 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_108 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_109 : STD_LOGIC;
  signal lshr_ln501_1_reg_4193_reg_n_110 : STD_LOGIC;
  signal \lshr_ln501_2_reg_4198_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln501_2_reg_4198_reg_n_103 : STD_LOGIC;
  signal lshr_ln501_2_reg_4198_reg_n_104 : STD_LOGIC;
  signal lshr_ln501_2_reg_4198_reg_n_105 : STD_LOGIC;
  signal lshr_ln501_2_reg_4198_reg_n_106 : STD_LOGIC;
  signal lshr_ln501_2_reg_4198_reg_n_107 : STD_LOGIC;
  signal lshr_ln501_2_reg_4198_reg_n_108 : STD_LOGIC;
  signal lshr_ln501_2_reg_4198_reg_n_109 : STD_LOGIC;
  signal lshr_ln501_2_reg_4198_reg_n_110 : STD_LOGIC;
  signal \mOutPtr[2]_i_6_n_5\ : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_10 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_11 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_12 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_13 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_14 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_15 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_16 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_17 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_18 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_19 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_20 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_21 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_22 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_23 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_24 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_25 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_26 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_27 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_5 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_6 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_7 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_8 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_9 : STD_LOGIC;
  signal mean_fu_1970_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal mul_12s_10ns_22_1_1_U59_n_10 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_11 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_12 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_13 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_14 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_15 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_16 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_17 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_18 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_19 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_20 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_21 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_22 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_23 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_24 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_25 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_26 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_5 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_6 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_7 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_8 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U59_n_9 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_10 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_11 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_12 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_13 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_14 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_15 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_16 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_17 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_18 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_19 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_20 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_21 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_22 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_23 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_24 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_25 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_26 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_5 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_6 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_7 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_8 : STD_LOGIC;
  signal mul_12s_10ns_22_1_1_U60_n_9 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_10 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_11 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_12 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_13 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_14 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_15 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_16 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_17 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_18 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_19 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_20 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_21 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_22 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_23 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_24 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_25 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_26 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_27 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_28 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_29 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_5 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_6 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_7 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_8 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_9 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_10 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_11 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_12 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_13 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_14 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_15 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_16 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_17 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_18 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_19 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_20 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_21 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_22 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_23 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_24 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_25 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_26 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_27 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_28 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_29 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_30 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_31 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_32 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_33 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_34 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_35 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_36 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_37 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_38 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_39 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_40 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_41 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_42 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_43 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_44 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_45 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_46 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_47 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_48 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_49 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_5 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_50 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_51 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_52 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_53 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_54 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_55 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_56 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_57 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_58 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_59 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_6 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_60 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_61 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_62 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_63 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_64 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_65 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_66 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_67 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_68 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_69 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_7 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_70 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_71 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_8 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_9 : STD_LOGIC;
  signal or_ln585_fu_1012_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_load51_reg_3978 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load52_reg_3972 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load53_reg_3967 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load54_reg_3962 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load55_reg_3956 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load56_reg_3951 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load57_reg_3946 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load58_reg_3940 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load59_reg_3935 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load60_reg_3930 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load61_reg_3924 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load62_reg_3919 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load63_reg_3914 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load64_reg_3908 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load65_reg_3903 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load67_reg_3898 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load69_reg_3893 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load71_reg_3888 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load73_reg_3883 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load_reg_3983 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln403_1_fu_1269_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln403_2_fu_1277_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln510_fu_3483_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln465_3_reg_4018 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln465_3_reg_4018[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln465_4_fu_1802_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_5_fu_1812_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_reg_4013 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln465_reg_4013[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln465_reg_4013_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln466_1_reg_4033 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln466_1_reg_4033[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4033_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln466_2_reg_4039 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln466_2_reg_4039[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4039_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln466_3_reg_4045 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln466_3_reg_4045[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4045_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln466_4_fu_1844_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_5_fu_1854_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_reg_4028 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln466_reg_4028[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_reg_4028_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln467_1_reg_4061 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln467_1_reg_4061[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4061_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln467_2_fu_1878_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln467_reg_4056 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln467_reg_4056[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln467_reg_4056_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln468_1_reg_4077 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln468_1_reg_4077[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4077_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sext_ln468_2_fu_1902_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln468_3_fu_1912_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln468_reg_4072 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln468_reg_4072[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072[8]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln468_reg_4072_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal sub_ln476_1_fu_2068_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln476_2_fu_2104_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln476_3_fu_2140_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln476_fu_2032_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln483_1_fu_2224_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sub_ln483_fu_2188_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sub_ln484_1_fu_2312_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sub_ln484_fu_2276_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal tmp_27_reg_4088 : STD_LOGIC;
  signal \tmp_27_reg_4088[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4088[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4088[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4088[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4088[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4088_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_27_reg_4088_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_27_reg_4088_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_27_reg_4088_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_27_reg_4088_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal tmp_28_reg_4098 : STD_LOGIC;
  signal \tmp_28_reg_4098[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4098[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4098[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4098[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4098[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4098[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4098[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4098_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_28_reg_4098_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_28_reg_4098_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_28_reg_4098_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_28_reg_4098_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_28_reg_4098_reg[0]_i_8_n_10\ : STD_LOGIC;
  signal \tmp_28_reg_4098_reg[0]_i_8_n_12\ : STD_LOGIC;
  signal \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_n_5\ : STD_LOGIC;
  signal tmp_53_reg_3879_pp0_iter8_reg : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[16]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln450_fu_1408_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln451_fu_1448_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln452_fu_1484_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln453_fu_1516_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln454_fu_1544_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln455_fu_1576_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln456_fu_1612_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln457_fu_1636_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln458_fu_1668_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln459_fu_1700_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln460_fu_1728_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln461_fu_1760_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln476_3_fu_2172_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln476_fu_2064_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln483_1_fu_2256_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln483_fu_2220_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln484_1_fu_2344_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln484_fu_2308_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln488_1_fu_3153_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln488_2_fu_3167_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln488_fu_3181_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln494_fu_3139_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_1_reg_4123_reg[10]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_reg_4118_reg[10]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_3_reg_4082_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_3_reg_4082_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_3_reg_4082_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_3_reg_4082_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_3_reg_4082_reg[8]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_3_reg_4082_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_reg_4023_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_reg_4023_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_reg_4023_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_reg_4023_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_reg_4023_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_reg_4023_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_lshr_ln501_1_reg_4193_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4193_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4193_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4193_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4193_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4193_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4193_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln501_1_reg_4193_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln501_1_reg_4193_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln501_1_reg_4193_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln501_1_reg_4193_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln501_1_reg_4193_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_lshr_ln501_1_reg_4193_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_lshr_ln501_1_reg_4193_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_lshr_ln501_2_reg_4198_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4198_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4198_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4198_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4198_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4198_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4198_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln501_2_reg_4198_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln501_2_reg_4198_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln501_2_reg_4198_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln501_2_reg_4198_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln501_2_reg_4198_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln465_3_reg_4018_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln465_3_reg_4018_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln465_reg_4013_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln465_reg_4013_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln466_1_reg_4033_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln466_1_reg_4033_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln466_2_reg_4039_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln466_2_reg_4039_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln466_3_reg_4045_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln466_3_reg_4045_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln466_reg_4028_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln466_reg_4028_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln467_1_reg_4061_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln467_1_reg_4061_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln467_reg_4056_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln467_reg_4056_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln468_1_reg_4077_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln468_1_reg_4077_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln468_reg_4072_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln468_reg_4072_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_27_reg_4088_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_27_reg_4088_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_27_reg_4088_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_27_reg_4088_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_28_reg_4098_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_28_reg_4098_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_28_reg_4098_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_28_reg_4098_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_28_reg_4098_reg[0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_28_reg_4098_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SD_1_reg_4133[0]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[0]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[1]_i_10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[1]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[1]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[1]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[1]_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[1]_i_7\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[1]_i_9\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[3]_i_11\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[3]_i_13\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[3]_i_14\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[3]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[3]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[5]_i_11\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[5]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[5]_i_7\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[5]_i_9\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_10\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_12\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_13\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_14\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SD_1_reg_4133[7]_i_7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SD_reg_4128[0]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SD_reg_4128[0]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SD_reg_4128[1]_i_10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SD_reg_4128[1]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \SD_reg_4128[1]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SD_reg_4128[1]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SD_reg_4128[1]_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SD_reg_4128[1]_i_7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SD_reg_4128[1]_i_9\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \SD_reg_4128[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SD_reg_4128[3]_i_11\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SD_reg_4128[3]_i_13\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SD_reg_4128[3]_i_14\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \SD_reg_4128[3]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \SD_reg_4128[3]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \SD_reg_4128[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SD_reg_4128[5]_i_11\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \SD_reg_4128[5]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SD_reg_4128[5]_i_7\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \SD_reg_4128[5]_i_9\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SD_reg_4128[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_10\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_12\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_13\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_14\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SD_reg_4128[7]_i_7\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln476_1_reg_4123[7]_i_27\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \add_ln476_1_reg_4123[7]_i_28\ : label is "soft_lutpair139";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln476_1_reg_4123_reg[10]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_1_reg_4123_reg[10]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_1_reg_4123_reg[10]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_1_reg_4123_reg[7]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln476_reg_4118[10]_i_29\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \add_ln476_reg_4118[7]_i_27\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln476_reg_4118[7]_i_28\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln476_reg_4118[7]_i_36\ : label is "soft_lutpair137";
  attribute ADDER_THRESHOLD of \add_ln476_reg_4118_reg[10]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_reg_4118_reg[10]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_reg_4118_reg[10]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_reg_4118_reg[7]_i_9\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \cmp147_reg_3848_reg[0]\ : label is "cmp147_reg_3848_reg[0]";
  attribute ORIG_CELL_NAME of \cmp147_reg_3848_reg[0]_rep\ : label is "cmp147_reg_3848_reg[0]";
  attribute SOFT_HLUTNM of \empty_147_reg_661[0]_i_1\ : label is "soft_lutpair160";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[1]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[1]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[2]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[2]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[3]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[3]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[4]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[4]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[5]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[5]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[6]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[6]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \g_2_reg_719_pp0_iter6_reg_reg[7]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg ";
  attribute srl_name of \g_2_reg_719_pp0_iter6_reg_reg[7]_srl5\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3816_pp0_iter6_reg_reg ";
  attribute srl_name of \icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3872_pp0_iter6_reg_reg ";
  attribute srl_name of \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7 ";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of lshr_ln501_1_reg_4193_reg : label is "yes";
  attribute KEEP_HIERARCHY of lshr_ln501_2_reg_4198_reg : label is "yes";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_6\ : label is "soft_lutpair160";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load51_reg_3978_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load51_reg_3978_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load52_reg_3972_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load52_reg_3972_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load53_reg_3967_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load53_reg_3967_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load54_reg_3962_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load54_reg_3962_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load55_reg_3956_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load55_reg_3956_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load56_reg_3951_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load56_reg_3951_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load57_reg_3946_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load57_reg_3946_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load58_reg_3940_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load58_reg_3940_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load59_reg_3935_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load59_reg_3935_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load60_reg_3930_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load60_reg_3930_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load61_reg_3924_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load61_reg_3924_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load62_reg_3919_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load62_reg_3919_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load63_reg_3914_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load63_reg_3914_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load64_reg_3908_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load64_reg_3908_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load65_reg_3903_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load65_reg_3903_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load67_reg_3898_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load67_reg_3898_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load69_reg_3893_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load69_reg_3893_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load71_reg_3888_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load71_reg_3888_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load73_reg_3883_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load73_reg_3883_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \p_load_reg_3983_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg ";
  attribute srl_name of \p_load_reg_3983_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[7]_srl6 ";
  attribute HLUTNM : string;
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_10\ : label is "lutpair19";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_11\ : label is "lutpair18";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_12\ : label is "lutpair17";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_13\ : label is "lutpair16";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_14\ : label is "lutpair15";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_15\ : label is "lutpair61";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_2\ : label is "lutpair19";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_3\ : label is "lutpair18";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_4\ : label is "lutpair17";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_5\ : label is "lutpair16";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \sext_ln466_1_reg_4033[7]_i_7\ : label is "lutpair61";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_10\ : label is "lutpair14";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_11\ : label is "lutpair13";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_12\ : label is "lutpair12";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_13\ : label is "lutpair11";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_14\ : label is "lutpair10";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_15\ : label is "lutpair60";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_6\ : label is "lutpair10";
  attribute HLUTNM of \sext_ln466_2_reg_4039[7]_i_7\ : label is "lutpair60";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_10\ : label is "lutpair9";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_11\ : label is "lutpair8";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_12\ : label is "lutpair7";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_13\ : label is "lutpair6";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_14\ : label is "lutpair5";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_15\ : label is "lutpair59";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_5\ : label is "lutpair6";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_6\ : label is "lutpair5";
  attribute HLUTNM of \sext_ln466_3_reg_4045[7]_i_7\ : label is "lutpair59";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_10\ : label is "lutpair4";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_11\ : label is "lutpair3";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_12\ : label is "lutpair2";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_13\ : label is "lutpair1";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_14\ : label is "lutpair0";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_15\ : label is "lutpair58";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \sext_ln466_reg_4028[7]_i_7\ : label is "lutpair58";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_10\ : label is "lutpair24";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_11\ : label is "lutpair23";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_12\ : label is "lutpair22";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_13\ : label is "lutpair21";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_14\ : label is "lutpair20";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_15\ : label is "lutpair62";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_2\ : label is "lutpair24";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_4\ : label is "lutpair22";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_5\ : label is "lutpair21";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_6\ : label is "lutpair20";
  attribute HLUTNM of \sext_ln467_1_reg_4061[7]_i_7\ : label is "lutpair62";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_10\ : label is "lutpair29";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_11\ : label is "lutpair28";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_12\ : label is "lutpair27";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_13\ : label is "lutpair26";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_14\ : label is "lutpair25";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_15\ : label is "lutpair63";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_2\ : label is "lutpair29";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_3\ : label is "lutpair28";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_4\ : label is "lutpair27";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_5\ : label is "lutpair26";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_6\ : label is "lutpair25";
  attribute HLUTNM of \sext_ln467_reg_4056[7]_i_7\ : label is "lutpair63";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_10\ : label is "lutpair34";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_11\ : label is "lutpair33";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_12\ : label is "lutpair32";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_13\ : label is "lutpair31";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_14\ : label is "lutpair30";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_15\ : label is "lutpair64";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_2\ : label is "lutpair34";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_3\ : label is "lutpair33";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_4\ : label is "lutpair32";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_6\ : label is "lutpair30";
  attribute HLUTNM of \sext_ln468_1_reg_4077[7]_i_7\ : label is "lutpair64";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_10\ : label is "lutpair39";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_11\ : label is "lutpair38";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_12\ : label is "lutpair37";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_13\ : label is "lutpair36";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_14\ : label is "lutpair35";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_15\ : label is "lutpair65";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_2\ : label is "lutpair39";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_3\ : label is "lutpair38";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_4\ : label is "lutpair37";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \sext_ln468_reg_4072[7]_i_7\ : label is "lutpair65";
  attribute srl_bus_name of \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3879_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8 ";
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
  ap_block_pp0_stage0_11001 <= \^ap_block_pp0_stage0_11001\;
  ap_loop_exit_ready_pp0_iter8_reg <= \^ap_loop_exit_ready_pp0_iter8_reg\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
DIV1_TABLE_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
     port map (
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      B(8 downto 0) => zext_ln494_fu_3139_p1(8 downto 0),
      CO(0) => lshr_ln501_1_reg_4193_reg_i_20_n_10,
      DI(4) => DIV1_TABLE_U_n_57,
      DI(3) => DIV1_TABLE_U_n_58,
      DI(2) => DIV1_TABLE_U_n_59,
      DI(1) => DIV1_TABLE_U_n_60,
      DI(0) => DIV1_TABLE_U_n_61,
      DOUTADOUT(7 downto 0) => zext_ln488_2_fu_3167_p1(7 downto 0),
      DSP_A_B_DATA_INST => mul_18s_9ns_18_1_1_U55_n_16,
      DSP_A_B_DATA_INST_0 => mul_18s_9ns_18_1_1_U55_n_28,
      DSP_A_B_DATA_INST_1 => mul_18s_9ns_18_1_1_U55_n_29,
      DSP_A_B_DATA_INST_10 => mul_18s_9ns_18_1_1_U55_n_25,
      DSP_A_B_DATA_INST_11 => mul_18s_9ns_18_1_1_U58_n_70,
      DSP_A_B_DATA_INST_12 => mul_18s_9ns_18_1_1_U58_n_71,
      DSP_A_B_DATA_INST_2(1) => g0_b0_i_1_n_13,
      DSP_A_B_DATA_INST_2(0) => g0_b0_i_1_n_14,
      DSP_A_B_DATA_INST_3 => mul_18s_9ns_18_1_1_U55_n_18,
      DSP_A_B_DATA_INST_4 => mul_18s_9ns_18_1_1_U55_n_21,
      DSP_A_B_DATA_INST_5 => mul_18s_9ns_18_1_1_U55_n_22,
      DSP_A_B_DATA_INST_6 => mul_18s_9ns_18_1_1_U55_n_23,
      DSP_A_B_DATA_INST_7 => mul_18s_9ns_18_1_1_U55_n_27,
      DSP_A_B_DATA_INST_8 => mul_18s_9ns_18_1_1_U55_n_24,
      DSP_A_B_DATA_INST_9 => mul_18s_9ns_18_1_1_U55_n_26,
      O(1) => lshr_ln501_1_reg_4193_reg_i_20_n_19,
      O(0) => lshr_ln501_1_reg_4193_reg_i_20_n_20,
      Q(9 downto 0) => sext_ln466_reg_4028(9 downto 0),
      S(0) => DIV1_TABLE_U_n_69,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ave_1_reg_4050(10 downto 0) => ave_1_reg_4050(10 downto 0),
      ave_2_reg_4066(10 downto 0) => ave_2_reg_4066(10 downto 0),
      ave_3_reg_4082(11 downto 0) => ave_3_reg_4082(11 downto 0),
      lshr_ln501_1_reg_4193_reg_i_12_0 => mul_18s_9ns_18_1_1_U55_n_19,
      lshr_ln501_1_reg_4193_reg_i_13_0 => mul_18s_9ns_18_1_1_U55_n_17,
      lshr_ln501_1_reg_4193_reg_i_13_1 => mul_18s_9ns_18_1_1_U58_n_69,
      lshr_ln501_1_reg_4193_reg_i_13_2 => mul_18s_9ns_18_1_1_U58_n_68,
      lshr_ln501_1_reg_4193_reg_i_14_0 => mul_18s_9ns_18_1_1_U58_n_66,
      lshr_ln501_1_reg_4193_reg_i_14_1 => mul_18s_9ns_18_1_1_U58_n_65,
      lshr_ln501_1_reg_4193_reg_i_14_2 => mul_18s_9ns_18_1_1_U58_n_64,
      lshr_ln501_1_reg_4193_reg_i_14_3 => mul_18s_9ns_18_1_1_U58_n_63,
      lshr_ln501_1_reg_4193_reg_i_14_4 => mul_18s_9ns_18_1_1_U58_n_16,
      lshr_ln501_1_reg_4193_reg_i_14_5 => mul_18s_9ns_18_1_1_U58_n_24,
      lshr_ln501_1_reg_4193_reg_i_14_6 => mul_18s_9ns_18_1_1_U58_n_67,
      lshr_ln501_1_reg_4193_reg_i_14_7 => mul_18s_9ns_18_1_1_U58_n_19,
      lshr_ln501_1_reg_4193_reg_i_15_0 => mul_18s_9ns_18_1_1_U58_n_61,
      lshr_ln501_1_reg_4193_reg_i_15_1 => mul_18s_9ns_18_1_1_U58_n_60,
      lshr_ln501_1_reg_4193_reg_i_15_2 => mul_18s_9ns_18_1_1_U58_n_59,
      lshr_ln501_1_reg_4193_reg_i_15_3 => mul_18s_9ns_18_1_1_U58_n_58,
      lshr_ln501_1_reg_4193_reg_i_15_4 => mul_18s_9ns_18_1_1_U58_n_25,
      lshr_ln501_1_reg_4193_reg_i_15_5 => mul_18s_9ns_18_1_1_U58_n_62,
      lshr_ln501_1_reg_4193_reg_i_15_6 => mul_18s_9ns_18_1_1_U58_n_20,
      lshr_ln501_1_reg_4193_reg_i_15_7 => mul_18s_9ns_18_1_1_U58_n_18,
      lshr_ln501_1_reg_4193_reg_i_16_0 => mul_18s_9ns_18_1_1_U58_n_53,
      lshr_ln501_1_reg_4193_reg_i_16_1 => mul_18s_9ns_18_1_1_U58_n_52,
      lshr_ln501_1_reg_4193_reg_i_16_2 => mul_18s_9ns_18_1_1_U58_n_51,
      lshr_ln501_1_reg_4193_reg_i_16_3 => mul_18s_9ns_18_1_1_U58_n_50,
      lshr_ln501_1_reg_4193_reg_i_16_4 => mul_18s_9ns_18_1_1_U58_n_57,
      lshr_ln501_1_reg_4193_reg_i_16_5 => mul_18s_9ns_18_1_1_U58_n_56,
      lshr_ln501_1_reg_4193_reg_i_16_6 => mul_18s_9ns_18_1_1_U58_n_55,
      lshr_ln501_1_reg_4193_reg_i_16_7 => mul_18s_9ns_18_1_1_U58_n_54,
      lshr_ln501_1_reg_4193_reg_i_17_0 => mul_18s_9ns_18_1_1_U58_n_45,
      lshr_ln501_1_reg_4193_reg_i_17_1 => mul_18s_9ns_18_1_1_U58_n_44,
      lshr_ln501_1_reg_4193_reg_i_17_2 => mul_18s_9ns_18_1_1_U58_n_43,
      lshr_ln501_1_reg_4193_reg_i_17_3 => mul_18s_9ns_18_1_1_U58_n_42,
      lshr_ln501_1_reg_4193_reg_i_17_4 => mul_18s_9ns_18_1_1_U58_n_49,
      lshr_ln501_1_reg_4193_reg_i_17_5 => mul_18s_9ns_18_1_1_U58_n_48,
      lshr_ln501_1_reg_4193_reg_i_17_6 => mul_18s_9ns_18_1_1_U58_n_47,
      lshr_ln501_1_reg_4193_reg_i_17_7 => mul_18s_9ns_18_1_1_U58_n_46,
      lshr_ln501_1_reg_4193_reg_i_18_0 => mul_18s_9ns_18_1_1_U58_n_37,
      lshr_ln501_1_reg_4193_reg_i_18_1 => mul_18s_9ns_18_1_1_U58_n_36,
      lshr_ln501_1_reg_4193_reg_i_18_2 => mul_18s_9ns_18_1_1_U58_n_35,
      lshr_ln501_1_reg_4193_reg_i_18_3 => mul_18s_9ns_18_1_1_U58_n_34,
      lshr_ln501_1_reg_4193_reg_i_18_4 => mul_18s_9ns_18_1_1_U58_n_41,
      lshr_ln501_1_reg_4193_reg_i_18_5 => mul_18s_9ns_18_1_1_U58_n_40,
      lshr_ln501_1_reg_4193_reg_i_18_6 => mul_18s_9ns_18_1_1_U58_n_39,
      lshr_ln501_1_reg_4193_reg_i_18_7 => mul_18s_9ns_18_1_1_U58_n_38,
      lshr_ln501_1_reg_4193_reg_i_19_0 => mul_18s_9ns_18_1_1_U58_n_29,
      lshr_ln501_1_reg_4193_reg_i_19_1 => mul_18s_9ns_18_1_1_U58_n_28,
      lshr_ln501_1_reg_4193_reg_i_19_2 => mul_18s_9ns_18_1_1_U58_n_27,
      lshr_ln501_1_reg_4193_reg_i_19_3 => mul_18s_9ns_18_1_1_U58_n_26,
      lshr_ln501_1_reg_4193_reg_i_19_4 => mul_18s_9ns_18_1_1_U58_n_33,
      lshr_ln501_1_reg_4193_reg_i_19_5 => mul_18s_9ns_18_1_1_U58_n_32,
      lshr_ln501_1_reg_4193_reg_i_19_6 => mul_18s_9ns_18_1_1_U58_n_31,
      lshr_ln501_1_reg_4193_reg_i_19_7 => mul_18s_9ns_18_1_1_U58_n_30,
      lshr_ln501_1_reg_4193_reg_i_29_0 => mul_18s_9ns_18_1_1_U58_n_23,
      lshr_ln501_1_reg_4193_reg_i_29_1 => mul_18s_9ns_18_1_1_U58_n_15,
      lshr_ln501_1_reg_4193_reg_i_29_2 => mul_18s_9ns_18_1_1_U58_n_22,
      lshr_ln501_1_reg_4193_reg_i_31_0 => mul_18s_9ns_18_1_1_U58_n_21,
      lshr_ln501_1_reg_4193_reg_i_31_1 => mul_18s_9ns_18_1_1_U58_n_17,
      lshr_ln501_1_reg_4193_reg_i_9_0 => mul_18s_9ns_18_1_1_U55_n_20,
      q0_reg_0(8 downto 0) => zext_ln488_fu_3181_p1(8 downto 0),
      q0_reg_1(7 downto 0) => zext_ln488_1_fu_3153_p1(7 downto 0),
      q0_reg_10(7 downto 0) => SD_1_reg_4133(7 downto 0),
      q0_reg_11(7 downto 0) => SD_reg_4128(7 downto 0),
      q0_reg_2 => DIV1_TABLE_U_n_62,
      q0_reg_3 => DIV1_TABLE_U_n_63,
      q0_reg_4 => DIV1_TABLE_U_n_64,
      q0_reg_5 => DIV1_TABLE_U_n_65,
      q0_reg_6 => DIV1_TABLE_U_n_66,
      q0_reg_7(0) => DIV1_TABLE_U_n_67,
      q0_reg_8 => DIV1_TABLE_U_n_68,
      q0_reg_9 => \^ap_block_pp0_stage0_11001\,
      q0_reg_i_126_0(9 downto 0) => sext_ln465_3_reg_4018(9 downto 0),
      q0_reg_i_128_0(9 downto 0) => sext_ln468_1_reg_4077(9 downto 0),
      q0_reg_i_130_0(9 downto 0) => sext_ln468_reg_4072(9 downto 0),
      q0_reg_i_167_0(9 downto 0) => sext_ln466_3_reg_4045(9 downto 0),
      q0_reg_i_97_0(9 downto 0) => sext_ln465_reg_4013(9 downto 0),
      q1_reg_0(10 downto 0) => add_ln476_1_reg_4123(10 downto 0),
      q1_reg_i_101_0(9 downto 0) => sext_ln466_2_reg_4039(9 downto 0),
      q1_reg_i_103_0(9 downto 0) => sext_ln467_1_reg_4061(9 downto 0),
      q1_reg_i_15_0(10 downto 0) => add_ln476_reg_4118(10 downto 0),
      q1_reg_i_72_0(9 downto 0) => sext_ln466_1_reg_4033(9 downto 0),
      q1_reg_i_99_0(9 downto 0) => sext_ln467_reg_4056(9 downto 0),
      tmp_27_reg_4088 => tmp_27_reg_4088,
      tmp_28_reg_4098 => tmp_28_reg_4098
    );
\SD_1_reg_4133[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33966933CC6996CC"
    )
        port map (
      I0 => empty_128_fu_240(0),
      I1 => zext_ln484_1_fu_2344_p1(1),
      I2 => \SD_1_reg_4133[0]_i_3_n_5\,
      I3 => \g_2_reg_719__0\(0),
      I4 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I5 => sub_ln484_fu_2276_p2(1),
      O => add_ln484_fu_2348_p2(1)
    );
\SD_1_reg_4133[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD4D4FF002B2B00"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_128_fu_240(7),
      I2 => \SD_1_reg_4133[1]_i_6_n_5\,
      I3 => \g_2_reg_719__0\(0),
      I4 => empty_128_fu_240(0),
      I5 => sub_ln484_1_fu_2312_p2(1),
      O => zext_ln484_1_fu_2344_p1(1)
    );
\SD_1_reg_4133[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => \SD_1_reg_4133[1]_i_9_n_5\,
      O => \SD_1_reg_4133[0]_i_3_n_5\
    );
\SD_1_reg_4133[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I2 => \g_2_reg_719__0\(1),
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      O => sub_ln484_fu_2276_p2(1)
    );
\SD_1_reg_4133[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_1_reg_4133[1]_i_2_n_5\,
      I1 => zext_ln484_1_fu_2344_p1(2),
      I2 => zext_ln484_fu_2308_p1(2),
      O => add_ln484_fu_2348_p2(2)
    );
\SD_1_reg_4133[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I1 => \g_2_reg_719__0\(1),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I3 => \g_2_reg_719__0\(0),
      O => \SD_1_reg_4133[1]_i_10_n_5\
    );
\SD_1_reg_4133[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I1 => \g_2_reg_719__0\(0),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I3 => \g_2_reg_719__0\(1),
      I4 => \g_2_reg_719__0\(2),
      I5 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      O => sub_ln484_fu_2276_p2(2)
    );
\SD_1_reg_4133[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE9E0804BAB62010"
    )
        port map (
      I0 => sub_ln484_1_fu_2312_p2(1),
      I1 => empty_128_fu_240(0),
      I2 => \g_2_reg_719__0\(0),
      I3 => \SD_1_reg_4133[5]_i_7_n_5\,
      I4 => zext_ln484_fu_2308_p1(1),
      I5 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      O => \SD_1_reg_4133[1]_i_2_n_5\
    );
\SD_1_reg_4133[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_128_fu_240(7),
      I2 => \SD_1_reg_4133[1]_i_6_n_5\,
      I3 => \SD_1_reg_4133[1]_i_7_n_5\,
      I4 => sub_ln484_1_fu_2312_p2(2),
      O => zext_ln484_1_fu_2344_p1(2)
    );
\SD_1_reg_4133[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => \SD_1_reg_4133[1]_i_9_n_5\,
      I3 => \SD_1_reg_4133[1]_i_10_n_5\,
      I4 => sub_ln484_fu_2276_p2(2),
      O => zext_ln484_fu_2308_p1(2)
    );
\SD_1_reg_4133[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => empty_128_fu_240(0),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_128_fu_240(1),
      O => sub_ln484_1_fu_2312_p2(1)
    );
\SD_1_reg_4133[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => empty_128_fu_240(6),
      I2 => \SD_1_reg_4133[5]_i_9_n_5\,
      I3 => empty_128_fu_240(5),
      I4 => \g_2_reg_719__0\(5),
      O => \SD_1_reg_4133[1]_i_6_n_5\
    );
\SD_1_reg_4133[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => empty_128_fu_240(1),
      I1 => \g_2_reg_719__0\(1),
      I2 => empty_128_fu_240(0),
      I3 => \g_2_reg_719__0\(0),
      O => \SD_1_reg_4133[1]_i_7_n_5\
    );
\SD_1_reg_4133[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => empty_128_fu_240(0),
      I1 => \g_2_reg_719__0\(0),
      I2 => empty_128_fu_240(1),
      I3 => \g_2_reg_719__0\(1),
      I4 => \g_2_reg_719__0\(2),
      I5 => empty_128_fu_240(2),
      O => sub_ln484_1_fu_2312_p2(2)
    );
\SD_1_reg_4133[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I2 => \SD_1_reg_4133[5]_i_11_n_5\,
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I4 => \g_2_reg_719__0\(5),
      O => \SD_1_reg_4133[1]_i_9_n_5\
    );
\SD_1_reg_4133[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_1_reg_4133[3]_i_4_n_5\,
      I1 => zext_ln484_1_fu_2344_p1(3),
      I2 => zext_ln484_fu_2308_p1(3),
      O => add_ln484_fu_2348_p2(3)
    );
\SD_1_reg_4133[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln484_1_fu_2344_p1(3),
      I1 => zext_ln484_fu_2308_p1(3),
      I2 => \SD_1_reg_4133[3]_i_4_n_5\,
      I3 => zext_ln484_1_fu_2344_p1(4),
      I4 => zext_ln484_fu_2308_p1(4),
      O => add_ln484_fu_2348_p2(4)
    );
\SD_1_reg_4133[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I3 => \g_2_reg_719__0\(0),
      I4 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I5 => \g_2_reg_719__0\(1),
      O => \SD_1_reg_4133[3]_i_10_n_5\
    );
\SD_1_reg_4133[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => empty_128_fu_240(0),
      I1 => \g_2_reg_719__0\(0),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      O => \SD_1_reg_4133[3]_i_11_n_5\
    );
\SD_1_reg_4133[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD4D4FF002B2B00"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => \SD_1_reg_4133[1]_i_9_n_5\,
      I3 => \g_2_reg_719__0\(0),
      I4 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I5 => sub_ln484_fu_2276_p2(1),
      O => zext_ln484_fu_2308_p1(1)
    );
\SD_1_reg_4133[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \SD_1_reg_4133[3]_i_8_n_5\,
      I1 => empty_128_fu_240(3),
      I2 => \g_2_reg_719__0\(3),
      I3 => \g_2_reg_719__0\(4),
      I4 => empty_128_fu_240(4),
      O => sub_ln484_1_fu_2312_p2(4)
    );
\SD_1_reg_4133[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \SD_1_reg_4133[3]_i_10_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I2 => \g_2_reg_719__0\(3),
      I3 => \g_2_reg_719__0\(4),
      I4 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      O => sub_ln484_fu_2276_p2(4)
    );
\SD_1_reg_4133[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_1_reg_4133[5]_i_7_n_5\,
      I1 => \SD_1_reg_4133[3]_i_7_n_5\,
      I2 => empty_128_fu_240(3),
      I3 => \g_2_reg_719__0\(3),
      I4 => \SD_1_reg_4133[3]_i_8_n_5\,
      O => zext_ln484_1_fu_2344_p1(3)
    );
\SD_1_reg_4133[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_1_reg_4133[0]_i_3_n_5\,
      I1 => \SD_1_reg_4133[3]_i_9_n_5\,
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I3 => \g_2_reg_719__0\(3),
      I4 => \SD_1_reg_4133[3]_i_10_n_5\,
      O => zext_ln484_fu_2308_p1(3)
    );
\SD_1_reg_4133[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln484_1_fu_2344_p1(2),
      I1 => zext_ln484_fu_2308_p1(2),
      I2 => \SD_1_reg_4133[3]_i_11_n_5\,
      I3 => zext_ln484_fu_2308_p1(1),
      I4 => zext_ln484_1_fu_2344_p1(1),
      O => \SD_1_reg_4133[3]_i_4_n_5\
    );
\SD_1_reg_4133[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA14415555"
    )
        port map (
      I0 => \SD_1_reg_4133[5]_i_7_n_5\,
      I1 => \SD_1_reg_4133[3]_i_8_n_5\,
      I2 => \g_2_reg_719__0\(3),
      I3 => empty_128_fu_240(3),
      I4 => \SD_1_reg_4133[3]_i_7_n_5\,
      I5 => sub_ln484_1_fu_2312_p2(4),
      O => zext_ln484_1_fu_2344_p1(4)
    );
\SD_1_reg_4133[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA14415555"
    )
        port map (
      I0 => \SD_1_reg_4133[0]_i_3_n_5\,
      I1 => \SD_1_reg_4133[3]_i_10_n_5\,
      I2 => \g_2_reg_719__0\(3),
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I4 => \SD_1_reg_4133[3]_i_9_n_5\,
      I5 => sub_ln484_fu_2276_p2(4),
      O => zext_ln484_fu_2308_p1(4)
    );
\SD_1_reg_4133[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => empty_128_fu_240(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_128_fu_240(1),
      I4 => \g_2_reg_719__0\(0),
      I5 => empty_128_fu_240(0),
      O => \SD_1_reg_4133[3]_i_7_n_5\
    );
\SD_1_reg_4133[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => empty_128_fu_240(2),
      I2 => empty_128_fu_240(0),
      I3 => \g_2_reg_719__0\(0),
      I4 => empty_128_fu_240(1),
      I5 => \g_2_reg_719__0\(1),
      O => \SD_1_reg_4133[3]_i_8_n_5\
    );
\SD_1_reg_4133[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => \g_2_reg_719__0\(1),
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I4 => \g_2_reg_719__0\(0),
      I5 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      O => \SD_1_reg_4133[3]_i_9_n_5\
    );
\SD_1_reg_4133[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_1_reg_4133[5]_i_4_n_5\,
      I1 => zext_ln484_1_fu_2344_p1(5),
      I2 => zext_ln484_fu_2308_p1(5),
      O => add_ln484_fu_2348_p2(5)
    );
\SD_1_reg_4133[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln484_1_fu_2344_p1(5),
      I1 => zext_ln484_fu_2308_p1(5),
      I2 => \SD_1_reg_4133[5]_i_4_n_5\,
      I3 => zext_ln484_1_fu_2344_p1(6),
      I4 => zext_ln484_fu_2308_p1(6),
      O => add_ln484_fu_2348_p2(6)
    );
\SD_1_reg_4133[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_1_reg_4133[3]_i_9_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I2 => \g_2_reg_719__0\(4),
      I3 => \g_2_reg_719__0\(3),
      I4 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I5 => \SD_1_reg_4133[3]_i_10_n_5\,
      O => \SD_1_reg_4133[5]_i_10_n_5\
    );
\SD_1_reg_4133[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I2 => \SD_1_reg_4133[3]_i_10_n_5\,
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I4 => \g_2_reg_719__0\(3),
      O => \SD_1_reg_4133[5]_i_11_n_5\
    );
\SD_1_reg_4133[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_1_reg_4133[5]_i_7_n_5\,
      I1 => \SD_1_reg_4133[5]_i_8_n_5\,
      I2 => empty_128_fu_240(5),
      I3 => \g_2_reg_719__0\(5),
      I4 => \SD_1_reg_4133[5]_i_9_n_5\,
      O => zext_ln484_1_fu_2344_p1(5)
    );
\SD_1_reg_4133[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_1_reg_4133[0]_i_3_n_5\,
      I1 => \SD_1_reg_4133[5]_i_10_n_5\,
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I3 => \g_2_reg_719__0\(5),
      I4 => \SD_1_reg_4133[5]_i_11_n_5\,
      O => zext_ln484_fu_2308_p1(5)
    );
\SD_1_reg_4133[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln484_1_fu_2344_p1(4),
      I1 => zext_ln484_fu_2308_p1(4),
      I2 => \SD_1_reg_4133[3]_i_4_n_5\,
      I3 => zext_ln484_fu_2308_p1(3),
      I4 => zext_ln484_1_fu_2344_p1(3),
      O => \SD_1_reg_4133[5]_i_4_n_5\
    );
\SD_1_reg_4133[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F00F244BD224"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_128_fu_240(7),
      I2 => \SD_1_reg_4133[7]_i_5_n_5\,
      I3 => empty_128_fu_240(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_1_reg_4133[7]_i_6_n_5\,
      O => zext_ln484_1_fu_2344_p1(6)
    );
\SD_1_reg_4133[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F00F244BD224"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => \SD_1_reg_4133[7]_i_7_n_5\,
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_1_reg_4133[7]_i_8_n_5\,
      O => zext_ln484_fu_2308_p1(6)
    );
\SD_1_reg_4133[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_128_fu_240(7),
      I2 => \SD_1_reg_4133[1]_i_6_n_5\,
      O => \SD_1_reg_4133[5]_i_7_n_5\
    );
\SD_1_reg_4133[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_1_reg_4133[3]_i_7_n_5\,
      I1 => empty_128_fu_240(4),
      I2 => \g_2_reg_719__0\(4),
      I3 => \g_2_reg_719__0\(3),
      I4 => empty_128_fu_240(3),
      I5 => \SD_1_reg_4133[3]_i_8_n_5\,
      O => \SD_1_reg_4133[5]_i_8_n_5\
    );
\SD_1_reg_4133[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => empty_128_fu_240(4),
      I2 => \SD_1_reg_4133[3]_i_8_n_5\,
      I3 => empty_128_fu_240(3),
      I4 => \g_2_reg_719__0\(3),
      O => \SD_1_reg_4133[5]_i_9_n_5\
    );
\SD_1_reg_4133[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_1_reg_4133[7]_i_4_n_5\,
      I1 => zext_ln484_1_fu_2344_p1(7),
      I2 => zext_ln484_fu_2308_p1(7),
      O => add_ln484_fu_2348_p2(7)
    );
\SD_1_reg_4133[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln484_1_fu_2344_p1(7),
      I1 => zext_ln484_fu_2308_p1(7),
      I2 => \SD_1_reg_4133[7]_i_4_n_5\,
      O => add_ln484_fu_2348_p2(8)
    );
\SD_1_reg_4133[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => empty_128_fu_240(3),
      I2 => \SD_1_reg_4133[3]_i_8_n_5\,
      O => \SD_1_reg_4133[7]_i_10_n_5\
    );
\SD_1_reg_4133[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => sub_ln484_fu_2276_p2(2),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I2 => \g_2_reg_719__0\(1),
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I4 => \g_2_reg_719__0\(0),
      I5 => sub_ln484_fu_2276_p2(3),
      O => \SD_1_reg_4133[7]_i_11_n_5\
    );
\SD_1_reg_4133[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I2 => \SD_1_reg_4133[3]_i_10_n_5\,
      O => \SD_1_reg_4133[7]_i_12_n_5\
    );
\SD_1_reg_4133[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SD_1_reg_4133[3]_i_8_n_5\,
      I1 => \g_2_reg_719__0\(3),
      I2 => empty_128_fu_240(3),
      O => sub_ln484_1_fu_2312_p2(3)
    );
\SD_1_reg_4133[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SD_1_reg_4133[3]_i_10_n_5\,
      I1 => \g_2_reg_719__0\(3),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      O => sub_ln484_fu_2276_p2(3)
    );
\SD_1_reg_4133[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6229466242224442"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_128_fu_240(7),
      I2 => \SD_1_reg_4133[7]_i_5_n_5\,
      I3 => empty_128_fu_240(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_1_reg_4133[7]_i_6_n_5\,
      O => zext_ln484_1_fu_2344_p1(7)
    );
\SD_1_reg_4133[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6229466242224442"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => \SD_1_reg_4133[7]_i_7_n_5\,
      I3 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_1_reg_4133[7]_i_8_n_5\,
      O => zext_ln484_fu_2308_p1(7)
    );
\SD_1_reg_4133[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln484_1_fu_2344_p1(6),
      I1 => zext_ln484_fu_2308_p1(6),
      I2 => \SD_1_reg_4133[5]_i_4_n_5\,
      I3 => zext_ln484_fu_2308_p1(5),
      I4 => zext_ln484_1_fu_2344_p1(5),
      O => \SD_1_reg_4133[7]_i_4_n_5\
    );
\SD_1_reg_4133[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => empty_128_fu_240(5),
      I2 => \SD_1_reg_4133[5]_i_9_n_5\,
      O => \SD_1_reg_4133[7]_i_5_n_5\
    );
\SD_1_reg_4133[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_1_reg_4133[7]_i_9_n_5\,
      I1 => empty_128_fu_240(5),
      I2 => \g_2_reg_719__0\(5),
      I3 => \g_2_reg_719__0\(4),
      I4 => empty_128_fu_240(4),
      I5 => \SD_1_reg_4133[7]_i_10_n_5\,
      O => \SD_1_reg_4133[7]_i_6_n_5\
    );
\SD_1_reg_4133[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I2 => \SD_1_reg_4133[5]_i_11_n_5\,
      O => \SD_1_reg_4133[7]_i_7_n_5\
    );
\SD_1_reg_4133[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_1_reg_4133[7]_i_11_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I2 => \g_2_reg_719__0\(5),
      I3 => \g_2_reg_719__0\(4),
      I4 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I5 => \SD_1_reg_4133[7]_i_12_n_5\,
      O => \SD_1_reg_4133[7]_i_8_n_5\
    );
\SD_1_reg_4133[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => sub_ln484_1_fu_2312_p2(2),
      I1 => empty_128_fu_240(1),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_128_fu_240(0),
      I4 => \g_2_reg_719__0\(0),
      I5 => sub_ln484_1_fu_2312_p2(3),
      O => \SD_1_reg_4133[7]_i_9_n_5\
    );
\SD_1_reg_4133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(1),
      Q => SD_1_reg_4133(0),
      R => '0'
    );
\SD_1_reg_4133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(2),
      Q => SD_1_reg_4133(1),
      R => '0'
    );
\SD_1_reg_4133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(3),
      Q => SD_1_reg_4133(2),
      R => '0'
    );
\SD_1_reg_4133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(4),
      Q => SD_1_reg_4133(3),
      R => '0'
    );
\SD_1_reg_4133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(5),
      Q => SD_1_reg_4133(4),
      R => '0'
    );
\SD_1_reg_4133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(6),
      Q => SD_1_reg_4133(5),
      R => '0'
    );
\SD_1_reg_4133_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(7),
      Q => SD_1_reg_4133(6),
      R => '0'
    );
\SD_1_reg_4133_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2348_p2(8),
      Q => SD_1_reg_4133(7),
      R => '0'
    );
\SD_reg_4128[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33966933CC6996CC"
    )
        port map (
      I0 => empty_147_reg_661(0),
      I1 => zext_ln483_1_fu_2256_p1(1),
      I2 => \SD_reg_4128[0]_i_3_n_5\,
      I3 => \g_2_reg_719__0\(0),
      I4 => empty_162_reg_777(0),
      I5 => sub_ln483_fu_2188_p2(1),
      O => add_ln483_fu_2260_p2(1)
    );
\SD_reg_4128[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD4D4FF002B2B00"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_147_reg_661(7),
      I2 => \SD_reg_4128[1]_i_6_n_5\,
      I3 => \g_2_reg_719__0\(0),
      I4 => empty_147_reg_661(0),
      I5 => sub_ln483_1_fu_2224_p2(1),
      O => zext_ln483_1_fu_2256_p1(1)
    );
\SD_reg_4128[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_162_reg_777(7),
      I2 => \SD_reg_4128[1]_i_9_n_5\,
      O => \SD_reg_4128[0]_i_3_n_5\
    );
\SD_reg_4128[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => empty_162_reg_777(0),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_162_reg_777(1),
      O => sub_ln483_fu_2188_p2(1)
    );
\SD_reg_4128[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_reg_4128[1]_i_2_n_5\,
      I1 => zext_ln483_1_fu_2256_p1(2),
      I2 => zext_ln483_fu_2220_p1(2),
      O => add_ln483_fu_2260_p2(2)
    );
\SD_reg_4128[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => empty_162_reg_777(1),
      I1 => \g_2_reg_719__0\(1),
      I2 => empty_162_reg_777(0),
      I3 => \g_2_reg_719__0\(0),
      O => \SD_reg_4128[1]_i_10_n_5\
    );
\SD_reg_4128[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => empty_162_reg_777(0),
      I1 => \g_2_reg_719__0\(0),
      I2 => empty_162_reg_777(1),
      I3 => \g_2_reg_719__0\(1),
      I4 => \g_2_reg_719__0\(2),
      I5 => empty_162_reg_777(2),
      O => sub_ln483_fu_2188_p2(2)
    );
\SD_reg_4128[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE9E0804BAB62010"
    )
        port map (
      I0 => sub_ln483_1_fu_2224_p2(1),
      I1 => empty_147_reg_661(0),
      I2 => \g_2_reg_719__0\(0),
      I3 => \SD_reg_4128[5]_i_7_n_5\,
      I4 => zext_ln483_fu_2220_p1(1),
      I5 => empty_162_reg_777(0),
      O => \SD_reg_4128[1]_i_2_n_5\
    );
\SD_reg_4128[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_147_reg_661(7),
      I2 => \SD_reg_4128[1]_i_6_n_5\,
      I3 => \SD_reg_4128[1]_i_7_n_5\,
      I4 => sub_ln483_1_fu_2224_p2(2),
      O => zext_ln483_1_fu_2256_p1(2)
    );
\SD_reg_4128[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4002B"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_162_reg_777(7),
      I2 => \SD_reg_4128[1]_i_9_n_5\,
      I3 => \SD_reg_4128[1]_i_10_n_5\,
      I4 => sub_ln483_fu_2188_p2(2),
      O => zext_ln483_fu_2220_p1(2)
    );
\SD_reg_4128[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => empty_147_reg_661(0),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_147_reg_661(1),
      O => sub_ln483_1_fu_2224_p2(1)
    );
\SD_reg_4128[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => empty_147_reg_661(6),
      I2 => \SD_reg_4128[5]_i_9_n_5\,
      I3 => empty_147_reg_661(5),
      I4 => \g_2_reg_719__0\(5),
      O => \SD_reg_4128[1]_i_6_n_5\
    );
\SD_reg_4128[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => empty_147_reg_661(1),
      I1 => \g_2_reg_719__0\(1),
      I2 => empty_147_reg_661(0),
      I3 => \g_2_reg_719__0\(0),
      O => \SD_reg_4128[1]_i_7_n_5\
    );
\SD_reg_4128[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => empty_147_reg_661(0),
      I1 => \g_2_reg_719__0\(0),
      I2 => empty_147_reg_661(1),
      I3 => \g_2_reg_719__0\(1),
      I4 => \g_2_reg_719__0\(2),
      I5 => empty_147_reg_661(2),
      O => sub_ln483_1_fu_2224_p2(2)
    );
\SD_reg_4128[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => empty_162_reg_777(6),
      I2 => \SD_reg_4128[5]_i_11_n_5\,
      I3 => empty_162_reg_777(5),
      I4 => \g_2_reg_719__0\(5),
      O => \SD_reg_4128[1]_i_9_n_5\
    );
\SD_reg_4128[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_reg_4128[3]_i_4_n_5\,
      I1 => zext_ln483_1_fu_2256_p1(3),
      I2 => zext_ln483_fu_2220_p1(3),
      O => add_ln483_fu_2260_p2(3)
    );
\SD_reg_4128[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln483_1_fu_2256_p1(3),
      I1 => zext_ln483_fu_2220_p1(3),
      I2 => \SD_reg_4128[3]_i_4_n_5\,
      I3 => zext_ln483_1_fu_2256_p1(4),
      I4 => zext_ln483_fu_2220_p1(4),
      O => add_ln483_fu_2260_p2(4)
    );
\SD_reg_4128[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => empty_162_reg_777(2),
      I2 => empty_162_reg_777(0),
      I3 => \g_2_reg_719__0\(0),
      I4 => empty_162_reg_777(1),
      I5 => \g_2_reg_719__0\(1),
      O => \SD_reg_4128[3]_i_10_n_5\
    );
\SD_reg_4128[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => empty_147_reg_661(0),
      I1 => \g_2_reg_719__0\(0),
      I2 => empty_162_reg_777(0),
      O => \SD_reg_4128[3]_i_11_n_5\
    );
\SD_reg_4128[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD4D4FF002B2B00"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_162_reg_777(7),
      I2 => \SD_reg_4128[1]_i_9_n_5\,
      I3 => \g_2_reg_719__0\(0),
      I4 => empty_162_reg_777(0),
      I5 => sub_ln483_fu_2188_p2(1),
      O => zext_ln483_fu_2220_p1(1)
    );
\SD_reg_4128[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \SD_reg_4128[3]_i_8_n_5\,
      I1 => empty_147_reg_661(3),
      I2 => \g_2_reg_719__0\(3),
      I3 => \g_2_reg_719__0\(4),
      I4 => empty_147_reg_661(4),
      O => sub_ln483_1_fu_2224_p2(4)
    );
\SD_reg_4128[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \SD_reg_4128[3]_i_10_n_5\,
      I1 => empty_162_reg_777(3),
      I2 => \g_2_reg_719__0\(3),
      I3 => \g_2_reg_719__0\(4),
      I4 => empty_162_reg_777(4),
      O => sub_ln483_fu_2188_p2(4)
    );
\SD_reg_4128[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_reg_4128[5]_i_7_n_5\,
      I1 => \SD_reg_4128[3]_i_7_n_5\,
      I2 => empty_147_reg_661(3),
      I3 => \g_2_reg_719__0\(3),
      I4 => \SD_reg_4128[3]_i_8_n_5\,
      O => zext_ln483_1_fu_2256_p1(3)
    );
\SD_reg_4128[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_reg_4128[0]_i_3_n_5\,
      I1 => \SD_reg_4128[3]_i_9_n_5\,
      I2 => empty_162_reg_777(3),
      I3 => \g_2_reg_719__0\(3),
      I4 => \SD_reg_4128[3]_i_10_n_5\,
      O => zext_ln483_fu_2220_p1(3)
    );
\SD_reg_4128[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln483_1_fu_2256_p1(2),
      I1 => zext_ln483_fu_2220_p1(2),
      I2 => \SD_reg_4128[3]_i_11_n_5\,
      I3 => zext_ln483_fu_2220_p1(1),
      I4 => zext_ln483_1_fu_2256_p1(1),
      O => \SD_reg_4128[3]_i_4_n_5\
    );
\SD_reg_4128[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA14415555"
    )
        port map (
      I0 => \SD_reg_4128[5]_i_7_n_5\,
      I1 => \SD_reg_4128[3]_i_8_n_5\,
      I2 => \g_2_reg_719__0\(3),
      I3 => empty_147_reg_661(3),
      I4 => \SD_reg_4128[3]_i_7_n_5\,
      I5 => sub_ln483_1_fu_2224_p2(4),
      O => zext_ln483_1_fu_2256_p1(4)
    );
\SD_reg_4128[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA14415555"
    )
        port map (
      I0 => \SD_reg_4128[0]_i_3_n_5\,
      I1 => \SD_reg_4128[3]_i_10_n_5\,
      I2 => \g_2_reg_719__0\(3),
      I3 => empty_162_reg_777(3),
      I4 => \SD_reg_4128[3]_i_9_n_5\,
      I5 => sub_ln483_fu_2188_p2(4),
      O => zext_ln483_fu_2220_p1(4)
    );
\SD_reg_4128[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => empty_147_reg_661(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_147_reg_661(1),
      I4 => \g_2_reg_719__0\(0),
      I5 => empty_147_reg_661(0),
      O => \SD_reg_4128[3]_i_7_n_5\
    );
\SD_reg_4128[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => empty_147_reg_661(2),
      I2 => empty_147_reg_661(0),
      I3 => \g_2_reg_719__0\(0),
      I4 => empty_147_reg_661(1),
      I5 => \g_2_reg_719__0\(1),
      O => \SD_reg_4128[3]_i_8_n_5\
    );
\SD_reg_4128[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => empty_162_reg_777(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_162_reg_777(1),
      I4 => \g_2_reg_719__0\(0),
      I5 => empty_162_reg_777(0),
      O => \SD_reg_4128[3]_i_9_n_5\
    );
\SD_reg_4128[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_reg_4128[5]_i_4_n_5\,
      I1 => zext_ln483_1_fu_2256_p1(5),
      I2 => zext_ln483_fu_2220_p1(5),
      O => add_ln483_fu_2260_p2(5)
    );
\SD_reg_4128[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln483_1_fu_2256_p1(5),
      I1 => zext_ln483_fu_2220_p1(5),
      I2 => \SD_reg_4128[5]_i_4_n_5\,
      I3 => zext_ln483_1_fu_2256_p1(6),
      I4 => zext_ln483_fu_2220_p1(6),
      O => add_ln483_fu_2260_p2(6)
    );
\SD_reg_4128[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_reg_4128[3]_i_9_n_5\,
      I1 => empty_162_reg_777(4),
      I2 => \g_2_reg_719__0\(4),
      I3 => \g_2_reg_719__0\(3),
      I4 => empty_162_reg_777(3),
      I5 => \SD_reg_4128[3]_i_10_n_5\,
      O => \SD_reg_4128[5]_i_10_n_5\
    );
\SD_reg_4128[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => empty_162_reg_777(4),
      I2 => \SD_reg_4128[3]_i_10_n_5\,
      I3 => empty_162_reg_777(3),
      I4 => \g_2_reg_719__0\(3),
      O => \SD_reg_4128[5]_i_11_n_5\
    );
\SD_reg_4128[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_reg_4128[5]_i_7_n_5\,
      I1 => \SD_reg_4128[5]_i_8_n_5\,
      I2 => empty_147_reg_661(5),
      I3 => \g_2_reg_719__0\(5),
      I4 => \SD_reg_4128[5]_i_9_n_5\,
      O => zext_ln483_1_fu_2256_p1(5)
    );
\SD_reg_4128[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \SD_reg_4128[0]_i_3_n_5\,
      I1 => \SD_reg_4128[5]_i_10_n_5\,
      I2 => empty_162_reg_777(5),
      I3 => \g_2_reg_719__0\(5),
      I4 => \SD_reg_4128[5]_i_11_n_5\,
      O => zext_ln483_fu_2220_p1(5)
    );
\SD_reg_4128[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln483_1_fu_2256_p1(4),
      I1 => zext_ln483_fu_2220_p1(4),
      I2 => \SD_reg_4128[3]_i_4_n_5\,
      I3 => zext_ln483_fu_2220_p1(3),
      I4 => zext_ln483_1_fu_2256_p1(3),
      O => \SD_reg_4128[5]_i_4_n_5\
    );
\SD_reg_4128[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F00F244BD224"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_147_reg_661(7),
      I2 => \SD_reg_4128[7]_i_5_n_5\,
      I3 => empty_147_reg_661(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_reg_4128[7]_i_6_n_5\,
      O => zext_ln483_1_fu_2256_p1(6)
    );
\SD_reg_4128[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F00F244BD224"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_162_reg_777(7),
      I2 => \SD_reg_4128[7]_i_7_n_5\,
      I3 => empty_162_reg_777(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_reg_4128[7]_i_8_n_5\,
      O => zext_ln483_fu_2220_p1(6)
    );
\SD_reg_4128[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_147_reg_661(7),
      I2 => \SD_reg_4128[1]_i_6_n_5\,
      O => \SD_reg_4128[5]_i_7_n_5\
    );
\SD_reg_4128[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_reg_4128[3]_i_7_n_5\,
      I1 => empty_147_reg_661(4),
      I2 => \g_2_reg_719__0\(4),
      I3 => \g_2_reg_719__0\(3),
      I4 => empty_147_reg_661(3),
      I5 => \SD_reg_4128[3]_i_8_n_5\,
      O => \SD_reg_4128[5]_i_8_n_5\
    );
\SD_reg_4128[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => empty_147_reg_661(4),
      I2 => \SD_reg_4128[3]_i_8_n_5\,
      I3 => empty_147_reg_661(3),
      I4 => \g_2_reg_719__0\(3),
      O => \SD_reg_4128[5]_i_9_n_5\
    );
\SD_reg_4128[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_reg_4128[7]_i_4_n_5\,
      I1 => zext_ln483_1_fu_2256_p1(7),
      I2 => zext_ln483_fu_2220_p1(7),
      O => add_ln483_fu_2260_p2(7)
    );
\SD_reg_4128[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln483_1_fu_2256_p1(7),
      I1 => zext_ln483_fu_2220_p1(7),
      I2 => \SD_reg_4128[7]_i_4_n_5\,
      O => add_ln483_fu_2260_p2(8)
    );
\SD_reg_4128[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => empty_147_reg_661(3),
      I2 => \SD_reg_4128[3]_i_8_n_5\,
      O => \SD_reg_4128[7]_i_10_n_5\
    );
\SD_reg_4128[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => sub_ln483_fu_2188_p2(2),
      I1 => empty_162_reg_777(1),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_162_reg_777(0),
      I4 => \g_2_reg_719__0\(0),
      I5 => sub_ln483_fu_2188_p2(3),
      O => \SD_reg_4128[7]_i_11_n_5\
    );
\SD_reg_4128[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => empty_162_reg_777(3),
      I2 => \SD_reg_4128[3]_i_10_n_5\,
      O => \SD_reg_4128[7]_i_12_n_5\
    );
\SD_reg_4128[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SD_reg_4128[3]_i_8_n_5\,
      I1 => \g_2_reg_719__0\(3),
      I2 => empty_147_reg_661(3),
      O => sub_ln483_1_fu_2224_p2(3)
    );
\SD_reg_4128[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SD_reg_4128[3]_i_10_n_5\,
      I1 => \g_2_reg_719__0\(3),
      I2 => empty_162_reg_777(3),
      O => sub_ln483_fu_2188_p2(3)
    );
\SD_reg_4128[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6229466242224442"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_147_reg_661(7),
      I2 => \SD_reg_4128[7]_i_5_n_5\,
      I3 => empty_147_reg_661(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_reg_4128[7]_i_6_n_5\,
      O => zext_ln483_1_fu_2256_p1(7)
    );
\SD_reg_4128[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6229466242224442"
    )
        port map (
      I0 => \g_2_reg_719__0\(7),
      I1 => empty_162_reg_777(7),
      I2 => \SD_reg_4128[7]_i_7_n_5\,
      I3 => empty_162_reg_777(6),
      I4 => \g_2_reg_719__0\(6),
      I5 => \SD_reg_4128[7]_i_8_n_5\,
      O => zext_ln483_fu_2220_p1(7)
    );
\SD_reg_4128[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln483_1_fu_2256_p1(6),
      I1 => zext_ln483_fu_2220_p1(6),
      I2 => \SD_reg_4128[5]_i_4_n_5\,
      I3 => zext_ln483_fu_2220_p1(5),
      I4 => zext_ln483_1_fu_2256_p1(5),
      O => \SD_reg_4128[7]_i_4_n_5\
    );
\SD_reg_4128[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => empty_147_reg_661(5),
      I2 => \SD_reg_4128[5]_i_9_n_5\,
      O => \SD_reg_4128[7]_i_5_n_5\
    );
\SD_reg_4128[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_reg_4128[7]_i_9_n_5\,
      I1 => empty_147_reg_661(5),
      I2 => \g_2_reg_719__0\(5),
      I3 => \g_2_reg_719__0\(4),
      I4 => empty_147_reg_661(4),
      I5 => \SD_reg_4128[7]_i_10_n_5\,
      O => \SD_reg_4128[7]_i_6_n_5\
    );
\SD_reg_4128[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => empty_162_reg_777(5),
      I2 => \SD_reg_4128[5]_i_11_n_5\,
      O => \SD_reg_4128[7]_i_7_n_5\
    );
\SD_reg_4128[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \SD_reg_4128[7]_i_11_n_5\,
      I1 => empty_162_reg_777(5),
      I2 => \g_2_reg_719__0\(5),
      I3 => \g_2_reg_719__0\(4),
      I4 => empty_162_reg_777(4),
      I5 => \SD_reg_4128[7]_i_12_n_5\,
      O => \SD_reg_4128[7]_i_8_n_5\
    );
\SD_reg_4128[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => sub_ln483_1_fu_2224_p2(2),
      I1 => empty_147_reg_661(1),
      I2 => \g_2_reg_719__0\(1),
      I3 => empty_147_reg_661(0),
      I4 => \g_2_reg_719__0\(0),
      I5 => sub_ln483_1_fu_2224_p2(3),
      O => \SD_reg_4128[7]_i_9_n_5\
    );
\SD_reg_4128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(1),
      Q => SD_reg_4128(0),
      R => '0'
    );
\SD_reg_4128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(2),
      Q => SD_reg_4128(1),
      R => '0'
    );
\SD_reg_4128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(3),
      Q => SD_reg_4128(2),
      R => '0'
    );
\SD_reg_4128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(4),
      Q => SD_reg_4128(3),
      R => '0'
    );
\SD_reg_4128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(5),
      Q => SD_reg_4128(4),
      R => '0'
    );
\SD_reg_4128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(6),
      Q => SD_reg_4128(5),
      R => '0'
    );
\SD_reg_4128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(7),
      Q => SD_reg_4128(6),
      R => '0'
    );
\SD_reg_4128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2260_p2(8),
      Q => SD_reg_4128(7),
      R => '0'
    );
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(0),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15\
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => imgG_full_n,
      I1 => tmp_53_reg_3879_pp0_iter8_reg,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => \^ap_block_pp0_stage0_11001\,
      I4 => \ap_CS_fsm_reg[1]\(1),
      O => push
    );
\SRL_SIG[0][16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(0),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7\
    );
\SRL_SIG[0][17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(1),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6\
    );
\SRL_SIG[0][18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(2),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5\
    );
\SRL_SIG[0][19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(3),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4\
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(1),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14\
    );
\SRL_SIG[0][20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(4),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3\
    );
\SRL_SIG[0][21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(5),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2\
    );
\SRL_SIG[0][22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(6),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1\
    );
\SRL_SIG[0][23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => g_2_reg_719_pp0_iter8_reg(7),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0\
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(2),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13\
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(3),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12\
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(4),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11\
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(5),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10\
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(6),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9\
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3872_pp0_iter8_reg,
      I1 => cmp689_reg_681,
      I2 => g_2_reg_719_pp0_iter8_reg(7),
      O => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8\
    );
\add_ln476_1_reg_4123[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_2_fu_2104_p2(4),
      I1 => sub_ln476_2_fu_2104_p2(2),
      I2 => sub_ln476_2_fu_2104_p2(1),
      I3 => sub_ln476_2_fu_2104_p2(0),
      I4 => sub_ln476_2_fu_2104_p2(3),
      I5 => sub_ln476_2_fu_2104_p2(5),
      O => \add_ln476_1_reg_4123[10]_i_11_n_5\
    );
\add_ln476_1_reg_4123[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => ave_fu_1816_p2(11),
      I2 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I3 => ave_fu_1816_p2(10),
      O => \add_ln476_1_reg_4123[10]_i_12_n_5\
    );
\add_ln476_1_reg_4123[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F4FD0B0"
    )
        port map (
      I0 => ave_fu_1816_p2(10),
      I1 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I4 => \sext_ln465_reg_4013_reg[8]_i_1_n_11\,
      O => \add_ln476_1_reg_4123[10]_i_13_n_5\
    );
\add_ln476_1_reg_4123[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60909F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => \add_ln476_reg_4118[10]_i_30_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(10),
      I4 => K_fu_1434_p2(8),
      O => \add_ln476_1_reg_4123[10]_i_14_n_5\
    );
\add_ln476_1_reg_4123[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => ave_fu_1816_p2(11),
      I2 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I3 => ave_fu_1816_p2(10),
      O => \add_ln476_1_reg_4123[10]_i_16_n_5\
    );
\add_ln476_1_reg_4123[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F4FD0B0"
    )
        port map (
      I0 => ave_fu_1816_p2(10),
      I1 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I4 => \add_ln476_1_reg_4123_reg[10]_i_15_n_11\,
      O => \add_ln476_1_reg_4123[10]_i_17_n_5\
    );
\add_ln476_1_reg_4123[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60909F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => \add_ln476_reg_4118[10]_i_30_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(10),
      I4 => K_4_fu_1562_p2(8),
      O => \add_ln476_1_reg_4123[10]_i_18_n_5\
    );
\add_ln476_1_reg_4123[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(8),
      I1 => sub_ln476_fu_2032_p2(6),
      I2 => \add_ln476_1_reg_4123[10]_i_7_n_5\,
      I3 => sub_ln476_fu_2032_p2(7),
      I4 => sub_ln476_fu_2032_p2(10),
      I5 => sub_ln476_fu_2032_p2(9),
      O => zext_ln476_fu_2064_p1(9)
    );
\add_ln476_1_reg_4123[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_4_fu_1562_p2(7),
      I1 => mean_fu_1970_p3(7),
      O => \add_ln476_1_reg_4123[10]_i_20_n_5\
    );
\add_ln476_1_reg_4123[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_4_fu_1562_p2(6),
      I1 => mean_fu_1970_p3(6),
      O => \add_ln476_1_reg_4123[10]_i_21_n_5\
    );
\add_ln476_1_reg_4123[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF24002400DBFF"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(6),
      I3 => ave_fu_1816_p2(11),
      I4 => ave_fu_1816_p2(7),
      I5 => K_4_fu_1562_p2(5),
      O => \add_ln476_1_reg_4123[10]_i_22_n_5\
    );
\add_ln476_1_reg_4123[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F60609F"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(6),
      I4 => K_4_fu_1562_p2(4),
      O => \add_ln476_1_reg_4123[10]_i_23_n_5\
    );
\add_ln476_1_reg_4123[10]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_4_fu_1562_p2(3),
      I1 => mean_fu_1970_p3(3),
      O => \add_ln476_1_reg_4123[10]_i_24_n_5\
    );
\add_ln476_1_reg_4123[10]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_4_fu_1562_p2(2),
      I1 => mean_fu_1970_p3(2),
      O => \add_ln476_1_reg_4123[10]_i_25_n_5\
    );
\add_ln476_1_reg_4123[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999699969999999"
    )
        port map (
      I0 => K_4_fu_1562_p2(1),
      I1 => ave_fu_1816_p2(3),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(2),
      I4 => ave_fu_1816_p2(0),
      I5 => ave_fu_1816_p2(1),
      O => \add_ln476_1_reg_4123[10]_i_26_n_5\
    );
\add_ln476_1_reg_4123[10]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696999"
    )
        port map (
      I0 => K_4_fu_1562_p2(0),
      I1 => ave_fu_1816_p2(2),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(1),
      I4 => ave_fu_1816_p2(0),
      O => \add_ln476_1_reg_4123[10]_i_27_n_5\
    );
\add_ln476_1_reg_4123[10]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln454_fu_1544_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => ap_phi_reg_pp0_iter2_empty_148_reg_797(7),
      I3 => zext_ln454_fu_1544_p1(8),
      O => \add_ln476_1_reg_4123[10]_i_28_n_5\
    );
\add_ln476_1_reg_4123[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(6),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I2 => zext_ln454_fu_1544_p1(6),
      O => \add_ln476_1_reg_4123[10]_i_29_n_5\
    );
\add_ln476_1_reg_4123[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(7),
      I1 => \add_ln476_1_reg_4123[10]_i_7_n_5\,
      I2 => sub_ln476_fu_2032_p2(6),
      I3 => sub_ln476_fu_2032_p2(10),
      I4 => sub_ln476_fu_2032_p2(8),
      O => zext_ln476_fu_2064_p1(8)
    );
\add_ln476_1_reg_4123[10]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(5),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I2 => zext_ln454_fu_1544_p1(5),
      O => \add_ln476_1_reg_4123[10]_i_30_n_5\
    );
\add_ln476_1_reg_4123[10]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(4),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I2 => zext_ln454_fu_1544_p1(4),
      O => \add_ln476_1_reg_4123[10]_i_31_n_5\
    );
\add_ln476_1_reg_4123[10]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(3),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I2 => zext_ln454_fu_1544_p1(3),
      O => \add_ln476_1_reg_4123[10]_i_32_n_5\
    );
\add_ln476_1_reg_4123[10]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(2),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I2 => zext_ln454_fu_1544_p1(2),
      O => \add_ln476_1_reg_4123[10]_i_33_n_5\
    );
\add_ln476_1_reg_4123[10]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(1),
      O => \add_ln476_1_reg_4123[10]_i_34_n_5\
    );
\add_ln476_1_reg_4123[10]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      O => \add_ln476_1_reg_4123[10]_i_35_n_5\
    );
\add_ln476_1_reg_4123[10]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln476_1_reg_4123[10]_i_29_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => ap_phi_reg_pp0_iter2_empty_148_reg_797(7),
      I3 => zext_ln454_fu_1544_p1(7),
      O => \add_ln476_1_reg_4123[10]_i_36_n_5\
    );
\add_ln476_1_reg_4123[10]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(6),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I2 => zext_ln454_fu_1544_p1(6),
      I3 => \add_ln476_1_reg_4123[10]_i_30_n_5\,
      O => \add_ln476_1_reg_4123[10]_i_37_n_5\
    );
\add_ln476_1_reg_4123[10]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(5),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I2 => zext_ln454_fu_1544_p1(5),
      I3 => \add_ln476_1_reg_4123[10]_i_31_n_5\,
      O => \add_ln476_1_reg_4123[10]_i_38_n_5\
    );
\add_ln476_1_reg_4123[10]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(4),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I2 => zext_ln454_fu_1544_p1(4),
      I3 => \add_ln476_1_reg_4123[10]_i_32_n_5\,
      O => \add_ln476_1_reg_4123[10]_i_39_n_5\
    );
\add_ln476_1_reg_4123[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_fu_2064_p1(9),
      I1 => sub_ln476_2_fu_2104_p2(9),
      I2 => sub_ln476_2_fu_2104_p2(10),
      I3 => \add_ln476_1_reg_4123[10]_i_9_n_5\,
      I4 => sub_ln476_2_fu_2104_p2(8),
      O => \add_ln476_1_reg_4123[10]_i_4_n_5\
    );
\add_ln476_1_reg_4123[10]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(3),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I2 => zext_ln454_fu_1544_p1(3),
      I3 => \add_ln476_1_reg_4123[10]_i_33_n_5\,
      O => \add_ln476_1_reg_4123[10]_i_40_n_5\
    );
\add_ln476_1_reg_4123[10]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(2),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I2 => zext_ln454_fu_1544_p1(2),
      I3 => \add_ln476_1_reg_4123[10]_i_34_n_5\,
      O => \add_ln476_1_reg_4123[10]_i_41_n_5\
    );
\add_ln476_1_reg_4123[10]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(1),
      I2 => zext_ln454_fu_1544_p1(1),
      O => \add_ln476_1_reg_4123[10]_i_42_n_5\
    );
\add_ln476_1_reg_4123[10]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(0),
      O => \add_ln476_1_reg_4123[10]_i_43_n_5\
    );
\add_ln476_1_reg_4123[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => zext_ln476_fu_2064_p1(8),
      I1 => sub_ln476_2_fu_2104_p2(8),
      I2 => sub_ln476_2_fu_2104_p2(10),
      I3 => sub_ln476_2_fu_2104_p2(6),
      I4 => \add_ln476_1_reg_4123[10]_i_11_n_5\,
      I5 => sub_ln476_2_fu_2104_p2(7),
      O => \add_ln476_1_reg_4123[10]_i_5_n_5\
    );
\add_ln476_1_reg_4123[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(4),
      I1 => sub_ln476_fu_2032_p2(2),
      I2 => sub_ln476_fu_2032_p2(1),
      I3 => sub_ln476_fu_2032_p2(0),
      I4 => sub_ln476_fu_2032_p2(3),
      I5 => sub_ln476_fu_2032_p2(5),
      O => \add_ln476_1_reg_4123[10]_i_7_n_5\
    );
\add_ln476_1_reg_4123[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln476_2_fu_2104_p2(6),
      I1 => \add_ln476_1_reg_4123[10]_i_11_n_5\,
      I2 => sub_ln476_2_fu_2104_p2(7),
      O => \add_ln476_1_reg_4123[10]_i_9_n_5\
    );
\add_ln476_1_reg_4123[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_fu_2064_p1(7),
      I1 => sub_ln476_2_fu_2104_p2(7),
      I2 => sub_ln476_2_fu_2104_p2(10),
      I3 => \add_ln476_1_reg_4123[10]_i_11_n_5\,
      I4 => sub_ln476_2_fu_2104_p2(6),
      O => \add_ln476_1_reg_4123[7]_i_10_n_5\
    );
\add_ln476_1_reg_4123[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(6),
      I1 => sub_ln476_fu_2032_p2(10),
      I2 => \add_ln476_1_reg_4123[10]_i_7_n_5\,
      I3 => sub_ln476_2_fu_2104_p2(6),
      I4 => sub_ln476_2_fu_2104_p2(10),
      I5 => \add_ln476_1_reg_4123[10]_i_11_n_5\,
      O => \add_ln476_1_reg_4123[7]_i_11_n_5\
    );
\add_ln476_1_reg_4123[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(5),
      I1 => sub_ln476_fu_2032_p2(10),
      I2 => \add_ln476_1_reg_4123[7]_i_18_n_5\,
      I3 => sub_ln476_2_fu_2104_p2(5),
      I4 => sub_ln476_2_fu_2104_p2(10),
      I5 => \add_ln476_1_reg_4123[7]_i_27_n_5\,
      O => \add_ln476_1_reg_4123[7]_i_12_n_5\
    );
\add_ln476_1_reg_4123[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => zext_ln476_fu_2064_p1(4),
      I1 => sub_ln476_2_fu_2104_p2(4),
      I2 => sub_ln476_2_fu_2104_p2(10),
      I3 => \add_ln476_1_reg_4123[7]_i_28_n_5\,
      O => \add_ln476_1_reg_4123[7]_i_13_n_5\
    );
\add_ln476_1_reg_4123[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => zext_ln476_fu_2064_p1(3),
      I1 => sub_ln476_2_fu_2104_p2(3),
      I2 => sub_ln476_2_fu_2104_p2(10),
      I3 => sub_ln476_2_fu_2104_p2(0),
      I4 => sub_ln476_2_fu_2104_p2(1),
      I5 => sub_ln476_2_fu_2104_p2(2),
      O => \add_ln476_1_reg_4123[7]_i_14_n_5\
    );
\add_ln476_1_reg_4123[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => zext_ln476_fu_2064_p1(2),
      I1 => sub_ln476_2_fu_2104_p2(2),
      I2 => sub_ln476_2_fu_2104_p2(10),
      I3 => sub_ln476_2_fu_2104_p2(1),
      I4 => sub_ln476_2_fu_2104_p2(0),
      O => \add_ln476_1_reg_4123[7]_i_15_n_5\
    );
\add_ln476_1_reg_4123[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(1),
      I1 => sub_ln476_fu_2032_p2(10),
      I2 => sub_ln476_fu_2032_p2(0),
      I3 => sub_ln476_2_fu_2104_p2(1),
      I4 => sub_ln476_2_fu_2104_p2(10),
      I5 => sub_ln476_2_fu_2104_p2(0),
      O => \add_ln476_1_reg_4123[7]_i_16_n_5\
    );
\add_ln476_1_reg_4123[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(0),
      I1 => sub_ln476_2_fu_2104_p2(0),
      O => \add_ln476_1_reg_4123[7]_i_17_n_5\
    );
\add_ln476_1_reg_4123[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(3),
      I1 => sub_ln476_fu_2032_p2(0),
      I2 => sub_ln476_fu_2032_p2(1),
      I3 => sub_ln476_fu_2032_p2(2),
      I4 => sub_ln476_fu_2032_p2(4),
      O => \add_ln476_1_reg_4123[7]_i_18_n_5\
    );
\add_ln476_1_reg_4123[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_fu_1434_p2(7),
      I1 => mean_fu_1970_p3(7),
      O => \add_ln476_1_reg_4123[7]_i_19_n_5\
    );
\add_ln476_1_reg_4123[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(6),
      I1 => \add_ln476_1_reg_4123[10]_i_7_n_5\,
      I2 => sub_ln476_fu_2032_p2(10),
      I3 => sub_ln476_fu_2032_p2(7),
      O => zext_ln476_fu_2064_p1(7)
    );
\add_ln476_1_reg_4123[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_fu_1434_p2(6),
      I1 => mean_fu_1970_p3(6),
      O => \add_ln476_1_reg_4123[7]_i_20_n_5\
    );
\add_ln476_1_reg_4123[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF24002400DBFF"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(6),
      I3 => ave_fu_1816_p2(11),
      I4 => ave_fu_1816_p2(7),
      I5 => K_fu_1434_p2(5),
      O => \add_ln476_1_reg_4123[7]_i_21_n_5\
    );
\add_ln476_1_reg_4123[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F60609F"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(6),
      I4 => K_fu_1434_p2(4),
      O => \add_ln476_1_reg_4123[7]_i_22_n_5\
    );
\add_ln476_1_reg_4123[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_fu_1434_p2(3),
      I1 => mean_fu_1970_p3(3),
      O => \add_ln476_1_reg_4123[7]_i_23_n_5\
    );
\add_ln476_1_reg_4123[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_fu_1434_p2(2),
      I1 => mean_fu_1970_p3(2),
      O => \add_ln476_1_reg_4123[7]_i_24_n_5\
    );
\add_ln476_1_reg_4123[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999699969999999"
    )
        port map (
      I0 => K_fu_1434_p2(1),
      I1 => ave_fu_1816_p2(3),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(2),
      I4 => ave_fu_1816_p2(0),
      I5 => ave_fu_1816_p2(1),
      O => \add_ln476_1_reg_4123[7]_i_25_n_5\
    );
\add_ln476_1_reg_4123[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696999"
    )
        port map (
      I0 => K_fu_1434_p2(0),
      I1 => ave_fu_1816_p2(2),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(1),
      I4 => ave_fu_1816_p2(0),
      O => \add_ln476_1_reg_4123[7]_i_26_n_5\
    );
\add_ln476_1_reg_4123[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_2_fu_2104_p2(3),
      I1 => sub_ln476_2_fu_2104_p2(0),
      I2 => sub_ln476_2_fu_2104_p2(1),
      I3 => sub_ln476_2_fu_2104_p2(2),
      I4 => sub_ln476_2_fu_2104_p2(4),
      O => \add_ln476_1_reg_4123[7]_i_27_n_5\
    );
\add_ln476_1_reg_4123[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln476_2_fu_2104_p2(2),
      I1 => sub_ln476_2_fu_2104_p2(1),
      I2 => sub_ln476_2_fu_2104_p2(0),
      I3 => sub_ln476_2_fu_2104_p2(3),
      O => \add_ln476_1_reg_4123[7]_i_28_n_5\
    );
\add_ln476_1_reg_4123[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_1_reg_4123[10]_i_7_n_5\,
      I1 => sub_ln476_fu_2032_p2(10),
      I2 => sub_ln476_fu_2032_p2(6),
      O => zext_ln476_fu_2064_p1(6)
    );
\add_ln476_1_reg_4123[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_1_reg_4123[7]_i_18_n_5\,
      I1 => sub_ln476_fu_2032_p2(10),
      I2 => sub_ln476_fu_2032_p2(5),
      O => zext_ln476_fu_2064_p1(5)
    );
\add_ln476_1_reg_4123[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(3),
      I1 => sub_ln476_fu_2032_p2(0),
      I2 => sub_ln476_fu_2032_p2(1),
      I3 => sub_ln476_fu_2032_p2(2),
      I4 => sub_ln476_fu_2032_p2(10),
      I5 => sub_ln476_fu_2032_p2(4),
      O => zext_ln476_fu_2064_p1(4)
    );
\add_ln476_1_reg_4123[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(2),
      I1 => sub_ln476_fu_2032_p2(1),
      I2 => sub_ln476_fu_2032_p2(0),
      I3 => sub_ln476_fu_2032_p2(10),
      I4 => sub_ln476_fu_2032_p2(3),
      O => zext_ln476_fu_2064_p1(3)
    );
\add_ln476_1_reg_4123[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(0),
      I1 => sub_ln476_fu_2032_p2(1),
      I2 => sub_ln476_fu_2032_p2(10),
      I3 => sub_ln476_fu_2032_p2(2),
      O => zext_ln476_fu_2064_p1(2)
    );
\add_ln476_1_reg_4123[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln476_fu_2032_p2(0),
      I1 => sub_ln476_fu_2032_p2(10),
      I2 => sub_ln476_fu_2032_p2(1),
      O => zext_ln476_fu_2064_p1(1)
    );
\add_ln476_1_reg_4123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(0),
      Q => add_ln476_1_reg_4123(0),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(10),
      Q => add_ln476_1_reg_4123(10),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_1_reg_4123_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln476_1_reg_4123_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln476_1_fu_2182_p2(10),
      CO(1) => \NLW_add_ln476_1_reg_4123_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln476_1_reg_4123_reg[10]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln476_fu_2064_p1(9 downto 8),
      O(7 downto 2) => \NLW_add_ln476_1_reg_4123_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln476_1_fu_2182_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln476_1_reg_4123[10]_i_4_n_5\,
      S(0) => \add_ln476_1_reg_4123[10]_i_5_n_5\
    );
\add_ln476_1_reg_4123_reg[10]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln476_1_reg_4123_reg[10]_i_10_n_5\,
      CO(6) => \add_ln476_1_reg_4123_reg[10]_i_10_n_6\,
      CO(5) => \add_ln476_1_reg_4123_reg[10]_i_10_n_7\,
      CO(4) => \add_ln476_1_reg_4123_reg[10]_i_10_n_8\,
      CO(3) => \add_ln476_1_reg_4123_reg[10]_i_10_n_9\,
      CO(2) => \add_ln476_1_reg_4123_reg[10]_i_10_n_10\,
      CO(1) => \add_ln476_1_reg_4123_reg[10]_i_10_n_11\,
      CO(0) => \add_ln476_1_reg_4123_reg[10]_i_10_n_12\,
      DI(7 downto 0) => K_4_fu_1562_p2(7 downto 0),
      O(7 downto 0) => sub_ln476_2_fu_2104_p2(7 downto 0),
      S(7) => \add_ln476_1_reg_4123[10]_i_20_n_5\,
      S(6) => \add_ln476_1_reg_4123[10]_i_21_n_5\,
      S(5) => \add_ln476_1_reg_4123[10]_i_22_n_5\,
      S(4) => \add_ln476_1_reg_4123[10]_i_23_n_5\,
      S(3) => \add_ln476_1_reg_4123[10]_i_24_n_5\,
      S(2) => \add_ln476_1_reg_4123[10]_i_25_n_5\,
      S(1) => \add_ln476_1_reg_4123[10]_i_26_n_5\,
      S(0) => \add_ln476_1_reg_4123[10]_i_27_n_5\
    );
\add_ln476_1_reg_4123_reg[10]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_1_reg_4123_reg[10]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_1_reg_4123_reg[10]_i_15_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_1_reg_4123_reg[10]_i_15_n_11\,
      CO(0) => \NLW_add_ln476_1_reg_4123_reg[10]_i_15_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln454_fu_1544_p1(8),
      O(7 downto 1) => \NLW_add_ln476_1_reg_4123_reg[10]_i_15_O_UNCONNECTED\(7 downto 1),
      O(0) => K_4_fu_1562_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln476_1_reg_4123[10]_i_28_n_5\
    );
\add_ln476_1_reg_4123_reg[10]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln476_1_reg_4123_reg[10]_i_19_n_5\,
      CO(6) => \add_ln476_1_reg_4123_reg[10]_i_19_n_6\,
      CO(5) => \add_ln476_1_reg_4123_reg[10]_i_19_n_7\,
      CO(4) => \add_ln476_1_reg_4123_reg[10]_i_19_n_8\,
      CO(3) => \add_ln476_1_reg_4123_reg[10]_i_19_n_9\,
      CO(2) => \add_ln476_1_reg_4123_reg[10]_i_19_n_10\,
      CO(1) => \add_ln476_1_reg_4123_reg[10]_i_19_n_11\,
      CO(0) => \add_ln476_1_reg_4123_reg[10]_i_19_n_12\,
      DI(7) => \add_ln476_1_reg_4123[10]_i_29_n_5\,
      DI(6) => \add_ln476_1_reg_4123[10]_i_30_n_5\,
      DI(5) => \add_ln476_1_reg_4123[10]_i_31_n_5\,
      DI(4) => \add_ln476_1_reg_4123[10]_i_32_n_5\,
      DI(3) => \add_ln476_1_reg_4123[10]_i_33_n_5\,
      DI(2) => \add_ln476_1_reg_4123[10]_i_34_n_5\,
      DI(1) => zext_ln454_fu_1544_p1(1),
      DI(0) => \add_ln476_1_reg_4123[10]_i_35_n_5\,
      O(7 downto 0) => K_4_fu_1562_p2(7 downto 0),
      S(7) => \add_ln476_1_reg_4123[10]_i_36_n_5\,
      S(6) => \add_ln476_1_reg_4123[10]_i_37_n_5\,
      S(5) => \add_ln476_1_reg_4123[10]_i_38_n_5\,
      S(4) => \add_ln476_1_reg_4123[10]_i_39_n_5\,
      S(3) => \add_ln476_1_reg_4123[10]_i_40_n_5\,
      S(2) => \add_ln476_1_reg_4123[10]_i_41_n_5\,
      S(1) => \add_ln476_1_reg_4123[10]_i_42_n_5\,
      S(0) => \add_ln476_1_reg_4123[10]_i_43_n_5\
    );
\add_ln476_1_reg_4123_reg[10]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_1_reg_4123_reg[7]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_1_reg_4123_reg[10]_i_6_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_1_reg_4123_reg[10]_i_6_n_11\,
      CO(0) => \add_ln476_1_reg_4123_reg[10]_i_6_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln465_reg_4013_reg[8]_i_1_n_11\,
      DI(0) => K_fu_1434_p2(8),
      O(7 downto 3) => \NLW_add_ln476_1_reg_4123_reg[10]_i_6_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_fu_2032_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln476_1_reg_4123[10]_i_12_n_5\,
      S(1) => \add_ln476_1_reg_4123[10]_i_13_n_5\,
      S(0) => \add_ln476_1_reg_4123[10]_i_14_n_5\
    );
\add_ln476_1_reg_4123_reg[10]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_1_reg_4123_reg[10]_i_10_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_1_reg_4123_reg[10]_i_8_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_1_reg_4123_reg[10]_i_8_n_11\,
      CO(0) => \add_ln476_1_reg_4123_reg[10]_i_8_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln476_1_reg_4123_reg[10]_i_15_n_11\,
      DI(0) => K_4_fu_1562_p2(8),
      O(7 downto 3) => \NLW_add_ln476_1_reg_4123_reg[10]_i_8_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_2_fu_2104_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln476_1_reg_4123[10]_i_16_n_5\,
      S(1) => \add_ln476_1_reg_4123[10]_i_17_n_5\,
      S(0) => \add_ln476_1_reg_4123[10]_i_18_n_5\
    );
\add_ln476_1_reg_4123_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(1),
      Q => add_ln476_1_reg_4123(1),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(2),
      Q => add_ln476_1_reg_4123(2),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(3),
      Q => add_ln476_1_reg_4123(3),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(4),
      Q => add_ln476_1_reg_4123(4),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(5),
      Q => add_ln476_1_reg_4123(5),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(6),
      Q => add_ln476_1_reg_4123(6),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(7),
      Q => add_ln476_1_reg_4123(7),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln476_1_reg_4123_reg[7]_i_1_n_5\,
      CO(6) => \add_ln476_1_reg_4123_reg[7]_i_1_n_6\,
      CO(5) => \add_ln476_1_reg_4123_reg[7]_i_1_n_7\,
      CO(4) => \add_ln476_1_reg_4123_reg[7]_i_1_n_8\,
      CO(3) => \add_ln476_1_reg_4123_reg[7]_i_1_n_9\,
      CO(2) => \add_ln476_1_reg_4123_reg[7]_i_1_n_10\,
      CO(1) => \add_ln476_1_reg_4123_reg[7]_i_1_n_11\,
      CO(0) => \add_ln476_1_reg_4123_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln476_fu_2064_p1(7 downto 1),
      DI(0) => sub_ln476_fu_2032_p2(0),
      O(7 downto 0) => add_ln476_1_fu_2182_p2(7 downto 0),
      S(7) => \add_ln476_1_reg_4123[7]_i_10_n_5\,
      S(6) => \add_ln476_1_reg_4123[7]_i_11_n_5\,
      S(5) => \add_ln476_1_reg_4123[7]_i_12_n_5\,
      S(4) => \add_ln476_1_reg_4123[7]_i_13_n_5\,
      S(3) => \add_ln476_1_reg_4123[7]_i_14_n_5\,
      S(2) => \add_ln476_1_reg_4123[7]_i_15_n_5\,
      S(1) => \add_ln476_1_reg_4123[7]_i_16_n_5\,
      S(0) => \add_ln476_1_reg_4123[7]_i_17_n_5\
    );
\add_ln476_1_reg_4123_reg[7]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln476_1_reg_4123_reg[7]_i_9_n_5\,
      CO(6) => \add_ln476_1_reg_4123_reg[7]_i_9_n_6\,
      CO(5) => \add_ln476_1_reg_4123_reg[7]_i_9_n_7\,
      CO(4) => \add_ln476_1_reg_4123_reg[7]_i_9_n_8\,
      CO(3) => \add_ln476_1_reg_4123_reg[7]_i_9_n_9\,
      CO(2) => \add_ln476_1_reg_4123_reg[7]_i_9_n_10\,
      CO(1) => \add_ln476_1_reg_4123_reg[7]_i_9_n_11\,
      CO(0) => \add_ln476_1_reg_4123_reg[7]_i_9_n_12\,
      DI(7 downto 0) => K_fu_1434_p2(7 downto 0),
      O(7 downto 0) => sub_ln476_fu_2032_p2(7 downto 0),
      S(7) => \add_ln476_1_reg_4123[7]_i_19_n_5\,
      S(6) => \add_ln476_1_reg_4123[7]_i_20_n_5\,
      S(5) => \add_ln476_1_reg_4123[7]_i_21_n_5\,
      S(4) => \add_ln476_1_reg_4123[7]_i_22_n_5\,
      S(3) => \add_ln476_1_reg_4123[7]_i_23_n_5\,
      S(2) => \add_ln476_1_reg_4123[7]_i_24_n_5\,
      S(1) => \add_ln476_1_reg_4123[7]_i_25_n_5\,
      S(0) => \add_ln476_1_reg_4123[7]_i_26_n_5\
    );
\add_ln476_1_reg_4123_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(8),
      Q => add_ln476_1_reg_4123(8),
      R => '0'
    );
\add_ln476_1_reg_4123_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_1_fu_2182_p2(9),
      Q => add_ln476_1_reg_4123(9),
      R => '0'
    );
\add_ln476_reg_4118[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_1_fu_2068_p2(4),
      I1 => sub_ln476_1_fu_2068_p2(2),
      I2 => sub_ln476_1_fu_2068_p2(1),
      I3 => sub_ln476_1_fu_2068_p2(0),
      I4 => sub_ln476_1_fu_2068_p2(3),
      I5 => sub_ln476_1_fu_2068_p2(5),
      O => \add_ln476_reg_4118[10]_i_11_n_5\
    );
\add_ln476_reg_4118[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => ave_fu_1816_p2(11),
      I2 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I3 => ave_fu_1816_p2(10),
      O => \add_ln476_reg_4118[10]_i_12_n_5\
    );
\add_ln476_reg_4118[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F4FD0B0"
    )
        port map (
      I0 => ave_fu_1816_p2(10),
      I1 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I4 => \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\,
      O => \add_ln476_reg_4118[10]_i_13_n_5\
    );
\add_ln476_reg_4118[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60909F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => \add_ln476_reg_4118[10]_i_30_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(10),
      I4 => K_6_fu_1622_p2(8),
      O => \add_ln476_reg_4118[10]_i_14_n_5\
    );
\add_ln476_reg_4118[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => ave_fu_1816_p2(11),
      I2 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I3 => ave_fu_1816_p2(10),
      O => \add_ln476_reg_4118[10]_i_16_n_5\
    );
\add_ln476_reg_4118[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F4FD0B0"
    )
        port map (
      I0 => ave_fu_1816_p2(10),
      I1 => \add_ln476_reg_4118[10]_i_29_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I4 => \add_ln476_reg_4118_reg[10]_i_15_n_11\,
      O => \add_ln476_reg_4118[10]_i_17_n_5\
    );
\add_ln476_reg_4118[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60909F"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_28_n_5\,
      I1 => \add_ln476_reg_4118[10]_i_30_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(10),
      I4 => K_2_fu_1502_p2(8),
      O => \add_ln476_reg_4118[10]_i_18_n_5\
    );
\add_ln476_reg_4118[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(8),
      I1 => sub_ln476_3_fu_2140_p2(6),
      I2 => \add_ln476_reg_4118[10]_i_7_n_5\,
      I3 => sub_ln476_3_fu_2140_p2(7),
      I4 => sub_ln476_3_fu_2140_p2(10),
      I5 => sub_ln476_3_fu_2140_p2(9),
      O => zext_ln476_3_fu_2172_p1(9)
    );
\add_ln476_reg_4118[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_2_fu_1502_p2(7),
      I1 => mean_fu_1970_p3(7),
      O => \add_ln476_reg_4118[10]_i_20_n_5\
    );
\add_ln476_reg_4118[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_2_fu_1502_p2(6),
      I1 => mean_fu_1970_p3(6),
      O => \add_ln476_reg_4118[10]_i_21_n_5\
    );
\add_ln476_reg_4118[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF24002400DBFF"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(6),
      I3 => ave_fu_1816_p2(11),
      I4 => ave_fu_1816_p2(7),
      I5 => K_2_fu_1502_p2(5),
      O => \add_ln476_reg_4118[10]_i_22_n_5\
    );
\add_ln476_reg_4118[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F60609F"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(6),
      I4 => K_2_fu_1502_p2(4),
      O => \add_ln476_reg_4118[10]_i_23_n_5\
    );
\add_ln476_reg_4118[10]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_2_fu_1502_p2(3),
      I1 => mean_fu_1970_p3(3),
      O => \add_ln476_reg_4118[10]_i_24_n_5\
    );
\add_ln476_reg_4118[10]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_2_fu_1502_p2(2),
      I1 => mean_fu_1970_p3(2),
      O => \add_ln476_reg_4118[10]_i_25_n_5\
    );
\add_ln476_reg_4118[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999699969999999"
    )
        port map (
      I0 => K_2_fu_1502_p2(1),
      I1 => ave_fu_1816_p2(3),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(2),
      I4 => ave_fu_1816_p2(0),
      I5 => ave_fu_1816_p2(1),
      O => \add_ln476_reg_4118[10]_i_26_n_5\
    );
\add_ln476_reg_4118[10]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696999"
    )
        port map (
      I0 => K_2_fu_1502_p2(0),
      I1 => ave_fu_1816_p2(2),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(1),
      I4 => ave_fu_1816_p2(0),
      O => \add_ln476_reg_4118[10]_i_27_n_5\
    );
\add_ln476_reg_4118[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000001000"
    )
        port map (
      I0 => ave_fu_1816_p2(9),
      I1 => ave_fu_1816_p2(7),
      I2 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I3 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I4 => ave_fu_1816_p2(6),
      I5 => ave_fu_1816_p2(8),
      O => \add_ln476_reg_4118[10]_i_28_n_5\
    );
\add_ln476_reg_4118[10]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ave_fu_1816_p2(8),
      I1 => ave_fu_1816_p2(6),
      I2 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I3 => ave_fu_1816_p2(7),
      I4 => ave_fu_1816_p2(9),
      O => \add_ln476_reg_4118[10]_i_29_n_5\
    );
\add_ln476_reg_4118[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(7),
      I1 => \add_ln476_reg_4118[10]_i_7_n_5\,
      I2 => sub_ln476_3_fu_2140_p2(6),
      I3 => sub_ln476_3_fu_2140_p2(10),
      I4 => sub_ln476_3_fu_2140_p2(8),
      O => zext_ln476_3_fu_2172_p1(8)
    );
\add_ln476_reg_4118[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => ave_fu_1816_p2(9),
      I1 => ave_fu_1816_p2(7),
      I2 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I3 => ave_fu_1816_p2(6),
      I4 => ave_fu_1816_p2(8),
      I5 => ave_fu_1816_p2(10),
      O => \add_ln476_reg_4118[10]_i_30_n_5\
    );
\add_ln476_reg_4118[10]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln452_fu_1484_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(7),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I3 => zext_ln452_fu_1484_p1(8),
      O => \add_ln476_reg_4118[10]_i_31_n_5\
    );
\add_ln476_reg_4118[10]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(6),
      I2 => zext_ln452_fu_1484_p1(6),
      O => \add_ln476_reg_4118[10]_i_32_n_5\
    );
\add_ln476_reg_4118[10]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(5),
      I2 => zext_ln452_fu_1484_p1(5),
      O => \add_ln476_reg_4118[10]_i_33_n_5\
    );
\add_ln476_reg_4118[10]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(4),
      I2 => zext_ln452_fu_1484_p1(4),
      O => \add_ln476_reg_4118[10]_i_34_n_5\
    );
\add_ln476_reg_4118[10]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(3),
      I2 => zext_ln452_fu_1484_p1(3),
      O => \add_ln476_reg_4118[10]_i_35_n_5\
    );
\add_ln476_reg_4118[10]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(2),
      I2 => zext_ln452_fu_1484_p1(2),
      O => \add_ln476_reg_4118[10]_i_36_n_5\
    );
\add_ln476_reg_4118[10]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(1),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      O => \add_ln476_reg_4118[10]_i_37_n_5\
    );
\add_ln476_reg_4118[10]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(0),
      O => \add_ln476_reg_4118[10]_i_38_n_5\
    );
\add_ln476_reg_4118[10]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_32_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(7),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I3 => zext_ln452_fu_1484_p1(7),
      O => \add_ln476_reg_4118[10]_i_39_n_5\
    );
\add_ln476_reg_4118[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_3_fu_2172_p1(9),
      I1 => sub_ln476_1_fu_2068_p2(9),
      I2 => sub_ln476_1_fu_2068_p2(10),
      I3 => \add_ln476_reg_4118[10]_i_9_n_5\,
      I4 => sub_ln476_1_fu_2068_p2(8),
      O => \add_ln476_reg_4118[10]_i_4_n_5\
    );
\add_ln476_reg_4118[10]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(6),
      I2 => zext_ln452_fu_1484_p1(6),
      I3 => \add_ln476_reg_4118[10]_i_33_n_5\,
      O => \add_ln476_reg_4118[10]_i_40_n_5\
    );
\add_ln476_reg_4118[10]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(5),
      I2 => zext_ln452_fu_1484_p1(5),
      I3 => \add_ln476_reg_4118[10]_i_34_n_5\,
      O => \add_ln476_reg_4118[10]_i_41_n_5\
    );
\add_ln476_reg_4118[10]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(4),
      I2 => zext_ln452_fu_1484_p1(4),
      I3 => \add_ln476_reg_4118[10]_i_35_n_5\,
      O => \add_ln476_reg_4118[10]_i_42_n_5\
    );
\add_ln476_reg_4118[10]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(3),
      I2 => zext_ln452_fu_1484_p1(3),
      I3 => \add_ln476_reg_4118[10]_i_36_n_5\,
      O => \add_ln476_reg_4118[10]_i_43_n_5\
    );
\add_ln476_reg_4118[10]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(2),
      I2 => zext_ln452_fu_1484_p1(2),
      I3 => \add_ln476_reg_4118[10]_i_37_n_5\,
      O => \add_ln476_reg_4118[10]_i_44_n_5\
    );
\add_ln476_reg_4118[10]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(1),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I2 => zext_ln452_fu_1484_p1(1),
      O => \add_ln476_reg_4118[10]_i_45_n_5\
    );
\add_ln476_reg_4118[10]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(0),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      O => \add_ln476_reg_4118[10]_i_46_n_5\
    );
\add_ln476_reg_4118[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => zext_ln476_3_fu_2172_p1(8),
      I1 => sub_ln476_1_fu_2068_p2(8),
      I2 => sub_ln476_1_fu_2068_p2(10),
      I3 => sub_ln476_1_fu_2068_p2(6),
      I4 => \add_ln476_reg_4118[10]_i_11_n_5\,
      I5 => sub_ln476_1_fu_2068_p2(7),
      O => \add_ln476_reg_4118[10]_i_5_n_5\
    );
\add_ln476_reg_4118[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(4),
      I1 => sub_ln476_3_fu_2140_p2(2),
      I2 => sub_ln476_3_fu_2140_p2(1),
      I3 => sub_ln476_3_fu_2140_p2(0),
      I4 => sub_ln476_3_fu_2140_p2(3),
      I5 => sub_ln476_3_fu_2140_p2(5),
      O => \add_ln476_reg_4118[10]_i_7_n_5\
    );
\add_ln476_reg_4118[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln476_1_fu_2068_p2(6),
      I1 => \add_ln476_reg_4118[10]_i_11_n_5\,
      I2 => sub_ln476_1_fu_2068_p2(7),
      O => \add_ln476_reg_4118[10]_i_9_n_5\
    );
\add_ln476_reg_4118[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_3_fu_2172_p1(7),
      I1 => sub_ln476_1_fu_2068_p2(7),
      I2 => sub_ln476_1_fu_2068_p2(10),
      I3 => \add_ln476_reg_4118[10]_i_11_n_5\,
      I4 => sub_ln476_1_fu_2068_p2(6),
      O => \add_ln476_reg_4118[7]_i_10_n_5\
    );
\add_ln476_reg_4118[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(6),
      I1 => sub_ln476_3_fu_2140_p2(10),
      I2 => \add_ln476_reg_4118[10]_i_7_n_5\,
      I3 => sub_ln476_1_fu_2068_p2(6),
      I4 => sub_ln476_1_fu_2068_p2(10),
      I5 => \add_ln476_reg_4118[10]_i_11_n_5\,
      O => \add_ln476_reg_4118[7]_i_11_n_5\
    );
\add_ln476_reg_4118[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(5),
      I1 => sub_ln476_3_fu_2140_p2(10),
      I2 => \add_ln476_reg_4118[7]_i_18_n_5\,
      I3 => sub_ln476_1_fu_2068_p2(5),
      I4 => sub_ln476_1_fu_2068_p2(10),
      I5 => \add_ln476_reg_4118[7]_i_27_n_5\,
      O => \add_ln476_reg_4118[7]_i_12_n_5\
    );
\add_ln476_reg_4118[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => zext_ln476_3_fu_2172_p1(4),
      I1 => sub_ln476_1_fu_2068_p2(4),
      I2 => sub_ln476_1_fu_2068_p2(10),
      I3 => \add_ln476_reg_4118[7]_i_28_n_5\,
      O => \add_ln476_reg_4118[7]_i_13_n_5\
    );
\add_ln476_reg_4118[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => zext_ln476_3_fu_2172_p1(3),
      I1 => sub_ln476_1_fu_2068_p2(3),
      I2 => sub_ln476_1_fu_2068_p2(10),
      I3 => sub_ln476_1_fu_2068_p2(0),
      I4 => sub_ln476_1_fu_2068_p2(1),
      I5 => sub_ln476_1_fu_2068_p2(2),
      O => \add_ln476_reg_4118[7]_i_14_n_5\
    );
\add_ln476_reg_4118[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => zext_ln476_3_fu_2172_p1(2),
      I1 => sub_ln476_1_fu_2068_p2(2),
      I2 => sub_ln476_1_fu_2068_p2(10),
      I3 => sub_ln476_1_fu_2068_p2(1),
      I4 => sub_ln476_1_fu_2068_p2(0),
      O => \add_ln476_reg_4118[7]_i_15_n_5\
    );
\add_ln476_reg_4118[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(1),
      I1 => sub_ln476_3_fu_2140_p2(10),
      I2 => sub_ln476_3_fu_2140_p2(0),
      I3 => sub_ln476_1_fu_2068_p2(1),
      I4 => sub_ln476_1_fu_2068_p2(10),
      I5 => sub_ln476_1_fu_2068_p2(0),
      O => \add_ln476_reg_4118[7]_i_16_n_5\
    );
\add_ln476_reg_4118[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(0),
      I1 => sub_ln476_1_fu_2068_p2(0),
      O => \add_ln476_reg_4118[7]_i_17_n_5\
    );
\add_ln476_reg_4118[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(3),
      I1 => sub_ln476_3_fu_2140_p2(0),
      I2 => sub_ln476_3_fu_2140_p2(1),
      I3 => sub_ln476_3_fu_2140_p2(2),
      I4 => sub_ln476_3_fu_2140_p2(4),
      O => \add_ln476_reg_4118[7]_i_18_n_5\
    );
\add_ln476_reg_4118[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_6_fu_1622_p2(7),
      I1 => mean_fu_1970_p3(7),
      O => \add_ln476_reg_4118[7]_i_19_n_5\
    );
\add_ln476_reg_4118[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(6),
      I1 => \add_ln476_reg_4118[10]_i_7_n_5\,
      I2 => sub_ln476_3_fu_2140_p2(10),
      I3 => sub_ln476_3_fu_2140_p2(7),
      O => zext_ln476_3_fu_2172_p1(7)
    );
\add_ln476_reg_4118[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_6_fu_1622_p2(6),
      I1 => mean_fu_1970_p3(6),
      O => \add_ln476_reg_4118[7]_i_20_n_5\
    );
\add_ln476_reg_4118[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF24002400DBFF"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(6),
      I3 => ave_fu_1816_p2(11),
      I4 => ave_fu_1816_p2(7),
      I5 => K_6_fu_1622_p2(5),
      O => \add_ln476_reg_4118[7]_i_21_n_5\
    );
\add_ln476_reg_4118[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F60609F"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(6),
      I4 => K_6_fu_1622_p2(4),
      O => \add_ln476_reg_4118[7]_i_22_n_5\
    );
\add_ln476_reg_4118[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_6_fu_1622_p2(3),
      I1 => mean_fu_1970_p3(3),
      O => \add_ln476_reg_4118[7]_i_23_n_5\
    );
\add_ln476_reg_4118[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => K_6_fu_1622_p2(2),
      I1 => mean_fu_1970_p3(2),
      O => \add_ln476_reg_4118[7]_i_24_n_5\
    );
\add_ln476_reg_4118[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999699969999999"
    )
        port map (
      I0 => K_6_fu_1622_p2(1),
      I1 => ave_fu_1816_p2(3),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(2),
      I4 => ave_fu_1816_p2(0),
      I5 => ave_fu_1816_p2(1),
      O => \add_ln476_reg_4118[7]_i_25_n_5\
    );
\add_ln476_reg_4118[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696999"
    )
        port map (
      I0 => K_6_fu_1622_p2(0),
      I1 => ave_fu_1816_p2(2),
      I2 => ave_fu_1816_p2(11),
      I3 => ave_fu_1816_p2(1),
      I4 => ave_fu_1816_p2(0),
      O => \add_ln476_reg_4118[7]_i_26_n_5\
    );
\add_ln476_reg_4118[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_1_fu_2068_p2(3),
      I1 => sub_ln476_1_fu_2068_p2(0),
      I2 => sub_ln476_1_fu_2068_p2(1),
      I3 => sub_ln476_1_fu_2068_p2(2),
      I4 => sub_ln476_1_fu_2068_p2(4),
      O => \add_ln476_reg_4118[7]_i_27_n_5\
    );
\add_ln476_reg_4118[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln476_1_fu_2068_p2(2),
      I1 => sub_ln476_1_fu_2068_p2(1),
      I2 => sub_ln476_1_fu_2068_p2(0),
      I3 => sub_ln476_1_fu_2068_p2(3),
      O => \add_ln476_reg_4118[7]_i_28_n_5\
    );
\add_ln476_reg_4118[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7EFFFFF08100000"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_35_n_5\,
      I1 => ave_fu_1816_p2(7),
      I2 => \add_ln476_reg_4118[7]_i_36_n_5\,
      I3 => ave_fu_1816_p2(8),
      I4 => ave_fu_1816_p2(11),
      I5 => ave_fu_1816_p2(9),
      O => mean_fu_1970_p3(7)
    );
\add_ln476_reg_4118[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_reg_4118[10]_i_7_n_5\,
      I1 => sub_ln476_3_fu_2140_p2(10),
      I2 => sub_ln476_3_fu_2140_p2(6),
      O => zext_ln476_3_fu_2172_p1(6)
    );
\add_ln476_reg_4118[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7EFFFFF08100000"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_31_n_5\,
      I1 => ave_fu_1816_p2(6),
      I2 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I3 => ave_fu_1816_p2(7),
      I4 => ave_fu_1816_p2(11),
      I5 => ave_fu_1816_p2(8),
      O => mean_fu_1970_p3(6)
    );
\add_ln476_reg_4118[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000001"
    )
        port map (
      I0 => ave_fu_1816_p2(5),
      I1 => ave_fu_1816_p2(3),
      I2 => ave_fu_1816_p2(2),
      I3 => ave_fu_1816_p2(0),
      I4 => ave_fu_1816_p2(1),
      I5 => ave_fu_1816_p2(4),
      O => \add_ln476_reg_4118[7]_i_31_n_5\
    );
\add_ln476_reg_4118[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ave_fu_1816_p2(4),
      I1 => ave_fu_1816_p2(2),
      I2 => ave_fu_1816_p2(0),
      I3 => ave_fu_1816_p2(1),
      I4 => ave_fu_1816_p2(3),
      I5 => ave_fu_1816_p2(5),
      O => \add_ln476_reg_4118[7]_i_32_n_5\
    );
\add_ln476_reg_4118[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ave_fu_1816_p2(3),
      I1 => \add_ln476_reg_4118[7]_i_37_n_5\,
      I2 => ave_fu_1816_p2(2),
      I3 => ave_fu_1816_p2(4),
      I4 => ave_fu_1816_p2(11),
      I5 => ave_fu_1816_p2(5),
      O => mean_fu_1970_p3(3)
    );
\add_ln476_reg_4118[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => ave_fu_1816_p2(2),
      I1 => ave_fu_1816_p2(0),
      I2 => ave_fu_1816_p2(1),
      I3 => ave_fu_1816_p2(3),
      I4 => ave_fu_1816_p2(11),
      I5 => ave_fu_1816_p2(4),
      O => mean_fu_1970_p3(2)
    );
\add_ln476_reg_4118[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => ave_fu_1816_p2(6),
      I1 => ave_fu_1816_p2(4),
      I2 => \add_ln476_reg_4118[7]_i_37_n_5\,
      I3 => ave_fu_1816_p2(2),
      I4 => ave_fu_1816_p2(3),
      I5 => ave_fu_1816_p2(5),
      O => \add_ln476_reg_4118[7]_i_35_n_5\
    );
\add_ln476_reg_4118[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_32_n_5\,
      I1 => ave_fu_1816_p2(6),
      O => \add_ln476_reg_4118[7]_i_36_n_5\
    );
\add_ln476_reg_4118[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_fu_1816_p2(0),
      I1 => ave_fu_1816_p2(1),
      O => \add_ln476_reg_4118[7]_i_37_n_5\
    );
\add_ln476_reg_4118[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_reg_4118[7]_i_18_n_5\,
      I1 => sub_ln476_3_fu_2140_p2(10),
      I2 => sub_ln476_3_fu_2140_p2(5),
      O => zext_ln476_3_fu_2172_p1(5)
    );
\add_ln476_reg_4118[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(3),
      I1 => sub_ln476_3_fu_2140_p2(0),
      I2 => sub_ln476_3_fu_2140_p2(1),
      I3 => sub_ln476_3_fu_2140_p2(2),
      I4 => sub_ln476_3_fu_2140_p2(10),
      I5 => sub_ln476_3_fu_2140_p2(4),
      O => zext_ln476_3_fu_2172_p1(4)
    );
\add_ln476_reg_4118[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(2),
      I1 => sub_ln476_3_fu_2140_p2(1),
      I2 => sub_ln476_3_fu_2140_p2(0),
      I3 => sub_ln476_3_fu_2140_p2(10),
      I4 => sub_ln476_3_fu_2140_p2(3),
      O => zext_ln476_3_fu_2172_p1(3)
    );
\add_ln476_reg_4118[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(0),
      I1 => sub_ln476_3_fu_2140_p2(1),
      I2 => sub_ln476_3_fu_2140_p2(10),
      I3 => sub_ln476_3_fu_2140_p2(2),
      O => zext_ln476_3_fu_2172_p1(2)
    );
\add_ln476_reg_4118[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln476_3_fu_2140_p2(0),
      I1 => sub_ln476_3_fu_2140_p2(10),
      I2 => sub_ln476_3_fu_2140_p2(1),
      O => zext_ln476_3_fu_2172_p1(1)
    );
\add_ln476_reg_4118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(0),
      Q => add_ln476_reg_4118(0),
      R => '0'
    );
\add_ln476_reg_4118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(10),
      Q => add_ln476_reg_4118(10),
      R => '0'
    );
\add_ln476_reg_4118_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_reg_4118_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln476_reg_4118_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln476_fu_2176_p2(10),
      CO(1) => \NLW_add_ln476_reg_4118_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln476_reg_4118_reg[10]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln476_3_fu_2172_p1(9 downto 8),
      O(7 downto 2) => \NLW_add_ln476_reg_4118_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln476_fu_2176_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln476_reg_4118[10]_i_4_n_5\,
      S(0) => \add_ln476_reg_4118[10]_i_5_n_5\
    );
\add_ln476_reg_4118_reg[10]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln476_reg_4118_reg[10]_i_10_n_5\,
      CO(6) => \add_ln476_reg_4118_reg[10]_i_10_n_6\,
      CO(5) => \add_ln476_reg_4118_reg[10]_i_10_n_7\,
      CO(4) => \add_ln476_reg_4118_reg[10]_i_10_n_8\,
      CO(3) => \add_ln476_reg_4118_reg[10]_i_10_n_9\,
      CO(2) => \add_ln476_reg_4118_reg[10]_i_10_n_10\,
      CO(1) => \add_ln476_reg_4118_reg[10]_i_10_n_11\,
      CO(0) => \add_ln476_reg_4118_reg[10]_i_10_n_12\,
      DI(7 downto 0) => K_2_fu_1502_p2(7 downto 0),
      O(7 downto 0) => sub_ln476_1_fu_2068_p2(7 downto 0),
      S(7) => \add_ln476_reg_4118[10]_i_20_n_5\,
      S(6) => \add_ln476_reg_4118[10]_i_21_n_5\,
      S(5) => \add_ln476_reg_4118[10]_i_22_n_5\,
      S(4) => \add_ln476_reg_4118[10]_i_23_n_5\,
      S(3) => \add_ln476_reg_4118[10]_i_24_n_5\,
      S(2) => \add_ln476_reg_4118[10]_i_25_n_5\,
      S(1) => \add_ln476_reg_4118[10]_i_26_n_5\,
      S(0) => \add_ln476_reg_4118[10]_i_27_n_5\
    );
\add_ln476_reg_4118_reg[10]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_reg_4118_reg[10]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_reg_4118_reg[10]_i_15_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_reg_4118_reg[10]_i_15_n_11\,
      CO(0) => \NLW_add_ln476_reg_4118_reg[10]_i_15_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln452_fu_1484_p1(8),
      O(7 downto 1) => \NLW_add_ln476_reg_4118_reg[10]_i_15_O_UNCONNECTED\(7 downto 1),
      O(0) => K_2_fu_1502_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln476_reg_4118[10]_i_31_n_5\
    );
\add_ln476_reg_4118_reg[10]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln476_reg_4118_reg[10]_i_19_n_5\,
      CO(6) => \add_ln476_reg_4118_reg[10]_i_19_n_6\,
      CO(5) => \add_ln476_reg_4118_reg[10]_i_19_n_7\,
      CO(4) => \add_ln476_reg_4118_reg[10]_i_19_n_8\,
      CO(3) => \add_ln476_reg_4118_reg[10]_i_19_n_9\,
      CO(2) => \add_ln476_reg_4118_reg[10]_i_19_n_10\,
      CO(1) => \add_ln476_reg_4118_reg[10]_i_19_n_11\,
      CO(0) => \add_ln476_reg_4118_reg[10]_i_19_n_12\,
      DI(7) => \add_ln476_reg_4118[10]_i_32_n_5\,
      DI(6) => \add_ln476_reg_4118[10]_i_33_n_5\,
      DI(5) => \add_ln476_reg_4118[10]_i_34_n_5\,
      DI(4) => \add_ln476_reg_4118[10]_i_35_n_5\,
      DI(3) => \add_ln476_reg_4118[10]_i_36_n_5\,
      DI(2) => \add_ln476_reg_4118[10]_i_37_n_5\,
      DI(1) => zext_ln452_fu_1484_p1(1),
      DI(0) => \add_ln476_reg_4118[10]_i_38_n_5\,
      O(7 downto 0) => K_2_fu_1502_p2(7 downto 0),
      S(7) => \add_ln476_reg_4118[10]_i_39_n_5\,
      S(6) => \add_ln476_reg_4118[10]_i_40_n_5\,
      S(5) => \add_ln476_reg_4118[10]_i_41_n_5\,
      S(4) => \add_ln476_reg_4118[10]_i_42_n_5\,
      S(3) => \add_ln476_reg_4118[10]_i_43_n_5\,
      S(2) => \add_ln476_reg_4118[10]_i_44_n_5\,
      S(1) => \add_ln476_reg_4118[10]_i_45_n_5\,
      S(0) => \add_ln476_reg_4118[10]_i_46_n_5\
    );
\add_ln476_reg_4118_reg[10]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_reg_4118_reg[7]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_reg_4118_reg[10]_i_6_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_reg_4118_reg[10]_i_6_n_11\,
      CO(0) => \add_ln476_reg_4118_reg[10]_i_6_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\,
      DI(0) => K_6_fu_1622_p2(8),
      O(7 downto 3) => \NLW_add_ln476_reg_4118_reg[10]_i_6_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_3_fu_2140_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln476_reg_4118[10]_i_12_n_5\,
      S(1) => \add_ln476_reg_4118[10]_i_13_n_5\,
      S(0) => \add_ln476_reg_4118[10]_i_14_n_5\
    );
\add_ln476_reg_4118_reg[10]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_reg_4118_reg[10]_i_10_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_reg_4118_reg[10]_i_8_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_reg_4118_reg[10]_i_8_n_11\,
      CO(0) => \add_ln476_reg_4118_reg[10]_i_8_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln476_reg_4118_reg[10]_i_15_n_11\,
      DI(0) => K_2_fu_1502_p2(8),
      O(7 downto 3) => \NLW_add_ln476_reg_4118_reg[10]_i_8_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_1_fu_2068_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln476_reg_4118[10]_i_16_n_5\,
      S(1) => \add_ln476_reg_4118[10]_i_17_n_5\,
      S(0) => \add_ln476_reg_4118[10]_i_18_n_5\
    );
\add_ln476_reg_4118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(1),
      Q => add_ln476_reg_4118(1),
      R => '0'
    );
\add_ln476_reg_4118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(2),
      Q => add_ln476_reg_4118(2),
      R => '0'
    );
\add_ln476_reg_4118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(3),
      Q => add_ln476_reg_4118(3),
      R => '0'
    );
\add_ln476_reg_4118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(4),
      Q => add_ln476_reg_4118(4),
      R => '0'
    );
\add_ln476_reg_4118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(5),
      Q => add_ln476_reg_4118(5),
      R => '0'
    );
\add_ln476_reg_4118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(6),
      Q => add_ln476_reg_4118(6),
      R => '0'
    );
\add_ln476_reg_4118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(7),
      Q => add_ln476_reg_4118(7),
      R => '0'
    );
\add_ln476_reg_4118_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln476_reg_4118_reg[7]_i_1_n_5\,
      CO(6) => \add_ln476_reg_4118_reg[7]_i_1_n_6\,
      CO(5) => \add_ln476_reg_4118_reg[7]_i_1_n_7\,
      CO(4) => \add_ln476_reg_4118_reg[7]_i_1_n_8\,
      CO(3) => \add_ln476_reg_4118_reg[7]_i_1_n_9\,
      CO(2) => \add_ln476_reg_4118_reg[7]_i_1_n_10\,
      CO(1) => \add_ln476_reg_4118_reg[7]_i_1_n_11\,
      CO(0) => \add_ln476_reg_4118_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln476_3_fu_2172_p1(7 downto 1),
      DI(0) => sub_ln476_3_fu_2140_p2(0),
      O(7 downto 0) => add_ln476_fu_2176_p2(7 downto 0),
      S(7) => \add_ln476_reg_4118[7]_i_10_n_5\,
      S(6) => \add_ln476_reg_4118[7]_i_11_n_5\,
      S(5) => \add_ln476_reg_4118[7]_i_12_n_5\,
      S(4) => \add_ln476_reg_4118[7]_i_13_n_5\,
      S(3) => \add_ln476_reg_4118[7]_i_14_n_5\,
      S(2) => \add_ln476_reg_4118[7]_i_15_n_5\,
      S(1) => \add_ln476_reg_4118[7]_i_16_n_5\,
      S(0) => \add_ln476_reg_4118[7]_i_17_n_5\
    );
\add_ln476_reg_4118_reg[7]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln476_reg_4118_reg[7]_i_9_n_5\,
      CO(6) => \add_ln476_reg_4118_reg[7]_i_9_n_6\,
      CO(5) => \add_ln476_reg_4118_reg[7]_i_9_n_7\,
      CO(4) => \add_ln476_reg_4118_reg[7]_i_9_n_8\,
      CO(3) => \add_ln476_reg_4118_reg[7]_i_9_n_9\,
      CO(2) => \add_ln476_reg_4118_reg[7]_i_9_n_10\,
      CO(1) => \add_ln476_reg_4118_reg[7]_i_9_n_11\,
      CO(0) => \add_ln476_reg_4118_reg[7]_i_9_n_12\,
      DI(7 downto 0) => K_6_fu_1622_p2(7 downto 0),
      O(7 downto 0) => sub_ln476_3_fu_2140_p2(7 downto 0),
      S(7) => \add_ln476_reg_4118[7]_i_19_n_5\,
      S(6) => \add_ln476_reg_4118[7]_i_20_n_5\,
      S(5) => \add_ln476_reg_4118[7]_i_21_n_5\,
      S(4) => \add_ln476_reg_4118[7]_i_22_n_5\,
      S(3) => \add_ln476_reg_4118[7]_i_23_n_5\,
      S(2) => \add_ln476_reg_4118[7]_i_24_n_5\,
      S(1) => \add_ln476_reg_4118[7]_i_25_n_5\,
      S(0) => \add_ln476_reg_4118[7]_i_26_n_5\
    );
\add_ln476_reg_4118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(8),
      Q => add_ln476_reg_4118(8),
      R => '0'
    );
\add_ln476_reg_4118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln476_fu_2176_p2(9),
      Q => add_ln476_reg_4118(9),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^ap_block_pp0_stage0_11001\,
      I4 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter7_reg_reg_srl7: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5
    );
\ap_loop_exit_ready_pp0_iter8_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5,
      Q => \^ap_loop_exit_ready_pp0_iter8_reg\,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(0),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_0,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(1),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_1,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(2),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_2,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(3),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_3,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(4),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_4,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(5),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_5,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(6),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_6,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54501050"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => empty_143_fu_300(7),
      I3 => \cmp147_reg_3848_reg_n_5_[0]\,
      I4 => ram_reg_bram_0_7,
      O => \ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_148_reg_797(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_28,
      Q => zext_ln454_fu_1544_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_27,
      Q => zext_ln454_fu_1544_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_26,
      Q => zext_ln454_fu_1544_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_25,
      Q => zext_ln454_fu_1544_p1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_24,
      Q => zext_ln454_fu_1544_p1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_23,
      Q => zext_ln454_fu_1544_p1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_22,
      Q => zext_ln454_fu_1544_p1(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_U_n_21,
      Q => zext_ln454_fu_1544_p1(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_37,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_36,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_35,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_34,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_33,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_32,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_31,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_1_U_n_30,
      Q => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_36,
      Q => zext_ln452_fu_1484_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_35,
      Q => zext_ln452_fu_1484_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_34,
      Q => zext_ln452_fu_1484_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_33,
      Q => zext_ln452_fu_1484_p1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_32,
      Q => zext_ln452_fu_1484_p1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_31,
      Q => zext_ln452_fu_1484_p1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_30,
      Q => zext_ln452_fu_1484_p1(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_2_U_n_29,
      Q => zext_ln452_fu_1484_p1(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_31,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_30,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_29,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_28,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_27,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_26,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_25,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => linebuf_yuv_3_U_n_24,
      Q => ap_phi_reg_pp0_iter2_empty_163_reg_833(7),
      R => '0'
    );
\ave_1_reg_4050[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(0),
      I1 => sext_ln466_4_fu_1844_p1(0),
      O => \ave_1_reg_4050[1]_i_10_n_5\
    );
\ave_1_reg_4050[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(7),
      I1 => K_1_fu_1470_p2(7),
      O => \ave_1_reg_4050[1]_i_11_n_5\
    );
\ave_1_reg_4050[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(6),
      I1 => K_1_fu_1470_p2(6),
      O => \ave_1_reg_4050[1]_i_12_n_5\
    );
\ave_1_reg_4050[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(5),
      I1 => K_1_fu_1470_p2(5),
      O => \ave_1_reg_4050[1]_i_13_n_5\
    );
\ave_1_reg_4050[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(4),
      I1 => K_1_fu_1470_p2(4),
      O => \ave_1_reg_4050[1]_i_14_n_5\
    );
\ave_1_reg_4050[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(3),
      I1 => K_1_fu_1470_p2(3),
      O => \ave_1_reg_4050[1]_i_15_n_5\
    );
\ave_1_reg_4050[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(2),
      I1 => K_1_fu_1470_p2(2),
      O => \ave_1_reg_4050[1]_i_16_n_5\
    );
\ave_1_reg_4050[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(1),
      I1 => K_1_fu_1470_p2(1),
      O => \ave_1_reg_4050[1]_i_17_n_5\
    );
\ave_1_reg_4050[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(0),
      I1 => K_1_fu_1470_p2(0),
      O => \ave_1_reg_4050[1]_i_18_n_5\
    );
\ave_1_reg_4050[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(7),
      I1 => sext_ln466_4_fu_1844_p1(7),
      O => \ave_1_reg_4050[1]_i_3_n_5\
    );
\ave_1_reg_4050[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(6),
      I1 => sext_ln466_4_fu_1844_p1(6),
      O => \ave_1_reg_4050[1]_i_4_n_5\
    );
\ave_1_reg_4050[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(5),
      I1 => sext_ln466_4_fu_1844_p1(5),
      O => \ave_1_reg_4050[1]_i_5_n_5\
    );
\ave_1_reg_4050[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(4),
      I1 => sext_ln466_4_fu_1844_p1(4),
      O => \ave_1_reg_4050[1]_i_6_n_5\
    );
\ave_1_reg_4050[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(3),
      I1 => sext_ln466_4_fu_1844_p1(3),
      O => \ave_1_reg_4050[1]_i_7_n_5\
    );
\ave_1_reg_4050[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(2),
      I1 => sext_ln466_4_fu_1844_p1(2),
      O => \ave_1_reg_4050[1]_i_8_n_5\
    );
\ave_1_reg_4050[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(1),
      I1 => sext_ln466_4_fu_1844_p1(1),
      O => \ave_1_reg_4050[1]_i_9_n_5\
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(0),
      Q => ave_1_reg_4050_pp0_iter3_reg(0),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(10),
      Q => ave_1_reg_4050_pp0_iter3_reg(10),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_27_reg_4088,
      Q => ave_1_reg_4050_pp0_iter3_reg(11),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(1),
      Q => ave_1_reg_4050_pp0_iter3_reg(1),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(2),
      Q => ave_1_reg_4050_pp0_iter3_reg(2),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(3),
      Q => ave_1_reg_4050_pp0_iter3_reg(3),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(4),
      Q => ave_1_reg_4050_pp0_iter3_reg(4),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(5),
      Q => ave_1_reg_4050_pp0_iter3_reg(5),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(6),
      Q => ave_1_reg_4050_pp0_iter3_reg(6),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(7),
      Q => ave_1_reg_4050_pp0_iter3_reg(7),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(8),
      Q => ave_1_reg_4050_pp0_iter3_reg(8),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050(9),
      Q => ave_1_reg_4050_pp0_iter3_reg(9),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(0),
      Q => ave_1_reg_4050_pp0_iter4_reg(0),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(10),
      Q => ave_1_reg_4050_pp0_iter4_reg(10),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(11),
      Q => ave_1_reg_4050_pp0_iter4_reg(11),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(1),
      Q => ave_1_reg_4050_pp0_iter4_reg(1),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(2),
      Q => ave_1_reg_4050_pp0_iter4_reg(2),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(3),
      Q => ave_1_reg_4050_pp0_iter4_reg(3),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(4),
      Q => ave_1_reg_4050_pp0_iter4_reg(4),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(5),
      Q => ave_1_reg_4050_pp0_iter4_reg(5),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(6),
      Q => ave_1_reg_4050_pp0_iter4_reg(6),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(7),
      Q => ave_1_reg_4050_pp0_iter4_reg(7),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(8),
      Q => ave_1_reg_4050_pp0_iter4_reg(8),
      R => '0'
    );
\ave_1_reg_4050_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_reg_4050_pp0_iter3_reg(9),
      Q => ave_1_reg_4050_pp0_iter4_reg(9),
      R => '0'
    );
\ave_1_reg_4050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(0),
      Q => ave_1_reg_4050(0),
      R => '0'
    );
\ave_1_reg_4050_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(10),
      Q => ave_1_reg_4050(10),
      R => '0'
    );
\ave_1_reg_4050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(1),
      Q => ave_1_reg_4050(1),
      R => '0'
    );
\ave_1_reg_4050_reg[1]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_1_reg_4050_reg[1]_i_1_n_5\,
      CO(6) => \ave_1_reg_4050_reg[1]_i_1_n_6\,
      CO(5) => \ave_1_reg_4050_reg[1]_i_1_n_7\,
      CO(4) => \ave_1_reg_4050_reg[1]_i_1_n_8\,
      CO(3) => \ave_1_reg_4050_reg[1]_i_1_n_9\,
      CO(2) => \ave_1_reg_4050_reg[1]_i_1_n_10\,
      CO(1) => \ave_1_reg_4050_reg[1]_i_1_n_11\,
      CO(0) => \ave_1_reg_4050_reg[1]_i_1_n_12\,
      DI(7 downto 0) => sext_ln466_5_fu_1854_p1(7 downto 0),
      O(7 downto 0) => ave_1_fu_1858_p2(7 downto 0),
      S(7) => \ave_1_reg_4050[1]_i_3_n_5\,
      S(6) => \ave_1_reg_4050[1]_i_4_n_5\,
      S(5) => \ave_1_reg_4050[1]_i_5_n_5\,
      S(4) => \ave_1_reg_4050[1]_i_6_n_5\,
      S(3) => \ave_1_reg_4050[1]_i_7_n_5\,
      S(2) => \ave_1_reg_4050[1]_i_8_n_5\,
      S(1) => \ave_1_reg_4050[1]_i_9_n_5\,
      S(0) => \ave_1_reg_4050[1]_i_10_n_5\
    );
\ave_1_reg_4050_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_1_reg_4050_reg[1]_i_2_n_5\,
      CO(6) => \ave_1_reg_4050_reg[1]_i_2_n_6\,
      CO(5) => \ave_1_reg_4050_reg[1]_i_2_n_7\,
      CO(4) => \ave_1_reg_4050_reg[1]_i_2_n_8\,
      CO(3) => \ave_1_reg_4050_reg[1]_i_2_n_9\,
      CO(2) => \ave_1_reg_4050_reg[1]_i_2_n_10\,
      CO(1) => \ave_1_reg_4050_reg[1]_i_2_n_11\,
      CO(0) => \ave_1_reg_4050_reg[1]_i_2_n_12\,
      DI(7 downto 0) => K_11_fu_1774_p2(7 downto 0),
      O(7 downto 0) => sext_ln466_5_fu_1854_p1(7 downto 0),
      S(7) => \ave_1_reg_4050[1]_i_11_n_5\,
      S(6) => \ave_1_reg_4050[1]_i_12_n_5\,
      S(5) => \ave_1_reg_4050[1]_i_13_n_5\,
      S(4) => \ave_1_reg_4050[1]_i_14_n_5\,
      S(3) => \ave_1_reg_4050[1]_i_15_n_5\,
      S(2) => \ave_1_reg_4050[1]_i_16_n_5\,
      S(1) => \ave_1_reg_4050[1]_i_17_n_5\,
      S(0) => \ave_1_reg_4050[1]_i_18_n_5\
    );
\ave_1_reg_4050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(2),
      Q => ave_1_reg_4050(2),
      R => '0'
    );
\ave_1_reg_4050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(3),
      Q => ave_1_reg_4050(3),
      R => '0'
    );
\ave_1_reg_4050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(4),
      Q => ave_1_reg_4050(4),
      R => '0'
    );
\ave_1_reg_4050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(5),
      Q => ave_1_reg_4050(5),
      R => '0'
    );
\ave_1_reg_4050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(6),
      Q => ave_1_reg_4050(6),
      R => '0'
    );
\ave_1_reg_4050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(7),
      Q => ave_1_reg_4050(7),
      R => '0'
    );
\ave_1_reg_4050_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(8),
      Q => ave_1_reg_4050(8),
      R => '0'
    );
\ave_1_reg_4050_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(9),
      Q => ave_1_reg_4050(9),
      R => '0'
    );
\ave_2_reg_4066[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(0),
      I1 => sext_ln467_2_fu_1878_p1(0),
      O => \ave_2_reg_4066[1]_i_10_n_5\
    );
\ave_2_reg_4066[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(7),
      I1 => K_9_fu_1714_p2(7),
      O => \ave_2_reg_4066[1]_i_11_n_5\
    );
\ave_2_reg_4066[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(6),
      I1 => K_9_fu_1714_p2(6),
      O => \ave_2_reg_4066[1]_i_12_n_5\
    );
\ave_2_reg_4066[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(5),
      I1 => K_9_fu_1714_p2(5),
      O => \ave_2_reg_4066[1]_i_13_n_5\
    );
\ave_2_reg_4066[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(4),
      I1 => K_9_fu_1714_p2(4),
      O => \ave_2_reg_4066[1]_i_14_n_5\
    );
\ave_2_reg_4066[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(3),
      I1 => K_9_fu_1714_p2(3),
      O => \ave_2_reg_4066[1]_i_15_n_5\
    );
\ave_2_reg_4066[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(2),
      I1 => K_9_fu_1714_p2(2),
      O => \ave_2_reg_4066[1]_i_16_n_5\
    );
\ave_2_reg_4066[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(1),
      I1 => K_9_fu_1714_p2(1),
      O => \ave_2_reg_4066[1]_i_17_n_5\
    );
\ave_2_reg_4066[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(0),
      I1 => K_9_fu_1714_p2(0),
      O => \ave_2_reg_4066[1]_i_18_n_5\
    );
\ave_2_reg_4066[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(7),
      I1 => K_7_fu_1654_p2(7),
      O => \ave_2_reg_4066[1]_i_20_n_5\
    );
\ave_2_reg_4066[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(6),
      I1 => K_7_fu_1654_p2(6),
      O => \ave_2_reg_4066[1]_i_21_n_5\
    );
\ave_2_reg_4066[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(5),
      I1 => K_7_fu_1654_p2(5),
      O => \ave_2_reg_4066[1]_i_22_n_5\
    );
\ave_2_reg_4066[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(4),
      I1 => K_7_fu_1654_p2(4),
      O => \ave_2_reg_4066[1]_i_23_n_5\
    );
\ave_2_reg_4066[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(3),
      I1 => K_7_fu_1654_p2(3),
      O => \ave_2_reg_4066[1]_i_24_n_5\
    );
\ave_2_reg_4066[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(2),
      I1 => K_7_fu_1654_p2(2),
      O => \ave_2_reg_4066[1]_i_25_n_5\
    );
\ave_2_reg_4066[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(1),
      I1 => K_7_fu_1654_p2(1),
      O => \ave_2_reg_4066[1]_i_26_n_5\
    );
\ave_2_reg_4066[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(0),
      I1 => K_7_fu_1654_p2(0),
      O => \ave_2_reg_4066[1]_i_27_n_5\
    );
\ave_2_reg_4066[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(7),
      I1 => sext_ln467_2_fu_1878_p1(7),
      O => \ave_2_reg_4066[1]_i_3_n_5\
    );
\ave_2_reg_4066[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(6),
      I1 => sext_ln467_2_fu_1878_p1(6),
      O => \ave_2_reg_4066[1]_i_4_n_5\
    );
\ave_2_reg_4066[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(5),
      I1 => sext_ln467_2_fu_1878_p1(5),
      O => \ave_2_reg_4066[1]_i_5_n_5\
    );
\ave_2_reg_4066[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(4),
      I1 => sext_ln467_2_fu_1878_p1(4),
      O => \ave_2_reg_4066[1]_i_6_n_5\
    );
\ave_2_reg_4066[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(3),
      I1 => sext_ln467_2_fu_1878_p1(3),
      O => \ave_2_reg_4066[1]_i_7_n_5\
    );
\ave_2_reg_4066[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(2),
      I1 => sext_ln467_2_fu_1878_p1(2),
      O => \ave_2_reg_4066[1]_i_8_n_5\
    );
\ave_2_reg_4066[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(1),
      I1 => sext_ln467_2_fu_1878_p1(1),
      O => \ave_2_reg_4066[1]_i_9_n_5\
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(0),
      Q => ave_2_reg_4066_pp0_iter3_reg(0),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(10),
      Q => ave_2_reg_4066_pp0_iter3_reg(10),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_28_reg_4098,
      Q => ave_2_reg_4066_pp0_iter3_reg(11),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(1),
      Q => ave_2_reg_4066_pp0_iter3_reg(1),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(2),
      Q => ave_2_reg_4066_pp0_iter3_reg(2),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(3),
      Q => ave_2_reg_4066_pp0_iter3_reg(3),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(4),
      Q => ave_2_reg_4066_pp0_iter3_reg(4),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(5),
      Q => ave_2_reg_4066_pp0_iter3_reg(5),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(6),
      Q => ave_2_reg_4066_pp0_iter3_reg(6),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(7),
      Q => ave_2_reg_4066_pp0_iter3_reg(7),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(8),
      Q => ave_2_reg_4066_pp0_iter3_reg(8),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066(9),
      Q => ave_2_reg_4066_pp0_iter3_reg(9),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(0),
      Q => ave_2_reg_4066_pp0_iter4_reg(0),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(10),
      Q => ave_2_reg_4066_pp0_iter4_reg(10),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(11),
      Q => ave_2_reg_4066_pp0_iter4_reg(11),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(1),
      Q => ave_2_reg_4066_pp0_iter4_reg(1),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(2),
      Q => ave_2_reg_4066_pp0_iter4_reg(2),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(3),
      Q => ave_2_reg_4066_pp0_iter4_reg(3),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(4),
      Q => ave_2_reg_4066_pp0_iter4_reg(4),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(5),
      Q => ave_2_reg_4066_pp0_iter4_reg(5),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(6),
      Q => ave_2_reg_4066_pp0_iter4_reg(6),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(7),
      Q => ave_2_reg_4066_pp0_iter4_reg(7),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(8),
      Q => ave_2_reg_4066_pp0_iter4_reg(8),
      R => '0'
    );
\ave_2_reg_4066_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_reg_4066_pp0_iter3_reg(9),
      Q => ave_2_reg_4066_pp0_iter4_reg(9),
      R => '0'
    );
\ave_2_reg_4066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(0),
      Q => ave_2_reg_4066(0),
      R => '0'
    );
\ave_2_reg_4066_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(10),
      Q => ave_2_reg_4066(10),
      R => '0'
    );
\ave_2_reg_4066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(1),
      Q => ave_2_reg_4066(1),
      R => '0'
    );
\ave_2_reg_4066_reg[1]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_2_reg_4066_reg[1]_i_1_n_5\,
      CO(6) => \ave_2_reg_4066_reg[1]_i_1_n_6\,
      CO(5) => \ave_2_reg_4066_reg[1]_i_1_n_7\,
      CO(4) => \ave_2_reg_4066_reg[1]_i_1_n_8\,
      CO(3) => \ave_2_reg_4066_reg[1]_i_1_n_9\,
      CO(2) => \ave_2_reg_4066_reg[1]_i_1_n_10\,
      CO(1) => \ave_2_reg_4066_reg[1]_i_1_n_11\,
      CO(0) => \ave_2_reg_4066_reg[1]_i_1_n_12\,
      DI(7 downto 0) => sext_ln466_4_fu_1844_p1(7 downto 0),
      O(7 downto 0) => ave_2_fu_1882_p2(7 downto 0),
      S(7) => \ave_2_reg_4066[1]_i_3_n_5\,
      S(6) => \ave_2_reg_4066[1]_i_4_n_5\,
      S(5) => \ave_2_reg_4066[1]_i_5_n_5\,
      S(4) => \ave_2_reg_4066[1]_i_6_n_5\,
      S(3) => \ave_2_reg_4066[1]_i_7_n_5\,
      S(2) => \ave_2_reg_4066[1]_i_8_n_5\,
      S(1) => \ave_2_reg_4066[1]_i_9_n_5\,
      S(0) => \ave_2_reg_4066[1]_i_10_n_5\
    );
\ave_2_reg_4066_reg[1]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_2_reg_4066_reg[1]_i_19_n_5\,
      CO(6) => \ave_2_reg_4066_reg[1]_i_19_n_6\,
      CO(5) => \ave_2_reg_4066_reg[1]_i_19_n_7\,
      CO(4) => \ave_2_reg_4066_reg[1]_i_19_n_8\,
      CO(3) => \ave_2_reg_4066_reg[1]_i_19_n_9\,
      CO(2) => \ave_2_reg_4066_reg[1]_i_19_n_10\,
      CO(1) => \ave_2_reg_4066_reg[1]_i_19_n_11\,
      CO(0) => \ave_2_reg_4066_reg[1]_i_19_n_12\,
      DI(7 downto 0) => K_5_fu_1598_p2(7 downto 0),
      O(7 downto 0) => sext_ln467_2_fu_1878_p1(7 downto 0),
      S(7) => \ave_2_reg_4066[1]_i_20_n_5\,
      S(6) => \ave_2_reg_4066[1]_i_21_n_5\,
      S(5) => \ave_2_reg_4066[1]_i_22_n_5\,
      S(4) => \ave_2_reg_4066[1]_i_23_n_5\,
      S(3) => \ave_2_reg_4066[1]_i_24_n_5\,
      S(2) => \ave_2_reg_4066[1]_i_25_n_5\,
      S(1) => \ave_2_reg_4066[1]_i_26_n_5\,
      S(0) => \ave_2_reg_4066[1]_i_27_n_5\
    );
\ave_2_reg_4066_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_2_reg_4066_reg[1]_i_2_n_5\,
      CO(6) => \ave_2_reg_4066_reg[1]_i_2_n_6\,
      CO(5) => \ave_2_reg_4066_reg[1]_i_2_n_7\,
      CO(4) => \ave_2_reg_4066_reg[1]_i_2_n_8\,
      CO(3) => \ave_2_reg_4066_reg[1]_i_2_n_9\,
      CO(2) => \ave_2_reg_4066_reg[1]_i_2_n_10\,
      CO(1) => \ave_2_reg_4066_reg[1]_i_2_n_11\,
      CO(0) => \ave_2_reg_4066_reg[1]_i_2_n_12\,
      DI(7 downto 0) => K_3_fu_1530_p2(7 downto 0),
      O(7 downto 0) => sext_ln466_4_fu_1844_p1(7 downto 0),
      S(7) => \ave_2_reg_4066[1]_i_11_n_5\,
      S(6) => \ave_2_reg_4066[1]_i_12_n_5\,
      S(5) => \ave_2_reg_4066[1]_i_13_n_5\,
      S(4) => \ave_2_reg_4066[1]_i_14_n_5\,
      S(3) => \ave_2_reg_4066[1]_i_15_n_5\,
      S(2) => \ave_2_reg_4066[1]_i_16_n_5\,
      S(1) => \ave_2_reg_4066[1]_i_17_n_5\,
      S(0) => \ave_2_reg_4066[1]_i_18_n_5\
    );
\ave_2_reg_4066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(2),
      Q => ave_2_reg_4066(2),
      R => '0'
    );
\ave_2_reg_4066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(3),
      Q => ave_2_reg_4066(3),
      R => '0'
    );
\ave_2_reg_4066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(4),
      Q => ave_2_reg_4066(4),
      R => '0'
    );
\ave_2_reg_4066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(5),
      Q => ave_2_reg_4066(5),
      R => '0'
    );
\ave_2_reg_4066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(6),
      Q => ave_2_reg_4066(6),
      R => '0'
    );
\ave_2_reg_4066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(7),
      Q => ave_2_reg_4066(7),
      R => '0'
    );
\ave_2_reg_4066_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(8),
      Q => ave_2_reg_4066(8),
      R => '0'
    );
\ave_2_reg_4066_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(9),
      Q => ave_2_reg_4066(9),
      R => '0'
    );
\ave_3_reg_4082[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(0),
      I1 => sext_ln468_2_fu_1902_p1(0),
      O => \ave_3_reg_4082[1]_i_10_n_5\
    );
\ave_3_reg_4082[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(7),
      I1 => K_fu_1434_p2(7),
      O => \ave_3_reg_4082[1]_i_11_n_5\
    );
\ave_3_reg_4082[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(6),
      I1 => K_fu_1434_p2(6),
      O => \ave_3_reg_4082[1]_i_12_n_5\
    );
\ave_3_reg_4082[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(5),
      I1 => K_fu_1434_p2(5),
      O => \ave_3_reg_4082[1]_i_13_n_5\
    );
\ave_3_reg_4082[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(4),
      I1 => K_fu_1434_p2(4),
      O => \ave_3_reg_4082[1]_i_14_n_5\
    );
\ave_3_reg_4082[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(3),
      I1 => K_fu_1434_p2(3),
      O => \ave_3_reg_4082[1]_i_15_n_5\
    );
\ave_3_reg_4082[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(2),
      I1 => K_fu_1434_p2(2),
      O => \ave_3_reg_4082[1]_i_16_n_5\
    );
\ave_3_reg_4082[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(1),
      I1 => K_fu_1434_p2(1),
      O => \ave_3_reg_4082[1]_i_17_n_5\
    );
\ave_3_reg_4082[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(0),
      I1 => K_fu_1434_p2(0),
      O => \ave_3_reg_4082[1]_i_18_n_5\
    );
\ave_3_reg_4082[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(7),
      I1 => K_10_fu_1746_p2(7),
      O => \ave_3_reg_4082[1]_i_20_n_5\
    );
\ave_3_reg_4082[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(6),
      I1 => K_10_fu_1746_p2(6),
      O => \ave_3_reg_4082[1]_i_21_n_5\
    );
\ave_3_reg_4082[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(5),
      I1 => K_10_fu_1746_p2(5),
      O => \ave_3_reg_4082[1]_i_22_n_5\
    );
\ave_3_reg_4082[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(4),
      I1 => K_10_fu_1746_p2(4),
      O => \ave_3_reg_4082[1]_i_23_n_5\
    );
\ave_3_reg_4082[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(3),
      I1 => K_10_fu_1746_p2(3),
      O => \ave_3_reg_4082[1]_i_24_n_5\
    );
\ave_3_reg_4082[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(2),
      I1 => K_10_fu_1746_p2(2),
      O => \ave_3_reg_4082[1]_i_25_n_5\
    );
\ave_3_reg_4082[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(1),
      I1 => K_10_fu_1746_p2(1),
      O => \ave_3_reg_4082[1]_i_26_n_5\
    );
\ave_3_reg_4082[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(0),
      I1 => K_10_fu_1746_p2(0),
      O => \ave_3_reg_4082[1]_i_27_n_5\
    );
\ave_3_reg_4082[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(7),
      I1 => sext_ln468_2_fu_1902_p1(7),
      O => \ave_3_reg_4082[1]_i_3_n_5\
    );
\ave_3_reg_4082[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(6),
      I1 => sext_ln468_2_fu_1902_p1(6),
      O => \ave_3_reg_4082[1]_i_4_n_5\
    );
\ave_3_reg_4082[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(5),
      I1 => sext_ln468_2_fu_1902_p1(5),
      O => \ave_3_reg_4082[1]_i_5_n_5\
    );
\ave_3_reg_4082[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(4),
      I1 => sext_ln468_2_fu_1902_p1(4),
      O => \ave_3_reg_4082[1]_i_6_n_5\
    );
\ave_3_reg_4082[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(3),
      I1 => sext_ln468_2_fu_1902_p1(3),
      O => \ave_3_reg_4082[1]_i_7_n_5\
    );
\ave_3_reg_4082[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(2),
      I1 => sext_ln468_2_fu_1902_p1(2),
      O => \ave_3_reg_4082[1]_i_8_n_5\
    );
\ave_3_reg_4082[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(1),
      I1 => sext_ln468_2_fu_1902_p1(1),
      O => \ave_3_reg_4082[1]_i_9_n_5\
    );
\ave_3_reg_4082[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1686_p2(8),
      I1 => K_10_fu_1746_p2(8),
      O => \ave_3_reg_4082[8]_i_10_n_5\
    );
\ave_3_reg_4082[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_3_reg_4082_reg[8]_i_2_n_10\,
      I1 => \ave_3_reg_4082_reg[8]_i_8_n_10\,
      O => \ave_3_reg_4082[8]_i_3_n_5\
    );
\ave_3_reg_4082[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(9),
      I1 => sext_ln468_2_fu_1902_p1(9),
      O => \ave_3_reg_4082[8]_i_4_n_5\
    );
\ave_3_reg_4082[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1912_p1(8),
      I1 => sext_ln468_2_fu_1902_p1(8),
      O => \ave_3_reg_4082[8]_i_5_n_5\
    );
\ave_3_reg_4082[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\,
      I1 => \sext_ln465_reg_4013_reg[8]_i_1_n_11\,
      O => \ave_3_reg_4082[8]_i_6_n_5\
    );
\ave_3_reg_4082[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1622_p2(8),
      I1 => K_fu_1434_p2(8),
      O => \ave_3_reg_4082[8]_i_7_n_5\
    );
\ave_3_reg_4082[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln468_reg_4072_reg[8]_i_1_n_11\,
      I1 => \sext_ln468_1_reg_4077_reg[8]_i_1_n_11\,
      O => \ave_3_reg_4082[8]_i_9_n_5\
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(0),
      Q => ave_3_reg_4082_pp0_iter3_reg(0),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(10),
      Q => ave_3_reg_4082_pp0_iter3_reg(10),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(11),
      Q => ave_3_reg_4082_pp0_iter3_reg(11),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(1),
      Q => ave_3_reg_4082_pp0_iter3_reg(1),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(2),
      Q => ave_3_reg_4082_pp0_iter3_reg(2),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(3),
      Q => ave_3_reg_4082_pp0_iter3_reg(3),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(4),
      Q => ave_3_reg_4082_pp0_iter3_reg(4),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(5),
      Q => ave_3_reg_4082_pp0_iter3_reg(5),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(6),
      Q => ave_3_reg_4082_pp0_iter3_reg(6),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(7),
      Q => ave_3_reg_4082_pp0_iter3_reg(7),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(8),
      Q => ave_3_reg_4082_pp0_iter3_reg(8),
      R => '0'
    );
\ave_3_reg_4082_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4082(9),
      Q => ave_3_reg_4082_pp0_iter3_reg(9),
      R => '0'
    );
\ave_3_reg_4082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(0),
      Q => ave_3_reg_4082(0),
      R => '0'
    );
\ave_3_reg_4082_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(10),
      Q => ave_3_reg_4082(10),
      R => '0'
    );
\ave_3_reg_4082_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(11),
      Q => ave_3_reg_4082(11),
      R => '0'
    );
\ave_3_reg_4082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(1),
      Q => ave_3_reg_4082(1),
      R => '0'
    );
\ave_3_reg_4082_reg[1]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_reg_4082_reg[1]_i_1_n_5\,
      CO(6) => \ave_3_reg_4082_reg[1]_i_1_n_6\,
      CO(5) => \ave_3_reg_4082_reg[1]_i_1_n_7\,
      CO(4) => \ave_3_reg_4082_reg[1]_i_1_n_8\,
      CO(3) => \ave_3_reg_4082_reg[1]_i_1_n_9\,
      CO(2) => \ave_3_reg_4082_reg[1]_i_1_n_10\,
      CO(1) => \ave_3_reg_4082_reg[1]_i_1_n_11\,
      CO(0) => \ave_3_reg_4082_reg[1]_i_1_n_12\,
      DI(7 downto 0) => sext_ln468_3_fu_1912_p1(7 downto 0),
      O(7 downto 0) => ave_3_fu_1916_p2(7 downto 0),
      S(7) => \ave_3_reg_4082[1]_i_3_n_5\,
      S(6) => \ave_3_reg_4082[1]_i_4_n_5\,
      S(5) => \ave_3_reg_4082[1]_i_5_n_5\,
      S(4) => \ave_3_reg_4082[1]_i_6_n_5\,
      S(3) => \ave_3_reg_4082[1]_i_7_n_5\,
      S(2) => \ave_3_reg_4082[1]_i_8_n_5\,
      S(1) => \ave_3_reg_4082[1]_i_9_n_5\,
      S(0) => \ave_3_reg_4082[1]_i_10_n_5\
    );
\ave_3_reg_4082_reg[1]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_reg_4082_reg[1]_i_19_n_5\,
      CO(6) => \ave_3_reg_4082_reg[1]_i_19_n_6\,
      CO(5) => \ave_3_reg_4082_reg[1]_i_19_n_7\,
      CO(4) => \ave_3_reg_4082_reg[1]_i_19_n_8\,
      CO(3) => \ave_3_reg_4082_reg[1]_i_19_n_9\,
      CO(2) => \ave_3_reg_4082_reg[1]_i_19_n_10\,
      CO(1) => \ave_3_reg_4082_reg[1]_i_19_n_11\,
      CO(0) => \ave_3_reg_4082_reg[1]_i_19_n_12\,
      DI(7 downto 0) => K_8_fu_1686_p2(7 downto 0),
      O(7 downto 0) => sext_ln468_2_fu_1902_p1(7 downto 0),
      S(7) => \ave_3_reg_4082[1]_i_20_n_5\,
      S(6) => \ave_3_reg_4082[1]_i_21_n_5\,
      S(5) => \ave_3_reg_4082[1]_i_22_n_5\,
      S(4) => \ave_3_reg_4082[1]_i_23_n_5\,
      S(3) => \ave_3_reg_4082[1]_i_24_n_5\,
      S(2) => \ave_3_reg_4082[1]_i_25_n_5\,
      S(1) => \ave_3_reg_4082[1]_i_26_n_5\,
      S(0) => \ave_3_reg_4082[1]_i_27_n_5\
    );
\ave_3_reg_4082_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_reg_4082_reg[1]_i_2_n_5\,
      CO(6) => \ave_3_reg_4082_reg[1]_i_2_n_6\,
      CO(5) => \ave_3_reg_4082_reg[1]_i_2_n_7\,
      CO(4) => \ave_3_reg_4082_reg[1]_i_2_n_8\,
      CO(3) => \ave_3_reg_4082_reg[1]_i_2_n_9\,
      CO(2) => \ave_3_reg_4082_reg[1]_i_2_n_10\,
      CO(1) => \ave_3_reg_4082_reg[1]_i_2_n_11\,
      CO(0) => \ave_3_reg_4082_reg[1]_i_2_n_12\,
      DI(7 downto 0) => K_6_fu_1622_p2(7 downto 0),
      O(7 downto 0) => sext_ln468_3_fu_1912_p1(7 downto 0),
      S(7) => \ave_3_reg_4082[1]_i_11_n_5\,
      S(6) => \ave_3_reg_4082[1]_i_12_n_5\,
      S(5) => \ave_3_reg_4082[1]_i_13_n_5\,
      S(4) => \ave_3_reg_4082[1]_i_14_n_5\,
      S(3) => \ave_3_reg_4082[1]_i_15_n_5\,
      S(2) => \ave_3_reg_4082[1]_i_16_n_5\,
      S(1) => \ave_3_reg_4082[1]_i_17_n_5\,
      S(0) => \ave_3_reg_4082[1]_i_18_n_5\
    );
\ave_3_reg_4082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(2),
      Q => ave_3_reg_4082(2),
      R => '0'
    );
\ave_3_reg_4082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(3),
      Q => ave_3_reg_4082(3),
      R => '0'
    );
\ave_3_reg_4082_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(4),
      Q => ave_3_reg_4082(4),
      R => '0'
    );
\ave_3_reg_4082_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(5),
      Q => ave_3_reg_4082(5),
      R => '0'
    );
\ave_3_reg_4082_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(6),
      Q => ave_3_reg_4082(6),
      R => '0'
    );
\ave_3_reg_4082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(7),
      Q => ave_3_reg_4082(7),
      R => '0'
    );
\ave_3_reg_4082_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(8),
      Q => ave_3_reg_4082(8),
      R => '0'
    );
\ave_3_reg_4082_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_reg_4082_reg[1]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_3_reg_4082_reg[8]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_3_reg_4082_reg[8]_i_1_n_10\,
      CO(1) => \ave_3_reg_4082_reg[8]_i_1_n_11\,
      CO(0) => \ave_3_reg_4082_reg[8]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_3_reg_4082_reg[8]_i_2_n_10\,
      DI(1 downto 0) => sext_ln468_3_fu_1912_p1(9 downto 8),
      O(7 downto 4) => \NLW_ave_3_reg_4082_reg[8]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_3_fu_1916_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \ave_3_reg_4082[8]_i_3_n_5\,
      S(1) => \ave_3_reg_4082[8]_i_4_n_5\,
      S(0) => \ave_3_reg_4082[8]_i_5_n_5\
    );
\ave_3_reg_4082_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_reg_4082_reg[1]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_3_reg_4082_reg[8]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_3_reg_4082_reg[8]_i_2_n_10\,
      CO(1) => \NLW_ave_3_reg_4082_reg[8]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \ave_3_reg_4082_reg[8]_i_2_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\,
      DI(0) => K_6_fu_1622_p2(8),
      O(7 downto 2) => \NLW_ave_3_reg_4082_reg[8]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln468_3_fu_1912_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_3_reg_4082[8]_i_6_n_5\,
      S(0) => \ave_3_reg_4082[8]_i_7_n_5\
    );
\ave_3_reg_4082_reg[8]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_reg_4082_reg[1]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_3_reg_4082_reg[8]_i_8_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_3_reg_4082_reg[8]_i_8_n_10\,
      CO(1) => \NLW_ave_3_reg_4082_reg[8]_i_8_CO_UNCONNECTED\(1),
      CO(0) => \ave_3_reg_4082_reg[8]_i_8_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln468_reg_4072_reg[8]_i_1_n_11\,
      DI(0) => K_8_fu_1686_p2(8),
      O(7 downto 2) => \NLW_ave_3_reg_4082_reg[8]_i_8_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln468_2_fu_1902_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_3_reg_4082[8]_i_9_n_5\,
      S(0) => \ave_3_reg_4082[8]_i_10_n_5\
    );
\ave_3_reg_4082_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1916_p2(9),
      Q => ave_3_reg_4082(9),
      R => '0'
    );
\ave_reg_4023[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(8),
      I1 => K_6_fu_1622_p2(8),
      O => \ave_reg_4023[11]_i_10_n_5\
    );
\ave_reg_4023[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_reg_4023_reg[11]_i_2_n_10\,
      I1 => \ave_reg_4023_reg[11]_i_8_n_10\,
      O => \ave_reg_4023[11]_i_3_n_5\
    );
\ave_reg_4023[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(9),
      I1 => sext_ln465_4_fu_1802_p1(9),
      O => \ave_reg_4023[11]_i_4_n_5\
    );
\ave_reg_4023[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(8),
      I1 => sext_ln465_4_fu_1802_p1(8),
      O => \ave_reg_4023[11]_i_5_n_5\
    );
\ave_reg_4023[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln465_reg_4013_reg[8]_i_1_n_11\,
      I1 => \add_ln476_reg_4118_reg[10]_i_15_n_11\,
      O => \ave_reg_4023[11]_i_6_n_5\
    );
\ave_reg_4023[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(8),
      I1 => K_2_fu_1502_p2(8),
      O => \ave_reg_4023[11]_i_7_n_5\
    );
\ave_reg_4023[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln476_1_reg_4123_reg[10]_i_15_n_11\,
      I1 => \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\,
      O => \ave_reg_4023[11]_i_9_n_5\
    );
\ave_reg_4023[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(0),
      I1 => sext_ln465_4_fu_1802_p1(0),
      O => \ave_reg_4023[7]_i_10_n_5\
    );
\ave_reg_4023[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(7),
      I1 => K_2_fu_1502_p2(7),
      O => \ave_reg_4023[7]_i_11_n_5\
    );
\ave_reg_4023[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(6),
      I1 => K_2_fu_1502_p2(6),
      O => \ave_reg_4023[7]_i_12_n_5\
    );
\ave_reg_4023[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(5),
      I1 => K_2_fu_1502_p2(5),
      O => \ave_reg_4023[7]_i_13_n_5\
    );
\ave_reg_4023[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(4),
      I1 => K_2_fu_1502_p2(4),
      O => \ave_reg_4023[7]_i_14_n_5\
    );
\ave_reg_4023[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(3),
      I1 => K_2_fu_1502_p2(3),
      O => \ave_reg_4023[7]_i_15_n_5\
    );
\ave_reg_4023[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(2),
      I1 => K_2_fu_1502_p2(2),
      O => \ave_reg_4023[7]_i_16_n_5\
    );
\ave_reg_4023[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(1),
      I1 => K_2_fu_1502_p2(1),
      O => \ave_reg_4023[7]_i_17_n_5\
    );
\ave_reg_4023[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1434_p2(0),
      I1 => K_2_fu_1502_p2(0),
      O => \ave_reg_4023[7]_i_18_n_5\
    );
\ave_reg_4023[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(7),
      I1 => K_6_fu_1622_p2(7),
      O => \ave_reg_4023[7]_i_20_n_5\
    );
\ave_reg_4023[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(6),
      I1 => K_6_fu_1622_p2(6),
      O => \ave_reg_4023[7]_i_21_n_5\
    );
\ave_reg_4023[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(5),
      I1 => K_6_fu_1622_p2(5),
      O => \ave_reg_4023[7]_i_22_n_5\
    );
\ave_reg_4023[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(4),
      I1 => K_6_fu_1622_p2(4),
      O => \ave_reg_4023[7]_i_23_n_5\
    );
\ave_reg_4023[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(3),
      I1 => K_6_fu_1622_p2(3),
      O => \ave_reg_4023[7]_i_24_n_5\
    );
\ave_reg_4023[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(2),
      I1 => K_6_fu_1622_p2(2),
      O => \ave_reg_4023[7]_i_25_n_5\
    );
\ave_reg_4023[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(1),
      I1 => K_6_fu_1622_p2(1),
      O => \ave_reg_4023[7]_i_26_n_5\
    );
\ave_reg_4023[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1562_p2(0),
      I1 => K_6_fu_1622_p2(0),
      O => \ave_reg_4023[7]_i_27_n_5\
    );
\ave_reg_4023[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(7),
      I1 => sext_ln465_4_fu_1802_p1(7),
      O => \ave_reg_4023[7]_i_3_n_5\
    );
\ave_reg_4023[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(6),
      I1 => sext_ln465_4_fu_1802_p1(6),
      O => \ave_reg_4023[7]_i_4_n_5\
    );
\ave_reg_4023[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(5),
      I1 => sext_ln465_4_fu_1802_p1(5),
      O => \ave_reg_4023[7]_i_5_n_5\
    );
\ave_reg_4023[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(4),
      I1 => sext_ln465_4_fu_1802_p1(4),
      O => \ave_reg_4023[7]_i_6_n_5\
    );
\ave_reg_4023[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(3),
      I1 => sext_ln465_4_fu_1802_p1(3),
      O => \ave_reg_4023[7]_i_7_n_5\
    );
\ave_reg_4023[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(2),
      I1 => sext_ln465_4_fu_1802_p1(2),
      O => \ave_reg_4023[7]_i_8_n_5\
    );
\ave_reg_4023[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1812_p1(1),
      I1 => sext_ln465_4_fu_1802_p1(1),
      O => \ave_reg_4023[7]_i_9_n_5\
    );
\ave_reg_4023_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(0),
      Q => ave_reg_4023_pp0_iter3_reg(0),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(10),
      Q => ave_reg_4023_pp0_iter3_reg(10),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(11),
      Q => ave_reg_4023_pp0_iter3_reg(11),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(1),
      Q => ave_reg_4023_pp0_iter3_reg(1),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(2),
      Q => ave_reg_4023_pp0_iter3_reg(2),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(3),
      Q => ave_reg_4023_pp0_iter3_reg(3),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(4),
      Q => ave_reg_4023_pp0_iter3_reg(4),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(5),
      Q => ave_reg_4023_pp0_iter3_reg(5),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(6),
      Q => ave_reg_4023_pp0_iter3_reg(6),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(7),
      Q => ave_reg_4023_pp0_iter3_reg(7),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(8),
      Q => ave_reg_4023_pp0_iter3_reg(8),
      R => '0'
    );
\ave_reg_4023_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_reg_4023(9),
      Q => ave_reg_4023_pp0_iter3_reg(9),
      R => '0'
    );
\ave_reg_4023_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(0),
      Q => ave_reg_4023(0),
      R => '0'
    );
\ave_reg_4023_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(10),
      Q => ave_reg_4023(10),
      R => '0'
    );
\ave_reg_4023_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(11),
      Q => ave_reg_4023(11),
      R => '0'
    );
\ave_reg_4023_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_reg_4023_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_reg_4023_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_reg_4023_reg[11]_i_1_n_10\,
      CO(1) => \ave_reg_4023_reg[11]_i_1_n_11\,
      CO(0) => \ave_reg_4023_reg[11]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_reg_4023_reg[11]_i_2_n_10\,
      DI(1 downto 0) => sext_ln465_5_fu_1812_p1(9 downto 8),
      O(7 downto 4) => \NLW_ave_reg_4023_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_fu_1816_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \ave_reg_4023[11]_i_3_n_5\,
      S(1) => \ave_reg_4023[11]_i_4_n_5\,
      S(0) => \ave_reg_4023[11]_i_5_n_5\
    );
\ave_reg_4023_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_reg_4023_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_reg_4023_reg[11]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_reg_4023_reg[11]_i_2_n_10\,
      CO(1) => \NLW_ave_reg_4023_reg[11]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \ave_reg_4023_reg[11]_i_2_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln465_reg_4013_reg[8]_i_1_n_11\,
      DI(0) => K_fu_1434_p2(8),
      O(7 downto 2) => \NLW_ave_reg_4023_reg[11]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln465_5_fu_1812_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_reg_4023[11]_i_6_n_5\,
      S(0) => \ave_reg_4023[11]_i_7_n_5\
    );
\ave_reg_4023_reg[11]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_reg_4023_reg[7]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_reg_4023_reg[11]_i_8_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_reg_4023_reg[11]_i_8_n_10\,
      CO(1) => \NLW_ave_reg_4023_reg[11]_i_8_CO_UNCONNECTED\(1),
      CO(0) => \ave_reg_4023_reg[11]_i_8_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln476_1_reg_4123_reg[10]_i_15_n_11\,
      DI(0) => K_4_fu_1562_p2(8),
      O(7 downto 2) => \NLW_ave_reg_4023_reg[11]_i_8_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln465_4_fu_1802_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_reg_4023[11]_i_9_n_5\,
      S(0) => \ave_reg_4023[11]_i_10_n_5\
    );
\ave_reg_4023_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(1),
      Q => ave_reg_4023(1),
      R => '0'
    );
\ave_reg_4023_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(2),
      Q => ave_reg_4023(2),
      R => '0'
    );
\ave_reg_4023_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(3),
      Q => ave_reg_4023(3),
      R => '0'
    );
\ave_reg_4023_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(4),
      Q => ave_reg_4023(4),
      R => '0'
    );
\ave_reg_4023_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(5),
      Q => ave_reg_4023(5),
      R => '0'
    );
\ave_reg_4023_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(6),
      Q => ave_reg_4023(6),
      R => '0'
    );
\ave_reg_4023_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(7),
      Q => ave_reg_4023(7),
      R => '0'
    );
\ave_reg_4023_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_reg_4023_reg[7]_i_1_n_5\,
      CO(6) => \ave_reg_4023_reg[7]_i_1_n_6\,
      CO(5) => \ave_reg_4023_reg[7]_i_1_n_7\,
      CO(4) => \ave_reg_4023_reg[7]_i_1_n_8\,
      CO(3) => \ave_reg_4023_reg[7]_i_1_n_9\,
      CO(2) => \ave_reg_4023_reg[7]_i_1_n_10\,
      CO(1) => \ave_reg_4023_reg[7]_i_1_n_11\,
      CO(0) => \ave_reg_4023_reg[7]_i_1_n_12\,
      DI(7 downto 0) => sext_ln465_5_fu_1812_p1(7 downto 0),
      O(7 downto 0) => ave_fu_1816_p2(7 downto 0),
      S(7) => \ave_reg_4023[7]_i_3_n_5\,
      S(6) => \ave_reg_4023[7]_i_4_n_5\,
      S(5) => \ave_reg_4023[7]_i_5_n_5\,
      S(4) => \ave_reg_4023[7]_i_6_n_5\,
      S(3) => \ave_reg_4023[7]_i_7_n_5\,
      S(2) => \ave_reg_4023[7]_i_8_n_5\,
      S(1) => \ave_reg_4023[7]_i_9_n_5\,
      S(0) => \ave_reg_4023[7]_i_10_n_5\
    );
\ave_reg_4023_reg[7]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_reg_4023_reg[7]_i_19_n_5\,
      CO(6) => \ave_reg_4023_reg[7]_i_19_n_6\,
      CO(5) => \ave_reg_4023_reg[7]_i_19_n_7\,
      CO(4) => \ave_reg_4023_reg[7]_i_19_n_8\,
      CO(3) => \ave_reg_4023_reg[7]_i_19_n_9\,
      CO(2) => \ave_reg_4023_reg[7]_i_19_n_10\,
      CO(1) => \ave_reg_4023_reg[7]_i_19_n_11\,
      CO(0) => \ave_reg_4023_reg[7]_i_19_n_12\,
      DI(7 downto 0) => K_4_fu_1562_p2(7 downto 0),
      O(7 downto 0) => sext_ln465_4_fu_1802_p1(7 downto 0),
      S(7) => \ave_reg_4023[7]_i_20_n_5\,
      S(6) => \ave_reg_4023[7]_i_21_n_5\,
      S(5) => \ave_reg_4023[7]_i_22_n_5\,
      S(4) => \ave_reg_4023[7]_i_23_n_5\,
      S(3) => \ave_reg_4023[7]_i_24_n_5\,
      S(2) => \ave_reg_4023[7]_i_25_n_5\,
      S(1) => \ave_reg_4023[7]_i_26_n_5\,
      S(0) => \ave_reg_4023[7]_i_27_n_5\
    );
\ave_reg_4023_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_reg_4023_reg[7]_i_2_n_5\,
      CO(6) => \ave_reg_4023_reg[7]_i_2_n_6\,
      CO(5) => \ave_reg_4023_reg[7]_i_2_n_7\,
      CO(4) => \ave_reg_4023_reg[7]_i_2_n_8\,
      CO(3) => \ave_reg_4023_reg[7]_i_2_n_9\,
      CO(2) => \ave_reg_4023_reg[7]_i_2_n_10\,
      CO(1) => \ave_reg_4023_reg[7]_i_2_n_11\,
      CO(0) => \ave_reg_4023_reg[7]_i_2_n_12\,
      DI(7 downto 0) => K_fu_1434_p2(7 downto 0),
      O(7 downto 0) => sext_ln465_5_fu_1812_p1(7 downto 0),
      S(7) => \ave_reg_4023[7]_i_11_n_5\,
      S(6) => \ave_reg_4023[7]_i_12_n_5\,
      S(5) => \ave_reg_4023[7]_i_13_n_5\,
      S(4) => \ave_reg_4023[7]_i_14_n_5\,
      S(3) => \ave_reg_4023[7]_i_15_n_5\,
      S(2) => \ave_reg_4023[7]_i_16_n_5\,
      S(1) => \ave_reg_4023[7]_i_17_n_5\,
      S(0) => \ave_reg_4023[7]_i_18_n_5\
    );
\ave_reg_4023_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(8),
      Q => ave_reg_4023(8),
      R => '0'
    );
\ave_reg_4023_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_fu_1816_p2(9),
      Q => ave_reg_4023(9),
      R => '0'
    );
\cmp147_reg_3848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => \cmp147_reg_3848_reg_n_5_[0]\,
      R => '0'
    );
\cmp147_reg_3848_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_153,
      Q => \cmp147_reg_3848_reg[0]_rep_n_5\,
      R => '0'
    );
\empty_126_fu_232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_22,
      Q => \empty_126_fu_232_reg_n_5_[0]\,
      R => '0'
    );
\empty_126_fu_232_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_21,
      Q => \empty_126_fu_232_reg_n_5_[1]\,
      R => '0'
    );
\empty_126_fu_232_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_20,
      Q => \empty_126_fu_232_reg_n_5_[2]\,
      R => '0'
    );
\empty_126_fu_232_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_19,
      Q => \empty_126_fu_232_reg_n_5_[3]\,
      R => '0'
    );
\empty_126_fu_232_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_18,
      Q => \empty_126_fu_232_reg_n_5_[4]\,
      R => '0'
    );
\empty_126_fu_232_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_17,
      Q => \empty_126_fu_232_reg_n_5_[5]\,
      R => '0'
    );
\empty_126_fu_232_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_16,
      Q => \empty_126_fu_232_reg_n_5_[6]\,
      R => '0'
    );
\empty_126_fu_232_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_3_U_n_15,
      Q => \empty_126_fu_232_reg_n_5_[7]\,
      R => '0'
    );
\empty_127_fu_236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_20,
      Q => zext_ln460_fu_1728_p1(1),
      R => '0'
    );
\empty_127_fu_236_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_19,
      Q => zext_ln460_fu_1728_p1(2),
      R => '0'
    );
\empty_127_fu_236_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_18,
      Q => zext_ln460_fu_1728_p1(3),
      R => '0'
    );
\empty_127_fu_236_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_17,
      Q => zext_ln460_fu_1728_p1(4),
      R => '0'
    );
\empty_127_fu_236_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_16,
      Q => zext_ln460_fu_1728_p1(5),
      R => '0'
    );
\empty_127_fu_236_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_15,
      Q => zext_ln460_fu_1728_p1(6),
      R => '0'
    );
\empty_127_fu_236_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_14,
      Q => zext_ln460_fu_1728_p1(7),
      R => '0'
    );
\empty_127_fu_236_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_2_U_n_13,
      Q => zext_ln460_fu_1728_p1(8),
      R => '0'
    );
\empty_128_fu_240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_21,
      Q => empty_128_fu_240(0),
      R => '0'
    );
\empty_128_fu_240_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_20,
      Q => empty_128_fu_240(1),
      R => '0'
    );
\empty_128_fu_240_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_19,
      Q => empty_128_fu_240(2),
      R => '0'
    );
\empty_128_fu_240_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_18,
      Q => empty_128_fu_240(3),
      R => '0'
    );
\empty_128_fu_240_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_17,
      Q => empty_128_fu_240(4),
      R => '0'
    );
\empty_128_fu_240_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_16,
      Q => empty_128_fu_240(5),
      R => '0'
    );
\empty_128_fu_240_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_15,
      Q => empty_128_fu_240(6),
      R => '0'
    );
\empty_128_fu_240_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_1_U_n_14,
      Q => empty_128_fu_240(7),
      R => '0'
    );
\empty_129_fu_244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_20,
      Q => zext_ln458_fu_1668_p1(1),
      R => '0'
    );
\empty_129_fu_244_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_19,
      Q => zext_ln458_fu_1668_p1(2),
      R => '0'
    );
\empty_129_fu_244_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_18,
      Q => zext_ln458_fu_1668_p1(3),
      R => '0'
    );
\empty_129_fu_244_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_17,
      Q => zext_ln458_fu_1668_p1(4),
      R => '0'
    );
\empty_129_fu_244_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_16,
      Q => zext_ln458_fu_1668_p1(5),
      R => '0'
    );
\empty_129_fu_244_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_15,
      Q => zext_ln458_fu_1668_p1(6),
      R => '0'
    );
\empty_129_fu_244_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_14,
      Q => zext_ln458_fu_1668_p1(7),
      R => '0'
    );
\empty_129_fu_244_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => linebuf_yuv_U_n_13,
      Q => zext_ln458_fu_1668_p1(8),
      R => '0'
    );
\empty_130_fu_248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => \empty_130_fu_248__0\(0),
      R => '0'
    );
\empty_130_fu_248_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => \empty_130_fu_248__0\(1),
      R => '0'
    );
\empty_130_fu_248_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => \empty_130_fu_248__0\(2),
      R => '0'
    );
\empty_130_fu_248_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => \empty_130_fu_248__0\(3),
      R => '0'
    );
\empty_130_fu_248_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => \empty_130_fu_248__0\(4),
      R => '0'
    );
\empty_130_fu_248_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => \empty_130_fu_248__0\(5),
      R => '0'
    );
\empty_130_fu_248_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => \empty_130_fu_248__0\(6),
      R => '0'
    );
\empty_130_fu_248_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_161,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => \empty_130_fu_248__0\(7),
      R => '0'
    );
\empty_131_fu_252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => \empty_131_fu_252_reg_n_5_[0]\,
      R => '0'
    );
\empty_131_fu_252_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => \empty_131_fu_252_reg_n_5_[1]\,
      R => '0'
    );
\empty_131_fu_252_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => \empty_131_fu_252_reg_n_5_[2]\,
      R => '0'
    );
\empty_131_fu_252_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => \empty_131_fu_252_reg_n_5_[3]\,
      R => '0'
    );
\empty_131_fu_252_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => \empty_131_fu_252_reg_n_5_[4]\,
      R => '0'
    );
\empty_131_fu_252_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => \empty_131_fu_252_reg_n_5_[5]\,
      R => '0'
    );
\empty_131_fu_252_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => \empty_131_fu_252_reg_n_5_[6]\,
      R => '0'
    );
\empty_131_fu_252_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => \empty_131_fu_252_reg_n_5_[7]\,
      R => '0'
    );
\empty_132_fu_256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => empty_132_fu_256(0),
      R => '0'
    );
\empty_132_fu_256_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => empty_132_fu_256(1),
      R => '0'
    );
\empty_132_fu_256_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => empty_132_fu_256(2),
      R => '0'
    );
\empty_132_fu_256_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => empty_132_fu_256(3),
      R => '0'
    );
\empty_132_fu_256_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => empty_132_fu_256(4),
      R => '0'
    );
\empty_132_fu_256_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => empty_132_fu_256(5),
      R => '0'
    );
\empty_132_fu_256_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => empty_132_fu_256(6),
      R => '0'
    );
\empty_132_fu_256_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => empty_132_fu_256(7),
      R => '0'
    );
\empty_133_fu_260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => empty_133_fu_260(0),
      R => '0'
    );
\empty_133_fu_260_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => empty_133_fu_260(1),
      R => '0'
    );
\empty_133_fu_260_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => empty_133_fu_260(2),
      R => '0'
    );
\empty_133_fu_260_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => empty_133_fu_260(3),
      R => '0'
    );
\empty_133_fu_260_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => empty_133_fu_260(4),
      R => '0'
    );
\empty_133_fu_260_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => empty_133_fu_260(5),
      R => '0'
    );
\empty_133_fu_260_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => empty_133_fu_260(6),
      R => '0'
    );
\empty_133_fu_260_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => empty_133_fu_260(7),
      R => '0'
    );
\empty_134_fu_264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => empty_134_fu_264(0),
      R => '0'
    );
\empty_134_fu_264_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => empty_134_fu_264(1),
      R => '0'
    );
\empty_134_fu_264_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => empty_134_fu_264(2),
      R => '0'
    );
\empty_134_fu_264_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => empty_134_fu_264(3),
      R => '0'
    );
\empty_134_fu_264_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => empty_134_fu_264(4),
      R => '0'
    );
\empty_134_fu_264_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => empty_134_fu_264(5),
      R => '0'
    );
\empty_134_fu_264_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => empty_134_fu_264(6),
      R => '0'
    );
\empty_134_fu_264_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => empty_134_fu_264(7),
      R => '0'
    );
\empty_135_fu_268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => empty_135_fu_268(0),
      R => '0'
    );
\empty_135_fu_268_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => empty_135_fu_268(1),
      R => '0'
    );
\empty_135_fu_268_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => empty_135_fu_268(2),
      R => '0'
    );
\empty_135_fu_268_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => empty_135_fu_268(3),
      R => '0'
    );
\empty_135_fu_268_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => empty_135_fu_268(4),
      R => '0'
    );
\empty_135_fu_268_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => empty_135_fu_268(5),
      R => '0'
    );
\empty_135_fu_268_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => empty_135_fu_268(6),
      R => '0'
    );
\empty_135_fu_268_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => empty_135_fu_268(7),
      R => '0'
    );
\empty_136_fu_272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => empty_136_fu_272(0),
      R => '0'
    );
\empty_136_fu_272_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => empty_136_fu_272(1),
      R => '0'
    );
\empty_136_fu_272_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => empty_136_fu_272(2),
      R => '0'
    );
\empty_136_fu_272_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => empty_136_fu_272(3),
      R => '0'
    );
\empty_136_fu_272_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => empty_136_fu_272(4),
      R => '0'
    );
\empty_136_fu_272_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => empty_136_fu_272(5),
      R => '0'
    );
\empty_136_fu_272_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => empty_136_fu_272(6),
      R => '0'
    );
\empty_136_fu_272_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => empty_136_fu_272(7),
      R => '0'
    );
\empty_137_fu_276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => empty_137_fu_276(0),
      R => '0'
    );
\empty_137_fu_276_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => empty_137_fu_276(1),
      R => '0'
    );
\empty_137_fu_276_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => empty_137_fu_276(2),
      R => '0'
    );
\empty_137_fu_276_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => empty_137_fu_276(3),
      R => '0'
    );
\empty_137_fu_276_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => empty_137_fu_276(4),
      R => '0'
    );
\empty_137_fu_276_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => empty_137_fu_276(5),
      R => '0'
    );
\empty_137_fu_276_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => empty_137_fu_276(6),
      R => '0'
    );
\empty_137_fu_276_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => empty_137_fu_276(7),
      R => '0'
    );
\empty_138_fu_280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => empty_138_fu_280(0),
      R => '0'
    );
\empty_138_fu_280_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => empty_138_fu_280(1),
      R => '0'
    );
\empty_138_fu_280_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => empty_138_fu_280(2),
      R => '0'
    );
\empty_138_fu_280_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => empty_138_fu_280(3),
      R => '0'
    );
\empty_138_fu_280_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => empty_138_fu_280(4),
      R => '0'
    );
\empty_138_fu_280_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => empty_138_fu_280(5),
      R => '0'
    );
\empty_138_fu_280_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => empty_138_fu_280(6),
      R => '0'
    );
\empty_138_fu_280_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => empty_138_fu_280(7),
      R => '0'
    );
\empty_139_fu_284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_135,
      Q => empty_139_fu_284(0),
      R => '0'
    );
\empty_139_fu_284_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_134,
      Q => empty_139_fu_284(1),
      R => '0'
    );
\empty_139_fu_284_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_133,
      Q => empty_139_fu_284(2),
      R => '0'
    );
\empty_139_fu_284_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_132,
      Q => empty_139_fu_284(3),
      R => '0'
    );
\empty_139_fu_284_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_131,
      Q => empty_139_fu_284(4),
      R => '0'
    );
\empty_139_fu_284_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => empty_139_fu_284(5),
      R => '0'
    );
\empty_139_fu_284_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => empty_139_fu_284(6),
      R => '0'
    );
\empty_139_fu_284_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => empty_139_fu_284(7),
      R => '0'
    );
\empty_140_fu_288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => empty_140_fu_288(0),
      R => '0'
    );
\empty_140_fu_288_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => empty_140_fu_288(1),
      R => '0'
    );
\empty_140_fu_288_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => empty_140_fu_288(2),
      R => '0'
    );
\empty_140_fu_288_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => empty_140_fu_288(3),
      R => '0'
    );
\empty_140_fu_288_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => empty_140_fu_288(4),
      R => '0'
    );
\empty_140_fu_288_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => empty_140_fu_288(5),
      R => '0'
    );
\empty_140_fu_288_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => empty_140_fu_288(6),
      R => '0'
    );
\empty_140_fu_288_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => empty_140_fu_288(7),
      R => '0'
    );
\empty_141_fu_292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => empty_141_fu_292(0),
      R => '0'
    );
\empty_141_fu_292_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => empty_141_fu_292(1),
      R => '0'
    );
\empty_141_fu_292_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => empty_141_fu_292(2),
      R => '0'
    );
\empty_141_fu_292_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => empty_141_fu_292(3),
      R => '0'
    );
\empty_141_fu_292_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => empty_141_fu_292(4),
      R => '0'
    );
\empty_141_fu_292_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => empty_141_fu_292(5),
      R => '0'
    );
\empty_141_fu_292_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => empty_141_fu_292(6),
      R => '0'
    );
\empty_141_fu_292_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => empty_141_fu_292(7),
      R => '0'
    );
\empty_142_fu_296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => empty_142_fu_296(0),
      R => '0'
    );
\empty_142_fu_296_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => empty_142_fu_296(1),
      R => '0'
    );
\empty_142_fu_296_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => empty_142_fu_296(2),
      R => '0'
    );
\empty_142_fu_296_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => empty_142_fu_296(3),
      R => '0'
    );
\empty_142_fu_296_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => empty_142_fu_296(4),
      R => '0'
    );
\empty_142_fu_296_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => empty_142_fu_296(5),
      R => '0'
    );
\empty_142_fu_296_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => empty_142_fu_296(6),
      R => '0'
    );
\empty_142_fu_296_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => empty_142_fu_296(7),
      R => '0'
    );
\empty_143_fu_300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => empty_143_fu_300(0),
      R => '0'
    );
\empty_143_fu_300_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => empty_143_fu_300(1),
      R => '0'
    );
\empty_143_fu_300_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => empty_143_fu_300(2),
      R => '0'
    );
\empty_143_fu_300_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => empty_143_fu_300(3),
      R => '0'
    );
\empty_143_fu_300_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => empty_143_fu_300(4),
      R => '0'
    );
\empty_143_fu_300_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => empty_143_fu_300(5),
      R => '0'
    );
\empty_143_fu_300_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => empty_143_fu_300(6),
      R => '0'
    );
\empty_143_fu_300_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => empty_143_fu_300(7),
      R => '0'
    );
\empty_144_fu_304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => empty_144_fu_304(0),
      R => '0'
    );
\empty_144_fu_304_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => empty_144_fu_304(1),
      R => '0'
    );
\empty_144_fu_304_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => empty_144_fu_304(2),
      R => '0'
    );
\empty_144_fu_304_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => empty_144_fu_304(3),
      R => '0'
    );
\empty_144_fu_304_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => empty_144_fu_304(4),
      R => '0'
    );
\empty_144_fu_304_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => empty_144_fu_304(5),
      R => '0'
    );
\empty_144_fu_304_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => empty_144_fu_304(6),
      R => '0'
    );
\empty_144_fu_304_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => empty_144_fu_304(7),
      R => '0'
    );
\empty_145_fu_308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => \empty_145_fu_308__0\(0),
      R => '0'
    );
\empty_145_fu_308_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => \empty_145_fu_308__0\(1),
      R => '0'
    );
\empty_145_fu_308_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => \empty_145_fu_308__0\(2),
      R => '0'
    );
\empty_145_fu_308_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => \empty_145_fu_308__0\(3),
      R => '0'
    );
\empty_145_fu_308_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => \empty_145_fu_308__0\(4),
      R => '0'
    );
\empty_145_fu_308_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => \empty_145_fu_308__0\(5),
      R => '0'
    );
\empty_145_fu_308_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => \empty_145_fu_308__0\(6),
      R => '0'
    );
\empty_145_fu_308_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_162,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => \empty_145_fu_308__0\(7),
      R => '0'
    );
\empty_146_reg_651[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_0,
      I3 => \empty_130_fu_248__0\(0),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[0]_i_1_n_5\
    );
\empty_146_reg_651[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_1,
      I3 => \empty_130_fu_248__0\(1),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[1]_i_1_n_5\
    );
\empty_146_reg_651[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_2,
      I3 => \empty_130_fu_248__0\(2),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[2]_i_1_n_5\
    );
\empty_146_reg_651[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_3,
      I3 => \empty_130_fu_248__0\(3),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[3]_i_1_n_5\
    );
\empty_146_reg_651[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_4,
      I3 => \empty_130_fu_248__0\(4),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[4]_i_1_n_5\
    );
\empty_146_reg_651[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_5,
      I3 => \empty_130_fu_248__0\(5),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[5]_i_1_n_5\
    );
\empty_146_reg_651[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_6,
      I3 => \empty_130_fu_248__0\(6),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[6]_i_1_n_5\
    );
\empty_146_reg_651[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_7,
      I3 => \empty_130_fu_248__0\(7),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_146_reg_651[7]_i_1_n_5\
    );
\empty_146_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[0]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(1),
      R => '0'
    );
\empty_146_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[1]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(2),
      R => '0'
    );
\empty_146_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[2]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(3),
      R => '0'
    );
\empty_146_reg_651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[3]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(4),
      R => '0'
    );
\empty_146_reg_651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[4]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(5),
      R => '0'
    );
\empty_146_reg_651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[5]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(6),
      R => '0'
    );
\empty_146_reg_651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[6]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(7),
      R => '0'
    );
\empty_146_reg_651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_146_reg_651[7]_i_1_n_5\,
      Q => zext_ln457_fu_1636_p1(8),
      R => '0'
    );
\empty_147_reg_661[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_0,
      I3 => \empty_145_fu_308__0\(0),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[0]_i_1_n_5\
    );
\empty_147_reg_661[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_1,
      I3 => \empty_145_fu_308__0\(1),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[1]_i_1_n_5\
    );
\empty_147_reg_661[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_2,
      I3 => \empty_145_fu_308__0\(2),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[2]_i_1_n_5\
    );
\empty_147_reg_661[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_3,
      I3 => \empty_145_fu_308__0\(3),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[3]_i_1_n_5\
    );
\empty_147_reg_661[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_4,
      I3 => \empty_145_fu_308__0\(4),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[4]_i_1_n_5\
    );
\empty_147_reg_661[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_5,
      I3 => \empty_145_fu_308__0\(5),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[5]_i_1_n_5\
    );
\empty_147_reg_661[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_6,
      I3 => \empty_145_fu_308__0\(6),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[6]_i_1_n_5\
    );
\empty_147_reg_661[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_7,
      I3 => \empty_145_fu_308__0\(7),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_147_reg_661[7]_i_1_n_5\
    );
\empty_147_reg_661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[0]_i_1_n_5\,
      Q => empty_147_reg_661(0),
      R => '0'
    );
\empty_147_reg_661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[1]_i_1_n_5\,
      Q => empty_147_reg_661(1),
      R => '0'
    );
\empty_147_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[2]_i_1_n_5\,
      Q => empty_147_reg_661(2),
      R => '0'
    );
\empty_147_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[3]_i_1_n_5\,
      Q => empty_147_reg_661(3),
      R => '0'
    );
\empty_147_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[4]_i_1_n_5\,
      Q => empty_147_reg_661(4),
      R => '0'
    );
\empty_147_reg_661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[5]_i_1_n_5\,
      Q => empty_147_reg_661(5),
      R => '0'
    );
\empty_147_reg_661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[6]_i_1_n_5\,
      Q => empty_147_reg_661(6),
      R => '0'
    );
\empty_147_reg_661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_147_reg_661[7]_i_1_n_5\,
      Q => empty_147_reg_661(7),
      R => '0'
    );
\empty_149_reg_671[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_0,
      I3 => empty_144_fu_304(0),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[0]_i_1_n_5\
    );
\empty_149_reg_671[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_1,
      I3 => empty_144_fu_304(1),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[1]_i_1_n_5\
    );
\empty_149_reg_671[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_2,
      I3 => empty_144_fu_304(2),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[2]_i_1_n_5\
    );
\empty_149_reg_671[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_3,
      I3 => empty_144_fu_304(3),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[3]_i_1_n_5\
    );
\empty_149_reg_671[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_4,
      I3 => empty_144_fu_304(4),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[4]_i_1_n_5\
    );
\empty_149_reg_671[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_5,
      I3 => empty_144_fu_304(5),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[5]_i_1_n_5\
    );
\empty_149_reg_671[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_6,
      I3 => empty_144_fu_304(6),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[6]_i_1_n_5\
    );
\empty_149_reg_671[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1E0FF00"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => icmp_ln328_reg_3820,
      I2 => ram_reg_bram_0_7,
      I3 => empty_144_fu_304(7),
      I4 => \cmp147_reg_3848_reg[0]_rep_n_5\,
      O => \empty_149_reg_671[7]_i_1_n_5\
    );
\empty_149_reg_671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[0]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(1),
      R => '0'
    );
\empty_149_reg_671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[1]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(2),
      R => '0'
    );
\empty_149_reg_671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[2]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(3),
      R => '0'
    );
\empty_149_reg_671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[3]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(4),
      R => '0'
    );
\empty_149_reg_671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[4]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(5),
      R => '0'
    );
\empty_149_reg_671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[5]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(6),
      R => '0'
    );
\empty_149_reg_671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[6]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(7),
      R => '0'
    );
\empty_149_reg_671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => \empty_149_reg_671[7]_i_1_n_5\,
      Q => zext_ln455_fu_1576_p1(8),
      R => '0'
    );
\empty_151_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_36,
      Q => zext_ln456_fu_1612_p1(1),
      R => '0'
    );
\empty_151_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_35,
      Q => zext_ln456_fu_1612_p1(2),
      R => '0'
    );
\empty_151_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_34,
      Q => zext_ln456_fu_1612_p1(3),
      R => '0'
    );
\empty_151_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_33,
      Q => zext_ln456_fu_1612_p1(4),
      R => '0'
    );
\empty_151_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_32,
      Q => zext_ln456_fu_1612_p1(5),
      R => '0'
    );
\empty_151_reg_690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_31,
      Q => zext_ln456_fu_1612_p1(6),
      R => '0'
    );
\empty_151_reg_690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_30,
      Q => zext_ln456_fu_1612_p1(7),
      R => '0'
    );
\empty_151_reg_690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_U_n_29,
      Q => zext_ln456_fu_1612_p1(8),
      R => '0'
    );
\empty_154_reg_709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_53,
      Q => zext_ln459_fu_1700_p1(1),
      R => '0'
    );
\empty_154_reg_709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_52,
      Q => zext_ln459_fu_1700_p1(2),
      R => '0'
    );
\empty_154_reg_709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_51,
      Q => zext_ln459_fu_1700_p1(3),
      R => '0'
    );
\empty_154_reg_709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_50,
      Q => zext_ln459_fu_1700_p1(4),
      R => '0'
    );
\empty_154_reg_709_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_49,
      Q => zext_ln459_fu_1700_p1(5),
      R => '0'
    );
\empty_154_reg_709_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_48,
      Q => zext_ln459_fu_1700_p1(6),
      R => '0'
    );
\empty_154_reg_709_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_47,
      Q => zext_ln459_fu_1700_p1(7),
      R => '0'
    );
\empty_154_reg_709_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_46,
      Q => zext_ln459_fu_1700_p1(8),
      R => '0'
    );
\empty_156_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_61,
      Q => zext_ln453_fu_1516_p1(1),
      R => '0'
    );
\empty_156_reg_729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_60,
      Q => zext_ln453_fu_1516_p1(2),
      R => '0'
    );
\empty_156_reg_729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_59,
      Q => zext_ln453_fu_1516_p1(3),
      R => '0'
    );
\empty_156_reg_729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_58,
      Q => zext_ln453_fu_1516_p1(4),
      R => '0'
    );
\empty_156_reg_729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_57,
      Q => zext_ln453_fu_1516_p1(5),
      R => '0'
    );
\empty_156_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_56,
      Q => zext_ln453_fu_1516_p1(6),
      R => '0'
    );
\empty_156_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_55,
      Q => zext_ln453_fu_1516_p1(7),
      R => '0'
    );
\empty_156_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_54,
      Q => zext_ln453_fu_1516_p1(8),
      R => '0'
    );
\empty_158_reg_748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_44,
      Q => zext_ln450_fu_1408_p1(1),
      R => '0'
    );
\empty_158_reg_748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_43,
      Q => zext_ln450_fu_1408_p1(2),
      R => '0'
    );
\empty_158_reg_748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_42,
      Q => zext_ln450_fu_1408_p1(3),
      R => '0'
    );
\empty_158_reg_748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_41,
      Q => zext_ln450_fu_1408_p1(4),
      R => '0'
    );
\empty_158_reg_748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_40,
      Q => zext_ln450_fu_1408_p1(5),
      R => '0'
    );
\empty_158_reg_748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_39,
      Q => zext_ln450_fu_1408_p1(6),
      R => '0'
    );
\empty_158_reg_748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_38,
      Q => zext_ln450_fu_1408_p1(7),
      R => '0'
    );
\empty_158_reg_748_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_2_U_n_37,
      Q => zext_ln450_fu_1408_p1(8),
      R => '0'
    );
\empty_161_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_55,
      Q => zext_ln461_fu_1760_p1(1),
      R => '0'
    );
\empty_161_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_54,
      Q => zext_ln461_fu_1760_p1(2),
      R => '0'
    );
\empty_161_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_53,
      Q => zext_ln461_fu_1760_p1(3),
      R => '0'
    );
\empty_161_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_52,
      Q => zext_ln461_fu_1760_p1(4),
      R => '0'
    );
\empty_161_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_51,
      Q => zext_ln461_fu_1760_p1(5),
      R => '0'
    );
\empty_161_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_50,
      Q => zext_ln461_fu_1760_p1(6),
      R => '0'
    );
\empty_161_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_49,
      Q => zext_ln461_fu_1760_p1(7),
      R => '0'
    );
\empty_161_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_48,
      Q => zext_ln461_fu_1760_p1(8),
      R => '0'
    );
\empty_162_reg_777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_39,
      Q => empty_162_reg_777(0),
      R => '0'
    );
\empty_162_reg_777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_38,
      Q => empty_162_reg_777(1),
      R => '0'
    );
\empty_162_reg_777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_37,
      Q => empty_162_reg_777(2),
      R => '0'
    );
\empty_162_reg_777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_36,
      Q => empty_162_reg_777(3),
      R => '0'
    );
\empty_162_reg_777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_35,
      Q => empty_162_reg_777(4),
      R => '0'
    );
\empty_162_reg_777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_34,
      Q => empty_162_reg_777(5),
      R => '0'
    );
\empty_162_reg_777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_33,
      Q => empty_162_reg_777(6),
      R => '0'
    );
\empty_162_reg_777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_32,
      Q => empty_162_reg_777(7),
      R => '0'
    );
\empty_164_reg_787_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_47,
      Q => zext_ln451_fu_1448_p1(1),
      R => '0'
    );
\empty_164_reg_787_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_46,
      Q => zext_ln451_fu_1448_p1(2),
      R => '0'
    );
\empty_164_reg_787_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_45,
      Q => zext_ln451_fu_1448_p1(3),
      R => '0'
    );
\empty_164_reg_787_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_44,
      Q => zext_ln451_fu_1448_p1(4),
      R => '0'
    );
\empty_164_reg_787_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_43,
      Q => zext_ln451_fu_1448_p1(5),
      R => '0'
    );
\empty_164_reg_787_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_42,
      Q => zext_ln451_fu_1448_p1(6),
      R => '0'
    );
\empty_164_reg_787_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_41,
      Q => zext_ln451_fu_1448_p1(7),
      R => '0'
    );
\empty_164_reg_787_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_3_U_n_40,
      Q => zext_ln451_fu_1448_p1(8),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_12
     port map (
      CO(0) => icmp_ln318_fu_954_p2,
      D(7) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_10,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      DOUTBDOUT(7 downto 0) => linebuf_yuv_2_q1(7 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_161,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_163,
      \ap_CS_fsm_reg[1]\ => \^ap_loop_exit_ready_pp0_iter8_reg\,
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => flow_control_loop_pipe_sequential_init_U_n_162,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      clear => clear,
      \cmp147_reg_3848_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_136,
      \cmp147_reg_3848_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_153,
      \cmp147_reg_3848_reg[0]_1\(16) => \x_fu_228_reg_n_5_[16]\,
      \cmp147_reg_3848_reg[0]_1\(15) => \x_fu_228_reg_n_5_[15]\,
      \cmp147_reg_3848_reg[0]_1\(14) => \x_fu_228_reg_n_5_[14]\,
      \cmp147_reg_3848_reg[0]_1\(13) => \x_fu_228_reg_n_5_[13]\,
      \cmp147_reg_3848_reg[0]_1\(12) => \x_fu_228_reg_n_5_[12]\,
      \cmp147_reg_3848_reg[0]_1\(11) => \x_fu_228_reg_n_5_[11]\,
      \cmp147_reg_3848_reg[0]_1\(10) => \x_fu_228_reg_n_5_[10]\,
      \cmp147_reg_3848_reg[0]_1\(9) => \x_fu_228_reg_n_5_[9]\,
      \cmp147_reg_3848_reg[0]_1\(8) => \x_fu_228_reg_n_5_[8]\,
      \cmp147_reg_3848_reg[0]_1\(7) => \x_fu_228_reg_n_5_[7]\,
      \cmp147_reg_3848_reg[0]_1\(6) => \x_fu_228_reg_n_5_[6]\,
      \cmp147_reg_3848_reg[0]_1\(5) => \x_fu_228_reg_n_5_[5]\,
      \cmp147_reg_3848_reg[0]_1\(4) => \x_fu_228_reg_n_5_[4]\,
      \cmp147_reg_3848_reg[0]_1\(3) => \x_fu_228_reg_n_5_[3]\,
      \cmp147_reg_3848_reg[0]_1\(2) => \x_fu_228_reg_n_5_[2]\,
      \cmp147_reg_3848_reg[0]_1\(1) => \x_fu_228_reg_n_5_[1]\,
      \cmp147_reg_3848_reg[0]_1\(0) => \x_fu_228_reg_n_5_[0]\,
      \cmp147_reg_3848_reg[0]_rep\ => \^ap_block_pp0_stage0_11001\,
      \empty_128_fu_240_reg[7]\ => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      \empty_130_fu_248_reg[0]\ => ram_reg_bram_0_0,
      \empty_130_fu_248_reg[1]\ => ram_reg_bram_0_1,
      \empty_130_fu_248_reg[2]\ => ram_reg_bram_0_2,
      \empty_130_fu_248_reg[3]\ => ram_reg_bram_0_3,
      \empty_130_fu_248_reg[4]\ => ram_reg_bram_0_4,
      \empty_130_fu_248_reg[5]\ => ram_reg_bram_0_5,
      \empty_130_fu_248_reg[6]\ => ram_reg_bram_0_6,
      \empty_130_fu_248_reg[7]\ => ram_reg_bram_0_7,
      \empty_130_fu_248_reg[7]_0\(7 downto 0) => \empty_130_fu_248_reg[7]_0\(7 downto 0),
      \empty_131_fu_252_reg[7]\(7 downto 0) => \empty_131_fu_252_reg[7]_0\(7 downto 0),
      \empty_131_fu_252_reg[7]_0\(7 downto 0) => linebuf_yuv_3_q1(7 downto 0),
      \empty_131_fu_252_reg[7]_1\(7 downto 0) => empty_132_fu_256(7 downto 0),
      \empty_132_fu_256_reg[7]\(7 downto 0) => \empty_132_fu_256_reg[7]_0\(7 downto 0),
      \empty_132_fu_256_reg[7]_0\(7 downto 0) => empty_133_fu_260(7 downto 0),
      \empty_133_fu_260_reg[7]\(7 downto 0) => \empty_133_fu_260_reg[7]_0\(7 downto 0),
      \empty_133_fu_260_reg[7]_0\(7) => \empty_126_fu_232_reg_n_5_[7]\,
      \empty_133_fu_260_reg[7]_0\(6) => \empty_126_fu_232_reg_n_5_[6]\,
      \empty_133_fu_260_reg[7]_0\(5) => \empty_126_fu_232_reg_n_5_[5]\,
      \empty_133_fu_260_reg[7]_0\(4) => \empty_126_fu_232_reg_n_5_[4]\,
      \empty_133_fu_260_reg[7]_0\(3) => \empty_126_fu_232_reg_n_5_[3]\,
      \empty_133_fu_260_reg[7]_0\(2) => \empty_126_fu_232_reg_n_5_[2]\,
      \empty_133_fu_260_reg[7]_0\(1) => \empty_126_fu_232_reg_n_5_[1]\,
      \empty_133_fu_260_reg[7]_0\(0) => \empty_126_fu_232_reg_n_5_[0]\,
      \empty_134_fu_264_reg[0]\ => \cmp147_reg_3848_reg_n_5_[0]\,
      \empty_134_fu_264_reg[7]\(7 downto 0) => empty_135_fu_268(7 downto 0),
      \empty_135_fu_268_reg[7]\(7 downto 0) => \empty_135_fu_268_reg[7]_0\(7 downto 0),
      \empty_135_fu_268_reg[7]_0\(7 downto 0) => empty_136_fu_272(7 downto 0),
      \empty_136_fu_272_reg[7]\(7 downto 0) => \empty_136_fu_272_reg[7]_0\(7 downto 0),
      \empty_136_fu_272_reg[7]_0\(7 downto 0) => zext_ln460_fu_1728_p1(8 downto 1),
      \empty_137_fu_276_reg[7]\(7 downto 0) => \empty_137_fu_276_reg[7]_0\(7 downto 0),
      \empty_137_fu_276_reg[7]_0\(7 downto 0) => linebuf_yuv_1_q1(7 downto 0),
      \empty_137_fu_276_reg[7]_1\(7 downto 0) => empty_138_fu_280(7 downto 0),
      \empty_138_fu_280_reg[7]\ => \cmp147_reg_3848_reg[0]_rep_n_5\,
      \empty_138_fu_280_reg[7]_0\(7 downto 0) => \empty_138_fu_280_reg[7]_0\(7 downto 0),
      \empty_138_fu_280_reg[7]_1\(7 downto 0) => empty_139_fu_284(7 downto 0),
      \empty_139_fu_284_reg[7]\(7 downto 0) => \empty_139_fu_284_reg[7]_0\(7 downto 0),
      \empty_139_fu_284_reg[7]_0\(7 downto 0) => empty_128_fu_240(7 downto 0),
      \empty_140_fu_288_reg[7]\(7 downto 0) => \empty_140_fu_288_reg[7]_0\(7 downto 0),
      \empty_140_fu_288_reg[7]_0\(7 downto 0) => empty_141_fu_292(7 downto 0),
      \empty_141_fu_292_reg[7]\(7 downto 0) => \empty_141_fu_292_reg[7]_0\(7 downto 0),
      \empty_141_fu_292_reg[7]_0\(7 downto 0) => empty_142_fu_296(7 downto 0),
      \empty_142_fu_296_reg[7]\(7 downto 0) => \^doutbdout\(7 downto 0),
      \empty_142_fu_296_reg[7]_0\(7 downto 0) => \empty_142_fu_296_reg[7]_0\(7 downto 0),
      \empty_142_fu_296_reg[7]_1\(7 downto 0) => zext_ln458_fu_1668_p1(8 downto 1),
      \empty_143_fu_300_reg[7]\(7 downto 0) => \empty_143_fu_300_reg[7]_0\(7 downto 0),
      \empty_143_fu_300_reg[7]_0\(7 downto 0) => empty_144_fu_304(7 downto 0),
      \empty_144_fu_304_reg[7]\(7 downto 0) => \empty_144_fu_304_reg[7]_0\(7 downto 0),
      \empty_144_fu_304_reg[7]_0\(7 downto 0) => \empty_145_fu_308__0\(7 downto 0),
      \empty_145_fu_308_reg[7]\(7 downto 0) => \empty_145_fu_308_reg[7]_0\(7 downto 0),
      \empty_145_fu_308_reg[7]_0\(7 downto 0) => \empty_130_fu_248__0\(7 downto 0),
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_164,
      \icmp_ln318_reg_3816_reg[0]\(16 downto 0) => \icmp_ln318_reg_3816_reg[0]_0\(16 downto 0),
      icmp_ln328_reg_3820 => icmp_ln328_reg_3820,
      \icmp_ln328_reg_3820_reg[0]_i_3_0\(15 downto 0) => \icmp_ln328_reg_3820_reg[0]_i_3\(15 downto 0),
      icmp_ln439_fu_1006_p2 => icmp_ln439_fu_1006_p2,
      \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\(2 downto 0) => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(2 downto 0),
      \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1\(0) => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\(0),
      \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0\ => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3_n_5\,
      \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0\ => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4_n_5\,
      or_ln585_fu_1012_p2(0) => or_ln585_fu_1012_p2(16),
      out_y_reg_671(0) => out_y_reg_671(0),
      \p_lcssa49705003_load_reg_566_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_104,
      \p_lcssa49705003_load_reg_566_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_105,
      \p_lcssa49705003_load_reg_566_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_106,
      \p_lcssa49705003_load_reg_566_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_107,
      \p_lcssa49705003_load_reg_566_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_108,
      \p_lcssa49705003_load_reg_566_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_109,
      \p_lcssa49705003_load_reg_566_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_110,
      \p_lcssa49705003_load_reg_566_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_111,
      \p_lcssa49725005_load_reg_571_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_112,
      \p_lcssa49725005_load_reg_571_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_113,
      \p_lcssa49725005_load_reg_571_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_114,
      \p_lcssa49725005_load_reg_571_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_115,
      \p_lcssa49725005_load_reg_571_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_116,
      \p_lcssa49725005_load_reg_571_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_117,
      \p_lcssa49725005_load_reg_571_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_118,
      \p_lcssa49725005_load_reg_571_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_119,
      \p_lcssa49735007_load_reg_576_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_120,
      \p_lcssa49735007_load_reg_576_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_121,
      \p_lcssa49735007_load_reg_576_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_122,
      \p_lcssa49735007_load_reg_576_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_123,
      \p_lcssa49735007_load_reg_576_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_124,
      \p_lcssa49735007_load_reg_576_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_125,
      \p_lcssa49735007_load_reg_576_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_126,
      \p_lcssa49735007_load_reg_576_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_127,
      \p_lcssa49765011_load_reg_586_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_16,
      \p_lcssa49765011_load_reg_586_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_17,
      \p_lcssa49765011_load_reg_586_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_18,
      \p_lcssa49765011_load_reg_586_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_19,
      \p_lcssa49765011_load_reg_586_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_lcssa49765011_load_reg_586_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_lcssa49765011_load_reg_586_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_lcssa49765011_load_reg_586_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_lcssa49775013_load_reg_591_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_lcssa49775013_load_reg_591_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_lcssa49775013_load_reg_591_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_lcssa49775013_load_reg_591_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_lcssa49775013_load_reg_591_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_lcssa49775013_load_reg_591_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_lcssa49775013_load_reg_591_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_lcssa49775013_load_reg_591_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_lcssa49785015_load_reg_596_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_lcssa49785015_load_reg_596_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_lcssa49785015_load_reg_596_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_lcssa49785015_load_reg_596_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_lcssa49785015_load_reg_596_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_lcssa49785015_load_reg_596_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_lcssa49785015_load_reg_596_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_94,
      \p_lcssa49785015_load_reg_596_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_95,
      \p_lcssa49805017_load_reg_601_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_96,
      \p_lcssa49805017_load_reg_601_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_97,
      \p_lcssa49805017_load_reg_601_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_98,
      \p_lcssa49805017_load_reg_601_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_99,
      \p_lcssa49805017_load_reg_601_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_100,
      \p_lcssa49805017_load_reg_601_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_101,
      \p_lcssa49805017_load_reg_601_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_102,
      \p_lcssa49805017_load_reg_601_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_103,
      \p_lcssa49815019_load_reg_606_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_128,
      \p_lcssa49815019_load_reg_606_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_129,
      \p_lcssa49815019_load_reg_606_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_130,
      \p_lcssa49815019_load_reg_606_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_131,
      \p_lcssa49815019_load_reg_606_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_132,
      \p_lcssa49815019_load_reg_606_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_133,
      \p_lcssa49815019_load_reg_606_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_134,
      \p_lcssa49815019_load_reg_606_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_135,
      \p_lcssa49825021_load_reg_611_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_lcssa49825021_load_reg_611_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_lcssa49825021_load_reg_611_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_lcssa49825021_load_reg_611_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_lcssa49825021_load_reg_611_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_lcssa49825021_load_reg_611_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_lcssa49825021_load_reg_611_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_lcssa49825021_load_reg_611_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_lcssa49845023_load_reg_616_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_lcssa49845023_load_reg_616_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_lcssa49845023_load_reg_616_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_lcssa49845023_load_reg_616_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_lcssa49845023_load_reg_616_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_lcssa49845023_load_reg_616_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_lcssa49845023_load_reg_616_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_lcssa49845023_load_reg_616_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_lcssa49855025_load_reg_621_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_lcssa49855025_load_reg_621_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_lcssa49855025_load_reg_621_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_lcssa49855025_load_reg_621_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_lcssa49855025_load_reg_621_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_lcssa49855025_load_reg_621_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_lcssa49855025_load_reg_621_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_lcssa49855025_load_reg_621_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_lcssa49865027_load_reg_626_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_lcssa49865027_load_reg_626_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_lcssa49865027_load_reg_626_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_lcssa49865027_load_reg_626_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_lcssa49865027_load_reg_626_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_lcssa49865027_load_reg_626_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_lcssa49865027_load_reg_626_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_lcssa49865027_load_reg_626_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_lcssa49885029_load_reg_631_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_lcssa49885029_load_reg_631_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_lcssa49885029_load_reg_631_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_lcssa49885029_load_reg_631_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_lcssa49885029_load_reg_631_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_lcssa49885029_load_reg_631_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_lcssa49885029_load_reg_631_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_lcssa49885029_load_reg_631_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_lcssa49895031_load_reg_636_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_lcssa49895031_load_reg_636_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_lcssa49895031_load_reg_636_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_lcssa49895031_load_reg_636_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_lcssa49895031_load_reg_636_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_lcssa49895031_load_reg_636_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_lcssa49895031_load_reg_636_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_78,
      \p_lcssa49895031_load_reg_636_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_lcssa51495159_load_reg_661_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_lcssa51495159_load_reg_661_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_lcssa51495159_load_reg_661_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_lcssa51495159_load_reg_661_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_lcssa51495159_load_reg_661_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_84,
      \p_lcssa51495159_load_reg_661_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_85,
      \p_lcssa51495159_load_reg_661_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_lcssa51495159_load_reg_661_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_87,
      \x_fu_228_reg[16]\(11) => flow_control_loop_pipe_sequential_init_U_n_138,
      \x_fu_228_reg[16]\(10) => flow_control_loop_pipe_sequential_init_U_n_139,
      \x_fu_228_reg[16]\(9) => flow_control_loop_pipe_sequential_init_U_n_140,
      \x_fu_228_reg[16]\(8) => flow_control_loop_pipe_sequential_init_U_n_141,
      \x_fu_228_reg[16]\(7) => flow_control_loop_pipe_sequential_init_U_n_142,
      \x_fu_228_reg[16]\(6) => flow_control_loop_pipe_sequential_init_U_n_143,
      \x_fu_228_reg[16]\(5) => flow_control_loop_pipe_sequential_init_U_n_144,
      \x_fu_228_reg[16]\(4) => flow_control_loop_pipe_sequential_init_U_n_145,
      \x_fu_228_reg[16]\(3) => flow_control_loop_pipe_sequential_init_U_n_146,
      \x_fu_228_reg[16]\(2) => flow_control_loop_pipe_sequential_init_U_n_147,
      \x_fu_228_reg[16]\(1) => flow_control_loop_pipe_sequential_init_U_n_148,
      \x_fu_228_reg[16]\(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      \x_fu_228_reg[16]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_154,
      \x_fu_228_reg[16]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_155,
      \x_fu_228_reg[16]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_156,
      \x_fu_228_reg[16]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_157,
      \x_fu_228_reg[16]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_158,
      \x_fu_228_reg[16]_1\(0) => icmp_ln328_fu_984_p2
    );
g0_b0_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => g0_b0_i_1_n_5,
      CO(6) => g0_b0_i_1_n_6,
      CO(5) => g0_b0_i_1_n_7,
      CO(4) => g0_b0_i_1_n_8,
      CO(3) => g0_b0_i_1_n_9,
      CO(2) => g0_b0_i_1_n_10,
      CO(1) => g0_b0_i_1_n_11,
      CO(0) => g0_b0_i_1_n_12,
      DI(7) => DIV1_TABLE_U_n_57,
      DI(6) => DIV1_TABLE_U_n_58,
      DI(5) => DIV1_TABLE_U_n_59,
      DI(4) => DIV1_TABLE_U_n_60,
      DI(3) => DIV1_TABLE_U_n_61,
      DI(2) => g0_b0_i_7_n_5,
      DI(1) => g0_b0_i_8_n_5,
      DI(0) => zext_ln488_1_fu_3153_p1(0),
      O(7) => g0_b0_i_1_n_13,
      O(6) => g0_b0_i_1_n_14,
      O(5) => g0_b0_i_1_n_15,
      O(4) => g0_b0_i_1_n_16,
      O(3) => g0_b0_i_1_n_17,
      O(2) => g0_b0_i_1_n_18,
      O(1) => g0_b0_i_1_n_19,
      O(0) => g0_b0_i_1_n_20,
      S(7) => g0_b0_i_9_n_5,
      S(6) => g0_b0_i_10_n_5,
      S(5) => g0_b0_i_11_n_5,
      S(4) => g0_b0_i_12_n_5,
      S(3) => g0_b0_i_13_n_5,
      S(2) => g0_b0_i_14_n_5,
      S(1) => g0_b0_i_15_n_5,
      S(0) => g0_b0_i_16_n_5
    );
g0_b0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_58,
      I1 => DIV1_TABLE_U_n_66,
      I2 => zext_ln488_1_fu_3153_p1(6),
      I3 => zext_ln488_2_fu_3167_p1(5),
      I4 => zext_ln494_fu_3139_p1(5),
      I5 => zext_ln488_fu_3181_p1(5),
      O => g0_b0_i_10_n_5
    );
g0_b0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_59,
      I1 => DIV1_TABLE_U_n_65,
      I2 => zext_ln488_1_fu_3153_p1(5),
      I3 => zext_ln488_2_fu_3167_p1(4),
      I4 => zext_ln494_fu_3139_p1(4),
      I5 => zext_ln488_fu_3181_p1(4),
      O => g0_b0_i_11_n_5
    );
g0_b0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_60,
      I1 => DIV1_TABLE_U_n_64,
      I2 => zext_ln488_1_fu_3153_p1(4),
      I3 => zext_ln488_2_fu_3167_p1(3),
      I4 => zext_ln494_fu_3139_p1(3),
      I5 => zext_ln488_fu_3181_p1(3),
      O => g0_b0_i_12_n_5
    );
g0_b0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_61,
      I1 => DIV1_TABLE_U_n_63,
      I2 => zext_ln488_1_fu_3153_p1(3),
      I3 => zext_ln488_2_fu_3167_p1(2),
      I4 => zext_ln494_fu_3139_p1(2),
      I5 => zext_ln488_fu_3181_p1(2),
      O => g0_b0_i_13_n_5
    );
g0_b0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => DIV1_TABLE_U_n_62,
      I1 => zext_ln488_1_fu_3153_p1(2),
      I2 => zext_ln488_fu_3181_p1(1),
      I3 => zext_ln488_2_fu_3167_p1(1),
      I4 => zext_ln494_fu_3139_p1(1),
      I5 => zext_ln488_1_fu_3153_p1(1),
      O => g0_b0_i_14_n_5
    );
g0_b0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => g0_b0_i_8_n_5,
      I1 => zext_ln488_fu_3181_p1(0),
      I2 => zext_ln494_fu_3139_p1(0),
      I3 => zext_ln488_2_fu_3167_p1(0),
      O => g0_b0_i_15_n_5
    );
g0_b0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln494_fu_3139_p1(0),
      I1 => zext_ln488_2_fu_3167_p1(0),
      I2 => zext_ln488_fu_3181_p1(0),
      I3 => zext_ln488_1_fu_3153_p1(0),
      O => g0_b0_i_16_n_5
    );
g0_b0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln488_fu_3181_p1(1),
      I1 => zext_ln494_fu_3139_p1(1),
      I2 => zext_ln488_2_fu_3167_p1(1),
      I3 => zext_ln488_1_fu_3153_p1(2),
      I4 => DIV1_TABLE_U_n_62,
      O => g0_b0_i_7_n_5
    );
g0_b0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln494_fu_3139_p1(1),
      I1 => zext_ln488_2_fu_3167_p1(1),
      I2 => zext_ln488_fu_3181_p1(1),
      I3 => zext_ln488_1_fu_3153_p1(1),
      O => g0_b0_i_8_n_5
    );
g0_b0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_57,
      I1 => DIV1_TABLE_U_n_68,
      I2 => zext_ln488_1_fu_3153_p1(7),
      I3 => zext_ln488_2_fu_3167_p1(6),
      I4 => zext_ln494_fu_3139_p1(6),
      I5 => zext_ln488_fu_3181_p1(6),
      O => g0_b0_i_9_n_5
    );
\g_2_reg_719[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_block_pp0_stage0_11001\,
      O => empty_146_reg_651
    );
\g_2_reg_719_pp0_iter6_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(0),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[0]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter6_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(1),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[1]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter6_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(2),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[2]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter6_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(3),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[3]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter6_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(4),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[4]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter6_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(5),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[5]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter6_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(6),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[6]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter6_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_719__0\(7),
      Q => \g_2_reg_719_pp0_iter6_reg_reg[7]_srl5_n_5\
    );
\g_2_reg_719_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[0]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(0),
      R => '0'
    );
\g_2_reg_719_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[1]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(1),
      R => '0'
    );
\g_2_reg_719_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[2]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(2),
      R => '0'
    );
\g_2_reg_719_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[3]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(3),
      R => '0'
    );
\g_2_reg_719_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[4]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(4),
      R => '0'
    );
\g_2_reg_719_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[5]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(5),
      R => '0'
    );
\g_2_reg_719_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[6]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(6),
      R => '0'
    );
\g_2_reg_719_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_719_pp0_iter6_reg_reg[7]_srl5_n_5\,
      Q => g_2_reg_719_pp0_iter7_reg(7),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(0),
      Q => g_2_reg_719_pp0_iter8_reg(0),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(1),
      Q => g_2_reg_719_pp0_iter8_reg(1),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(2),
      Q => g_2_reg_719_pp0_iter8_reg(2),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(3),
      Q => g_2_reg_719_pp0_iter8_reg(3),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(4),
      Q => g_2_reg_719_pp0_iter8_reg(4),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(5),
      Q => g_2_reg_719_pp0_iter8_reg(5),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(6),
      Q => g_2_reg_719_pp0_iter8_reg(6),
      R => '0'
    );
\g_2_reg_719_pp0_iter8_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_719_pp0_iter7_reg(7),
      Q => g_2_reg_719_pp0_iter8_reg(7),
      R => '0'
    );
\g_2_reg_719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_45,
      Q => \g_2_reg_719__0\(0),
      R => '0'
    );
\g_2_reg_719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_44,
      Q => \g_2_reg_719__0\(1),
      R => '0'
    );
\g_2_reg_719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_43,
      Q => \g_2_reg_719__0\(2),
      R => '0'
    );
\g_2_reg_719_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_42,
      Q => \g_2_reg_719__0\(3),
      R => '0'
    );
\g_2_reg_719_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_41,
      Q => \g_2_reg_719__0\(4),
      R => '0'
    );
\g_2_reg_719_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_40,
      Q => \g_2_reg_719__0\(5),
      R => '0'
    );
\g_2_reg_719_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_39,
      Q => \g_2_reg_719__0\(6),
      R => '0'
    );
\g_2_reg_719_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_146_reg_651,
      D => linebuf_yuv_1_U_n_38,
      Q => \g_2_reg_719__0\(7),
      R => '0'
    );
\icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      Q => \icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6_n_5\
    );
\icmp_ln318_reg_3816_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6_n_5\,
      Q => icmp_ln318_reg_3816_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln318_reg_3816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln318_fu_954_p2,
      Q => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln328_reg_3820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln328_fu_984_p2,
      Q => icmp_ln328_reg_3820,
      R => '0'
    );
\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln439_fu_1006_p2,
      Q => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_n_5\
    );
\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(9),
      I1 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(10),
      I2 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(11),
      I3 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(12),
      I4 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(13),
      I5 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(14),
      O => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3_n_5\
    );
\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(3),
      I1 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(4),
      I2 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(5),
      I3 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(6),
      I4 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(7),
      I5 => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(8),
      O => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4_n_5\
    );
\icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_n_5\,
      Q => icmp_ln439_reg_3872_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln439_reg_3872_pp0_iter7_reg,
      Q => icmp_ln439_reg_3872_pp0_iter8_reg,
      R => '0'
    );
linebuf_yuv_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
     port map (
      D(11) => flow_control_loop_pipe_sequential_init_U_n_138,
      D(10) => flow_control_loop_pipe_sequential_init_U_n_139,
      D(9) => flow_control_loop_pipe_sequential_init_U_n_140,
      D(8) => flow_control_loop_pipe_sequential_init_U_n_141,
      D(7) => flow_control_loop_pipe_sequential_init_U_n_142,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_143,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_144,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_145,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_146,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_147,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_148,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      E(0) => linebuf_yuv_3_U_n_14,
      Q(11 downto 0) => linebuf_yuv_addr_reg_3824(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3]\ => \cmp147_reg_3848_reg[0]_rep_n_5\,
      \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]\(7 downto 0) => empty_137_fu_276(7 downto 0),
      \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0\ => \cmp147_reg_3848_reg_n_5_[0]\,
      \empty_128_fu_240_reg[7]\(7 downto 0) => \empty_128_fu_240_reg[7]_0\(7 downto 0),
      \empty_154_reg_709_reg[7]\(7 downto 0) => empty_128_fu_240(7 downto 0),
      \empty_156_reg_729_reg[7]\(7 downto 0) => empty_138_fu_280(7 downto 0),
      \g_2_reg_719_reg[7]\(7 downto 0) => empty_139_fu_284(7 downto 0),
      \icmp_ln318_reg_3816_reg[0]\(7) => linebuf_yuv_1_U_n_30,
      \icmp_ln318_reg_3816_reg[0]\(6) => linebuf_yuv_1_U_n_31,
      \icmp_ln318_reg_3816_reg[0]\(5) => linebuf_yuv_1_U_n_32,
      \icmp_ln318_reg_3816_reg[0]\(4) => linebuf_yuv_1_U_n_33,
      \icmp_ln318_reg_3816_reg[0]\(3) => linebuf_yuv_1_U_n_34,
      \icmp_ln318_reg_3816_reg[0]\(2) => linebuf_yuv_1_U_n_35,
      \icmp_ln318_reg_3816_reg[0]\(1) => linebuf_yuv_1_U_n_36,
      \icmp_ln318_reg_3816_reg[0]\(0) => linebuf_yuv_1_U_n_37,
      \icmp_ln318_reg_3816_reg[0]_0\(7) => linebuf_yuv_1_U_n_38,
      \icmp_ln318_reg_3816_reg[0]_0\(6) => linebuf_yuv_1_U_n_39,
      \icmp_ln318_reg_3816_reg[0]_0\(5) => linebuf_yuv_1_U_n_40,
      \icmp_ln318_reg_3816_reg[0]_0\(4) => linebuf_yuv_1_U_n_41,
      \icmp_ln318_reg_3816_reg[0]_0\(3) => linebuf_yuv_1_U_n_42,
      \icmp_ln318_reg_3816_reg[0]_0\(2) => linebuf_yuv_1_U_n_43,
      \icmp_ln318_reg_3816_reg[0]_0\(1) => linebuf_yuv_1_U_n_44,
      \icmp_ln318_reg_3816_reg[0]_0\(0) => linebuf_yuv_1_U_n_45,
      \icmp_ln318_reg_3816_reg[0]_1\(7) => linebuf_yuv_1_U_n_46,
      \icmp_ln318_reg_3816_reg[0]_1\(6) => linebuf_yuv_1_U_n_47,
      \icmp_ln318_reg_3816_reg[0]_1\(5) => linebuf_yuv_1_U_n_48,
      \icmp_ln318_reg_3816_reg[0]_1\(4) => linebuf_yuv_1_U_n_49,
      \icmp_ln318_reg_3816_reg[0]_1\(3) => linebuf_yuv_1_U_n_50,
      \icmp_ln318_reg_3816_reg[0]_1\(2) => linebuf_yuv_1_U_n_51,
      \icmp_ln318_reg_3816_reg[0]_1\(1) => linebuf_yuv_1_U_n_52,
      \icmp_ln318_reg_3816_reg[0]_1\(0) => linebuf_yuv_1_U_n_53,
      \icmp_ln318_reg_3816_reg[0]_2\(7) => linebuf_yuv_1_U_n_54,
      \icmp_ln318_reg_3816_reg[0]_2\(6) => linebuf_yuv_1_U_n_55,
      \icmp_ln318_reg_3816_reg[0]_2\(5) => linebuf_yuv_1_U_n_56,
      \icmp_ln318_reg_3816_reg[0]_2\(4) => linebuf_yuv_1_U_n_57,
      \icmp_ln318_reg_3816_reg[0]_2\(3) => linebuf_yuv_1_U_n_58,
      \icmp_ln318_reg_3816_reg[0]_2\(2) => linebuf_yuv_1_U_n_59,
      \icmp_ln318_reg_3816_reg[0]_2\(1) => linebuf_yuv_1_U_n_60,
      \icmp_ln318_reg_3816_reg[0]_2\(0) => linebuf_yuv_1_U_n_61,
      icmp_ln328_reg_3820 => icmp_ln328_reg_3820,
      linebuf_yuv_1_we0_local => linebuf_yuv_1_we0_local,
      \p_lcssa51475155_load_reg_651_reg[7]\(7) => linebuf_yuv_1_U_n_14,
      \p_lcssa51475155_load_reg_651_reg[7]\(6) => linebuf_yuv_1_U_n_15,
      \p_lcssa51475155_load_reg_651_reg[7]\(5) => linebuf_yuv_1_U_n_16,
      \p_lcssa51475155_load_reg_651_reg[7]\(4) => linebuf_yuv_1_U_n_17,
      \p_lcssa51475155_load_reg_651_reg[7]\(3) => linebuf_yuv_1_U_n_18,
      \p_lcssa51475155_load_reg_651_reg[7]\(2) => linebuf_yuv_1_U_n_19,
      \p_lcssa51475155_load_reg_651_reg[7]\(1) => linebuf_yuv_1_U_n_20,
      \p_lcssa51475155_load_reg_651_reg[7]\(0) => linebuf_yuv_1_U_n_21,
      ram_reg_bram_0_0(7 downto 0) => linebuf_yuv_1_q1(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => select_ln403_1_fu_1269_p3(7 downto 0),
      ram_reg_bram_0_10 => ram_reg_bram_0_3,
      ram_reg_bram_0_11 => ram_reg_bram_0_2,
      ram_reg_bram_0_12 => ram_reg_bram_0_1,
      ram_reg_bram_0_13 => ram_reg_bram_0_0,
      ram_reg_bram_0_2 => linebuf_yuv_3_U_n_13,
      ram_reg_bram_0_3 => \^ap_block_pp0_stage0_11001\,
      ram_reg_bram_0_4 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      ram_reg_bram_0_5 => ram_reg_bram_0_7,
      ram_reg_bram_0_6 => ram_reg_bram_0_9,
      ram_reg_bram_0_7 => ram_reg_bram_0_6,
      ram_reg_bram_0_8 => ram_reg_bram_0_5,
      ram_reg_bram_0_9 => ram_reg_bram_0_4
    );
\linebuf_yuv_1_addr_reg_3830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_149,
      Q => linebuf_yuv_addr_reg_3824(0),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_139,
      Q => linebuf_yuv_addr_reg_3824(10),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_138,
      Q => linebuf_yuv_addr_reg_3824(11),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => linebuf_yuv_addr_reg_3824(1),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => linebuf_yuv_addr_reg_3824(2),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => linebuf_yuv_addr_reg_3824(3),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_145,
      Q => linebuf_yuv_addr_reg_3824(4),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_144,
      Q => linebuf_yuv_addr_reg_3824(5),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_143,
      Q => linebuf_yuv_addr_reg_3824(6),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => linebuf_yuv_addr_reg_3824(7),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => linebuf_yuv_addr_reg_3824(8),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3830_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => linebuf_yuv_addr_reg_3824(9),
      R => '0'
    );
linebuf_yuv_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_13
     port map (
      D(7) => linebuf_yuv_2_U_n_13,
      D(6) => linebuf_yuv_2_U_n_14,
      D(5) => linebuf_yuv_2_U_n_15,
      D(4) => linebuf_yuv_2_U_n_16,
      D(3) => linebuf_yuv_2_U_n_17,
      D(2) => linebuf_yuv_2_U_n_18,
      D(1) => linebuf_yuv_2_U_n_19,
      D(0) => linebuf_yuv_2_U_n_20,
      DINADIN(7 downto 0) => select_ln403_2_fu_1277_p3(7 downto 0),
      DOUTBDOUT(7 downto 0) => linebuf_yuv_2_q1(7 downto 0),
      E(0) => linebuf_yuv_3_U_n_14,
      Q(11 downto 0) => linebuf_yuv_addr_reg_3824(11 downto 0),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]\ => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0\(7 downto 0) => empty_134_fu_264(7 downto 0),
      \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1\ => \cmp147_reg_3848_reg_n_5_[0]\,
      \empty_127_fu_236_reg[7]\(7 downto 0) => \empty_127_fu_236_reg[7]_0\(7 downto 0),
      \empty_158_reg_748_reg[7]\(7 downto 0) => empty_136_fu_272(7 downto 0),
      \icmp_ln318_reg_3816_reg[0]\(7) => linebuf_yuv_2_U_n_29,
      \icmp_ln318_reg_3816_reg[0]\(6) => linebuf_yuv_2_U_n_30,
      \icmp_ln318_reg_3816_reg[0]\(5) => linebuf_yuv_2_U_n_31,
      \icmp_ln318_reg_3816_reg[0]\(4) => linebuf_yuv_2_U_n_32,
      \icmp_ln318_reg_3816_reg[0]\(3) => linebuf_yuv_2_U_n_33,
      \icmp_ln318_reg_3816_reg[0]\(2) => linebuf_yuv_2_U_n_34,
      \icmp_ln318_reg_3816_reg[0]\(1) => linebuf_yuv_2_U_n_35,
      \icmp_ln318_reg_3816_reg[0]\(0) => linebuf_yuv_2_U_n_36,
      \icmp_ln318_reg_3816_reg[0]_0\(7) => linebuf_yuv_2_U_n_37,
      \icmp_ln318_reg_3816_reg[0]_0\(6) => linebuf_yuv_2_U_n_38,
      \icmp_ln318_reg_3816_reg[0]_0\(5) => linebuf_yuv_2_U_n_39,
      \icmp_ln318_reg_3816_reg[0]_0\(4) => linebuf_yuv_2_U_n_40,
      \icmp_ln318_reg_3816_reg[0]_0\(3) => linebuf_yuv_2_U_n_41,
      \icmp_ln318_reg_3816_reg[0]_0\(2) => linebuf_yuv_2_U_n_42,
      \icmp_ln318_reg_3816_reg[0]_0\(1) => linebuf_yuv_2_U_n_43,
      \icmp_ln318_reg_3816_reg[0]_0\(0) => linebuf_yuv_2_U_n_44,
      icmp_ln328_reg_3820 => icmp_ln328_reg_3820,
      linebuf_yuv_1_we0_local => linebuf_yuv_1_we0_local,
      ram_reg_bram_0_0 => linebuf_yuv_3_U_n_13,
      ram_reg_bram_0_1(11) => flow_control_loop_pipe_sequential_init_U_n_138,
      ram_reg_bram_0_1(10) => flow_control_loop_pipe_sequential_init_U_n_139,
      ram_reg_bram_0_1(9) => flow_control_loop_pipe_sequential_init_U_n_140,
      ram_reg_bram_0_1(8) => flow_control_loop_pipe_sequential_init_U_n_141,
      ram_reg_bram_0_1(7) => flow_control_loop_pipe_sequential_init_U_n_142,
      ram_reg_bram_0_1(6) => flow_control_loop_pipe_sequential_init_U_n_143,
      ram_reg_bram_0_1(5) => flow_control_loop_pipe_sequential_init_U_n_144,
      ram_reg_bram_0_1(4) => flow_control_loop_pipe_sequential_init_U_n_145,
      ram_reg_bram_0_1(3) => flow_control_loop_pipe_sequential_init_U_n_146,
      ram_reg_bram_0_1(2) => flow_control_loop_pipe_sequential_init_U_n_147,
      ram_reg_bram_0_1(1) => flow_control_loop_pipe_sequential_init_U_n_148,
      ram_reg_bram_0_1(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      ram_reg_bram_0_10 => ram_reg_bram_0_1,
      ram_reg_bram_0_11 => ram_reg_bram_0_0,
      ram_reg_bram_0_2(7 downto 0) => select_ln403_1_fu_1269_p3(7 downto 0),
      ram_reg_bram_0_3 => ram_reg_bram_0_7,
      ram_reg_bram_0_4 => ram_reg_bram_0_9,
      ram_reg_bram_0_5 => ram_reg_bram_0_6,
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7 => ram_reg_bram_0_4,
      ram_reg_bram_0_8 => ram_reg_bram_0_3,
      ram_reg_bram_0_9 => ram_reg_bram_0_2
    );
linebuf_yuv_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14
     port map (
      D(7) => linebuf_yuv_3_U_n_15,
      D(6) => linebuf_yuv_3_U_n_16,
      D(5) => linebuf_yuv_3_U_n_17,
      D(4) => linebuf_yuv_3_U_n_18,
      D(3) => linebuf_yuv_3_U_n_19,
      D(2) => linebuf_yuv_3_U_n_20,
      D(1) => linebuf_yuv_3_U_n_21,
      D(0) => linebuf_yuv_3_U_n_22,
      DINADIN(7 downto 0) => select_ln403_2_fu_1277_p3(7 downto 0),
      E(0) => linebuf_yuv_3_U_n_14,
      Q(11 downto 0) => linebuf_yuv_addr_reg_3824(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_init => ap_loop_init,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]\ => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(7) => \empty_131_fu_252_reg_n_5_[7]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(6) => \empty_131_fu_252_reg_n_5_[6]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(5) => \empty_131_fu_252_reg_n_5_[5]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(4) => \empty_131_fu_252_reg_n_5_[4]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(3) => \empty_131_fu_252_reg_n_5_[3]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(2) => \empty_131_fu_252_reg_n_5_[2]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(1) => \empty_131_fu_252_reg_n_5_[1]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0\(0) => \empty_131_fu_252_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1\ => \cmp147_reg_3848_reg[0]_rep_n_5\,
      \empty_126_fu_232_reg[7]\(7 downto 0) => \empty_126_fu_232_reg[7]_0\(7 downto 0),
      \empty_161_reg_767_reg[7]\(7) => \empty_126_fu_232_reg_n_5_[7]\,
      \empty_161_reg_767_reg[7]\(6) => \empty_126_fu_232_reg_n_5_[6]\,
      \empty_161_reg_767_reg[7]\(5) => \empty_126_fu_232_reg_n_5_[5]\,
      \empty_161_reg_767_reg[7]\(4) => \empty_126_fu_232_reg_n_5_[4]\,
      \empty_161_reg_767_reg[7]\(3) => \empty_126_fu_232_reg_n_5_[3]\,
      \empty_161_reg_767_reg[7]\(2) => \empty_126_fu_232_reg_n_5_[2]\,
      \empty_161_reg_767_reg[7]\(1) => \empty_126_fu_232_reg_n_5_[1]\,
      \empty_161_reg_767_reg[7]\(0) => \empty_126_fu_232_reg_n_5_[0]\,
      \empty_162_reg_777_reg[7]\(7 downto 0) => empty_133_fu_260(7 downto 0),
      \empty_164_reg_787_reg[7]\(7 downto 0) => empty_132_fu_256(7 downto 0),
      full_n_reg => \^ap_block_pp0_stage0_11001\,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg => linebuf_yuv_3_U_n_13,
      \icmp_ln318_reg_3816_reg[0]\(7) => linebuf_yuv_3_U_n_24,
      \icmp_ln318_reg_3816_reg[0]\(6) => linebuf_yuv_3_U_n_25,
      \icmp_ln318_reg_3816_reg[0]\(5) => linebuf_yuv_3_U_n_26,
      \icmp_ln318_reg_3816_reg[0]\(4) => linebuf_yuv_3_U_n_27,
      \icmp_ln318_reg_3816_reg[0]\(3) => linebuf_yuv_3_U_n_28,
      \icmp_ln318_reg_3816_reg[0]\(2) => linebuf_yuv_3_U_n_29,
      \icmp_ln318_reg_3816_reg[0]\(1) => linebuf_yuv_3_U_n_30,
      \icmp_ln318_reg_3816_reg[0]\(0) => linebuf_yuv_3_U_n_31,
      \icmp_ln318_reg_3816_reg[0]_0\(7) => linebuf_yuv_3_U_n_32,
      \icmp_ln318_reg_3816_reg[0]_0\(6) => linebuf_yuv_3_U_n_33,
      \icmp_ln318_reg_3816_reg[0]_0\(5) => linebuf_yuv_3_U_n_34,
      \icmp_ln318_reg_3816_reg[0]_0\(4) => linebuf_yuv_3_U_n_35,
      \icmp_ln318_reg_3816_reg[0]_0\(3) => linebuf_yuv_3_U_n_36,
      \icmp_ln318_reg_3816_reg[0]_0\(2) => linebuf_yuv_3_U_n_37,
      \icmp_ln318_reg_3816_reg[0]_0\(1) => linebuf_yuv_3_U_n_38,
      \icmp_ln318_reg_3816_reg[0]_0\(0) => linebuf_yuv_3_U_n_39,
      \icmp_ln318_reg_3816_reg[0]_1\(7) => linebuf_yuv_3_U_n_40,
      \icmp_ln318_reg_3816_reg[0]_1\(6) => linebuf_yuv_3_U_n_41,
      \icmp_ln318_reg_3816_reg[0]_1\(5) => linebuf_yuv_3_U_n_42,
      \icmp_ln318_reg_3816_reg[0]_1\(4) => linebuf_yuv_3_U_n_43,
      \icmp_ln318_reg_3816_reg[0]_1\(3) => linebuf_yuv_3_U_n_44,
      \icmp_ln318_reg_3816_reg[0]_1\(2) => linebuf_yuv_3_U_n_45,
      \icmp_ln318_reg_3816_reg[0]_1\(1) => linebuf_yuv_3_U_n_46,
      \icmp_ln318_reg_3816_reg[0]_1\(0) => linebuf_yuv_3_U_n_47,
      \icmp_ln318_reg_3816_reg[0]_2\(7) => linebuf_yuv_3_U_n_48,
      \icmp_ln318_reg_3816_reg[0]_2\(6) => linebuf_yuv_3_U_n_49,
      \icmp_ln318_reg_3816_reg[0]_2\(5) => linebuf_yuv_3_U_n_50,
      \icmp_ln318_reg_3816_reg[0]_2\(4) => linebuf_yuv_3_U_n_51,
      \icmp_ln318_reg_3816_reg[0]_2\(3) => linebuf_yuv_3_U_n_52,
      \icmp_ln318_reg_3816_reg[0]_2\(2) => linebuf_yuv_3_U_n_53,
      \icmp_ln318_reg_3816_reg[0]_2\(1) => linebuf_yuv_3_U_n_54,
      \icmp_ln318_reg_3816_reg[0]_2\(0) => linebuf_yuv_3_U_n_55,
      icmp_ln328_reg_3820 => icmp_ln328_reg_3820,
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      linebuf_yuv_1_we0_local => linebuf_yuv_1_we0_local,
      ram_reg_bram_0_0(7 downto 0) => linebuf_yuv_3_q1(7 downto 0),
      ram_reg_bram_0_1(11) => flow_control_loop_pipe_sequential_init_U_n_138,
      ram_reg_bram_0_1(10) => flow_control_loop_pipe_sequential_init_U_n_139,
      ram_reg_bram_0_1(9) => flow_control_loop_pipe_sequential_init_U_n_140,
      ram_reg_bram_0_1(8) => flow_control_loop_pipe_sequential_init_U_n_141,
      ram_reg_bram_0_1(7) => flow_control_loop_pipe_sequential_init_U_n_142,
      ram_reg_bram_0_1(6) => flow_control_loop_pipe_sequential_init_U_n_143,
      ram_reg_bram_0_1(5) => flow_control_loop_pipe_sequential_init_U_n_144,
      ram_reg_bram_0_1(4) => flow_control_loop_pipe_sequential_init_U_n_145,
      ram_reg_bram_0_1(3) => flow_control_loop_pipe_sequential_init_U_n_146,
      ram_reg_bram_0_1(2) => flow_control_loop_pipe_sequential_init_U_n_147,
      ram_reg_bram_0_1(1) => flow_control_loop_pipe_sequential_init_U_n_148,
      ram_reg_bram_0_1(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      ram_reg_bram_0_i_15_0 => ram_reg_bram_0_8,
      tmp_53_reg_3879_pp0_iter8_reg => tmp_53_reg_3879_pp0_iter8_reg
    );
linebuf_yuv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15
     port map (
      D(7) => linebuf_yuv_U_n_13,
      D(6) => linebuf_yuv_U_n_14,
      D(5) => linebuf_yuv_U_n_15,
      D(4) => linebuf_yuv_U_n_16,
      D(3) => linebuf_yuv_U_n_17,
      D(2) => linebuf_yuv_U_n_18,
      D(1) => linebuf_yuv_U_n_19,
      D(0) => linebuf_yuv_U_n_20,
      E(0) => linebuf_yuv_3_U_n_14,
      Q(11 downto 0) => linebuf_yuv_addr_reg_3824(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]\(7 downto 0) => empty_140_fu_288(7 downto 0),
      \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0\ => \cmp147_reg_3848_reg_n_5_[0]\,
      \empty_129_fu_244_reg[7]\(7 downto 0) => \empty_129_fu_244_reg[7]_0\(7 downto 0),
      \empty_151_reg_690_reg[7]\(7 downto 0) => empty_142_fu_296(7 downto 0),
      \icmp_ln318_reg_3816_reg[0]\(7) => linebuf_yuv_U_n_21,
      \icmp_ln318_reg_3816_reg[0]\(6) => linebuf_yuv_U_n_22,
      \icmp_ln318_reg_3816_reg[0]\(5) => linebuf_yuv_U_n_23,
      \icmp_ln318_reg_3816_reg[0]\(4) => linebuf_yuv_U_n_24,
      \icmp_ln318_reg_3816_reg[0]\(3) => linebuf_yuv_U_n_25,
      \icmp_ln318_reg_3816_reg[0]\(2) => linebuf_yuv_U_n_26,
      \icmp_ln318_reg_3816_reg[0]\(1) => linebuf_yuv_U_n_27,
      \icmp_ln318_reg_3816_reg[0]\(0) => linebuf_yuv_U_n_28,
      \icmp_ln318_reg_3816_reg[0]_0\(7) => linebuf_yuv_U_n_29,
      \icmp_ln318_reg_3816_reg[0]_0\(6) => linebuf_yuv_U_n_30,
      \icmp_ln318_reg_3816_reg[0]_0\(5) => linebuf_yuv_U_n_31,
      \icmp_ln318_reg_3816_reg[0]_0\(4) => linebuf_yuv_U_n_32,
      \icmp_ln318_reg_3816_reg[0]_0\(3) => linebuf_yuv_U_n_33,
      \icmp_ln318_reg_3816_reg[0]_0\(2) => linebuf_yuv_U_n_34,
      \icmp_ln318_reg_3816_reg[0]_0\(1) => linebuf_yuv_U_n_35,
      \icmp_ln318_reg_3816_reg[0]_0\(0) => linebuf_yuv_U_n_36,
      icmp_ln328_reg_3820 => icmp_ln328_reg_3820,
      ram_reg_bram_0_0(7 downto 0) => \^doutbdout\(7 downto 0),
      ram_reg_bram_0_1 => linebuf_yuv_3_U_n_13,
      ram_reg_bram_0_2(11) => flow_control_loop_pipe_sequential_init_U_n_138,
      ram_reg_bram_0_2(10) => flow_control_loop_pipe_sequential_init_U_n_139,
      ram_reg_bram_0_2(9) => flow_control_loop_pipe_sequential_init_U_n_140,
      ram_reg_bram_0_2(8) => flow_control_loop_pipe_sequential_init_U_n_141,
      ram_reg_bram_0_2(7) => flow_control_loop_pipe_sequential_init_U_n_142,
      ram_reg_bram_0_2(6) => flow_control_loop_pipe_sequential_init_U_n_143,
      ram_reg_bram_0_2(5) => flow_control_loop_pipe_sequential_init_U_n_144,
      ram_reg_bram_0_2(4) => flow_control_loop_pipe_sequential_init_U_n_145,
      ram_reg_bram_0_2(3) => flow_control_loop_pipe_sequential_init_U_n_146,
      ram_reg_bram_0_2(2) => flow_control_loop_pipe_sequential_init_U_n_147,
      ram_reg_bram_0_2(1) => flow_control_loop_pipe_sequential_init_U_n_148,
      ram_reg_bram_0_2(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      ram_reg_bram_0_3(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_4 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      ram_reg_bram_0_5 => ram_reg_bram_0_8,
      ram_reg_bram_0_6 => \^ap_block_pp0_stage0_11001\
    );
lshr_ln501_1_reg_4193_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DIV1_TABLE_U_n_39,
      A(28) => DIV1_TABLE_U_n_39,
      A(27) => DIV1_TABLE_U_n_39,
      A(26) => DIV1_TABLE_U_n_39,
      A(25) => DIV1_TABLE_U_n_39,
      A(24) => DIV1_TABLE_U_n_39,
      A(23) => DIV1_TABLE_U_n_39,
      A(22) => DIV1_TABLE_U_n_39,
      A(21) => DIV1_TABLE_U_n_39,
      A(20) => DIV1_TABLE_U_n_39,
      A(19) => DIV1_TABLE_U_n_39,
      A(18) => DIV1_TABLE_U_n_39,
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln501_1_reg_4193_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => zext_ln488_1_fu_3153_p1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln501_1_reg_4193_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln501_1_reg_4193_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln501_1_reg_4193_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_18s_9ns_18_1_1_U55_n_15,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln501_1_reg_4193_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln501_1_reg_4193_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln501_1_reg_4193_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln501_1_reg_4193_reg__0\(9 downto 0),
      P(7) => lshr_ln501_1_reg_4193_reg_n_103,
      P(6) => lshr_ln501_1_reg_4193_reg_n_104,
      P(5) => lshr_ln501_1_reg_4193_reg_n_105,
      P(4) => lshr_ln501_1_reg_4193_reg_n_106,
      P(3) => lshr_ln501_1_reg_4193_reg_n_107,
      P(2) => lshr_ln501_1_reg_4193_reg_n_108,
      P(1) => lshr_ln501_1_reg_4193_reg_n_109,
      P(0) => lshr_ln501_1_reg_4193_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln501_1_reg_4193_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln501_1_reg_4193_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln501_1_reg_4193_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln501_1_reg_4193_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln501_1_reg_4193_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
lshr_ln501_1_reg_4193_reg_i_20: unisim.vcomponents.CARRY8
     port map (
      CI => g0_b0_i_1_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_lshr_ln501_1_reg_4193_reg_i_20_CO_UNCONNECTED(7 downto 3),
      CO(2) => lshr_ln501_1_reg_4193_reg_i_20_n_10,
      CO(1) => NLW_lshr_ln501_1_reg_4193_reg_i_20_CO_UNCONNECTED(1),
      CO(0) => lshr_ln501_1_reg_4193_reg_i_20_n_12,
      DI(7 downto 1) => B"0000000",
      DI(0) => DIV1_TABLE_U_n_67,
      O(7 downto 2) => NLW_lshr_ln501_1_reg_4193_reg_i_20_O_UNCONNECTED(7 downto 2),
      O(1) => lshr_ln501_1_reg_4193_reg_i_20_n_19,
      O(0) => lshr_ln501_1_reg_4193_reg_i_20_n_20,
      S(7 downto 2) => B"000001",
      S(1) => DIV1_TABLE_U_n_69,
      S(0) => lshr_ln501_1_reg_4193_reg_i_47_n_5
    );
lshr_ln501_1_reg_4193_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_67,
      I1 => zext_ln488_fu_3181_p1(8),
      I2 => zext_ln494_fu_3139_p1(8),
      I3 => zext_ln488_2_fu_3167_p1(7),
      I4 => zext_ln494_fu_3139_p1(7),
      I5 => zext_ln488_fu_3181_p1(7),
      O => lshr_ln501_1_reg_4193_reg_i_47_n_5
    );
lshr_ln501_2_reg_4198_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DIV1_TABLE_U_n_39,
      A(28) => DIV1_TABLE_U_n_39,
      A(27) => DIV1_TABLE_U_n_39,
      A(26) => DIV1_TABLE_U_n_39,
      A(25) => DIV1_TABLE_U_n_39,
      A(24) => DIV1_TABLE_U_n_39,
      A(23) => DIV1_TABLE_U_n_39,
      A(22) => DIV1_TABLE_U_n_39,
      A(21) => DIV1_TABLE_U_n_39,
      A(20) => DIV1_TABLE_U_n_39,
      A(19) => DIV1_TABLE_U_n_39,
      A(18) => DIV1_TABLE_U_n_39,
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln501_2_reg_4198_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => zext_ln488_2_fu_3167_p1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln501_2_reg_4198_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln501_2_reg_4198_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln501_2_reg_4198_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_18s_9ns_18_1_1_U55_n_15,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln501_2_reg_4198_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln501_2_reg_4198_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln501_2_reg_4198_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln501_2_reg_4198_reg__0\(9 downto 0),
      P(7) => lshr_ln501_2_reg_4198_reg_n_103,
      P(6) => lshr_ln501_2_reg_4198_reg_n_104,
      P(5) => lshr_ln501_2_reg_4198_reg_n_105,
      P(4) => lshr_ln501_2_reg_4198_reg_n_106,
      P(3) => lshr_ln501_2_reg_4198_reg_n_107,
      P(2) => lshr_ln501_2_reg_4198_reg_n_108,
      P(1) => lshr_ln501_2_reg_4198_reg_n_109,
      P(0) => lshr_ln501_2_reg_4198_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln501_2_reg_4198_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln501_2_reg_4198_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln501_2_reg_4198_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln501_2_reg_4198_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln501_2_reg_4198_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mOutPtr[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => imgBayer_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_block_pp0_stage0_11001\,
      I3 => \mOutPtr[2]_i_6_n_5\,
      I4 => ram_reg_bram_0_8,
      I5 => \ap_CS_fsm_reg[1]\(1),
      O => \pop__0\
    );
\mOutPtr[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln328_reg_3820,
      I1 => \icmp_ln318_reg_3816_reg_n_5_[0]\,
      O => \mOutPtr[2]_i_6_n_5\
    );
mac_muladd_12s_10ns_22s_23_4_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1
     port map (
      CEP => ap_block_pp0_stage0_subdone,
      D(7 downto 0) => select_ln510_fu_3483_p3(7 downto 0),
      DSP_ALU_INST(21) => mul_12s_10ns_22_1_1_U60_n_5,
      DSP_ALU_INST(20) => mul_12s_10ns_22_1_1_U60_n_6,
      DSP_ALU_INST(19) => mul_12s_10ns_22_1_1_U60_n_7,
      DSP_ALU_INST(18) => mul_12s_10ns_22_1_1_U60_n_8,
      DSP_ALU_INST(17) => mul_12s_10ns_22_1_1_U60_n_9,
      DSP_ALU_INST(16) => mul_12s_10ns_22_1_1_U60_n_10,
      DSP_ALU_INST(15) => mul_12s_10ns_22_1_1_U60_n_11,
      DSP_ALU_INST(14) => mul_12s_10ns_22_1_1_U60_n_12,
      DSP_ALU_INST(13) => mul_12s_10ns_22_1_1_U60_n_13,
      DSP_ALU_INST(12) => mul_12s_10ns_22_1_1_U60_n_14,
      DSP_ALU_INST(11) => mul_12s_10ns_22_1_1_U60_n_15,
      DSP_ALU_INST(10) => mul_12s_10ns_22_1_1_U60_n_16,
      DSP_ALU_INST(9) => mul_12s_10ns_22_1_1_U60_n_17,
      DSP_ALU_INST(8) => mul_12s_10ns_22_1_1_U60_n_18,
      DSP_ALU_INST(7) => mul_12s_10ns_22_1_1_U60_n_19,
      DSP_ALU_INST(6) => mul_12s_10ns_22_1_1_U60_n_20,
      DSP_ALU_INST(5) => mul_12s_10ns_22_1_1_U60_n_21,
      DSP_ALU_INST(4) => mul_12s_10ns_22_1_1_U60_n_22,
      DSP_ALU_INST(3) => mul_12s_10ns_22_1_1_U60_n_23,
      DSP_ALU_INST(2) => mul_12s_10ns_22_1_1_U60_n_24,
      DSP_ALU_INST(1) => mul_12s_10ns_22_1_1_U60_n_25,
      DSP_ALU_INST(0) => mul_12s_10ns_22_1_1_U60_n_26,
      P(9) => mul_18s_9ns_18_1_1_U58_n_5,
      P(8) => mul_18s_9ns_18_1_1_U58_n_6,
      P(7) => mul_18s_9ns_18_1_1_U58_n_7,
      P(6) => mul_18s_9ns_18_1_1_U58_n_8,
      P(5) => mul_18s_9ns_18_1_1_U58_n_9,
      P(4) => mul_18s_9ns_18_1_1_U58_n_10,
      P(3) => mul_18s_9ns_18_1_1_U58_n_11,
      P(2) => mul_18s_9ns_18_1_1_U58_n_12,
      P(1) => mul_18s_9ns_18_1_1_U58_n_13,
      P(0) => mul_18s_9ns_18_1_1_U58_n_14,
      Q(11 downto 0) => ave_3_reg_4082_pp0_iter3_reg(11 downto 0),
      ap_clk => ap_clk,
      \ap_loop_exit_ready_pp0_iter8_reg_reg__0\ => \^ap_block_pp0_stage0_11001\,
      icmp_ln439_reg_3872_pp0_iter7_reg => icmp_ln439_reg_3872_pp0_iter7_reg,
      \select_ln510_reg_4223_reg[7]\(7 downto 0) => g_2_reg_719_pp0_iter7_reg(7 downto 0),
      \select_ln510_reg_4223_reg[7]_i_19\(22) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_5,
      \select_ln510_reg_4223_reg[7]_i_19\(21) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_6,
      \select_ln510_reg_4223_reg[7]_i_19\(20) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_7,
      \select_ln510_reg_4223_reg[7]_i_19\(19) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_8,
      \select_ln510_reg_4223_reg[7]_i_19\(18) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_9,
      \select_ln510_reg_4223_reg[7]_i_19\(17) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_10,
      \select_ln510_reg_4223_reg[7]_i_19\(16) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_11,
      \select_ln510_reg_4223_reg[7]_i_19\(15) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_12,
      \select_ln510_reg_4223_reg[7]_i_19\(14) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_13,
      \select_ln510_reg_4223_reg[7]_i_19\(13) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_14,
      \select_ln510_reg_4223_reg[7]_i_19\(12) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_15,
      \select_ln510_reg_4223_reg[7]_i_19\(11) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_16,
      \select_ln510_reg_4223_reg[7]_i_19\(10) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_17,
      \select_ln510_reg_4223_reg[7]_i_19\(9) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_18,
      \select_ln510_reg_4223_reg[7]_i_19\(8) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_19,
      \select_ln510_reg_4223_reg[7]_i_19\(7) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_20,
      \select_ln510_reg_4223_reg[7]_i_19\(6) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_21,
      \select_ln510_reg_4223_reg[7]_i_19\(5) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_22,
      \select_ln510_reg_4223_reg[7]_i_19\(4) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_23,
      \select_ln510_reg_4223_reg[7]_i_19\(3) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_24,
      \select_ln510_reg_4223_reg[7]_i_19\(2) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_25,
      \select_ln510_reg_4223_reg[7]_i_19\(1) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_26,
      \select_ln510_reg_4223_reg[7]_i_19\(0) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_27
    );
mac_muladd_12s_10ns_22s_23_4_1_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16
     port map (
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(9) => mul_18s_9ns_18_1_1_U55_n_5,
      DSP_ALU_INST(8) => mul_18s_9ns_18_1_1_U55_n_6,
      DSP_ALU_INST(7) => mul_18s_9ns_18_1_1_U55_n_7,
      DSP_ALU_INST(6) => mul_18s_9ns_18_1_1_U55_n_8,
      DSP_ALU_INST(5) => mul_18s_9ns_18_1_1_U55_n_9,
      DSP_ALU_INST(4) => mul_18s_9ns_18_1_1_U55_n_10,
      DSP_ALU_INST(3) => mul_18s_9ns_18_1_1_U55_n_11,
      DSP_ALU_INST(2) => mul_18s_9ns_18_1_1_U55_n_12,
      DSP_ALU_INST(1) => mul_18s_9ns_18_1_1_U55_n_13,
      DSP_ALU_INST(0) => mul_18s_9ns_18_1_1_U55_n_14,
      DSP_ALU_INST_0(21) => mul_12s_10ns_22_1_1_U59_n_5,
      DSP_ALU_INST_0(20) => mul_12s_10ns_22_1_1_U59_n_6,
      DSP_ALU_INST_0(19) => mul_12s_10ns_22_1_1_U59_n_7,
      DSP_ALU_INST_0(18) => mul_12s_10ns_22_1_1_U59_n_8,
      DSP_ALU_INST_0(17) => mul_12s_10ns_22_1_1_U59_n_9,
      DSP_ALU_INST_0(16) => mul_12s_10ns_22_1_1_U59_n_10,
      DSP_ALU_INST_0(15) => mul_12s_10ns_22_1_1_U59_n_11,
      DSP_ALU_INST_0(14) => mul_12s_10ns_22_1_1_U59_n_12,
      DSP_ALU_INST_0(13) => mul_12s_10ns_22_1_1_U59_n_13,
      DSP_ALU_INST_0(12) => mul_12s_10ns_22_1_1_U59_n_14,
      DSP_ALU_INST_0(11) => mul_12s_10ns_22_1_1_U59_n_15,
      DSP_ALU_INST_0(10) => mul_12s_10ns_22_1_1_U59_n_16,
      DSP_ALU_INST_0(9) => mul_12s_10ns_22_1_1_U59_n_17,
      DSP_ALU_INST_0(8) => mul_12s_10ns_22_1_1_U59_n_18,
      DSP_ALU_INST_0(7) => mul_12s_10ns_22_1_1_U59_n_19,
      DSP_ALU_INST_0(6) => mul_12s_10ns_22_1_1_U59_n_20,
      DSP_ALU_INST_0(5) => mul_12s_10ns_22_1_1_U59_n_21,
      DSP_ALU_INST_0(4) => mul_12s_10ns_22_1_1_U59_n_22,
      DSP_ALU_INST_0(3) => mul_12s_10ns_22_1_1_U59_n_23,
      DSP_ALU_INST_0(2) => mul_12s_10ns_22_1_1_U59_n_24,
      DSP_ALU_INST_0(1) => mul_12s_10ns_22_1_1_U59_n_25,
      DSP_ALU_INST_0(0) => mul_12s_10ns_22_1_1_U59_n_26,
      P(22) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_5,
      P(21) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_6,
      P(20) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_7,
      P(19) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_8,
      P(18) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_9,
      P(17) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_10,
      P(16) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_11,
      P(15) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_12,
      P(14) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_13,
      P(13) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_14,
      P(12) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_15,
      P(11) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_16,
      P(10) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_17,
      P(9) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_18,
      P(8) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_19,
      P(7) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_20,
      P(6) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_21,
      P(5) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_22,
      P(4) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_23,
      P(3) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_24,
      P(2) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_25,
      P(1) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_26,
      P(0) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_27,
      Q(11 downto 0) => ave_reg_4023_pp0_iter3_reg(11 downto 0),
      ap_clk => ap_clk
    );
mul_12s_10ns_22_1_1_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1
     port map (
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(9 downto 0) => \lshr_ln501_1_reg_4193_reg__0\(9 downto 0),
      P(21) => mul_12s_10ns_22_1_1_U59_n_5,
      P(20) => mul_12s_10ns_22_1_1_U59_n_6,
      P(19) => mul_12s_10ns_22_1_1_U59_n_7,
      P(18) => mul_12s_10ns_22_1_1_U59_n_8,
      P(17) => mul_12s_10ns_22_1_1_U59_n_9,
      P(16) => mul_12s_10ns_22_1_1_U59_n_10,
      P(15) => mul_12s_10ns_22_1_1_U59_n_11,
      P(14) => mul_12s_10ns_22_1_1_U59_n_12,
      P(13) => mul_12s_10ns_22_1_1_U59_n_13,
      P(12) => mul_12s_10ns_22_1_1_U59_n_14,
      P(11) => mul_12s_10ns_22_1_1_U59_n_15,
      P(10) => mul_12s_10ns_22_1_1_U59_n_16,
      P(9) => mul_12s_10ns_22_1_1_U59_n_17,
      P(8) => mul_12s_10ns_22_1_1_U59_n_18,
      P(7) => mul_12s_10ns_22_1_1_U59_n_19,
      P(6) => mul_12s_10ns_22_1_1_U59_n_20,
      P(5) => mul_12s_10ns_22_1_1_U59_n_21,
      P(4) => mul_12s_10ns_22_1_1_U59_n_22,
      P(3) => mul_12s_10ns_22_1_1_U59_n_23,
      P(2) => mul_12s_10ns_22_1_1_U59_n_24,
      P(1) => mul_12s_10ns_22_1_1_U59_n_25,
      P(0) => mul_12s_10ns_22_1_1_U59_n_26,
      Q(11 downto 0) => ave_1_reg_4050_pp0_iter4_reg(11 downto 0),
      ap_clk => ap_clk
    );
mul_12s_10ns_22_1_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1_17
     port map (
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(9 downto 0) => \lshr_ln501_2_reg_4198_reg__0\(9 downto 0),
      P(21) => mul_12s_10ns_22_1_1_U60_n_5,
      P(20) => mul_12s_10ns_22_1_1_U60_n_6,
      P(19) => mul_12s_10ns_22_1_1_U60_n_7,
      P(18) => mul_12s_10ns_22_1_1_U60_n_8,
      P(17) => mul_12s_10ns_22_1_1_U60_n_9,
      P(16) => mul_12s_10ns_22_1_1_U60_n_10,
      P(15) => mul_12s_10ns_22_1_1_U60_n_11,
      P(14) => mul_12s_10ns_22_1_1_U60_n_12,
      P(13) => mul_12s_10ns_22_1_1_U60_n_13,
      P(12) => mul_12s_10ns_22_1_1_U60_n_14,
      P(11) => mul_12s_10ns_22_1_1_U60_n_15,
      P(10) => mul_12s_10ns_22_1_1_U60_n_16,
      P(9) => mul_12s_10ns_22_1_1_U60_n_17,
      P(8) => mul_12s_10ns_22_1_1_U60_n_18,
      P(7) => mul_12s_10ns_22_1_1_U60_n_19,
      P(6) => mul_12s_10ns_22_1_1_U60_n_20,
      P(5) => mul_12s_10ns_22_1_1_U60_n_21,
      P(4) => mul_12s_10ns_22_1_1_U60_n_22,
      P(3) => mul_12s_10ns_22_1_1_U60_n_23,
      P(2) => mul_12s_10ns_22_1_1_U60_n_24,
      P(1) => mul_12s_10ns_22_1_1_U60_n_25,
      P(0) => mul_12s_10ns_22_1_1_U60_n_26,
      Q(11 downto 0) => ave_2_reg_4066_pp0_iter4_reg(11 downto 0),
      ap_clk => ap_clk
    );
mul_18s_9ns_18_1_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1
     port map (
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      B(8 downto 0) => zext_ln494_fu_3139_p1(8 downto 0),
      CEA2 => mul_18s_9ns_18_1_1_U55_n_15,
      CEP => ap_block_pp0_stage0_subdone,
      DSP_A_B_DATA_INST => \^ap_block_pp0_stage0_11001\,
      O(7) => g0_b0_i_1_n_13,
      O(6) => g0_b0_i_1_n_14,
      O(5) => g0_b0_i_1_n_15,
      O(4) => g0_b0_i_1_n_16,
      O(3) => g0_b0_i_1_n_17,
      O(2) => g0_b0_i_1_n_18,
      O(1) => g0_b0_i_1_n_19,
      O(0) => g0_b0_i_1_n_20,
      P(9) => mul_18s_9ns_18_1_1_U55_n_5,
      P(8) => mul_18s_9ns_18_1_1_U55_n_6,
      P(7) => mul_18s_9ns_18_1_1_U55_n_7,
      P(6) => mul_18s_9ns_18_1_1_U55_n_8,
      P(5) => mul_18s_9ns_18_1_1_U55_n_9,
      P(4) => mul_18s_9ns_18_1_1_U55_n_10,
      P(3) => mul_18s_9ns_18_1_1_U55_n_11,
      P(2) => mul_18s_9ns_18_1_1_U55_n_12,
      P(1) => mul_18s_9ns_18_1_1_U55_n_13,
      P(0) => mul_18s_9ns_18_1_1_U55_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      q0_reg => mul_18s_9ns_18_1_1_U55_n_16,
      q0_reg_0 => mul_18s_9ns_18_1_1_U55_n_17,
      q0_reg_1 => mul_18s_9ns_18_1_1_U55_n_18,
      q0_reg_10 => mul_18s_9ns_18_1_1_U55_n_27,
      q0_reg_11 => mul_18s_9ns_18_1_1_U55_n_28,
      q0_reg_12 => mul_18s_9ns_18_1_1_U55_n_29,
      q0_reg_2 => mul_18s_9ns_18_1_1_U55_n_19,
      q0_reg_3 => mul_18s_9ns_18_1_1_U55_n_20,
      q0_reg_4 => mul_18s_9ns_18_1_1_U55_n_21,
      q0_reg_5 => mul_18s_9ns_18_1_1_U55_n_22,
      q0_reg_6 => mul_18s_9ns_18_1_1_U55_n_23,
      q0_reg_7 => mul_18s_9ns_18_1_1_U55_n_24,
      q0_reg_8 => mul_18s_9ns_18_1_1_U55_n_25,
      q0_reg_9 => mul_18s_9ns_18_1_1_U55_n_26
    );
mul_18s_9ns_18_1_1_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1_18
     port map (
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      CEA2 => mul_18s_9ns_18_1_1_U55_n_15,
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(8 downto 0) => zext_ln488_fu_3181_p1(8 downto 0),
      O(7) => g0_b0_i_1_n_13,
      O(6) => g0_b0_i_1_n_14,
      O(5) => g0_b0_i_1_n_15,
      O(4) => g0_b0_i_1_n_16,
      O(3) => g0_b0_i_1_n_17,
      O(2) => g0_b0_i_1_n_18,
      O(1) => g0_b0_i_1_n_19,
      O(0) => g0_b0_i_1_n_20,
      P(9) => mul_18s_9ns_18_1_1_U58_n_5,
      P(8) => mul_18s_9ns_18_1_1_U58_n_6,
      P(7) => mul_18s_9ns_18_1_1_U58_n_7,
      P(6) => mul_18s_9ns_18_1_1_U58_n_8,
      P(5) => mul_18s_9ns_18_1_1_U58_n_9,
      P(4) => mul_18s_9ns_18_1_1_U58_n_10,
      P(3) => mul_18s_9ns_18_1_1_U58_n_11,
      P(2) => mul_18s_9ns_18_1_1_U58_n_12,
      P(1) => mul_18s_9ns_18_1_1_U58_n_13,
      P(0) => mul_18s_9ns_18_1_1_U58_n_14,
      ap_clk => ap_clk,
      lshr_ln501_1_reg_4193_reg_i_36 => mul_18s_9ns_18_1_1_U55_n_26,
      lshr_ln501_1_reg_4193_reg_i_40 => mul_18s_9ns_18_1_1_U55_n_25,
      q0_reg => mul_18s_9ns_18_1_1_U58_n_15,
      q0_reg_0 => mul_18s_9ns_18_1_1_U58_n_16,
      q0_reg_1 => mul_18s_9ns_18_1_1_U58_n_17,
      q0_reg_10 => mul_18s_9ns_18_1_1_U58_n_26,
      q0_reg_11 => mul_18s_9ns_18_1_1_U58_n_27,
      q0_reg_12 => mul_18s_9ns_18_1_1_U58_n_28,
      q0_reg_13 => mul_18s_9ns_18_1_1_U58_n_29,
      q0_reg_14 => mul_18s_9ns_18_1_1_U58_n_30,
      q0_reg_15 => mul_18s_9ns_18_1_1_U58_n_31,
      q0_reg_16 => mul_18s_9ns_18_1_1_U58_n_32,
      q0_reg_17 => mul_18s_9ns_18_1_1_U58_n_33,
      q0_reg_18 => mul_18s_9ns_18_1_1_U58_n_34,
      q0_reg_19 => mul_18s_9ns_18_1_1_U58_n_35,
      q0_reg_2 => mul_18s_9ns_18_1_1_U58_n_18,
      q0_reg_20 => mul_18s_9ns_18_1_1_U58_n_36,
      q0_reg_21 => mul_18s_9ns_18_1_1_U58_n_37,
      q0_reg_22 => mul_18s_9ns_18_1_1_U58_n_38,
      q0_reg_23 => mul_18s_9ns_18_1_1_U58_n_39,
      q0_reg_24 => mul_18s_9ns_18_1_1_U58_n_40,
      q0_reg_25 => mul_18s_9ns_18_1_1_U58_n_41,
      q0_reg_26 => mul_18s_9ns_18_1_1_U58_n_42,
      q0_reg_27 => mul_18s_9ns_18_1_1_U58_n_43,
      q0_reg_28 => mul_18s_9ns_18_1_1_U58_n_44,
      q0_reg_29 => mul_18s_9ns_18_1_1_U58_n_45,
      q0_reg_3 => mul_18s_9ns_18_1_1_U58_n_19,
      q0_reg_30 => mul_18s_9ns_18_1_1_U58_n_46,
      q0_reg_31 => mul_18s_9ns_18_1_1_U58_n_47,
      q0_reg_32 => mul_18s_9ns_18_1_1_U58_n_48,
      q0_reg_33 => mul_18s_9ns_18_1_1_U58_n_49,
      q0_reg_34 => mul_18s_9ns_18_1_1_U58_n_50,
      q0_reg_35 => mul_18s_9ns_18_1_1_U58_n_51,
      q0_reg_36 => mul_18s_9ns_18_1_1_U58_n_52,
      q0_reg_37 => mul_18s_9ns_18_1_1_U58_n_53,
      q0_reg_38 => mul_18s_9ns_18_1_1_U58_n_54,
      q0_reg_39 => mul_18s_9ns_18_1_1_U58_n_55,
      q0_reg_4 => mul_18s_9ns_18_1_1_U58_n_20,
      q0_reg_40 => mul_18s_9ns_18_1_1_U58_n_56,
      q0_reg_41 => mul_18s_9ns_18_1_1_U58_n_57,
      q0_reg_42 => mul_18s_9ns_18_1_1_U58_n_58,
      q0_reg_43 => mul_18s_9ns_18_1_1_U58_n_59,
      q0_reg_44 => mul_18s_9ns_18_1_1_U58_n_60,
      q0_reg_45 => mul_18s_9ns_18_1_1_U58_n_61,
      q0_reg_46 => mul_18s_9ns_18_1_1_U58_n_62,
      q0_reg_47 => mul_18s_9ns_18_1_1_U58_n_63,
      q0_reg_48 => mul_18s_9ns_18_1_1_U58_n_64,
      q0_reg_49 => mul_18s_9ns_18_1_1_U58_n_65,
      q0_reg_5 => mul_18s_9ns_18_1_1_U58_n_21,
      q0_reg_50 => mul_18s_9ns_18_1_1_U58_n_66,
      q0_reg_51 => mul_18s_9ns_18_1_1_U58_n_67,
      q0_reg_52 => mul_18s_9ns_18_1_1_U58_n_68,
      q0_reg_53 => mul_18s_9ns_18_1_1_U58_n_69,
      q0_reg_54 => mul_18s_9ns_18_1_1_U58_n_70,
      q0_reg_55 => mul_18s_9ns_18_1_1_U58_n_71,
      q0_reg_6 => mul_18s_9ns_18_1_1_U58_n_22,
      q0_reg_7 => mul_18s_9ns_18_1_1_U58_n_23,
      q0_reg_8 => mul_18s_9ns_18_1_1_U58_n_24,
      q0_reg_9 => mul_18s_9ns_18_1_1_U58_n_25
    );
\p_lcssa51495159_fu_154[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => icmp_ln318_reg_3816_pp0_iter7_reg,
      I2 => \^ap_loop_exit_ready_pp0_iter8_reg\,
      I3 => \^ap_block_pp0_stage0_11001\,
      O => E(0)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(0),
      Q => \p_load51_reg_3978_reg[7]_0\(0)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(1),
      Q => \p_load51_reg_3978_reg[7]_0\(1)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(2),
      Q => \p_load51_reg_3978_reg[7]_0\(2)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(3),
      Q => \p_load51_reg_3978_reg[7]_0\(3)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(4),
      Q => \p_load51_reg_3978_reg[7]_0\(4)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(5),
      Q => \p_load51_reg_3978_reg[7]_0\(5)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(6),
      Q => \p_load51_reg_3978_reg[7]_0\(6)
    );
\p_load51_reg_3978_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3978(7),
      Q => \p_load51_reg_3978_reg[7]_0\(7)
    );
\p_load51_reg_3978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(0),
      Q => p_load51_reg_3978(0),
      R => '0'
    );
\p_load51_reg_3978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(1),
      Q => p_load51_reg_3978(1),
      R => '0'
    );
\p_load51_reg_3978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(2),
      Q => p_load51_reg_3978(2),
      R => '0'
    );
\p_load51_reg_3978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(3),
      Q => p_load51_reg_3978(3),
      R => '0'
    );
\p_load51_reg_3978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(4),
      Q => p_load51_reg_3978(4),
      R => '0'
    );
\p_load51_reg_3978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(5),
      Q => p_load51_reg_3978(5),
      R => '0'
    );
\p_load51_reg_3978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(6),
      Q => p_load51_reg_3978(6),
      R => '0'
    );
\p_load51_reg_3978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_144_fu_304(7),
      Q => p_load51_reg_3978(7),
      R => '0'
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(0),
      Q => \p_load52_reg_3972_reg[7]_0\(0)
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(1),
      Q => \p_load52_reg_3972_reg[7]_0\(1)
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(2),
      Q => \p_load52_reg_3972_reg[7]_0\(2)
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(3),
      Q => \p_load52_reg_3972_reg[7]_0\(3)
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(4),
      Q => \p_load52_reg_3972_reg[7]_0\(4)
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(5),
      Q => \p_load52_reg_3972_reg[7]_0\(5)
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(6),
      Q => \p_load52_reg_3972_reg[7]_0\(6)
    );
\p_load52_reg_3972_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3972(7),
      Q => \p_load52_reg_3972_reg[7]_0\(7)
    );
\p_load52_reg_3972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(0),
      Q => p_load52_reg_3972(0),
      R => '0'
    );
\p_load52_reg_3972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(1),
      Q => p_load52_reg_3972(1),
      R => '0'
    );
\p_load52_reg_3972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(2),
      Q => p_load52_reg_3972(2),
      R => '0'
    );
\p_load52_reg_3972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(3),
      Q => p_load52_reg_3972(3),
      R => '0'
    );
\p_load52_reg_3972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(4),
      Q => p_load52_reg_3972(4),
      R => '0'
    );
\p_load52_reg_3972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(5),
      Q => p_load52_reg_3972(5),
      R => '0'
    );
\p_load52_reg_3972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(6),
      Q => p_load52_reg_3972(6),
      R => '0'
    );
\p_load52_reg_3972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_143_fu_300(7),
      Q => p_load52_reg_3972(7),
      R => '0'
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(0),
      Q => \p_load53_reg_3967_reg[7]_0\(0)
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(1),
      Q => \p_load53_reg_3967_reg[7]_0\(1)
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(2),
      Q => \p_load53_reg_3967_reg[7]_0\(2)
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(3),
      Q => \p_load53_reg_3967_reg[7]_0\(3)
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(4),
      Q => \p_load53_reg_3967_reg[7]_0\(4)
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(5),
      Q => \p_load53_reg_3967_reg[7]_0\(5)
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(6),
      Q => \p_load53_reg_3967_reg[7]_0\(6)
    );
\p_load53_reg_3967_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3967(7),
      Q => \p_load53_reg_3967_reg[7]_0\(7)
    );
\p_load53_reg_3967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(0),
      Q => p_load53_reg_3967(0),
      R => '0'
    );
\p_load53_reg_3967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(1),
      Q => p_load53_reg_3967(1),
      R => '0'
    );
\p_load53_reg_3967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(2),
      Q => p_load53_reg_3967(2),
      R => '0'
    );
\p_load53_reg_3967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(3),
      Q => p_load53_reg_3967(3),
      R => '0'
    );
\p_load53_reg_3967_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(4),
      Q => p_load53_reg_3967(4),
      R => '0'
    );
\p_load53_reg_3967_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(5),
      Q => p_load53_reg_3967(5),
      R => '0'
    );
\p_load53_reg_3967_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(6),
      Q => p_load53_reg_3967(6),
      R => '0'
    );
\p_load53_reg_3967_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_142_fu_296(7),
      Q => p_load53_reg_3967(7),
      R => '0'
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(0),
      Q => \p_load54_reg_3962_reg[7]_0\(0)
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(1),
      Q => \p_load54_reg_3962_reg[7]_0\(1)
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(2),
      Q => \p_load54_reg_3962_reg[7]_0\(2)
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(3),
      Q => \p_load54_reg_3962_reg[7]_0\(3)
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(4),
      Q => \p_load54_reg_3962_reg[7]_0\(4)
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(5),
      Q => \p_load54_reg_3962_reg[7]_0\(5)
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(6),
      Q => \p_load54_reg_3962_reg[7]_0\(6)
    );
\p_load54_reg_3962_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3962(7),
      Q => \p_load54_reg_3962_reg[7]_0\(7)
    );
\p_load54_reg_3962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(0),
      Q => p_load54_reg_3962(0),
      R => '0'
    );
\p_load54_reg_3962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(1),
      Q => p_load54_reg_3962(1),
      R => '0'
    );
\p_load54_reg_3962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(2),
      Q => p_load54_reg_3962(2),
      R => '0'
    );
\p_load54_reg_3962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(3),
      Q => p_load54_reg_3962(3),
      R => '0'
    );
\p_load54_reg_3962_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(4),
      Q => p_load54_reg_3962(4),
      R => '0'
    );
\p_load54_reg_3962_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(5),
      Q => p_load54_reg_3962(5),
      R => '0'
    );
\p_load54_reg_3962_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(6),
      Q => p_load54_reg_3962(6),
      R => '0'
    );
\p_load54_reg_3962_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_141_fu_292(7),
      Q => p_load54_reg_3962(7),
      R => '0'
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(0),
      Q => \p_load55_reg_3956_reg[7]_0\(0)
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(1),
      Q => \p_load55_reg_3956_reg[7]_0\(1)
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(2),
      Q => \p_load55_reg_3956_reg[7]_0\(2)
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(3),
      Q => \p_load55_reg_3956_reg[7]_0\(3)
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(4),
      Q => \p_load55_reg_3956_reg[7]_0\(4)
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(5),
      Q => \p_load55_reg_3956_reg[7]_0\(5)
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(6),
      Q => \p_load55_reg_3956_reg[7]_0\(6)
    );
\p_load55_reg_3956_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3956(7),
      Q => \p_load55_reg_3956_reg[7]_0\(7)
    );
\p_load55_reg_3956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(0),
      Q => p_load55_reg_3956(0),
      R => '0'
    );
\p_load55_reg_3956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(1),
      Q => p_load55_reg_3956(1),
      R => '0'
    );
\p_load55_reg_3956_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(2),
      Q => p_load55_reg_3956(2),
      R => '0'
    );
\p_load55_reg_3956_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(3),
      Q => p_load55_reg_3956(3),
      R => '0'
    );
\p_load55_reg_3956_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(4),
      Q => p_load55_reg_3956(4),
      R => '0'
    );
\p_load55_reg_3956_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(5),
      Q => p_load55_reg_3956(5),
      R => '0'
    );
\p_load55_reg_3956_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(6),
      Q => p_load55_reg_3956(6),
      R => '0'
    );
\p_load55_reg_3956_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_140_fu_288(7),
      Q => p_load55_reg_3956(7),
      R => '0'
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(0),
      Q => \p_load56_reg_3951_reg[7]_0\(0)
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(1),
      Q => \p_load56_reg_3951_reg[7]_0\(1)
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(2),
      Q => \p_load56_reg_3951_reg[7]_0\(2)
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(3),
      Q => \p_load56_reg_3951_reg[7]_0\(3)
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(4),
      Q => \p_load56_reg_3951_reg[7]_0\(4)
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(5),
      Q => \p_load56_reg_3951_reg[7]_0\(5)
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(6),
      Q => \p_load56_reg_3951_reg[7]_0\(6)
    );
\p_load56_reg_3951_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3951(7),
      Q => \p_load56_reg_3951_reg[7]_0\(7)
    );
\p_load56_reg_3951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(0),
      Q => p_load56_reg_3951(0),
      R => '0'
    );
\p_load56_reg_3951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(1),
      Q => p_load56_reg_3951(1),
      R => '0'
    );
\p_load56_reg_3951_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(2),
      Q => p_load56_reg_3951(2),
      R => '0'
    );
\p_load56_reg_3951_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(3),
      Q => p_load56_reg_3951(3),
      R => '0'
    );
\p_load56_reg_3951_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(4),
      Q => p_load56_reg_3951(4),
      R => '0'
    );
\p_load56_reg_3951_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(5),
      Q => p_load56_reg_3951(5),
      R => '0'
    );
\p_load56_reg_3951_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(6),
      Q => p_load56_reg_3951(6),
      R => '0'
    );
\p_load56_reg_3951_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_139_fu_284(7),
      Q => p_load56_reg_3951(7),
      R => '0'
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(0),
      Q => \p_load57_reg_3946_reg[7]_0\(0)
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(1),
      Q => \p_load57_reg_3946_reg[7]_0\(1)
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(2),
      Q => \p_load57_reg_3946_reg[7]_0\(2)
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(3),
      Q => \p_load57_reg_3946_reg[7]_0\(3)
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(4),
      Q => \p_load57_reg_3946_reg[7]_0\(4)
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(5),
      Q => \p_load57_reg_3946_reg[7]_0\(5)
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(6),
      Q => \p_load57_reg_3946_reg[7]_0\(6)
    );
\p_load57_reg_3946_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3946(7),
      Q => \p_load57_reg_3946_reg[7]_0\(7)
    );
\p_load57_reg_3946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(0),
      Q => p_load57_reg_3946(0),
      R => '0'
    );
\p_load57_reg_3946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(1),
      Q => p_load57_reg_3946(1),
      R => '0'
    );
\p_load57_reg_3946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(2),
      Q => p_load57_reg_3946(2),
      R => '0'
    );
\p_load57_reg_3946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(3),
      Q => p_load57_reg_3946(3),
      R => '0'
    );
\p_load57_reg_3946_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(4),
      Q => p_load57_reg_3946(4),
      R => '0'
    );
\p_load57_reg_3946_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(5),
      Q => p_load57_reg_3946(5),
      R => '0'
    );
\p_load57_reg_3946_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(6),
      Q => p_load57_reg_3946(6),
      R => '0'
    );
\p_load57_reg_3946_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_138_fu_280(7),
      Q => p_load57_reg_3946(7),
      R => '0'
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(0),
      Q => \p_load58_reg_3940_reg[7]_0\(0)
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(1),
      Q => \p_load58_reg_3940_reg[7]_0\(1)
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(2),
      Q => \p_load58_reg_3940_reg[7]_0\(2)
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(3),
      Q => \p_load58_reg_3940_reg[7]_0\(3)
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(4),
      Q => \p_load58_reg_3940_reg[7]_0\(4)
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(5),
      Q => \p_load58_reg_3940_reg[7]_0\(5)
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(6),
      Q => \p_load58_reg_3940_reg[7]_0\(6)
    );
\p_load58_reg_3940_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3940(7),
      Q => \p_load58_reg_3940_reg[7]_0\(7)
    );
\p_load58_reg_3940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(0),
      Q => p_load58_reg_3940(0),
      R => '0'
    );
\p_load58_reg_3940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(1),
      Q => p_load58_reg_3940(1),
      R => '0'
    );
\p_load58_reg_3940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(2),
      Q => p_load58_reg_3940(2),
      R => '0'
    );
\p_load58_reg_3940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(3),
      Q => p_load58_reg_3940(3),
      R => '0'
    );
\p_load58_reg_3940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(4),
      Q => p_load58_reg_3940(4),
      R => '0'
    );
\p_load58_reg_3940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(5),
      Q => p_load58_reg_3940(5),
      R => '0'
    );
\p_load58_reg_3940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(6),
      Q => p_load58_reg_3940(6),
      R => '0'
    );
\p_load58_reg_3940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_137_fu_276(7),
      Q => p_load58_reg_3940(7),
      R => '0'
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(0),
      Q => \p_load59_reg_3935_reg[7]_0\(0)
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(1),
      Q => \p_load59_reg_3935_reg[7]_0\(1)
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(2),
      Q => \p_load59_reg_3935_reg[7]_0\(2)
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(3),
      Q => \p_load59_reg_3935_reg[7]_0\(3)
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(4),
      Q => \p_load59_reg_3935_reg[7]_0\(4)
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(5),
      Q => \p_load59_reg_3935_reg[7]_0\(5)
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(6),
      Q => \p_load59_reg_3935_reg[7]_0\(6)
    );
\p_load59_reg_3935_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3935(7),
      Q => \p_load59_reg_3935_reg[7]_0\(7)
    );
\p_load59_reg_3935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(0),
      Q => p_load59_reg_3935(0),
      R => '0'
    );
\p_load59_reg_3935_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(1),
      Q => p_load59_reg_3935(1),
      R => '0'
    );
\p_load59_reg_3935_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(2),
      Q => p_load59_reg_3935(2),
      R => '0'
    );
\p_load59_reg_3935_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(3),
      Q => p_load59_reg_3935(3),
      R => '0'
    );
\p_load59_reg_3935_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(4),
      Q => p_load59_reg_3935(4),
      R => '0'
    );
\p_load59_reg_3935_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(5),
      Q => p_load59_reg_3935(5),
      R => '0'
    );
\p_load59_reg_3935_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(6),
      Q => p_load59_reg_3935(6),
      R => '0'
    );
\p_load59_reg_3935_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_136_fu_272(7),
      Q => p_load59_reg_3935(7),
      R => '0'
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(0),
      Q => \p_load60_reg_3930_reg[7]_0\(0)
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(1),
      Q => \p_load60_reg_3930_reg[7]_0\(1)
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(2),
      Q => \p_load60_reg_3930_reg[7]_0\(2)
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(3),
      Q => \p_load60_reg_3930_reg[7]_0\(3)
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(4),
      Q => \p_load60_reg_3930_reg[7]_0\(4)
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(5),
      Q => \p_load60_reg_3930_reg[7]_0\(5)
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(6),
      Q => \p_load60_reg_3930_reg[7]_0\(6)
    );
\p_load60_reg_3930_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3930(7),
      Q => \p_load60_reg_3930_reg[7]_0\(7)
    );
\p_load60_reg_3930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(0),
      Q => p_load60_reg_3930(0),
      R => '0'
    );
\p_load60_reg_3930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(1),
      Q => p_load60_reg_3930(1),
      R => '0'
    );
\p_load60_reg_3930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(2),
      Q => p_load60_reg_3930(2),
      R => '0'
    );
\p_load60_reg_3930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(3),
      Q => p_load60_reg_3930(3),
      R => '0'
    );
\p_load60_reg_3930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(4),
      Q => p_load60_reg_3930(4),
      R => '0'
    );
\p_load60_reg_3930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(5),
      Q => p_load60_reg_3930(5),
      R => '0'
    );
\p_load60_reg_3930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(6),
      Q => p_load60_reg_3930(6),
      R => '0'
    );
\p_load60_reg_3930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_135_fu_268(7),
      Q => p_load60_reg_3930(7),
      R => '0'
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(0),
      Q => \p_load61_reg_3924_reg[7]_0\(0)
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(1),
      Q => \p_load61_reg_3924_reg[7]_0\(1)
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(2),
      Q => \p_load61_reg_3924_reg[7]_0\(2)
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(3),
      Q => \p_load61_reg_3924_reg[7]_0\(3)
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(4),
      Q => \p_load61_reg_3924_reg[7]_0\(4)
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(5),
      Q => \p_load61_reg_3924_reg[7]_0\(5)
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(6),
      Q => \p_load61_reg_3924_reg[7]_0\(6)
    );
\p_load61_reg_3924_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3924(7),
      Q => \p_load61_reg_3924_reg[7]_0\(7)
    );
\p_load61_reg_3924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(0),
      Q => p_load61_reg_3924(0),
      R => '0'
    );
\p_load61_reg_3924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(1),
      Q => p_load61_reg_3924(1),
      R => '0'
    );
\p_load61_reg_3924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(2),
      Q => p_load61_reg_3924(2),
      R => '0'
    );
\p_load61_reg_3924_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(3),
      Q => p_load61_reg_3924(3),
      R => '0'
    );
\p_load61_reg_3924_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(4),
      Q => p_load61_reg_3924(4),
      R => '0'
    );
\p_load61_reg_3924_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(5),
      Q => p_load61_reg_3924(5),
      R => '0'
    );
\p_load61_reg_3924_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(6),
      Q => p_load61_reg_3924(6),
      R => '0'
    );
\p_load61_reg_3924_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_134_fu_264(7),
      Q => p_load61_reg_3924(7),
      R => '0'
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(0),
      Q => \p_load62_reg_3919_reg[7]_0\(0)
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(1),
      Q => \p_load62_reg_3919_reg[7]_0\(1)
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(2),
      Q => \p_load62_reg_3919_reg[7]_0\(2)
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(3),
      Q => \p_load62_reg_3919_reg[7]_0\(3)
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(4),
      Q => \p_load62_reg_3919_reg[7]_0\(4)
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(5),
      Q => \p_load62_reg_3919_reg[7]_0\(5)
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(6),
      Q => \p_load62_reg_3919_reg[7]_0\(6)
    );
\p_load62_reg_3919_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3919(7),
      Q => \p_load62_reg_3919_reg[7]_0\(7)
    );
\p_load62_reg_3919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(0),
      Q => p_load62_reg_3919(0),
      R => '0'
    );
\p_load62_reg_3919_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(1),
      Q => p_load62_reg_3919(1),
      R => '0'
    );
\p_load62_reg_3919_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(2),
      Q => p_load62_reg_3919(2),
      R => '0'
    );
\p_load62_reg_3919_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(3),
      Q => p_load62_reg_3919(3),
      R => '0'
    );
\p_load62_reg_3919_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(4),
      Q => p_load62_reg_3919(4),
      R => '0'
    );
\p_load62_reg_3919_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(5),
      Q => p_load62_reg_3919(5),
      R => '0'
    );
\p_load62_reg_3919_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(6),
      Q => p_load62_reg_3919(6),
      R => '0'
    );
\p_load62_reg_3919_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_133_fu_260(7),
      Q => p_load62_reg_3919(7),
      R => '0'
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(0),
      Q => \p_load63_reg_3914_reg[7]_0\(0)
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(1),
      Q => \p_load63_reg_3914_reg[7]_0\(1)
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(2),
      Q => \p_load63_reg_3914_reg[7]_0\(2)
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(3),
      Q => \p_load63_reg_3914_reg[7]_0\(3)
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(4),
      Q => \p_load63_reg_3914_reg[7]_0\(4)
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(5),
      Q => \p_load63_reg_3914_reg[7]_0\(5)
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(6),
      Q => \p_load63_reg_3914_reg[7]_0\(6)
    );
\p_load63_reg_3914_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3914(7),
      Q => \p_load63_reg_3914_reg[7]_0\(7)
    );
\p_load63_reg_3914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(0),
      Q => p_load63_reg_3914(0),
      R => '0'
    );
\p_load63_reg_3914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(1),
      Q => p_load63_reg_3914(1),
      R => '0'
    );
\p_load63_reg_3914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(2),
      Q => p_load63_reg_3914(2),
      R => '0'
    );
\p_load63_reg_3914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(3),
      Q => p_load63_reg_3914(3),
      R => '0'
    );
\p_load63_reg_3914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(4),
      Q => p_load63_reg_3914(4),
      R => '0'
    );
\p_load63_reg_3914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(5),
      Q => p_load63_reg_3914(5),
      R => '0'
    );
\p_load63_reg_3914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(6),
      Q => p_load63_reg_3914(6),
      R => '0'
    );
\p_load63_reg_3914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_132_fu_256(7),
      Q => p_load63_reg_3914(7),
      R => '0'
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(0),
      Q => \p_load64_reg_3908_reg[7]_0\(0)
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(1),
      Q => \p_load64_reg_3908_reg[7]_0\(1)
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(2),
      Q => \p_load64_reg_3908_reg[7]_0\(2)
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(3),
      Q => \p_load64_reg_3908_reg[7]_0\(3)
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(4),
      Q => \p_load64_reg_3908_reg[7]_0\(4)
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(5),
      Q => \p_load64_reg_3908_reg[7]_0\(5)
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(6),
      Q => \p_load64_reg_3908_reg[7]_0\(6)
    );
\p_load64_reg_3908_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3908(7),
      Q => \p_load64_reg_3908_reg[7]_0\(7)
    );
\p_load64_reg_3908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[0]\,
      Q => p_load64_reg_3908(0),
      R => '0'
    );
\p_load64_reg_3908_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[1]\,
      Q => p_load64_reg_3908(1),
      R => '0'
    );
\p_load64_reg_3908_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[2]\,
      Q => p_load64_reg_3908(2),
      R => '0'
    );
\p_load64_reg_3908_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[3]\,
      Q => p_load64_reg_3908(3),
      R => '0'
    );
\p_load64_reg_3908_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[4]\,
      Q => p_load64_reg_3908(4),
      R => '0'
    );
\p_load64_reg_3908_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[5]\,
      Q => p_load64_reg_3908(5),
      R => '0'
    );
\p_load64_reg_3908_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[6]\,
      Q => p_load64_reg_3908(6),
      R => '0'
    );
\p_load64_reg_3908_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_131_fu_252_reg_n_5_[7]\,
      Q => p_load64_reg_3908(7),
      R => '0'
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(0),
      Q => D(0)
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(1),
      Q => D(1)
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(2),
      Q => D(2)
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(3),
      Q => D(3)
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(4),
      Q => D(4)
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(5),
      Q => D(5)
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(6),
      Q => D(6)
    );
\p_load65_reg_3903_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3903(7),
      Q => D(7)
    );
\p_load65_reg_3903_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(0),
      Q => p_load65_reg_3903(0),
      R => '0'
    );
\p_load65_reg_3903_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(1),
      Q => p_load65_reg_3903(1),
      R => '0'
    );
\p_load65_reg_3903_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(2),
      Q => p_load65_reg_3903(2),
      R => '0'
    );
\p_load65_reg_3903_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(3),
      Q => p_load65_reg_3903(3),
      R => '0'
    );
\p_load65_reg_3903_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(4),
      Q => p_load65_reg_3903(4),
      R => '0'
    );
\p_load65_reg_3903_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(5),
      Q => p_load65_reg_3903(5),
      R => '0'
    );
\p_load65_reg_3903_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(6),
      Q => p_load65_reg_3903(6),
      R => '0'
    );
\p_load65_reg_3903_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_130_fu_248__0\(7),
      Q => p_load65_reg_3903(7),
      R => '0'
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(0),
      Q => \p_load67_reg_3898_reg[7]_0\(0)
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(1),
      Q => \p_load67_reg_3898_reg[7]_0\(1)
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(2),
      Q => \p_load67_reg_3898_reg[7]_0\(2)
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(3),
      Q => \p_load67_reg_3898_reg[7]_0\(3)
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(4),
      Q => \p_load67_reg_3898_reg[7]_0\(4)
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(5),
      Q => \p_load67_reg_3898_reg[7]_0\(5)
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(6),
      Q => \p_load67_reg_3898_reg[7]_0\(6)
    );
\p_load67_reg_3898_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3898(7),
      Q => \p_load67_reg_3898_reg[7]_0\(7)
    );
\p_load67_reg_3898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(1),
      Q => p_load67_reg_3898(0),
      R => '0'
    );
\p_load67_reg_3898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(2),
      Q => p_load67_reg_3898(1),
      R => '0'
    );
\p_load67_reg_3898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(3),
      Q => p_load67_reg_3898(2),
      R => '0'
    );
\p_load67_reg_3898_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(4),
      Q => p_load67_reg_3898(3),
      R => '0'
    );
\p_load67_reg_3898_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(5),
      Q => p_load67_reg_3898(4),
      R => '0'
    );
\p_load67_reg_3898_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(6),
      Q => p_load67_reg_3898(5),
      R => '0'
    );
\p_load67_reg_3898_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(7),
      Q => p_load67_reg_3898(6),
      R => '0'
    );
\p_load67_reg_3898_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln458_fu_1668_p1(8),
      Q => p_load67_reg_3898(7),
      R => '0'
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(0),
      Q => \p_load69_reg_3893_reg[7]_0\(0)
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(1),
      Q => \p_load69_reg_3893_reg[7]_0\(1)
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(2),
      Q => \p_load69_reg_3893_reg[7]_0\(2)
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(3),
      Q => \p_load69_reg_3893_reg[7]_0\(3)
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(4),
      Q => \p_load69_reg_3893_reg[7]_0\(4)
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(5),
      Q => \p_load69_reg_3893_reg[7]_0\(5)
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(6),
      Q => \p_load69_reg_3893_reg[7]_0\(6)
    );
\p_load69_reg_3893_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3893(7),
      Q => \p_load69_reg_3893_reg[7]_0\(7)
    );
\p_load69_reg_3893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(0),
      Q => p_load69_reg_3893(0),
      R => '0'
    );
\p_load69_reg_3893_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(1),
      Q => p_load69_reg_3893(1),
      R => '0'
    );
\p_load69_reg_3893_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(2),
      Q => p_load69_reg_3893(2),
      R => '0'
    );
\p_load69_reg_3893_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(3),
      Q => p_load69_reg_3893(3),
      R => '0'
    );
\p_load69_reg_3893_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(4),
      Q => p_load69_reg_3893(4),
      R => '0'
    );
\p_load69_reg_3893_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(5),
      Q => p_load69_reg_3893(5),
      R => '0'
    );
\p_load69_reg_3893_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(6),
      Q => p_load69_reg_3893(6),
      R => '0'
    );
\p_load69_reg_3893_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => empty_128_fu_240(7),
      Q => p_load69_reg_3893(7),
      R => '0'
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(0),
      Q => \p_load71_reg_3888_reg[7]_0\(0)
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(1),
      Q => \p_load71_reg_3888_reg[7]_0\(1)
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(2),
      Q => \p_load71_reg_3888_reg[7]_0\(2)
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(3),
      Q => \p_load71_reg_3888_reg[7]_0\(3)
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(4),
      Q => \p_load71_reg_3888_reg[7]_0\(4)
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(5),
      Q => \p_load71_reg_3888_reg[7]_0\(5)
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(6),
      Q => \p_load71_reg_3888_reg[7]_0\(6)
    );
\p_load71_reg_3888_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3888(7),
      Q => \p_load71_reg_3888_reg[7]_0\(7)
    );
\p_load71_reg_3888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(1),
      Q => p_load71_reg_3888(0),
      R => '0'
    );
\p_load71_reg_3888_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(2),
      Q => p_load71_reg_3888(1),
      R => '0'
    );
\p_load71_reg_3888_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(3),
      Q => p_load71_reg_3888(2),
      R => '0'
    );
\p_load71_reg_3888_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(4),
      Q => p_load71_reg_3888(3),
      R => '0'
    );
\p_load71_reg_3888_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(5),
      Q => p_load71_reg_3888(4),
      R => '0'
    );
\p_load71_reg_3888_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(6),
      Q => p_load71_reg_3888(5),
      R => '0'
    );
\p_load71_reg_3888_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(7),
      Q => p_load71_reg_3888(6),
      R => '0'
    );
\p_load71_reg_3888_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => zext_ln460_fu_1728_p1(8),
      Q => p_load71_reg_3888(7),
      R => '0'
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(0),
      Q => \p_load73_reg_3883_reg[7]_0\(0)
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(1),
      Q => \p_load73_reg_3883_reg[7]_0\(1)
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(2),
      Q => \p_load73_reg_3883_reg[7]_0\(2)
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(3),
      Q => \p_load73_reg_3883_reg[7]_0\(3)
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(4),
      Q => \p_load73_reg_3883_reg[7]_0\(4)
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(5),
      Q => \p_load73_reg_3883_reg[7]_0\(5)
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(6),
      Q => \p_load73_reg_3883_reg[7]_0\(6)
    );
\p_load73_reg_3883_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3883(7),
      Q => \p_load73_reg_3883_reg[7]_0\(7)
    );
\p_load73_reg_3883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[0]\,
      Q => p_load73_reg_3883(0),
      R => '0'
    );
\p_load73_reg_3883_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[1]\,
      Q => p_load73_reg_3883(1),
      R => '0'
    );
\p_load73_reg_3883_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[2]\,
      Q => p_load73_reg_3883(2),
      R => '0'
    );
\p_load73_reg_3883_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[3]\,
      Q => p_load73_reg_3883(3),
      R => '0'
    );
\p_load73_reg_3883_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[4]\,
      Q => p_load73_reg_3883(4),
      R => '0'
    );
\p_load73_reg_3883_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[5]\,
      Q => p_load73_reg_3883(5),
      R => '0'
    );
\p_load73_reg_3883_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[6]\,
      Q => p_load73_reg_3883(6),
      R => '0'
    );
\p_load73_reg_3883_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_126_fu_232_reg_n_5_[7]\,
      Q => p_load73_reg_3883(7),
      R => '0'
    );
\p_load_reg_3983_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(0),
      Q => \p_load_reg_3983_reg[7]_0\(0)
    );
\p_load_reg_3983_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(1),
      Q => \p_load_reg_3983_reg[7]_0\(1)
    );
\p_load_reg_3983_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(2),
      Q => \p_load_reg_3983_reg[7]_0\(2)
    );
\p_load_reg_3983_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(3),
      Q => \p_load_reg_3983_reg[7]_0\(3)
    );
\p_load_reg_3983_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(4),
      Q => \p_load_reg_3983_reg[7]_0\(4)
    );
\p_load_reg_3983_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(5),
      Q => \p_load_reg_3983_reg[7]_0\(5)
    );
\p_load_reg_3983_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(6),
      Q => \p_load_reg_3983_reg[7]_0\(6)
    );
\p_load_reg_3983_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3983(7),
      Q => \p_load_reg_3983_reg[7]_0\(7)
    );
\p_load_reg_3983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(0),
      Q => p_load_reg_3983(0),
      R => '0'
    );
\p_load_reg_3983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(1),
      Q => p_load_reg_3983(1),
      R => '0'
    );
\p_load_reg_3983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(2),
      Q => p_load_reg_3983(2),
      R => '0'
    );
\p_load_reg_3983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(3),
      Q => p_load_reg_3983(3),
      R => '0'
    );
\p_load_reg_3983_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(4),
      Q => p_load_reg_3983(4),
      R => '0'
    );
\p_load_reg_3983_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(5),
      Q => p_load_reg_3983(5),
      R => '0'
    );
\p_load_reg_3983_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(6),
      Q => p_load_reg_3983(6),
      R => '0'
    );
\p_load_reg_3983_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_3_U_n_14,
      D => \empty_145_fu_308__0\(7),
      Q => p_load_reg_3983(7),
      R => '0'
    );
\select_ln510_reg_4223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(0),
      Q => \select_ln510_reg_4223_reg[7]_0\(0),
      R => '0'
    );
\select_ln510_reg_4223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(1),
      Q => \select_ln510_reg_4223_reg[7]_0\(1),
      R => '0'
    );
\select_ln510_reg_4223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(2),
      Q => \select_ln510_reg_4223_reg[7]_0\(2),
      R => '0'
    );
\select_ln510_reg_4223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(3),
      Q => \select_ln510_reg_4223_reg[7]_0\(3),
      R => '0'
    );
\select_ln510_reg_4223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(4),
      Q => \select_ln510_reg_4223_reg[7]_0\(4),
      R => '0'
    );
\select_ln510_reg_4223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(5),
      Q => \select_ln510_reg_4223_reg[7]_0\(5),
      R => '0'
    );
\select_ln510_reg_4223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(6),
      Q => \select_ln510_reg_4223_reg[7]_0\(6),
      R => '0'
    );
\select_ln510_reg_4223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln510_fu_3483_p3(7),
      Q => \select_ln510_reg_4223_reg[7]_0\(7),
      R => '0'
    );
\sext_ln465_3_reg_4018[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(6),
      I1 => \g_2_reg_719__0\(6),
      I2 => zext_ln456_fu_1612_p1(6),
      I3 => \sext_ln465_3_reg_4018[7]_i_3_n_5\,
      O => \sext_ln465_3_reg_4018[7]_i_10_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(5),
      I1 => \g_2_reg_719__0\(5),
      I2 => zext_ln456_fu_1612_p1(5),
      I3 => \sext_ln465_3_reg_4018[7]_i_4_n_5\,
      O => \sext_ln465_3_reg_4018[7]_i_11_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(4),
      I1 => \g_2_reg_719__0\(4),
      I2 => zext_ln456_fu_1612_p1(4),
      I3 => \sext_ln465_3_reg_4018[7]_i_5_n_5\,
      O => \sext_ln465_3_reg_4018[7]_i_12_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(3),
      I1 => \g_2_reg_719__0\(3),
      I2 => zext_ln456_fu_1612_p1(3),
      I3 => \sext_ln465_3_reg_4018[7]_i_6_n_5\,
      O => \sext_ln465_3_reg_4018[7]_i_13_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => zext_ln456_fu_1612_p1(2),
      I3 => \sext_ln465_3_reg_4018[7]_i_7_n_5\,
      O => \sext_ln465_3_reg_4018[7]_i_14_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \g_2_reg_719__0\(1),
      I1 => empty_147_reg_661(1),
      I2 => zext_ln456_fu_1612_p1(1),
      O => \sext_ln465_3_reg_4018[7]_i_15_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => empty_147_reg_661(0),
      O => \sext_ln465_3_reg_4018[7]_i_16_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(6),
      I1 => \g_2_reg_719__0\(6),
      I2 => zext_ln456_fu_1612_p1(6),
      O => \sext_ln465_3_reg_4018[7]_i_2_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(5),
      I1 => \g_2_reg_719__0\(5),
      I2 => zext_ln456_fu_1612_p1(5),
      O => \sext_ln465_3_reg_4018[7]_i_3_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(4),
      I1 => \g_2_reg_719__0\(4),
      I2 => zext_ln456_fu_1612_p1(4),
      O => \sext_ln465_3_reg_4018[7]_i_4_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(3),
      I1 => \g_2_reg_719__0\(3),
      I2 => zext_ln456_fu_1612_p1(3),
      O => \sext_ln465_3_reg_4018[7]_i_5_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => zext_ln456_fu_1612_p1(2),
      O => \sext_ln465_3_reg_4018[7]_i_6_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g_2_reg_719__0\(1),
      I1 => empty_147_reg_661(1),
      O => \sext_ln465_3_reg_4018[7]_i_7_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      O => \sext_ln465_3_reg_4018[7]_i_8_n_5\
    );
\sext_ln465_3_reg_4018[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln465_3_reg_4018[7]_i_2_n_5\,
      I1 => \g_2_reg_719__0\(7),
      I2 => empty_147_reg_661(7),
      I3 => zext_ln456_fu_1612_p1(7),
      O => \sext_ln465_3_reg_4018[7]_i_9_n_5\
    );
\sext_ln465_3_reg_4018[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln456_fu_1612_p1(7),
      I1 => \g_2_reg_719__0\(7),
      I2 => empty_147_reg_661(7),
      I3 => zext_ln456_fu_1612_p1(8),
      O => \sext_ln465_3_reg_4018[8]_i_2_n_5\
    );
\sext_ln465_3_reg_4018[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\,
      O => K_6_fu_1622_p2(9)
    );
\sext_ln465_3_reg_4018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(0),
      Q => sext_ln465_3_reg_4018(0),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(1),
      Q => sext_ln465_3_reg_4018(1),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(2),
      Q => sext_ln465_3_reg_4018(2),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(3),
      Q => sext_ln465_3_reg_4018(3),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(4),
      Q => sext_ln465_3_reg_4018(4),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(5),
      Q => sext_ln465_3_reg_4018(5),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(6),
      Q => sext_ln465_3_reg_4018(6),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(7),
      Q => sext_ln465_3_reg_4018(7),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln465_3_reg_4018_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln465_3_reg_4018[7]_i_2_n_5\,
      DI(6) => \sext_ln465_3_reg_4018[7]_i_3_n_5\,
      DI(5) => \sext_ln465_3_reg_4018[7]_i_4_n_5\,
      DI(4) => \sext_ln465_3_reg_4018[7]_i_5_n_5\,
      DI(3) => \sext_ln465_3_reg_4018[7]_i_6_n_5\,
      DI(2) => \sext_ln465_3_reg_4018[7]_i_7_n_5\,
      DI(1) => zext_ln456_fu_1612_p1(1),
      DI(0) => \sext_ln465_3_reg_4018[7]_i_8_n_5\,
      O(7 downto 0) => K_6_fu_1622_p2(7 downto 0),
      S(7) => \sext_ln465_3_reg_4018[7]_i_9_n_5\,
      S(6) => \sext_ln465_3_reg_4018[7]_i_10_n_5\,
      S(5) => \sext_ln465_3_reg_4018[7]_i_11_n_5\,
      S(4) => \sext_ln465_3_reg_4018[7]_i_12_n_5\,
      S(3) => \sext_ln465_3_reg_4018[7]_i_13_n_5\,
      S(2) => \sext_ln465_3_reg_4018[7]_i_14_n_5\,
      S(1) => \sext_ln465_3_reg_4018[7]_i_15_n_5\,
      S(0) => \sext_ln465_3_reg_4018[7]_i_16_n_5\
    );
\sext_ln465_3_reg_4018_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(8),
      Q => sext_ln465_3_reg_4018(8),
      R => '0'
    );
\sext_ln465_3_reg_4018_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln465_3_reg_4018_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln465_3_reg_4018_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln465_3_reg_4018_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln465_3_reg_4018_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln456_fu_1612_p1(8),
      O(7 downto 1) => \NLW_sext_ln465_3_reg_4018_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_6_fu_1622_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln465_3_reg_4018[8]_i_2_n_5\
    );
\sext_ln465_3_reg_4018_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1622_p2(9),
      Q => sext_ln465_3_reg_4018(9),
      R => '0'
    );
\sext_ln465_reg_4013[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => empty_162_reg_777(6),
      I2 => zext_ln450_fu_1408_p1(6),
      I3 => \sext_ln465_reg_4013[7]_i_3_n_5\,
      O => \sext_ln465_reg_4013[7]_i_10_n_5\
    );
\sext_ln465_reg_4013[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => empty_162_reg_777(5),
      I2 => zext_ln450_fu_1408_p1(5),
      I3 => \sext_ln465_reg_4013[7]_i_4_n_5\,
      O => \sext_ln465_reg_4013[7]_i_11_n_5\
    );
\sext_ln465_reg_4013[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => empty_162_reg_777(4),
      I2 => zext_ln450_fu_1408_p1(4),
      I3 => \sext_ln465_reg_4013[7]_i_5_n_5\,
      O => \sext_ln465_reg_4013[7]_i_12_n_5\
    );
\sext_ln465_reg_4013[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => empty_162_reg_777(3),
      I2 => zext_ln450_fu_1408_p1(3),
      I3 => \sext_ln465_reg_4013[7]_i_6_n_5\,
      O => \sext_ln465_reg_4013[7]_i_13_n_5\
    );
\sext_ln465_reg_4013[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => empty_162_reg_777(2),
      I2 => zext_ln450_fu_1408_p1(2),
      I3 => \sext_ln465_reg_4013[7]_i_7_n_5\,
      O => \sext_ln465_reg_4013[7]_i_14_n_5\
    );
\sext_ln465_reg_4013[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => empty_162_reg_777(1),
      I1 => \g_2_reg_719__0\(1),
      I2 => zext_ln450_fu_1408_p1(1),
      O => \sext_ln465_reg_4013[7]_i_15_n_5\
    );
\sext_ln465_reg_4013[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => empty_162_reg_777(0),
      O => \sext_ln465_reg_4013[7]_i_16_n_5\
    );
\sext_ln465_reg_4013[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => empty_162_reg_777(6),
      I2 => zext_ln450_fu_1408_p1(6),
      O => \sext_ln465_reg_4013[7]_i_2_n_5\
    );
\sext_ln465_reg_4013[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => empty_162_reg_777(5),
      I2 => zext_ln450_fu_1408_p1(5),
      O => \sext_ln465_reg_4013[7]_i_3_n_5\
    );
\sext_ln465_reg_4013[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => empty_162_reg_777(4),
      I2 => zext_ln450_fu_1408_p1(4),
      O => \sext_ln465_reg_4013[7]_i_4_n_5\
    );
\sext_ln465_reg_4013[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => empty_162_reg_777(3),
      I2 => zext_ln450_fu_1408_p1(3),
      O => \sext_ln465_reg_4013[7]_i_5_n_5\
    );
\sext_ln465_reg_4013[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => empty_162_reg_777(2),
      I2 => zext_ln450_fu_1408_p1(2),
      O => \sext_ln465_reg_4013[7]_i_6_n_5\
    );
\sext_ln465_reg_4013[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_162_reg_777(1),
      I1 => \g_2_reg_719__0\(1),
      O => \sext_ln465_reg_4013[7]_i_7_n_5\
    );
\sext_ln465_reg_4013[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_162_reg_777(0),
      O => p_1_out(0)
    );
\sext_ln465_reg_4013[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln465_reg_4013[7]_i_2_n_5\,
      I1 => \g_2_reg_719__0\(7),
      I2 => empty_162_reg_777(7),
      I3 => zext_ln450_fu_1408_p1(7),
      O => \sext_ln465_reg_4013[7]_i_9_n_5\
    );
\sext_ln465_reg_4013[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln450_fu_1408_p1(7),
      I1 => empty_162_reg_777(7),
      I2 => \g_2_reg_719__0\(7),
      I3 => zext_ln450_fu_1408_p1(8),
      O => \sext_ln465_reg_4013[8]_i_2_n_5\
    );
\sext_ln465_reg_4013[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln465_reg_4013_reg[8]_i_1_n_11\,
      O => K_fu_1434_p2(9)
    );
\sext_ln465_reg_4013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(0),
      Q => sext_ln465_reg_4013(0),
      R => '0'
    );
\sext_ln465_reg_4013_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(1),
      Q => sext_ln465_reg_4013(1),
      R => '0'
    );
\sext_ln465_reg_4013_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(2),
      Q => sext_ln465_reg_4013(2),
      R => '0'
    );
\sext_ln465_reg_4013_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(3),
      Q => sext_ln465_reg_4013(3),
      R => '0'
    );
\sext_ln465_reg_4013_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(4),
      Q => sext_ln465_reg_4013(4),
      R => '0'
    );
\sext_ln465_reg_4013_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(5),
      Q => sext_ln465_reg_4013(5),
      R => '0'
    );
\sext_ln465_reg_4013_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(6),
      Q => sext_ln465_reg_4013(6),
      R => '0'
    );
\sext_ln465_reg_4013_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(7),
      Q => sext_ln465_reg_4013(7),
      R => '0'
    );
\sext_ln465_reg_4013_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln465_reg_4013_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln465_reg_4013_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln465_reg_4013_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln465_reg_4013_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln465_reg_4013_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln465_reg_4013_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln465_reg_4013_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln465_reg_4013_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln465_reg_4013[7]_i_2_n_5\,
      DI(6) => \sext_ln465_reg_4013[7]_i_3_n_5\,
      DI(5) => \sext_ln465_reg_4013[7]_i_4_n_5\,
      DI(4) => \sext_ln465_reg_4013[7]_i_5_n_5\,
      DI(3) => \sext_ln465_reg_4013[7]_i_6_n_5\,
      DI(2) => \sext_ln465_reg_4013[7]_i_7_n_5\,
      DI(1) => zext_ln450_fu_1408_p1(1),
      DI(0) => p_1_out(0),
      O(7 downto 0) => K_fu_1434_p2(7 downto 0),
      S(7) => \sext_ln465_reg_4013[7]_i_9_n_5\,
      S(6) => \sext_ln465_reg_4013[7]_i_10_n_5\,
      S(5) => \sext_ln465_reg_4013[7]_i_11_n_5\,
      S(4) => \sext_ln465_reg_4013[7]_i_12_n_5\,
      S(3) => \sext_ln465_reg_4013[7]_i_13_n_5\,
      S(2) => \sext_ln465_reg_4013[7]_i_14_n_5\,
      S(1) => \sext_ln465_reg_4013[7]_i_15_n_5\,
      S(0) => \sext_ln465_reg_4013[7]_i_16_n_5\
    );
\sext_ln465_reg_4013_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(8),
      Q => sext_ln465_reg_4013(8),
      R => '0'
    );
\sext_ln465_reg_4013_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln465_reg_4013_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln465_reg_4013_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln465_reg_4013_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln465_reg_4013_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln450_fu_1408_p1(8),
      O(7 downto 1) => \NLW_sext_ln465_reg_4013_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_fu_1434_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln465_reg_4013[8]_i_2_n_5\
    );
\sext_ln465_reg_4013_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1434_p2(9),
      Q => sext_ln465_reg_4013(9),
      R => '0'
    );
\sext_ln466_1_reg_4033[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I2 => zext_ln453_fu_1516_p1(6),
      I3 => \sext_ln466_1_reg_4033[7]_i_3_n_5\,
      O => \sext_ln466_1_reg_4033[7]_i_10_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I2 => zext_ln453_fu_1516_p1(5),
      I3 => \sext_ln466_1_reg_4033[7]_i_4_n_5\,
      O => \sext_ln466_1_reg_4033[7]_i_11_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I2 => zext_ln453_fu_1516_p1(4),
      I3 => \sext_ln466_1_reg_4033[7]_i_5_n_5\,
      O => \sext_ln466_1_reg_4033[7]_i_12_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I2 => zext_ln453_fu_1516_p1(3),
      I3 => \sext_ln466_1_reg_4033[7]_i_6_n_5\,
      O => \sext_ln466_1_reg_4033[7]_i_13_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I2 => zext_ln453_fu_1516_p1(2),
      I3 => \sext_ln466_1_reg_4033[7]_i_7_n_5\,
      O => \sext_ln466_1_reg_4033[7]_i_14_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I1 => \g_2_reg_719__0\(1),
      I2 => zext_ln453_fu_1516_p1(1),
      O => \sext_ln466_1_reg_4033[7]_i_15_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      O => \sext_ln466_1_reg_4033[7]_i_16_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(6),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(6),
      I2 => zext_ln453_fu_1516_p1(6),
      O => \sext_ln466_1_reg_4033[7]_i_2_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(5),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(5),
      I2 => zext_ln453_fu_1516_p1(5),
      O => \sext_ln466_1_reg_4033[7]_i_3_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(4),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(4),
      I2 => zext_ln453_fu_1516_p1(4),
      O => \sext_ln466_1_reg_4033[7]_i_4_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(3),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(3),
      I2 => zext_ln453_fu_1516_p1(3),
      O => \sext_ln466_1_reg_4033[7]_i_5_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \g_2_reg_719__0\(2),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(2),
      I2 => zext_ln453_fu_1516_p1(2),
      O => \sext_ln466_1_reg_4033[7]_i_6_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(1),
      I1 => \g_2_reg_719__0\(1),
      O => \sext_ln466_1_reg_4033[7]_i_7_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_155_reg_815(0),
      O => \sext_ln466_1_reg_4033[7]_i_8_n_5\
    );
\sext_ln466_1_reg_4033[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_1_reg_4033[7]_i_2_n_5\,
      I1 => \g_2_reg_719__0\(7),
      I2 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I3 => zext_ln453_fu_1516_p1(7),
      O => \sext_ln466_1_reg_4033[7]_i_9_n_5\
    );
\sext_ln466_1_reg_4033[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln453_fu_1516_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_155_reg_815(7),
      I2 => \g_2_reg_719__0\(7),
      I3 => zext_ln453_fu_1516_p1(8),
      O => \sext_ln466_1_reg_4033[8]_i_2_n_5\
    );
\sext_ln466_1_reg_4033[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_1_reg_4033_reg[8]_i_1_n_11\,
      O => K_3_fu_1530_p2(9)
    );
\sext_ln466_1_reg_4033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(0),
      Q => sext_ln466_1_reg_4033(0),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(1),
      Q => sext_ln466_1_reg_4033(1),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(2),
      Q => sext_ln466_1_reg_4033(2),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(3),
      Q => sext_ln466_1_reg_4033(3),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(4),
      Q => sext_ln466_1_reg_4033(4),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(5),
      Q => sext_ln466_1_reg_4033(5),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(6),
      Q => sext_ln466_1_reg_4033(6),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(7),
      Q => sext_ln466_1_reg_4033(7),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_1_reg_4033_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_1_reg_4033[7]_i_2_n_5\,
      DI(6) => \sext_ln466_1_reg_4033[7]_i_3_n_5\,
      DI(5) => \sext_ln466_1_reg_4033[7]_i_4_n_5\,
      DI(4) => \sext_ln466_1_reg_4033[7]_i_5_n_5\,
      DI(3) => \sext_ln466_1_reg_4033[7]_i_6_n_5\,
      DI(2) => \sext_ln466_1_reg_4033[7]_i_7_n_5\,
      DI(1) => zext_ln453_fu_1516_p1(1),
      DI(0) => \sext_ln466_1_reg_4033[7]_i_8_n_5\,
      O(7 downto 0) => K_3_fu_1530_p2(7 downto 0),
      S(7) => \sext_ln466_1_reg_4033[7]_i_9_n_5\,
      S(6) => \sext_ln466_1_reg_4033[7]_i_10_n_5\,
      S(5) => \sext_ln466_1_reg_4033[7]_i_11_n_5\,
      S(4) => \sext_ln466_1_reg_4033[7]_i_12_n_5\,
      S(3) => \sext_ln466_1_reg_4033[7]_i_13_n_5\,
      S(2) => \sext_ln466_1_reg_4033[7]_i_14_n_5\,
      S(1) => \sext_ln466_1_reg_4033[7]_i_15_n_5\,
      S(0) => \sext_ln466_1_reg_4033[7]_i_16_n_5\
    );
\sext_ln466_1_reg_4033_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(8),
      Q => sext_ln466_1_reg_4033(8),
      R => '0'
    );
\sext_ln466_1_reg_4033_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_1_reg_4033_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln466_1_reg_4033_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln466_1_reg_4033_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln466_1_reg_4033_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln453_fu_1516_p1(8),
      O(7 downto 1) => \NLW_sext_ln466_1_reg_4033_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_3_fu_1530_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln466_1_reg_4033[8]_i_2_n_5\
    );
\sext_ln466_1_reg_4033_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1530_p2(9),
      Q => sext_ln466_1_reg_4033(9),
      R => '0'
    );
\sext_ln466_2_reg_4039[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_128_fu_240(6),
      I1 => \g_2_reg_719__0\(6),
      I2 => zext_ln459_fu_1700_p1(6),
      I3 => \sext_ln466_2_reg_4039[7]_i_3_n_5\,
      O => \sext_ln466_2_reg_4039[7]_i_10_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_128_fu_240(5),
      I1 => \g_2_reg_719__0\(5),
      I2 => zext_ln459_fu_1700_p1(5),
      I3 => \sext_ln466_2_reg_4039[7]_i_4_n_5\,
      O => \sext_ln466_2_reg_4039[7]_i_11_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_128_fu_240(4),
      I1 => \g_2_reg_719__0\(4),
      I2 => zext_ln459_fu_1700_p1(4),
      I3 => \sext_ln466_2_reg_4039[7]_i_5_n_5\,
      O => \sext_ln466_2_reg_4039[7]_i_12_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_128_fu_240(3),
      I1 => \g_2_reg_719__0\(3),
      I2 => zext_ln459_fu_1700_p1(3),
      I3 => \sext_ln466_2_reg_4039[7]_i_6_n_5\,
      O => \sext_ln466_2_reg_4039[7]_i_13_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_128_fu_240(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => zext_ln459_fu_1700_p1(2),
      I3 => \sext_ln466_2_reg_4039[7]_i_7_n_5\,
      O => \sext_ln466_2_reg_4039[7]_i_14_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \g_2_reg_719__0\(1),
      I1 => empty_128_fu_240(1),
      I2 => zext_ln459_fu_1700_p1(1),
      O => \sext_ln466_2_reg_4039[7]_i_15_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      I1 => empty_128_fu_240(0),
      O => \sext_ln466_2_reg_4039[7]_i_16_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_128_fu_240(6),
      I1 => \g_2_reg_719__0\(6),
      I2 => zext_ln459_fu_1700_p1(6),
      O => \sext_ln466_2_reg_4039[7]_i_2_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_128_fu_240(5),
      I1 => \g_2_reg_719__0\(5),
      I2 => zext_ln459_fu_1700_p1(5),
      O => \sext_ln466_2_reg_4039[7]_i_3_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_128_fu_240(4),
      I1 => \g_2_reg_719__0\(4),
      I2 => zext_ln459_fu_1700_p1(4),
      O => \sext_ln466_2_reg_4039[7]_i_4_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_128_fu_240(3),
      I1 => \g_2_reg_719__0\(3),
      I2 => zext_ln459_fu_1700_p1(3),
      O => \sext_ln466_2_reg_4039[7]_i_5_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_128_fu_240(2),
      I1 => \g_2_reg_719__0\(2),
      I2 => zext_ln459_fu_1700_p1(2),
      O => \sext_ln466_2_reg_4039[7]_i_6_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g_2_reg_719__0\(1),
      I1 => empty_128_fu_240(1),
      O => \sext_ln466_2_reg_4039[7]_i_7_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g_2_reg_719__0\(0),
      O => \sext_ln466_2_reg_4039[7]_i_8_n_5\
    );
\sext_ln466_2_reg_4039[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_2_reg_4039[7]_i_2_n_5\,
      I1 => \g_2_reg_719__0\(7),
      I2 => empty_128_fu_240(7),
      I3 => zext_ln459_fu_1700_p1(7),
      O => \sext_ln466_2_reg_4039[7]_i_9_n_5\
    );
\sext_ln466_2_reg_4039[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln459_fu_1700_p1(7),
      I1 => \g_2_reg_719__0\(7),
      I2 => empty_128_fu_240(7),
      I3 => zext_ln459_fu_1700_p1(8),
      O => \sext_ln466_2_reg_4039[8]_i_2_n_5\
    );
\sext_ln466_2_reg_4039[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_2_reg_4039_reg[8]_i_1_n_11\,
      O => K_9_fu_1714_p2(9)
    );
\sext_ln466_2_reg_4039_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(0),
      Q => sext_ln466_2_reg_4039(0),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(1),
      Q => sext_ln466_2_reg_4039(1),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(2),
      Q => sext_ln466_2_reg_4039(2),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(3),
      Q => sext_ln466_2_reg_4039(3),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(4),
      Q => sext_ln466_2_reg_4039(4),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(5),
      Q => sext_ln466_2_reg_4039(5),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(6),
      Q => sext_ln466_2_reg_4039(6),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(7),
      Q => sext_ln466_2_reg_4039(7),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_2_reg_4039_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_2_reg_4039[7]_i_2_n_5\,
      DI(6) => \sext_ln466_2_reg_4039[7]_i_3_n_5\,
      DI(5) => \sext_ln466_2_reg_4039[7]_i_4_n_5\,
      DI(4) => \sext_ln466_2_reg_4039[7]_i_5_n_5\,
      DI(3) => \sext_ln466_2_reg_4039[7]_i_6_n_5\,
      DI(2) => \sext_ln466_2_reg_4039[7]_i_7_n_5\,
      DI(1) => zext_ln459_fu_1700_p1(1),
      DI(0) => \sext_ln466_2_reg_4039[7]_i_8_n_5\,
      O(7 downto 0) => K_9_fu_1714_p2(7 downto 0),
      S(7) => \sext_ln466_2_reg_4039[7]_i_9_n_5\,
      S(6) => \sext_ln466_2_reg_4039[7]_i_10_n_5\,
      S(5) => \sext_ln466_2_reg_4039[7]_i_11_n_5\,
      S(4) => \sext_ln466_2_reg_4039[7]_i_12_n_5\,
      S(3) => \sext_ln466_2_reg_4039[7]_i_13_n_5\,
      S(2) => \sext_ln466_2_reg_4039[7]_i_14_n_5\,
      S(1) => \sext_ln466_2_reg_4039[7]_i_15_n_5\,
      S(0) => \sext_ln466_2_reg_4039[7]_i_16_n_5\
    );
\sext_ln466_2_reg_4039_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(8),
      Q => sext_ln466_2_reg_4039(8),
      R => '0'
    );
\sext_ln466_2_reg_4039_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_2_reg_4039_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln466_2_reg_4039_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln466_2_reg_4039_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln466_2_reg_4039_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln459_fu_1700_p1(8),
      O(7 downto 1) => \NLW_sext_ln466_2_reg_4039_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_9_fu_1714_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln466_2_reg_4039[8]_i_2_n_5\
    );
\sext_ln466_2_reg_4039_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1714_p2(9),
      Q => sext_ln466_2_reg_4039(9),
      R => '0'
    );
\sext_ln466_3_reg_4045[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[6]\,
      I1 => empty_162_reg_777(6),
      I2 => zext_ln461_fu_1760_p1(6),
      I3 => \sext_ln466_3_reg_4045[7]_i_3_n_5\,
      O => \sext_ln466_3_reg_4045[7]_i_10_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[5]\,
      I1 => empty_162_reg_777(5),
      I2 => zext_ln461_fu_1760_p1(5),
      I3 => \sext_ln466_3_reg_4045[7]_i_4_n_5\,
      O => \sext_ln466_3_reg_4045[7]_i_11_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[4]\,
      I1 => empty_162_reg_777(4),
      I2 => zext_ln461_fu_1760_p1(4),
      I3 => \sext_ln466_3_reg_4045[7]_i_5_n_5\,
      O => \sext_ln466_3_reg_4045[7]_i_12_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[3]\,
      I1 => empty_162_reg_777(3),
      I2 => zext_ln461_fu_1760_p1(3),
      I3 => \sext_ln466_3_reg_4045[7]_i_6_n_5\,
      O => \sext_ln466_3_reg_4045[7]_i_13_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[2]\,
      I1 => empty_162_reg_777(2),
      I2 => zext_ln461_fu_1760_p1(2),
      I3 => \sext_ln466_3_reg_4045[7]_i_7_n_5\,
      O => \sext_ln466_3_reg_4045[7]_i_14_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => empty_162_reg_777(1),
      I1 => \empty_126_fu_232_reg_n_5_[1]\,
      I2 => zext_ln461_fu_1760_p1(1),
      O => \sext_ln466_3_reg_4045[7]_i_15_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_162_reg_777(0),
      I1 => \empty_126_fu_232_reg_n_5_[0]\,
      O => \sext_ln466_3_reg_4045[7]_i_16_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[6]\,
      I1 => empty_162_reg_777(6),
      I2 => zext_ln461_fu_1760_p1(6),
      O => \sext_ln466_3_reg_4045[7]_i_2_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[5]\,
      I1 => empty_162_reg_777(5),
      I2 => zext_ln461_fu_1760_p1(5),
      O => \sext_ln466_3_reg_4045[7]_i_3_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[4]\,
      I1 => empty_162_reg_777(4),
      I2 => zext_ln461_fu_1760_p1(4),
      O => \sext_ln466_3_reg_4045[7]_i_4_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[3]\,
      I1 => empty_162_reg_777(3),
      I2 => zext_ln461_fu_1760_p1(3),
      O => \sext_ln466_3_reg_4045[7]_i_5_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[2]\,
      I1 => empty_162_reg_777(2),
      I2 => zext_ln461_fu_1760_p1(2),
      O => \sext_ln466_3_reg_4045[7]_i_6_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_162_reg_777(1),
      I1 => \empty_126_fu_232_reg_n_5_[1]\,
      O => \sext_ln466_3_reg_4045[7]_i_7_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_162_reg_777(0),
      O => \sext_ln466_3_reg_4045[7]_i_8_n_5\
    );
\sext_ln466_3_reg_4045[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_3_reg_4045[7]_i_2_n_5\,
      I1 => empty_162_reg_777(7),
      I2 => \empty_126_fu_232_reg_n_5_[7]\,
      I3 => zext_ln461_fu_1760_p1(7),
      O => \sext_ln466_3_reg_4045[7]_i_9_n_5\
    );
\sext_ln466_3_reg_4045[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln461_fu_1760_p1(7),
      I1 => empty_162_reg_777(7),
      I2 => \empty_126_fu_232_reg_n_5_[7]\,
      I3 => zext_ln461_fu_1760_p1(8),
      O => \sext_ln466_3_reg_4045[8]_i_2_n_5\
    );
\sext_ln466_3_reg_4045[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_3_reg_4045_reg[8]_i_1_n_11\,
      O => K_11_fu_1774_p2(9)
    );
\sext_ln466_3_reg_4045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(0),
      Q => sext_ln466_3_reg_4045(0),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(1),
      Q => sext_ln466_3_reg_4045(1),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(2),
      Q => sext_ln466_3_reg_4045(2),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(3),
      Q => sext_ln466_3_reg_4045(3),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(4),
      Q => sext_ln466_3_reg_4045(4),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(5),
      Q => sext_ln466_3_reg_4045(5),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(6),
      Q => sext_ln466_3_reg_4045(6),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(7),
      Q => sext_ln466_3_reg_4045(7),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_3_reg_4045_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_3_reg_4045[7]_i_2_n_5\,
      DI(6) => \sext_ln466_3_reg_4045[7]_i_3_n_5\,
      DI(5) => \sext_ln466_3_reg_4045[7]_i_4_n_5\,
      DI(4) => \sext_ln466_3_reg_4045[7]_i_5_n_5\,
      DI(3) => \sext_ln466_3_reg_4045[7]_i_6_n_5\,
      DI(2) => \sext_ln466_3_reg_4045[7]_i_7_n_5\,
      DI(1) => zext_ln461_fu_1760_p1(1),
      DI(0) => \sext_ln466_3_reg_4045[7]_i_8_n_5\,
      O(7 downto 0) => K_11_fu_1774_p2(7 downto 0),
      S(7) => \sext_ln466_3_reg_4045[7]_i_9_n_5\,
      S(6) => \sext_ln466_3_reg_4045[7]_i_10_n_5\,
      S(5) => \sext_ln466_3_reg_4045[7]_i_11_n_5\,
      S(4) => \sext_ln466_3_reg_4045[7]_i_12_n_5\,
      S(3) => \sext_ln466_3_reg_4045[7]_i_13_n_5\,
      S(2) => \sext_ln466_3_reg_4045[7]_i_14_n_5\,
      S(1) => \sext_ln466_3_reg_4045[7]_i_15_n_5\,
      S(0) => \sext_ln466_3_reg_4045[7]_i_16_n_5\
    );
\sext_ln466_3_reg_4045_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(8),
      Q => sext_ln466_3_reg_4045(8),
      R => '0'
    );
\sext_ln466_3_reg_4045_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_3_reg_4045_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln466_3_reg_4045_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln466_3_reg_4045_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln466_3_reg_4045_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln461_fu_1760_p1(8),
      O(7 downto 1) => \NLW_sext_ln466_3_reg_4045_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_11_fu_1774_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln466_3_reg_4045[8]_i_2_n_5\
    );
\sext_ln466_3_reg_4045_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1774_p2(9),
      Q => sext_ln466_3_reg_4045(9),
      R => '0'
    );
\sext_ln466_reg_4028[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_162_reg_777(6),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(6),
      I2 => zext_ln451_fu_1448_p1(6),
      I3 => \sext_ln466_reg_4028[7]_i_3_n_5\,
      O => \sext_ln466_reg_4028[7]_i_10_n_5\
    );
\sext_ln466_reg_4028[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_162_reg_777(5),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(5),
      I2 => zext_ln451_fu_1448_p1(5),
      I3 => \sext_ln466_reg_4028[7]_i_4_n_5\,
      O => \sext_ln466_reg_4028[7]_i_11_n_5\
    );
\sext_ln466_reg_4028[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_162_reg_777(4),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(4),
      I2 => zext_ln451_fu_1448_p1(4),
      I3 => \sext_ln466_reg_4028[7]_i_5_n_5\,
      O => \sext_ln466_reg_4028[7]_i_12_n_5\
    );
\sext_ln466_reg_4028[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_162_reg_777(3),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(3),
      I2 => zext_ln451_fu_1448_p1(3),
      I3 => \sext_ln466_reg_4028[7]_i_6_n_5\,
      O => \sext_ln466_reg_4028[7]_i_13_n_5\
    );
\sext_ln466_reg_4028[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_162_reg_777(2),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(2),
      I2 => zext_ln451_fu_1448_p1(2),
      I3 => \sext_ln466_reg_4028[7]_i_7_n_5\,
      O => \sext_ln466_reg_4028[7]_i_14_n_5\
    );
\sext_ln466_reg_4028[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(1),
      I1 => empty_162_reg_777(1),
      I2 => zext_ln451_fu_1448_p1(1),
      O => \sext_ln466_reg_4028[7]_i_15_n_5\
    );
\sext_ln466_reg_4028[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(0),
      I1 => empty_162_reg_777(0),
      O => \sext_ln466_reg_4028[7]_i_16_n_5\
    );
\sext_ln466_reg_4028[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_162_reg_777(6),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(6),
      I2 => zext_ln451_fu_1448_p1(6),
      O => \sext_ln466_reg_4028[7]_i_2_n_5\
    );
\sext_ln466_reg_4028[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_162_reg_777(5),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(5),
      I2 => zext_ln451_fu_1448_p1(5),
      O => \sext_ln466_reg_4028[7]_i_3_n_5\
    );
\sext_ln466_reg_4028[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_162_reg_777(4),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(4),
      I2 => zext_ln451_fu_1448_p1(4),
      O => \sext_ln466_reg_4028[7]_i_4_n_5\
    );
\sext_ln466_reg_4028[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_162_reg_777(3),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(3),
      I2 => zext_ln451_fu_1448_p1(3),
      O => \sext_ln466_reg_4028[7]_i_5_n_5\
    );
\sext_ln466_reg_4028[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_162_reg_777(2),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(2),
      I2 => zext_ln451_fu_1448_p1(2),
      O => \sext_ln466_reg_4028[7]_i_6_n_5\
    );
\sext_ln466_reg_4028[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(1),
      I1 => empty_162_reg_777(1),
      O => \sext_ln466_reg_4028[7]_i_7_n_5\
    );
\sext_ln466_reg_4028[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_163_reg_833(0),
      O => \sext_ln466_reg_4028[7]_i_8_n_5\
    );
\sext_ln466_reg_4028[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_reg_4028[7]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(7),
      I2 => empty_162_reg_777(7),
      I3 => zext_ln451_fu_1448_p1(7),
      O => \sext_ln466_reg_4028[7]_i_9_n_5\
    );
\sext_ln466_reg_4028[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln451_fu_1448_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_163_reg_833(7),
      I2 => empty_162_reg_777(7),
      I3 => zext_ln451_fu_1448_p1(8),
      O => \sext_ln466_reg_4028[8]_i_2_n_5\
    );
\sext_ln466_reg_4028[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_reg_4028_reg[8]_i_1_n_11\,
      O => K_1_fu_1470_p2(9)
    );
\sext_ln466_reg_4028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(0),
      Q => sext_ln466_reg_4028(0),
      R => '0'
    );
\sext_ln466_reg_4028_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(1),
      Q => sext_ln466_reg_4028(1),
      R => '0'
    );
\sext_ln466_reg_4028_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(2),
      Q => sext_ln466_reg_4028(2),
      R => '0'
    );
\sext_ln466_reg_4028_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(3),
      Q => sext_ln466_reg_4028(3),
      R => '0'
    );
\sext_ln466_reg_4028_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(4),
      Q => sext_ln466_reg_4028(4),
      R => '0'
    );
\sext_ln466_reg_4028_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(5),
      Q => sext_ln466_reg_4028(5),
      R => '0'
    );
\sext_ln466_reg_4028_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(6),
      Q => sext_ln466_reg_4028(6),
      R => '0'
    );
\sext_ln466_reg_4028_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(7),
      Q => sext_ln466_reg_4028(7),
      R => '0'
    );
\sext_ln466_reg_4028_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_reg_4028_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_reg_4028_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_reg_4028_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_reg_4028_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_reg_4028_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_reg_4028_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_reg_4028_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_reg_4028_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_reg_4028[7]_i_2_n_5\,
      DI(6) => \sext_ln466_reg_4028[7]_i_3_n_5\,
      DI(5) => \sext_ln466_reg_4028[7]_i_4_n_5\,
      DI(4) => \sext_ln466_reg_4028[7]_i_5_n_5\,
      DI(3) => \sext_ln466_reg_4028[7]_i_6_n_5\,
      DI(2) => \sext_ln466_reg_4028[7]_i_7_n_5\,
      DI(1) => zext_ln451_fu_1448_p1(1),
      DI(0) => \sext_ln466_reg_4028[7]_i_8_n_5\,
      O(7 downto 0) => K_1_fu_1470_p2(7 downto 0),
      S(7) => \sext_ln466_reg_4028[7]_i_9_n_5\,
      S(6) => \sext_ln466_reg_4028[7]_i_10_n_5\,
      S(5) => \sext_ln466_reg_4028[7]_i_11_n_5\,
      S(4) => \sext_ln466_reg_4028[7]_i_12_n_5\,
      S(3) => \sext_ln466_reg_4028[7]_i_13_n_5\,
      S(2) => \sext_ln466_reg_4028[7]_i_14_n_5\,
      S(1) => \sext_ln466_reg_4028[7]_i_15_n_5\,
      S(0) => \sext_ln466_reg_4028[7]_i_16_n_5\
    );
\sext_ln466_reg_4028_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(8),
      Q => sext_ln466_reg_4028(8),
      R => '0'
    );
\sext_ln466_reg_4028_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_reg_4028_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln466_reg_4028_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln466_reg_4028_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln466_reg_4028_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln451_fu_1448_p1(8),
      O(7 downto 1) => \NLW_sext_ln466_reg_4028_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_1_fu_1470_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln466_reg_4028[8]_i_2_n_5\
    );
\sext_ln466_reg_4028_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1470_p2(9),
      Q => sext_ln466_reg_4028(9),
      R => '0'
    );
\sext_ln467_1_reg_4061[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(6),
      I1 => empty_147_reg_661(6),
      I2 => zext_ln457_fu_1636_p1(6),
      I3 => \sext_ln467_1_reg_4061[7]_i_3_n_5\,
      O => \sext_ln467_1_reg_4061[7]_i_10_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(5),
      I1 => empty_147_reg_661(5),
      I2 => zext_ln457_fu_1636_p1(5),
      I3 => \sext_ln467_1_reg_4061[7]_i_4_n_5\,
      O => \sext_ln467_1_reg_4061[7]_i_11_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(4),
      I1 => empty_147_reg_661(4),
      I2 => zext_ln457_fu_1636_p1(4),
      I3 => \sext_ln467_1_reg_4061[7]_i_5_n_5\,
      O => \sext_ln467_1_reg_4061[7]_i_12_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(3),
      I1 => empty_147_reg_661(3),
      I2 => zext_ln457_fu_1636_p1(3),
      I3 => \sext_ln467_1_reg_4061[7]_i_6_n_5\,
      O => \sext_ln467_1_reg_4061[7]_i_13_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(2),
      I1 => empty_147_reg_661(2),
      I2 => zext_ln457_fu_1636_p1(2),
      I3 => \sext_ln467_1_reg_4061[7]_i_7_n_5\,
      O => \sext_ln467_1_reg_4061[7]_i_14_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => empty_147_reg_661(1),
      I1 => \empty_130_fu_248__0\(1),
      I2 => zext_ln457_fu_1636_p1(1),
      O => \sext_ln467_1_reg_4061[7]_i_15_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_147_reg_661(0),
      I1 => \empty_130_fu_248__0\(0),
      O => \sext_ln467_1_reg_4061[7]_i_16_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(6),
      I1 => empty_147_reg_661(6),
      I2 => zext_ln457_fu_1636_p1(6),
      O => \sext_ln467_1_reg_4061[7]_i_2_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(5),
      I1 => empty_147_reg_661(5),
      I2 => zext_ln457_fu_1636_p1(5),
      O => \sext_ln467_1_reg_4061[7]_i_3_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(4),
      I1 => empty_147_reg_661(4),
      I2 => zext_ln457_fu_1636_p1(4),
      O => \sext_ln467_1_reg_4061[7]_i_4_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(3),
      I1 => empty_147_reg_661(3),
      I2 => zext_ln457_fu_1636_p1(3),
      O => \sext_ln467_1_reg_4061[7]_i_5_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(2),
      I1 => empty_147_reg_661(2),
      I2 => zext_ln457_fu_1636_p1(2),
      O => \sext_ln467_1_reg_4061[7]_i_6_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_147_reg_661(1),
      I1 => \empty_130_fu_248__0\(1),
      O => \sext_ln467_1_reg_4061[7]_i_7_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_147_reg_661(0),
      O => \sext_ln467_1_reg_4061[7]_i_8_n_5\
    );
\sext_ln467_1_reg_4061[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln467_1_reg_4061[7]_i_2_n_5\,
      I1 => empty_147_reg_661(7),
      I2 => \empty_130_fu_248__0\(7),
      I3 => zext_ln457_fu_1636_p1(7),
      O => \sext_ln467_1_reg_4061[7]_i_9_n_5\
    );
\sext_ln467_1_reg_4061[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln457_fu_1636_p1(7),
      I1 => empty_147_reg_661(7),
      I2 => \empty_130_fu_248__0\(7),
      I3 => zext_ln457_fu_1636_p1(8),
      O => \sext_ln467_1_reg_4061[8]_i_2_n_5\
    );
\sext_ln467_1_reg_4061[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln467_1_reg_4061_reg[8]_i_1_n_11\,
      O => K_7_fu_1654_p2(9)
    );
\sext_ln467_1_reg_4061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(0),
      Q => sext_ln467_1_reg_4061(0),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(1),
      Q => sext_ln467_1_reg_4061(1),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(2),
      Q => sext_ln467_1_reg_4061(2),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(3),
      Q => sext_ln467_1_reg_4061(3),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(4),
      Q => sext_ln467_1_reg_4061(4),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(5),
      Q => sext_ln467_1_reg_4061(5),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(6),
      Q => sext_ln467_1_reg_4061(6),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(7),
      Q => sext_ln467_1_reg_4061(7),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln467_1_reg_4061_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln467_1_reg_4061[7]_i_2_n_5\,
      DI(6) => \sext_ln467_1_reg_4061[7]_i_3_n_5\,
      DI(5) => \sext_ln467_1_reg_4061[7]_i_4_n_5\,
      DI(4) => \sext_ln467_1_reg_4061[7]_i_5_n_5\,
      DI(3) => \sext_ln467_1_reg_4061[7]_i_6_n_5\,
      DI(2) => \sext_ln467_1_reg_4061[7]_i_7_n_5\,
      DI(1) => zext_ln457_fu_1636_p1(1),
      DI(0) => \sext_ln467_1_reg_4061[7]_i_8_n_5\,
      O(7 downto 0) => K_7_fu_1654_p2(7 downto 0),
      S(7) => \sext_ln467_1_reg_4061[7]_i_9_n_5\,
      S(6) => \sext_ln467_1_reg_4061[7]_i_10_n_5\,
      S(5) => \sext_ln467_1_reg_4061[7]_i_11_n_5\,
      S(4) => \sext_ln467_1_reg_4061[7]_i_12_n_5\,
      S(3) => \sext_ln467_1_reg_4061[7]_i_13_n_5\,
      S(2) => \sext_ln467_1_reg_4061[7]_i_14_n_5\,
      S(1) => \sext_ln467_1_reg_4061[7]_i_15_n_5\,
      S(0) => \sext_ln467_1_reg_4061[7]_i_16_n_5\
    );
\sext_ln467_1_reg_4061_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(8),
      Q => sext_ln467_1_reg_4061(8),
      R => '0'
    );
\sext_ln467_1_reg_4061_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln467_1_reg_4061_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln467_1_reg_4061_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln467_1_reg_4061_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln467_1_reg_4061_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln457_fu_1636_p1(8),
      O(7 downto 1) => \NLW_sext_ln467_1_reg_4061_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_7_fu_1654_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln467_1_reg_4061[8]_i_2_n_5\
    );
\sext_ln467_1_reg_4061_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1654_p2(9),
      Q => sext_ln467_1_reg_4061(9),
      R => '0'
    );
\sext_ln467_reg_4056[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(6),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(6),
      I2 => zext_ln455_fu_1576_p1(6),
      I3 => \sext_ln467_reg_4056[7]_i_3_n_5\,
      O => \sext_ln467_reg_4056[7]_i_10_n_5\
    );
\sext_ln467_reg_4056[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(5),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(5),
      I2 => zext_ln455_fu_1576_p1(5),
      I3 => \sext_ln467_reg_4056[7]_i_4_n_5\,
      O => \sext_ln467_reg_4056[7]_i_11_n_5\
    );
\sext_ln467_reg_4056[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(4),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(4),
      I2 => zext_ln455_fu_1576_p1(4),
      I3 => \sext_ln467_reg_4056[7]_i_5_n_5\,
      O => \sext_ln467_reg_4056[7]_i_12_n_5\
    );
\sext_ln467_reg_4056[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(3),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(3),
      I2 => zext_ln455_fu_1576_p1(3),
      I3 => \sext_ln467_reg_4056[7]_i_6_n_5\,
      O => \sext_ln467_reg_4056[7]_i_13_n_5\
    );
\sext_ln467_reg_4056[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_147_reg_661(2),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(2),
      I2 => zext_ln455_fu_1576_p1(2),
      I3 => \sext_ln467_reg_4056[7]_i_7_n_5\,
      O => \sext_ln467_reg_4056[7]_i_14_n_5\
    );
\sext_ln467_reg_4056[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(1),
      I1 => empty_147_reg_661(1),
      I2 => zext_ln455_fu_1576_p1(1),
      O => \sext_ln467_reg_4056[7]_i_15_n_5\
    );
\sext_ln467_reg_4056[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(0),
      I1 => empty_147_reg_661(0),
      O => \sext_ln467_reg_4056[7]_i_16_n_5\
    );
\sext_ln467_reg_4056[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(6),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(6),
      I2 => zext_ln455_fu_1576_p1(6),
      O => \sext_ln467_reg_4056[7]_i_2_n_5\
    );
\sext_ln467_reg_4056[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(5),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(5),
      I2 => zext_ln455_fu_1576_p1(5),
      O => \sext_ln467_reg_4056[7]_i_3_n_5\
    );
\sext_ln467_reg_4056[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(4),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(4),
      I2 => zext_ln455_fu_1576_p1(4),
      O => \sext_ln467_reg_4056[7]_i_4_n_5\
    );
\sext_ln467_reg_4056[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(3),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(3),
      I2 => zext_ln455_fu_1576_p1(3),
      O => \sext_ln467_reg_4056[7]_i_5_n_5\
    );
\sext_ln467_reg_4056[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_147_reg_661(2),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(2),
      I2 => zext_ln455_fu_1576_p1(2),
      O => \sext_ln467_reg_4056[7]_i_6_n_5\
    );
\sext_ln467_reg_4056[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(1),
      I1 => empty_147_reg_661(1),
      O => \sext_ln467_reg_4056[7]_i_7_n_5\
    );
\sext_ln467_reg_4056[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_148_reg_797(0),
      O => p_1_in(0)
    );
\sext_ln467_reg_4056[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln467_reg_4056[7]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(7),
      I2 => empty_147_reg_661(7),
      I3 => zext_ln455_fu_1576_p1(7),
      O => \sext_ln467_reg_4056[7]_i_9_n_5\
    );
\sext_ln467_reg_4056[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln455_fu_1576_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_148_reg_797(7),
      I2 => empty_147_reg_661(7),
      I3 => zext_ln455_fu_1576_p1(8),
      O => \sext_ln467_reg_4056[8]_i_2_n_5\
    );
\sext_ln467_reg_4056[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln467_reg_4056_reg[8]_i_1_n_11\,
      O => K_5_fu_1598_p2(9)
    );
\sext_ln467_reg_4056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(0),
      Q => sext_ln467_reg_4056(0),
      R => '0'
    );
\sext_ln467_reg_4056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(1),
      Q => sext_ln467_reg_4056(1),
      R => '0'
    );
\sext_ln467_reg_4056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(2),
      Q => sext_ln467_reg_4056(2),
      R => '0'
    );
\sext_ln467_reg_4056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(3),
      Q => sext_ln467_reg_4056(3),
      R => '0'
    );
\sext_ln467_reg_4056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(4),
      Q => sext_ln467_reg_4056(4),
      R => '0'
    );
\sext_ln467_reg_4056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(5),
      Q => sext_ln467_reg_4056(5),
      R => '0'
    );
\sext_ln467_reg_4056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(6),
      Q => sext_ln467_reg_4056(6),
      R => '0'
    );
\sext_ln467_reg_4056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(7),
      Q => sext_ln467_reg_4056(7),
      R => '0'
    );
\sext_ln467_reg_4056_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln467_reg_4056_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln467_reg_4056_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln467_reg_4056_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln467_reg_4056_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln467_reg_4056_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln467_reg_4056_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln467_reg_4056_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln467_reg_4056_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln467_reg_4056[7]_i_2_n_5\,
      DI(6) => \sext_ln467_reg_4056[7]_i_3_n_5\,
      DI(5) => \sext_ln467_reg_4056[7]_i_4_n_5\,
      DI(4) => \sext_ln467_reg_4056[7]_i_5_n_5\,
      DI(3) => \sext_ln467_reg_4056[7]_i_6_n_5\,
      DI(2) => \sext_ln467_reg_4056[7]_i_7_n_5\,
      DI(1) => zext_ln455_fu_1576_p1(1),
      DI(0) => p_1_in(0),
      O(7 downto 0) => K_5_fu_1598_p2(7 downto 0),
      S(7) => \sext_ln467_reg_4056[7]_i_9_n_5\,
      S(6) => \sext_ln467_reg_4056[7]_i_10_n_5\,
      S(5) => \sext_ln467_reg_4056[7]_i_11_n_5\,
      S(4) => \sext_ln467_reg_4056[7]_i_12_n_5\,
      S(3) => \sext_ln467_reg_4056[7]_i_13_n_5\,
      S(2) => \sext_ln467_reg_4056[7]_i_14_n_5\,
      S(1) => \sext_ln467_reg_4056[7]_i_15_n_5\,
      S(0) => \sext_ln467_reg_4056[7]_i_16_n_5\
    );
\sext_ln467_reg_4056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(8),
      Q => sext_ln467_reg_4056(8),
      R => '0'
    );
\sext_ln467_reg_4056_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln467_reg_4056_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln467_reg_4056_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln467_reg_4056_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln467_reg_4056_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln455_fu_1576_p1(8),
      O(7 downto 1) => \NLW_sext_ln467_reg_4056_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_5_fu_1598_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln467_reg_4056[8]_i_2_n_5\
    );
\sext_ln467_reg_4056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1598_p2(9),
      Q => sext_ln467_reg_4056(9),
      R => '0'
    );
\sext_ln468_1_reg_4077[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[6]\,
      I1 => empty_128_fu_240(6),
      I2 => zext_ln460_fu_1728_p1(6),
      I3 => \sext_ln468_1_reg_4077[7]_i_3_n_5\,
      O => \sext_ln468_1_reg_4077[7]_i_10_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[5]\,
      I1 => empty_128_fu_240(5),
      I2 => zext_ln460_fu_1728_p1(5),
      I3 => \sext_ln468_1_reg_4077[7]_i_4_n_5\,
      O => \sext_ln468_1_reg_4077[7]_i_11_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[4]\,
      I1 => empty_128_fu_240(4),
      I2 => zext_ln460_fu_1728_p1(4),
      I3 => \sext_ln468_1_reg_4077[7]_i_5_n_5\,
      O => \sext_ln468_1_reg_4077[7]_i_12_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[3]\,
      I1 => empty_128_fu_240(3),
      I2 => zext_ln460_fu_1728_p1(3),
      I3 => \sext_ln468_1_reg_4077[7]_i_6_n_5\,
      O => \sext_ln468_1_reg_4077[7]_i_13_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[2]\,
      I1 => empty_128_fu_240(2),
      I2 => zext_ln460_fu_1728_p1(2),
      I3 => \sext_ln468_1_reg_4077[7]_i_7_n_5\,
      O => \sext_ln468_1_reg_4077[7]_i_14_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => empty_128_fu_240(1),
      I1 => \empty_126_fu_232_reg_n_5_[1]\,
      I2 => zext_ln460_fu_1728_p1(1),
      O => \sext_ln468_1_reg_4077[7]_i_15_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(0),
      I1 => \empty_126_fu_232_reg_n_5_[0]\,
      O => \sext_ln468_1_reg_4077[7]_i_16_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[6]\,
      I1 => empty_128_fu_240(6),
      I2 => zext_ln460_fu_1728_p1(6),
      O => \sext_ln468_1_reg_4077[7]_i_2_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[5]\,
      I1 => empty_128_fu_240(5),
      I2 => zext_ln460_fu_1728_p1(5),
      O => \sext_ln468_1_reg_4077[7]_i_3_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[4]\,
      I1 => empty_128_fu_240(4),
      I2 => zext_ln460_fu_1728_p1(4),
      O => \sext_ln468_1_reg_4077[7]_i_4_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[3]\,
      I1 => empty_128_fu_240(3),
      I2 => zext_ln460_fu_1728_p1(3),
      O => \sext_ln468_1_reg_4077[7]_i_5_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_126_fu_232_reg_n_5_[2]\,
      I1 => empty_128_fu_240(2),
      I2 => zext_ln460_fu_1728_p1(2),
      O => \sext_ln468_1_reg_4077[7]_i_6_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_128_fu_240(1),
      I1 => \empty_126_fu_232_reg_n_5_[1]\,
      O => \sext_ln468_1_reg_4077[7]_i_7_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_128_fu_240(0),
      O => \sext_ln468_1_reg_4077[7]_i_8_n_5\
    );
\sext_ln468_1_reg_4077[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln468_1_reg_4077[7]_i_2_n_5\,
      I1 => empty_128_fu_240(7),
      I2 => \empty_126_fu_232_reg_n_5_[7]\,
      I3 => zext_ln460_fu_1728_p1(7),
      O => \sext_ln468_1_reg_4077[7]_i_9_n_5\
    );
\sext_ln468_1_reg_4077[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln460_fu_1728_p1(7),
      I1 => empty_128_fu_240(7),
      I2 => \empty_126_fu_232_reg_n_5_[7]\,
      I3 => zext_ln460_fu_1728_p1(8),
      O => \sext_ln468_1_reg_4077[8]_i_2_n_5\
    );
\sext_ln468_1_reg_4077[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln468_1_reg_4077_reg[8]_i_1_n_11\,
      O => K_10_fu_1746_p2(9)
    );
\sext_ln468_1_reg_4077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(0),
      Q => sext_ln468_1_reg_4077(0),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(1),
      Q => sext_ln468_1_reg_4077(1),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(2),
      Q => sext_ln468_1_reg_4077(2),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(3),
      Q => sext_ln468_1_reg_4077(3),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(4),
      Q => sext_ln468_1_reg_4077(4),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(5),
      Q => sext_ln468_1_reg_4077(5),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(6),
      Q => sext_ln468_1_reg_4077(6),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(7),
      Q => sext_ln468_1_reg_4077(7),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln468_1_reg_4077_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln468_1_reg_4077[7]_i_2_n_5\,
      DI(6) => \sext_ln468_1_reg_4077[7]_i_3_n_5\,
      DI(5) => \sext_ln468_1_reg_4077[7]_i_4_n_5\,
      DI(4) => \sext_ln468_1_reg_4077[7]_i_5_n_5\,
      DI(3) => \sext_ln468_1_reg_4077[7]_i_6_n_5\,
      DI(2) => \sext_ln468_1_reg_4077[7]_i_7_n_5\,
      DI(1) => zext_ln460_fu_1728_p1(1),
      DI(0) => \sext_ln468_1_reg_4077[7]_i_8_n_5\,
      O(7 downto 0) => K_10_fu_1746_p2(7 downto 0),
      S(7) => \sext_ln468_1_reg_4077[7]_i_9_n_5\,
      S(6) => \sext_ln468_1_reg_4077[7]_i_10_n_5\,
      S(5) => \sext_ln468_1_reg_4077[7]_i_11_n_5\,
      S(4) => \sext_ln468_1_reg_4077[7]_i_12_n_5\,
      S(3) => \sext_ln468_1_reg_4077[7]_i_13_n_5\,
      S(2) => \sext_ln468_1_reg_4077[7]_i_14_n_5\,
      S(1) => \sext_ln468_1_reg_4077[7]_i_15_n_5\,
      S(0) => \sext_ln468_1_reg_4077[7]_i_16_n_5\
    );
\sext_ln468_1_reg_4077_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(8),
      Q => sext_ln468_1_reg_4077(8),
      R => '0'
    );
\sext_ln468_1_reg_4077_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln468_1_reg_4077_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln468_1_reg_4077_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln468_1_reg_4077_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln468_1_reg_4077_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln460_fu_1728_p1(8),
      O(7 downto 1) => \NLW_sext_ln468_1_reg_4077_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_10_fu_1746_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln468_1_reg_4077[8]_i_2_n_5\
    );
\sext_ln468_1_reg_4077_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1746_p2(9),
      Q => sext_ln468_1_reg_4077(9),
      R => '0'
    );
\sext_ln468_reg_4072[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(6),
      I1 => empty_128_fu_240(6),
      I2 => zext_ln458_fu_1668_p1(6),
      I3 => \sext_ln468_reg_4072[7]_i_3_n_5\,
      O => \sext_ln468_reg_4072[7]_i_10_n_5\
    );
\sext_ln468_reg_4072[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(5),
      I1 => empty_128_fu_240(5),
      I2 => zext_ln458_fu_1668_p1(5),
      I3 => \sext_ln468_reg_4072[7]_i_4_n_5\,
      O => \sext_ln468_reg_4072[7]_i_11_n_5\
    );
\sext_ln468_reg_4072[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(4),
      I1 => empty_128_fu_240(4),
      I2 => zext_ln458_fu_1668_p1(4),
      I3 => \sext_ln468_reg_4072[7]_i_5_n_5\,
      O => \sext_ln468_reg_4072[7]_i_12_n_5\
    );
\sext_ln468_reg_4072[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(3),
      I1 => empty_128_fu_240(3),
      I2 => zext_ln458_fu_1668_p1(3),
      I3 => \sext_ln468_reg_4072[7]_i_6_n_5\,
      O => \sext_ln468_reg_4072[7]_i_13_n_5\
    );
\sext_ln468_reg_4072[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \empty_130_fu_248__0\(2),
      I1 => empty_128_fu_240(2),
      I2 => zext_ln458_fu_1668_p1(2),
      I3 => \sext_ln468_reg_4072[7]_i_7_n_5\,
      O => \sext_ln468_reg_4072[7]_i_14_n_5\
    );
\sext_ln468_reg_4072[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => empty_128_fu_240(1),
      I1 => \empty_130_fu_248__0\(1),
      I2 => zext_ln458_fu_1668_p1(1),
      O => \sext_ln468_reg_4072[7]_i_15_n_5\
    );
\sext_ln468_reg_4072[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(0),
      I1 => \empty_130_fu_248__0\(0),
      O => \sext_ln468_reg_4072[7]_i_16_n_5\
    );
\sext_ln468_reg_4072[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(6),
      I1 => empty_128_fu_240(6),
      I2 => zext_ln458_fu_1668_p1(6),
      O => \sext_ln468_reg_4072[7]_i_2_n_5\
    );
\sext_ln468_reg_4072[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(5),
      I1 => empty_128_fu_240(5),
      I2 => zext_ln458_fu_1668_p1(5),
      O => \sext_ln468_reg_4072[7]_i_3_n_5\
    );
\sext_ln468_reg_4072[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(4),
      I1 => empty_128_fu_240(4),
      I2 => zext_ln458_fu_1668_p1(4),
      O => \sext_ln468_reg_4072[7]_i_4_n_5\
    );
\sext_ln468_reg_4072[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(3),
      I1 => empty_128_fu_240(3),
      I2 => zext_ln458_fu_1668_p1(3),
      O => \sext_ln468_reg_4072[7]_i_5_n_5\
    );
\sext_ln468_reg_4072[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \empty_130_fu_248__0\(2),
      I1 => empty_128_fu_240(2),
      I2 => zext_ln458_fu_1668_p1(2),
      O => \sext_ln468_reg_4072[7]_i_6_n_5\
    );
\sext_ln468_reg_4072[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_128_fu_240(1),
      I1 => \empty_130_fu_248__0\(1),
      O => \sext_ln468_reg_4072[7]_i_7_n_5\
    );
\sext_ln468_reg_4072[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_128_fu_240(0),
      O => \sext_ln468_reg_4072[7]_i_8_n_5\
    );
\sext_ln468_reg_4072[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln468_reg_4072[7]_i_2_n_5\,
      I1 => empty_128_fu_240(7),
      I2 => \empty_130_fu_248__0\(7),
      I3 => zext_ln458_fu_1668_p1(7),
      O => \sext_ln468_reg_4072[7]_i_9_n_5\
    );
\sext_ln468_reg_4072[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => zext_ln458_fu_1668_p1(7),
      I1 => empty_128_fu_240(7),
      I2 => \empty_130_fu_248__0\(7),
      I3 => zext_ln458_fu_1668_p1(8),
      O => \sext_ln468_reg_4072[8]_i_2_n_5\
    );
\sext_ln468_reg_4072[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln468_reg_4072_reg[8]_i_1_n_11\,
      O => K_8_fu_1686_p2(9)
    );
\sext_ln468_reg_4072_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(0),
      Q => sext_ln468_reg_4072(0),
      R => '0'
    );
\sext_ln468_reg_4072_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(1),
      Q => sext_ln468_reg_4072(1),
      R => '0'
    );
\sext_ln468_reg_4072_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(2),
      Q => sext_ln468_reg_4072(2),
      R => '0'
    );
\sext_ln468_reg_4072_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(3),
      Q => sext_ln468_reg_4072(3),
      R => '0'
    );
\sext_ln468_reg_4072_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(4),
      Q => sext_ln468_reg_4072(4),
      R => '0'
    );
\sext_ln468_reg_4072_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(5),
      Q => sext_ln468_reg_4072(5),
      R => '0'
    );
\sext_ln468_reg_4072_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(6),
      Q => sext_ln468_reg_4072(6),
      R => '0'
    );
\sext_ln468_reg_4072_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(7),
      Q => sext_ln468_reg_4072(7),
      R => '0'
    );
\sext_ln468_reg_4072_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln468_reg_4072_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln468_reg_4072_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln468_reg_4072_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln468_reg_4072_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln468_reg_4072_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln468_reg_4072_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln468_reg_4072_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln468_reg_4072_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln468_reg_4072[7]_i_2_n_5\,
      DI(6) => \sext_ln468_reg_4072[7]_i_3_n_5\,
      DI(5) => \sext_ln468_reg_4072[7]_i_4_n_5\,
      DI(4) => \sext_ln468_reg_4072[7]_i_5_n_5\,
      DI(3) => \sext_ln468_reg_4072[7]_i_6_n_5\,
      DI(2) => \sext_ln468_reg_4072[7]_i_7_n_5\,
      DI(1) => zext_ln458_fu_1668_p1(1),
      DI(0) => \sext_ln468_reg_4072[7]_i_8_n_5\,
      O(7 downto 0) => K_8_fu_1686_p2(7 downto 0),
      S(7) => \sext_ln468_reg_4072[7]_i_9_n_5\,
      S(6) => \sext_ln468_reg_4072[7]_i_10_n_5\,
      S(5) => \sext_ln468_reg_4072[7]_i_11_n_5\,
      S(4) => \sext_ln468_reg_4072[7]_i_12_n_5\,
      S(3) => \sext_ln468_reg_4072[7]_i_13_n_5\,
      S(2) => \sext_ln468_reg_4072[7]_i_14_n_5\,
      S(1) => \sext_ln468_reg_4072[7]_i_15_n_5\,
      S(0) => \sext_ln468_reg_4072[7]_i_16_n_5\
    );
\sext_ln468_reg_4072_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(8),
      Q => sext_ln468_reg_4072(8),
      R => '0'
    );
\sext_ln468_reg_4072_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln468_reg_4072_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sext_ln468_reg_4072_reg[8]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sext_ln468_reg_4072_reg[8]_i_1_n_11\,
      CO(0) => \NLW_sext_ln468_reg_4072_reg[8]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln458_fu_1668_p1(8),
      O(7 downto 1) => \NLW_sext_ln468_reg_4072_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => K_8_fu_1686_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sext_ln468_reg_4072[8]_i_2_n_5\
    );
\sext_ln468_reg_4072_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1686_p2(9),
      Q => sext_ln468_reg_4072(9),
      R => '0'
    );
\tmp_27_reg_4088[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_27_reg_4088_reg[0]_i_2_n_10\,
      I1 => \tmp_28_reg_4098_reg[0]_i_2_n_10\,
      O => \tmp_27_reg_4088[0]_i_3_n_5\
    );
\tmp_27_reg_4088[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(9),
      I1 => sext_ln466_4_fu_1844_p1(9),
      O => \tmp_27_reg_4088[0]_i_4_n_5\
    );
\tmp_27_reg_4088[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1854_p1(8),
      I1 => sext_ln466_4_fu_1844_p1(8),
      O => \tmp_27_reg_4088[0]_i_5_n_5\
    );
\tmp_27_reg_4088[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln466_3_reg_4045_reg[8]_i_1_n_11\,
      I1 => \sext_ln466_reg_4028_reg[8]_i_1_n_11\,
      O => \tmp_27_reg_4088[0]_i_6_n_5\
    );
\tmp_27_reg_4088[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1774_p2(8),
      I1 => K_1_fu_1470_p2(8),
      O => \tmp_27_reg_4088[0]_i_7_n_5\
    );
\tmp_27_reg_4088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1858_p2(11),
      Q => tmp_27_reg_4088,
      R => '0'
    );
\tmp_27_reg_4088_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_1_reg_4050_reg[1]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_27_reg_4088_reg[0]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_27_reg_4088_reg[0]_i_1_n_10\,
      CO(1) => \tmp_27_reg_4088_reg[0]_i_1_n_11\,
      CO(0) => \tmp_27_reg_4088_reg[0]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_27_reg_4088_reg[0]_i_2_n_10\,
      DI(1 downto 0) => sext_ln466_5_fu_1854_p1(9 downto 8),
      O(7 downto 4) => \NLW_tmp_27_reg_4088_reg[0]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_1_fu_1858_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \tmp_27_reg_4088[0]_i_3_n_5\,
      S(1) => \tmp_27_reg_4088[0]_i_4_n_5\,
      S(0) => \tmp_27_reg_4088[0]_i_5_n_5\
    );
\tmp_27_reg_4088_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_1_reg_4050_reg[1]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_27_reg_4088_reg[0]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_27_reg_4088_reg[0]_i_2_n_10\,
      CO(1) => \NLW_tmp_27_reg_4088_reg[0]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \tmp_27_reg_4088_reg[0]_i_2_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln466_3_reg_4045_reg[8]_i_1_n_11\,
      DI(0) => K_11_fu_1774_p2(8),
      O(7 downto 2) => \NLW_tmp_27_reg_4088_reg[0]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln466_5_fu_1854_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_27_reg_4088[0]_i_6_n_5\,
      S(0) => \tmp_27_reg_4088[0]_i_7_n_5\
    );
\tmp_28_reg_4098[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1598_p2(8),
      I1 => K_7_fu_1654_p2(8),
      O => \tmp_28_reg_4098[0]_i_10_n_5\
    );
\tmp_28_reg_4098[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_28_reg_4098_reg[0]_i_2_n_10\,
      I1 => \tmp_28_reg_4098_reg[0]_i_8_n_10\,
      O => \tmp_28_reg_4098[0]_i_3_n_5\
    );
\tmp_28_reg_4098[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(9),
      I1 => sext_ln467_2_fu_1878_p1(9),
      O => \tmp_28_reg_4098[0]_i_4_n_5\
    );
\tmp_28_reg_4098[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1844_p1(8),
      I1 => sext_ln467_2_fu_1878_p1(8),
      O => \tmp_28_reg_4098[0]_i_5_n_5\
    );
\tmp_28_reg_4098[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln466_1_reg_4033_reg[8]_i_1_n_11\,
      I1 => \sext_ln466_2_reg_4039_reg[8]_i_1_n_11\,
      O => \tmp_28_reg_4098[0]_i_6_n_5\
    );
\tmp_28_reg_4098[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1530_p2(8),
      I1 => K_9_fu_1714_p2(8),
      O => \tmp_28_reg_4098[0]_i_7_n_5\
    );
\tmp_28_reg_4098[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln467_reg_4056_reg[8]_i_1_n_11\,
      I1 => \sext_ln467_1_reg_4061_reg[8]_i_1_n_11\,
      O => \tmp_28_reg_4098[0]_i_9_n_5\
    );
\tmp_28_reg_4098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1882_p2(11),
      Q => tmp_28_reg_4098,
      R => '0'
    );
\tmp_28_reg_4098_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_2_reg_4066_reg[1]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_28_reg_4098_reg[0]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_28_reg_4098_reg[0]_i_1_n_10\,
      CO(1) => \tmp_28_reg_4098_reg[0]_i_1_n_11\,
      CO(0) => \tmp_28_reg_4098_reg[0]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_28_reg_4098_reg[0]_i_2_n_10\,
      DI(1 downto 0) => sext_ln466_4_fu_1844_p1(9 downto 8),
      O(7 downto 4) => \NLW_tmp_28_reg_4098_reg[0]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_2_fu_1882_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \tmp_28_reg_4098[0]_i_3_n_5\,
      S(1) => \tmp_28_reg_4098[0]_i_4_n_5\,
      S(0) => \tmp_28_reg_4098[0]_i_5_n_5\
    );
\tmp_28_reg_4098_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_2_reg_4066_reg[1]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_28_reg_4098_reg[0]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_28_reg_4098_reg[0]_i_2_n_10\,
      CO(1) => \NLW_tmp_28_reg_4098_reg[0]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \tmp_28_reg_4098_reg[0]_i_2_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln466_1_reg_4033_reg[8]_i_1_n_11\,
      DI(0) => K_3_fu_1530_p2(8),
      O(7 downto 2) => \NLW_tmp_28_reg_4098_reg[0]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln466_4_fu_1844_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_28_reg_4098[0]_i_6_n_5\,
      S(0) => \tmp_28_reg_4098[0]_i_7_n_5\
    );
\tmp_28_reg_4098_reg[0]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_2_reg_4066_reg[1]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_28_reg_4098_reg[0]_i_8_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_28_reg_4098_reg[0]_i_8_n_10\,
      CO(1) => \NLW_tmp_28_reg_4098_reg[0]_i_8_CO_UNCONNECTED\(1),
      CO(0) => \tmp_28_reg_4098_reg[0]_i_8_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sext_ln467_reg_4056_reg[8]_i_1_n_11\,
      DI(0) => K_5_fu_1598_p2(8),
      O(7 downto 2) => \NLW_tmp_28_reg_4098_reg[0]_i_8_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln467_2_fu_1878_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_28_reg_4098[0]_i_9_n_5\,
      S(0) => \tmp_28_reg_4098[0]_i_10_n_5\
    );
\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => or_ln585_fu_1012_p2(16),
      Q => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_n_5\
    );
\tmp_53_reg_3879_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_n_5\,
      Q => tmp_53_reg_3879_pp0_iter8_reg,
      R => '0'
    );
\x_fu_228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_149,
      Q => \x_fu_228_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_139,
      Q => \x_fu_228_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_138,
      Q => \x_fu_228_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => \x_fu_228_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_157,
      Q => \x_fu_228_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_156,
      Q => \x_fu_228_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_155,
      Q => \x_fu_228_reg_n_5_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_154,
      Q => \x_fu_228_reg_n_5_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => \x_fu_228_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => \x_fu_228_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => \x_fu_228_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_145,
      Q => \x_fu_228_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_144,
      Q => \x_fu_228_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_143,
      Q => \x_fu_228_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => \x_fu_228_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => \x_fu_228_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
\x_fu_228_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_164,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => \x_fu_228_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_163
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG is
  port (
    DebayerRandBatG_U0_bayerPhase_c_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_condition_314__0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_fu_64_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Debayer_U0_imgRgb_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    bayerPhase_c_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp59_i_reg_465_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    \icmp_ln891_reg_1978_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    bayerPhase_c_empty_n : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_21752_ph_i_reg_367_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_21748_ph_i_reg_387_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \loopHeight_reg_377_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopWidth_reg_382_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG is
  signal \^debayerrandbatg_u0_bayerphase_c_read\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__0_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cmp203_i_fu_277_p2 : STD_LOGIC;
  signal cmp203_i_reg_470 : STD_LOGIC;
  signal \cmp203_i_reg_470[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp203_i_reg_470[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp59_i_reg_465 : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_154 : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_377 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_382 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_0_0116117581770_lcssa1806_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116117581770_lcssa1806_i_load_reg_425 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116217561768_lcssa1804_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116217561768_lcssa1804_i_load_reg_420 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116317541766_lcssa1802_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116317541766_lcssa1802_i_load_reg_415 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01183_217521782_lcssa1818_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01183_217521782_lcssa1818_i_load_reg_455 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01184_217501780_lcssa1816_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01184_217501780_lcssa1816_i_load_reg_450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01185_217481778_lcssa1814_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01185_217481778_lcssa1814_i_load_reg_445 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011491771_lcssa1808_i_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011491771_lcssa1808_i_load_reg_430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011551676_lcssa1720_i_fu_68 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011551676_lcssa1720_i_load_reg_400 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011501773_lcssa1810_i_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011501773_lcssa1810_i_load_reg_435 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011561679_lcssa1722_i_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011561679_lcssa1722_i_load_reg_405 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011511775_lcssa1812_i_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011511775_lcssa1812_i_fu_1000 : STD_LOGIC;
  signal p_0_2_0_0_011511775_lcssa1812_i_load_reg_440 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011571682_lcssa1724_i_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011571682_lcssa1724_i_load_reg_410 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_6_in\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  signal trunc_ln870_1_i_reg_392 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_phase_reg_387 : STD_LOGIC;
  signal xor_i_fu_267_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_i_reg_460 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_6_fu_211_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^y_fu_64_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_y_fu_64_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_fu_64_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_6__0\ : label is "soft_lutpair230";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \cmp203_i_reg_470[0]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \xor_i_reg_460[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1\ : label is "soft_lutpair231";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1\ : label is 35;
begin
  DebayerRandBatG_U0_bayerPhase_c_read <= \^debayerrandbatg_u0_bayerphase_c_read\;
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  p_6_in <= \^p_6_in\;
  p_9_in <= \^p_9_in\;
  \y_fu_64_reg[11]_0\(11 downto 0) <= \^y_fu_64_reg[11]_0\(11 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2F2F2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => \^ap_cs_fsm_reg[0]_0\(0),
      I3 => bayerPhase_c_empty_n,
      I4 => DebayerRandBatG_U0_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I1 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(7),
      I1 => loopHeight_reg_377(7),
      I2 => \ap_CS_fsm[2]_i_3__0_n_5\,
      I3 => \ap_CS_fsm[2]_i_4__0_n_5\,
      I4 => \ap_CS_fsm[2]_i_5__0_n_5\,
      O => \ap_CS_fsm[2]_i_2__0_n_5\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_6__0_n_5\,
      I1 => \^y_fu_64_reg[11]_0\(3),
      I2 => loopHeight_reg_377(3),
      I3 => \^y_fu_64_reg[11]_0\(4),
      I4 => loopHeight_reg_377(4),
      I5 => \ap_CS_fsm[2]_i_7__0_n_5\,
      O => \ap_CS_fsm[2]_i_3__0_n_5\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(11),
      I1 => loopHeight_reg_377(11),
      I2 => \^y_fu_64_reg[11]_0\(9),
      I3 => loopHeight_reg_377(9),
      O => \ap_CS_fsm[2]_i_4__0_n_5\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_377(6),
      I1 => \^y_fu_64_reg[11]_0\(6),
      I2 => loopHeight_reg_377(10),
      I3 => \^y_fu_64_reg[11]_0\(10),
      I4 => \^y_fu_64_reg[11]_0\(8),
      I5 => loopHeight_reg_377(8),
      O => \ap_CS_fsm[2]_i_5__0_n_5\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(0),
      I1 => loopHeight_reg_377(0),
      I2 => \^y_fu_64_reg[11]_0\(1),
      I3 => loopHeight_reg_377(1),
      O => \ap_CS_fsm[2]_i_6__0_n_5\
    );
\ap_CS_fsm[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(2),
      I1 => loopHeight_reg_377(2),
      I2 => \^y_fu_64_reg[11]_0\(5),
      I3 => loopHeight_reg_377(5),
      O => \ap_CS_fsm[2]_i_7__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_done_cache_reg
    );
\cmp203_i_reg_470[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp203_i_reg_470[0]_i_2_n_5\,
      I1 => \^y_fu_64_reg[11]_0\(4),
      I2 => \^y_fu_64_reg[11]_0\(3),
      I3 => \^y_fu_64_reg[11]_0\(5),
      I4 => \^y_fu_64_reg[11]_0\(1),
      I5 => \cmp203_i_reg_470[0]_i_3_n_5\,
      O => cmp203_i_fu_277_p2
    );
\cmp203_i_reg_470[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(0),
      I1 => \^y_fu_64_reg[11]_0\(2),
      I2 => \^y_fu_64_reg[11]_0\(11),
      I3 => \^y_fu_64_reg[11]_0\(9),
      O => \cmp203_i_reg_470[0]_i_2_n_5\
    );
\cmp203_i_reg_470[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(10),
      I1 => \^y_fu_64_reg[11]_0\(7),
      I2 => \^y_fu_64_reg[11]_0\(6),
      I3 => \^y_fu_64_reg[11]_0\(8),
      O => \cmp203_i_reg_470[0]_i_3_n_5\
    );
\cmp203_i_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp203_i_fu_277_p2,
      Q => cmp203_i_reg_470,
      R => '0'
    );
\cmp59_i_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cmp59_i_reg_465_reg[0]_0\(0),
      Q => cmp59_i_reg_465,
      R => '0'
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      Debayer_U0_imgRgb_din(15 downto 0) => Debayer_U0_imgRgb_din(15 downto 0),
      E(0) => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[1]\(0) => \^debayerrandbatg_u0_bayerphase_c_read\,
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      \ap_condition_314__0\ => \ap_condition_314__0\,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      cmp59_i_reg_465 => cmp59_i_reg_465,
      d0(23 downto 0) => d0(23 downto 0),
      empty_n_reg(0) => E(0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_154,
      \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0\(14 downto 0) => xor_i_reg_460(14 downto 0),
      \icmp_ln891_reg_1978_reg[0]_0\(11 downto 0) => \icmp_ln891_reg_1978_reg[0]\(11 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \p_0_0_0116117581769_i_fu_168_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(7 downto 0),
      \p_0_0_0116117581769_i_fu_168_reg[7]_1\(7 downto 0) => p_0_0_0116117581770_lcssa1806_i_load_reg_425(7 downto 0),
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(7 downto 0),
      \p_0_0_0116217561767_i_fu_164_reg[7]_1\(7 downto 0) => p_0_0_0116217561768_lcssa1804_i_load_reg_420(7 downto 0),
      \p_0_0_0116317541765_i_fu_160_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(7 downto 0),
      \p_0_0_0116317541765_i_fu_160_reg[7]_1\(7 downto 0) => p_0_0_0116317541766_lcssa1802_i_load_reg_415(7 downto 0),
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(7 downto 0),
      \p_0_0_01183_217521781_i_fu_192_reg[7]_1\(7 downto 0) => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(7 downto 0),
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0\(7 downto 0) => \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(7 downto 0),
      \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(7 downto 0),
      \p_0_0_01184_217501779_i_fu_188_reg[7]_1\(7 downto 0) => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(7 downto 0),
      \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(7 downto 0),
      \p_0_0_01185_217481777_i_fu_184_reg[7]_1\(7 downto 0) => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(7 downto 0),
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0\(7 downto 0) => \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(7 downto 0),
      \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(7 downto 0),
      \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(7 downto 0) => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(7 downto 0),
      \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(7 downto 0),
      \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(7 downto 0) => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(7 downto 0),
      \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(7 downto 0),
      \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(7 downto 0) => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(7 downto 0),
      p_6_in_1 => p_6_in_1,
      p_9_in_0 => p_9_in_0,
      push => push,
      push_2 => push_2,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_bram_1 => ram_reg_bram_1,
      ram_reg_bram_2(23 downto 0) => ram_reg_bram_2(23 downto 0),
      ram_reg_bram_2_0(23 downto 0) => ram_reg_bram_2_0(23 downto 0),
      \right_1_fu_176_reg[7]_0\(7 downto 0) => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(7 downto 0),
      \right_2_fu_180_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(7 downto 0),
      \right_2_fu_180_reg[7]_1\(7 downto 0) => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(7 downto 0),
      \right_3_reg_2020_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(7 downto 0),
      \right_4_reg_2027_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(7 downto 0),
      \right_fu_172_reg[7]_0\(7 downto 0) => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(7 downto 0),
      \x_fu_156[11]_i_3\(11 downto 0) => loopWidth_reg_382(11 downto 0),
      x_phase_reg_387 => x_phase_reg_387
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_154,
      Q => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      R => ap_done_cache_reg
    );
\loopHeight_reg_377[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => DebayerRandBatG_U0_ap_start,
      I2 => bayerPhase_c_empty_n,
      O => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\loopHeight_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(0),
      Q => loopHeight_reg_377(0),
      R => '0'
    );
\loopHeight_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(10),
      Q => loopHeight_reg_377(10),
      R => '0'
    );
\loopHeight_reg_377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(11),
      Q => loopHeight_reg_377(11),
      R => '0'
    );
\loopHeight_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(1),
      Q => loopHeight_reg_377(1),
      R => '0'
    );
\loopHeight_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(2),
      Q => loopHeight_reg_377(2),
      R => '0'
    );
\loopHeight_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(3),
      Q => loopHeight_reg_377(3),
      R => '0'
    );
\loopHeight_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(4),
      Q => loopHeight_reg_377(4),
      R => '0'
    );
\loopHeight_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(5),
      Q => loopHeight_reg_377(5),
      R => '0'
    );
\loopHeight_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(6),
      Q => loopHeight_reg_377(6),
      R => '0'
    );
\loopHeight_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(7),
      Q => loopHeight_reg_377(7),
      R => '0'
    );
\loopHeight_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(8),
      Q => loopHeight_reg_377(8),
      R => '0'
    );
\loopHeight_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopHeight_reg_377_reg[11]_0\(9),
      Q => loopHeight_reg_377(9),
      R => '0'
    );
\loopWidth_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(0),
      Q => loopWidth_reg_382(0),
      R => '0'
    );
\loopWidth_reg_382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(10),
      Q => loopWidth_reg_382(10),
      R => '0'
    );
\loopWidth_reg_382_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(11),
      Q => loopWidth_reg_382(11),
      R => '0'
    );
\loopWidth_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(1),
      Q => loopWidth_reg_382(1),
      R => '0'
    );
\loopWidth_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(2),
      Q => loopWidth_reg_382(2),
      R => '0'
    );
\loopWidth_reg_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(3),
      Q => loopWidth_reg_382(3),
      R => '0'
    );
\loopWidth_reg_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(4),
      Q => loopWidth_reg_382(4),
      R => '0'
    );
\loopWidth_reg_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(5),
      Q => loopWidth_reg_382(5),
      R => '0'
    );
\loopWidth_reg_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(6),
      Q => loopWidth_reg_382(6),
      R => '0'
    );
\loopWidth_reg_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(7),
      Q => loopWidth_reg_382(7),
      R => '0'
    );
\loopWidth_reg_382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(8),
      Q => loopWidth_reg_382(8),
      R => '0'
    );
\loopWidth_reg_382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(9),
      Q => loopWidth_reg_382(9),
      R => '0'
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in\,
      I1 => \^p_6_in\,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => start_for_DebayerRandBatG_U0_full_n,
      I5 => start_once_reg,
      O => \^p_9_in\
    );
\mOutPtr[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000202020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => start_for_DebayerRandBatG_U0_full_n,
      I5 => start_once_reg,
      O => \^p_6_in\
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(0),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(0),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(1),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(1),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(2),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(2),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(3),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(3),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(4),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(4),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(5),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(5),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(6),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(6),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(7),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(7),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(0),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(0),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(1),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(1),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(2),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(2),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(3),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(3),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(4),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(4),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(5),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(5),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(6),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(6),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(7),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(7),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(0),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(0),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(1),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(1),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(2),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(2),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(3),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(3),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(4),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(4),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(5),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(5),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(6),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(6),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(7),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(7),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(0),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(0),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(1),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(1),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(2),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(2),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(3),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(3),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(4),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(4),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(5),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(5),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(6),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(6),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(7),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(7),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(0),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(0),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(1),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(1),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(2),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(2),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(3),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(3),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(4),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(4),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(5),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(5),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(6),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(6),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(7),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(7),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(0),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(0),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(1),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(1),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(2),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(2),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(3),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(3),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(4),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(4),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(5),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(5),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(6),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(6),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(7),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(7),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(0),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(0),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(1),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(1),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(2),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(2),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(3),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(3),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(4),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(4),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(5),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(5),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(6),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(6),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(7),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(7),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(0),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(0),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(1),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(1),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(2),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(2),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(3),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(3),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(4),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(4),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(5),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(5),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(6),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(6),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(7),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(7),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(0),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(0),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(1),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(1),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(2),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(2),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(3),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(3),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(4),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(4),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(5),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(5),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(6),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(6),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(7),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(7),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(0),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(0),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(1),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(1),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(2),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(2),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(3),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(3),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(4),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(4),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(5),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(5),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(6),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(6),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(7),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(7),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(0),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(0),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(1),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(1),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(2),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(2),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(3),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(3),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(4),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(4),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(5),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(5),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(6),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(6),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(7),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(7),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(0),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(0),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(1),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(1),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(2),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(2),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(3),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(3),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(4),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(4),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(5),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(5),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(6),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(6),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(7),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(7),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(0),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(0),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(1),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(1),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(2),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(2),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(3),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(3),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(4),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(4),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(5),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(5),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(6),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(6),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(7),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(7),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(0),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(0),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(1),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(1),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(2),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(2),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(3),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(3),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(4),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(4),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(5),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(5),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(6),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(6),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(7),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(7),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(0),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(0),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(1),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(1),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(2),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(2),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(3),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(3),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(4),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(4),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(5),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(5),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(6),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(6),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(7),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(7),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(0),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(0),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(1),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(1),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(2),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(2),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(3),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(3),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(4),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(4),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(5),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(5),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(6),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(6),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(7),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(7),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(0),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(0),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(1),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(1),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(2),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(2),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(3),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(3),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(4),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(4),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(5),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(5),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(6),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(6),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(7),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(7),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(0),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(0),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(1),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(1),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(2),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(2),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(3),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(3),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(4),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(4),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(5),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(5),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(6),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(6),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(7),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(7),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(0),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(0),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(1),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(1),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(2),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(2),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(3),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(3),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(4),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(4),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(5),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(5),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(6),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(6),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(7),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(7),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(0),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(0),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(1),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(1),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(2),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(2),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(3),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(3),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(4),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(4),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(5),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(5),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(6),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(6),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(7),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(7),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(0),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(0),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(1),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(1),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(2),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(2),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(3),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(3),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(4),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(4),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(5),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(5),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(6),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(6),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(7),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(7),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(0),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(0),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(1),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(1),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(2),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(2),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(3),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(3),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(4),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(4),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(5),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(5),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(6),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(6),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(7),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(7),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(0),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(0),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(1),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(1),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(2),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(2),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(3),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(3),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(4),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(4),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(5),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(5),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(6),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(6),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511775_lcssa1812_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(7),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(7),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(0),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(0),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(1),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(1),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(2),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(2),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(3),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(3),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(4),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(4),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(5),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(5),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(6),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(6),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(7),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(7),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(1),
      Q => trunc_ln870_1_i_reg_392(0),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(11),
      Q => trunc_ln870_1_i_reg_392(10),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(12),
      Q => trunc_ln870_1_i_reg_392(11),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(13),
      Q => trunc_ln870_1_i_reg_392(12),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(14),
      Q => trunc_ln870_1_i_reg_392(13),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(15),
      Q => trunc_ln870_1_i_reg_392(14),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(2),
      Q => trunc_ln870_1_i_reg_392(1),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(3),
      Q => trunc_ln870_1_i_reg_392(2),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(4),
      Q => trunc_ln870_1_i_reg_392(3),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(5),
      Q => trunc_ln870_1_i_reg_392(4),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(6),
      Q => trunc_ln870_1_i_reg_392(5),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(7),
      Q => trunc_ln870_1_i_reg_392(6),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(8),
      Q => trunc_ln870_1_i_reg_392(7),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(9),
      Q => trunc_ln870_1_i_reg_392(8),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(10),
      Q => trunc_ln870_1_i_reg_392(9),
      R => '0'
    );
\x_phase_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(0),
      Q => x_phase_reg_387,
      R => '0'
    );
\xor_i_reg_460[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(0),
      I1 => trunc_ln870_1_i_reg_392(0),
      O => xor_i_fu_267_p2(0)
    );
\xor_i_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => xor_i_fu_267_p2(0),
      Q => xor_i_reg_460(0),
      R => '0'
    );
\xor_i_reg_460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(10),
      Q => xor_i_reg_460(10),
      R => '0'
    );
\xor_i_reg_460_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(11),
      Q => xor_i_reg_460(11),
      R => '0'
    );
\xor_i_reg_460_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(12),
      Q => xor_i_reg_460(12),
      R => '0'
    );
\xor_i_reg_460_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(13),
      Q => xor_i_reg_460(13),
      R => '0'
    );
\xor_i_reg_460_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(14),
      Q => xor_i_reg_460(14),
      R => '0'
    );
\xor_i_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(1),
      Q => xor_i_reg_460(1),
      R => '0'
    );
\xor_i_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(2),
      Q => xor_i_reg_460(2),
      R => '0'
    );
\xor_i_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(3),
      Q => xor_i_reg_460(3),
      R => '0'
    );
\xor_i_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(4),
      Q => xor_i_reg_460(4),
      R => '0'
    );
\xor_i_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(5),
      Q => xor_i_reg_460(5),
      R => '0'
    );
\xor_i_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(6),
      Q => xor_i_reg_460(6),
      R => '0'
    );
\xor_i_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(7),
      Q => xor_i_reg_460(7),
      R => '0'
    );
\xor_i_reg_460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(8),
      Q => xor_i_reg_460(8),
      R => '0'
    );
\xor_i_reg_460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(9),
      Q => xor_i_reg_460(9),
      R => '0'
    );
\y_fu_64[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(0),
      O => y_6_fu_211_p2(0)
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(0),
      Q => \^y_fu_64_reg[11]_0\(0),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(10),
      Q => \^y_fu_64_reg[11]_0\(10),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(11),
      Q => \^y_fu_64_reg[11]_0\(11),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_64_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_fu_64_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_fu_64_reg[11]_i_1_n_11\,
      CO(0) => \y_fu_64_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_fu_64_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_6_fu_211_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^y_fu_64_reg[11]_0\(11 downto 9)
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(1),
      Q => \^y_fu_64_reg[11]_0\(1),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(2),
      Q => \^y_fu_64_reg[11]_0\(2),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(3),
      Q => \^y_fu_64_reg[11]_0\(3),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(4),
      Q => \^y_fu_64_reg[11]_0\(4),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(5),
      Q => \^y_fu_64_reg[11]_0\(5),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(6),
      Q => \^y_fu_64_reg[11]_0\(6),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(7),
      Q => \^y_fu_64_reg[11]_0\(7),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(8),
      Q => \^y_fu_64_reg[11]_0\(8),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^y_fu_64_reg[11]_0\(0),
      CI_TOP => '0',
      CO(7) => \y_fu_64_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_64_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_64_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_64_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_64_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_64_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_6_fu_211_p2(8 downto 1),
      S(7 downto 0) => \^y_fu_64_reg[11]_0\(8 downto 1)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(9),
      Q => \^y_fu_64_reg[11]_0\(9),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR is
  port (
    DebayerRatBorBatR_U0_bayerPhase_c_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp59_i_reg_545 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln643_reg_2162_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CH_reg_2344_reg[7]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    imgG_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    imgG_empty_n : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[0]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[1]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[2]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[3]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[4]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[5]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[6]\ : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[7]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[0]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[1]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[2]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[3]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[4]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[5]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[6]\ : in STD_LOGIC;
    \p_0_0_0950_21416_i_fu_274_reg[7]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[0]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[1]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[2]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[3]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[4]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[5]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[6]\ : in STD_LOGIC;
    \p_0_0_0949_21419_i_fu_278_reg[7]\ : in STD_LOGIC;
    \icmp_ln643_reg_2162_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bayerPhase_c1_empty_n : in STD_LOGIC;
    bayerPhase_c_full_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \loopHeight_reg_441_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopWidth_reg_446_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR is
  signal \^debayerratborbatr_u0_bayerphase_c_write\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ap_CS_fsm[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cmp203_i_fu_302_p2 : STD_LOGIC;
  signal cmp203_i_reg_550 : STD_LOGIC;
  signal \cmp203_i_reg_550[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp203_i_reg_550[0]_i_3_n_5\ : STD_LOGIC;
  signal \^cmp59_i_reg_545\ : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_57 : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_441 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_446 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_0_09481393_lcssa1443_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09481393_lcssa1443_i_load_reg_475 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_114831495_lcssa1531_i_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_114831495_lcssa1531_i_load_reg_520 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_21423_lcssa1455_i_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_21423_lcssa1455_i_load_reg_490 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491390_lcssa1441_i_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491390_lcssa1441_i_load_reg_470 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811493_lcssa1529_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811493_lcssa1529_i_load_reg_515 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21420_lcssa1453_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21420_lcssa1453_i_load_reg_485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09501387_lcssa1439_i_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09501387_lcssa1439_i_load_reg_465 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791491_lcssa1527_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791491_lcssa1527_i_load_reg_510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_21417_lcssa1451_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_21417_lcssa1451_i_load_reg_480 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081496_lcssa1533_i_fu_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081496_lcssa1533_i_load_reg_525 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141484_lcssa1521_i_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141484_lcssa1521_i_load_reg_495 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091498_lcssa1535_i_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091498_lcssa1535_i_fu_1240 : STD_LOGIC;
  signal p_0_1_0_0_09091498_lcssa1535_i_load_reg_530 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151486_lcssa1523_i_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151486_lcssa1523_i_load_reg_500 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101500_lcssa1537_i_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101500_lcssa1537_i_load_reg_535 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09161488_lcssa1525_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09161488_lcssa1525_i_load_reg_505 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal red_i_fu_328_p2 : STD_LOGIC;
  signal red_i_reg_560 : STD_LOGIC;
  signal \red_i_reg_560[0]_i_2_n_5\ : STD_LOGIC;
  signal \red_i_reg_560[0]_i_3_n_5\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_5\ : STD_LOGIC;
  signal trunc_ln622_1_i_reg_456 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal trunc_ln630_reg_540 : STD_LOGIC;
  signal x_phase_reg_451 : STD_LOGIC;
  signal xor_i_fu_322_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_i_reg_555 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_4_fu_242_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_68_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_68_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_y_fu_68_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_fu_68_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair310";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \y_fu_68[0]_i_1\ : label is "soft_lutpair310";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_68_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_68_reg[8]_i_1\ : label is 35;
begin
  DebayerRatBorBatR_U0_bayerPhase_c_write <= \^debayerratborbatr_u0_bayerphase_c_write\;
  Q(11 downto 0) <= \^q\(11 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  cmp59_i_reg_545 <= \^cmp59_i_reg_545\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => start_for_DebayerRandBatG_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => DebayerRatBorBatR_U0_ap_start,
      I3 => bayerPhase_c1_empty_n,
      I4 => \^ap_cs_fsm_reg[0]_0\(0),
      I5 => bayerPhase_c_full_n,
      O => push
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F4F4F4F4F4"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => \^ap_cs_fsm_reg[0]_0\(0),
      I3 => \ap_CS_fsm_reg[0]_1\,
      I4 => bayerPhase_c_full_n,
      I5 => bayerPhase_c1_empty_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_5\,
      I1 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => loopHeight_reg_441(5),
      I2 => \^q\(2),
      I3 => loopHeight_reg_441(2),
      I4 => \ap_CS_fsm[2]_i_3_n_5\,
      I5 => \ap_CS_fsm[2]_i_4_n_5\,
      O => \ap_CS_fsm[2]_i_2_n_5\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(0),
      I1 => \^q\(0),
      I2 => loopHeight_reg_441(1),
      I3 => \^q\(1),
      I4 => \ap_CS_fsm[2]_i_5_n_5\,
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_6_n_5\,
      I1 => \^q\(7),
      I2 => loopHeight_reg_441(7),
      I3 => \^q\(6),
      I4 => loopHeight_reg_441(6),
      I5 => \ap_CS_fsm[2]_i_7_n_5\,
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => loopHeight_reg_441(4),
      I2 => \^q\(3),
      I3 => loopHeight_reg_441(3),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(10),
      I1 => loopHeight_reg_441(10),
      I2 => \^q\(9),
      I3 => loopHeight_reg_441(9),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(11),
      I1 => loopHeight_reg_441(11),
      I2 => \^q\(8),
      I3 => loopHeight_reg_441(8),
      O => \ap_CS_fsm[2]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_done_cache_reg
    );
\cmp203_i_reg_550[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp203_i_reg_550[0]_i_2_n_5\,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \cmp203_i_reg_550[0]_i_3_n_5\,
      O => cmp203_i_fu_302_p2
    );
\cmp203_i_reg_550[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \cmp203_i_reg_550[0]_i_2_n_5\
    );
\cmp203_i_reg_550[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      I2 => \^q\(10),
      I3 => \^q\(7),
      O => \cmp203_i_reg_550[0]_i_3_n_5\
    );
\cmp203_i_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp203_i_fu_302_p2,
      Q => cmp203_i_reg_550,
      R => '0'
    );
\cmp59_i_reg_545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => CO(0),
      Q => \^cmp59_i_reg_545\,
      R => '0'
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => start_for_DebayerRandBatG_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => DebayerRatBorBatR_U0_ap_start,
      I3 => bayerPhase_c_full_n,
      I4 => \^ap_cs_fsm_reg[0]_0\(0),
      I5 => bayerPhase_c1_empty_n,
      O => full_n_reg
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
     port map (
      \CH_reg_2344_reg[7]_0\(23 downto 0) => \CH_reg_2344_reg[7]\(23 downto 0),
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      E(0) => \^debayerratborbatr_u0_bayerphase_c_write\,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0]_0\(23 downto 0) => \SRL_SIG_reg[0]_0\(23 downto 0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      empty_n_reg(0) => empty_n_reg(0),
      full_n_reg(0) => E(0),
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_57,
      \icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0\(0) => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      \icmp_ln643_reg_2162_reg[0]_0\ => \icmp_ln643_reg_2162_reg[0]\,
      \icmp_ln643_reg_2162_reg[0]_1\(11 downto 0) => \icmp_ln643_reg_2162_reg[0]_0\(11 downto 0),
      \icmp_ln772_reg_2197[0]_i_2_0\(14 downto 0) => xor_i_reg_555(14 downto 0),
      imgG_dout(23 downto 0) => imgG_dout(23 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \p_0_0_09481392_i_fu_270_reg[7]_0\(7 downto 0) => p_0_0_09481393_lcssa1443_i_load_reg_475(7 downto 0),
      \p_0_0_09481392_i_load_reg_2265_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(7 downto 0),
      \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(7 downto 0) => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(7 downto 0),
      \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[0]_0\ => \p_0_0_0948_21422_i_fu_282_reg[0]\,
      \p_0_0_0948_21422_i_fu_282_reg[1]_0\ => \p_0_0_0948_21422_i_fu_282_reg[1]\,
      \p_0_0_0948_21422_i_fu_282_reg[2]_0\ => \p_0_0_0948_21422_i_fu_282_reg[2]\,
      \p_0_0_0948_21422_i_fu_282_reg[3]_0\ => \p_0_0_0948_21422_i_fu_282_reg[3]\,
      \p_0_0_0948_21422_i_fu_282_reg[4]_0\ => \p_0_0_0948_21422_i_fu_282_reg[4]\,
      \p_0_0_0948_21422_i_fu_282_reg[5]_0\ => \p_0_0_0948_21422_i_fu_282_reg[5]\,
      \p_0_0_0948_21422_i_fu_282_reg[6]_0\ => \p_0_0_0948_21422_i_fu_282_reg[6]\,
      \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7 downto 0) => p_0_0_0948_21423_lcssa1455_i_load_reg_490(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[7]_1\ => \p_0_0_0948_21422_i_fu_282_reg[7]\,
      \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(7 downto 0),
      \p_0_0_09491389_i_fu_266_reg[7]_0\(7 downto 0) => p_0_0_09491390_lcssa1441_i_load_reg_470(7 downto 0),
      \p_0_0_09491389_i_load_reg_2259_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(7 downto 0),
      \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(7 downto 0) => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(7 downto 0),
      \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(7 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[0]_0\ => \p_0_0_0949_21419_i_fu_278_reg[0]\,
      \p_0_0_0949_21419_i_fu_278_reg[1]_0\ => \p_0_0_0949_21419_i_fu_278_reg[1]\,
      \p_0_0_0949_21419_i_fu_278_reg[2]_0\ => \p_0_0_0949_21419_i_fu_278_reg[2]\,
      \p_0_0_0949_21419_i_fu_278_reg[3]_0\ => \p_0_0_0949_21419_i_fu_278_reg[3]\,
      \p_0_0_0949_21419_i_fu_278_reg[4]_0\ => \p_0_0_0949_21419_i_fu_278_reg[4]\,
      \p_0_0_0949_21419_i_fu_278_reg[5]_0\ => \p_0_0_0949_21419_i_fu_278_reg[5]\,
      \p_0_0_0949_21419_i_fu_278_reg[6]_0\ => \p_0_0_0949_21419_i_fu_278_reg[6]\,
      \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7 downto 0) => p_0_0_0949_21420_lcssa1453_i_load_reg_485(7 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[7]_1\ => \p_0_0_0949_21419_i_fu_278_reg[7]\,
      \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(7 downto 0),
      \p_0_0_09501386_i_fu_262_reg[7]_0\(7 downto 0) => p_0_0_09501387_lcssa1439_i_load_reg_465(7 downto 0),
      \p_0_0_09501386_i_load_reg_2253_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(7 downto 0),
      \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(7 downto 0) => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(7 downto 0),
      \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(7 downto 0),
      \p_0_0_0950_21416_i_fu_274_reg[0]_0\ => \p_0_0_0950_21416_i_fu_274_reg[0]\,
      \p_0_0_0950_21416_i_fu_274_reg[1]_0\ => \p_0_0_0950_21416_i_fu_274_reg[1]\,
      \p_0_0_0950_21416_i_fu_274_reg[2]_0\ => \p_0_0_0950_21416_i_fu_274_reg[2]\,
      \p_0_0_0950_21416_i_fu_274_reg[3]_0\ => \p_0_0_0950_21416_i_fu_274_reg[3]\,
      \p_0_0_0950_21416_i_fu_274_reg[4]_0\ => \p_0_0_0950_21416_i_fu_274_reg[4]\,
      \p_0_0_0950_21416_i_fu_274_reg[5]_0\ => \p_0_0_0950_21416_i_fu_274_reg[5]\,
      \p_0_0_0950_21416_i_fu_274_reg[6]_0\ => \p_0_0_0950_21416_i_fu_274_reg[6]\,
      \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7 downto 0) => p_0_0_0950_21417_lcssa1451_i_load_reg_480(7 downto 0),
      \p_0_0_0950_21416_i_fu_274_reg[7]_1\ => \p_0_0_0950_21416_i_fu_274_reg[7]\,
      \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(7 downto 0),
      \p_0_0_0_0_09081497_i_fu_250_reg[7]_0\(7 downto 0) => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(7 downto 0),
      \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(7 downto 0),
      \p_0_0_0_0_09141485_i_fu_226_reg[7]_0\(7 downto 0) => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(7 downto 0),
      \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(7 downto 0),
      \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(7 downto 0) => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(7 downto 0),
      \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(7 downto 0),
      \p_0_1_0_0_09151487_i_fu_230_reg[7]_0\(7 downto 0) => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(7 downto 0),
      \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(7 downto 0),
      \p_0_2_0_0_09101501_i_fu_258_reg[7]_0\(7 downto 0) => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(7 downto 0),
      \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(7 downto 0),
      \p_0_2_0_0_09161489_i_fu_234_reg[7]_0\(7 downto 0) => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(7 downto 0),
      \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0\(7 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(7 downto 0),
      p_9_in => p_9_in,
      push_0 => push_0,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_bram_1 => \^cmp59_i_reg_545\,
      ram_reg_bram_1_0 => ram_reg_bram_1,
      ram_reg_bram_2(23 downto 0) => ram_reg_bram_2(23 downto 0),
      red_i_reg_560 => red_i_reg_560,
      \x_fu_222[11]_i_3\(11 downto 0) => loopWidth_reg_446(11 downto 0),
      x_phase_reg_451 => x_phase_reg_451
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_57,
      Q => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      R => ap_done_cache_reg
    );
\loopHeight_reg_441[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => bayerPhase_c1_empty_n,
      I2 => bayerPhase_c_full_n,
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_DebayerRandBatG_U0_full_n,
      O => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\loopHeight_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(0),
      Q => loopHeight_reg_441(0),
      R => '0'
    );
\loopHeight_reg_441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(10),
      Q => loopHeight_reg_441(10),
      R => '0'
    );
\loopHeight_reg_441_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(11),
      Q => loopHeight_reg_441(11),
      R => '0'
    );
\loopHeight_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(1),
      Q => loopHeight_reg_441(1),
      R => '0'
    );
\loopHeight_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(2),
      Q => loopHeight_reg_441(2),
      R => '0'
    );
\loopHeight_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(3),
      Q => loopHeight_reg_441(3),
      R => '0'
    );
\loopHeight_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(4),
      Q => loopHeight_reg_441(4),
      R => '0'
    );
\loopHeight_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(5),
      Q => loopHeight_reg_441(5),
      R => '0'
    );
\loopHeight_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(6),
      Q => loopHeight_reg_441(6),
      R => '0'
    );
\loopHeight_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(7),
      Q => loopHeight_reg_441(7),
      R => '0'
    );
\loopHeight_reg_441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(8),
      Q => loopHeight_reg_441(8),
      R => '0'
    );
\loopHeight_reg_441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(9),
      Q => loopHeight_reg_441(9),
      R => '0'
    );
\loopWidth_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(0),
      Q => loopWidth_reg_446(0),
      R => '0'
    );
\loopWidth_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(10),
      Q => loopWidth_reg_446(10),
      R => '0'
    );
\loopWidth_reg_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(11),
      Q => loopWidth_reg_446(11),
      R => '0'
    );
\loopWidth_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(1),
      Q => loopWidth_reg_446(1),
      R => '0'
    );
\loopWidth_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(2),
      Q => loopWidth_reg_446(2),
      R => '0'
    );
\loopWidth_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(3),
      Q => loopWidth_reg_446(3),
      R => '0'
    );
\loopWidth_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(4),
      Q => loopWidth_reg_446(4),
      R => '0'
    );
\loopWidth_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(5),
      Q => loopWidth_reg_446(5),
      R => '0'
    );
\loopWidth_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(6),
      Q => loopWidth_reg_446(6),
      R => '0'
    );
\loopWidth_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(7),
      Q => loopWidth_reg_446(7),
      R => '0'
    );
\loopWidth_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(8),
      Q => loopWidth_reg_446(8),
      R => '0'
    );
\loopWidth_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(9),
      Q => loopWidth_reg_446(9),
      R => '0'
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => DebayerRatBorBatR_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(0),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(0),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(1),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(1),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(2),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(2),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(3),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(3),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(4),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(4),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(5),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(5),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(6),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(6),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out(7),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(7),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(0),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(0),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(1),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(1),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(2),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(2),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(3),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(3),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(4),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(4),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(5),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(5),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(6),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(6),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(7),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(7),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(0),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(0),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(1),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(1),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(2),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(2),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(3),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(3),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(4),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(4),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(5),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(5),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(6),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(6),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out(7),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(7),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(0),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(0),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(1),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(1),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(2),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(2),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(3),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(3),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(4),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(4),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(5),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(5),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(6),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(6),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(7),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(7),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(0),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(0),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(1),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(1),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(2),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(2),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(3),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(3),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(4),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(4),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(5),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(5),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(6),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(6),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out(7),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(7),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(0),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(0),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(1),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(1),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(2),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(2),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(3),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(3),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(4),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(4),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(5),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(5),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(6),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(6),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(7),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(7),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(0),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(0),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(1),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(1),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(2),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(2),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(3),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(3),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(4),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(4),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(5),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(5),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(6),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(6),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out(7),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(7),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(0),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(0),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(1),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(1),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(2),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(2),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(3),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(3),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(4),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(4),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(5),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(5),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(6),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(6),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(7),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(7),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(0),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(0),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(1),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(1),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(2),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(2),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(3),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(3),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(4),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(4),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(5),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(5),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(6),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(6),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out(7),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(7),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(0),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(0),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(1),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(1),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(2),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(2),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(3),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(3),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(4),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(4),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(5),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(5),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(6),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(6),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(7),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(7),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(0),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(0),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(1),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(1),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(2),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(2),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(3),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(3),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(4),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(4),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(5),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(5),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(6),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(6),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out(7),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(7),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(0),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(0),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(1),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(1),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(2),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(2),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(3),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(3),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(4),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(4),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(5),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(5),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(6),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(6),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(7),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(7),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(0),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(0),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(1),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(1),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(2),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(2),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(3),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(3),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(4),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(4),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(5),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(5),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(6),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(6),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out(7),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(7),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(0),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(0),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(1),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(1),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(2),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(2),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(3),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(3),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(4),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(4),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(5),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(5),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(6),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(6),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(7),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(7),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(0),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(0),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(1),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(1),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(2),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(2),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(3),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(3),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(4),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(4),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(5),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(5),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(6),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(6),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out(7),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(7),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(0),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(0),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(1),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(1),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(2),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(2),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(3),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(3),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(4),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(4),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(5),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(5),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(6),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(6),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(7),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(7),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(0),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(0),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(1),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(1),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(2),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(2),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(3),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(3),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(4),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(4),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(5),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(5),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(6),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(6),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out(7),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(7),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(0),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(0),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(1),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(1),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(2),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(2),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(3),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(3),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(4),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(4),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(5),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(5),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(6),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(6),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(7),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(7),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(0),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(0),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(1),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(1),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(2),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(2),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(3),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(3),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(4),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(4),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(5),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(5),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(6),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(6),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out(7),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(7),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(0),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(0),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(1),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(1),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(2),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(2),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(3),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(3),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(4),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(4),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(5),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(5),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(6),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(6),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(7),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(7),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(0),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(0),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(1),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(1),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(2),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(2),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(3),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(3),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(4),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(4),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(5),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(5),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(6),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(6),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out(7),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(7),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(0),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(0),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(1),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(1),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(2),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(2),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(3),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(3),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(4),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(4),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(5),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(5),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(6),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(6),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(7),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(7),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(0),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(0),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(1),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(1),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(2),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(2),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(3),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(3),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(4),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(4),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(5),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(5),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(6),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(6),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out(7),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(7),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(0),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(0),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(1),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(1),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(2),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(2),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(3),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(3),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(4),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(4),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(5),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(5),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(6),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(6),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(7),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(7),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(0),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(0),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(1),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(1),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(2),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(2),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(3),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(3),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(4),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(4),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(5),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(5),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(6),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(6),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out(7),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(7),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(0),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(0),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(1),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(1),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(2),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(2),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(3),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(3),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(4),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(4),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(5),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(5),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(6),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(6),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(7),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(7),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(0),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(0),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(1),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(1),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(2),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(2),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(3),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(3),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(4),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(4),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(5),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(5),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(6),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(6),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out(7),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(7),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(0),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(0),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(1),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(1),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(2),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(2),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(3),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(3),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(4),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(4),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(5),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(5),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(6),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(6),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(7),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(7),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(0),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(0),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(1),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(1),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(2),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(2),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(3),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(3),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(4),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(4),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(5),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(5),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(6),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(6),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091498_lcssa1535_i_fu_1240,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out(7),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(7),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(0),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(0),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(1),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(1),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(2),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(2),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(3),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(3),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(4),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(4),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(5),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(5),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(6),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(6),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(7),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(7),
      R => '0'
    );
\red_i_reg_560[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(1),
      I1 => trunc_ln622_1_i_reg_456(2),
      I2 => trunc_ln622_1_i_reg_456(0),
      I3 => trunc_ln630_reg_540,
      I4 => \red_i_reg_560[0]_i_2_n_5\,
      I5 => \red_i_reg_560[0]_i_3_n_5\,
      O => red_i_fu_328_p2
    );
\red_i_reg_560[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(9),
      I1 => trunc_ln622_1_i_reg_456(10),
      I2 => trunc_ln622_1_i_reg_456(11),
      I3 => trunc_ln622_1_i_reg_456(12),
      I4 => trunc_ln622_1_i_reg_456(13),
      I5 => trunc_ln622_1_i_reg_456(14),
      O => \red_i_reg_560[0]_i_2_n_5\
    );
\red_i_reg_560[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(3),
      I1 => trunc_ln622_1_i_reg_456(4),
      I2 => trunc_ln622_1_i_reg_456(5),
      I3 => trunc_ln622_1_i_reg_456(6),
      I4 => trunc_ln622_1_i_reg_456(7),
      I5 => trunc_ln622_1_i_reg_456(8),
      O => \red_i_reg_560[0]_i_3_n_5\
    );
\red_i_reg_560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => red_i_fu_328_p2,
      Q => red_i_reg_560,
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB0BB00"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => DebayerRatBorBatR_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_DebayerRandBatG_U0_full_n,
      O => \start_once_reg_i_1__1_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_5\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\trunc_ln622_1_i_reg_456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(1),
      Q => trunc_ln622_1_i_reg_456(0),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(11),
      Q => trunc_ln622_1_i_reg_456(10),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(12),
      Q => trunc_ln622_1_i_reg_456(11),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(13),
      Q => trunc_ln622_1_i_reg_456(12),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(14),
      Q => trunc_ln622_1_i_reg_456(13),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(15),
      Q => trunc_ln622_1_i_reg_456(14),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(2),
      Q => trunc_ln622_1_i_reg_456(1),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(3),
      Q => trunc_ln622_1_i_reg_456(2),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(4),
      Q => trunc_ln622_1_i_reg_456(3),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(5),
      Q => trunc_ln622_1_i_reg_456(4),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(6),
      Q => trunc_ln622_1_i_reg_456(5),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(7),
      Q => trunc_ln622_1_i_reg_456(6),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(8),
      Q => trunc_ln622_1_i_reg_456(7),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(9),
      Q => trunc_ln622_1_i_reg_456(8),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(10),
      Q => trunc_ln622_1_i_reg_456(9),
      R => '0'
    );
\trunc_ln630_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^q\(0),
      Q => trunc_ln630_reg_540,
      R => '0'
    );
\x_phase_reg_451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(0),
      Q => x_phase_reg_451,
      R => '0'
    );
\xor_i_reg_555[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln630_reg_540,
      I1 => trunc_ln622_1_i_reg_456(0),
      O => xor_i_fu_322_p2(0)
    );
\xor_i_reg_555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_i_fu_322_p2(0),
      Q => xor_i_reg_555(0),
      R => '0'
    );
\xor_i_reg_555_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(10),
      Q => xor_i_reg_555(10),
      R => '0'
    );
\xor_i_reg_555_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(11),
      Q => xor_i_reg_555(11),
      R => '0'
    );
\xor_i_reg_555_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(12),
      Q => xor_i_reg_555(12),
      R => '0'
    );
\xor_i_reg_555_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(13),
      Q => xor_i_reg_555(13),
      R => '0'
    );
\xor_i_reg_555_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(14),
      Q => xor_i_reg_555(14),
      R => '0'
    );
\xor_i_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(1),
      Q => xor_i_reg_555(1),
      R => '0'
    );
\xor_i_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(2),
      Q => xor_i_reg_555(2),
      R => '0'
    );
\xor_i_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(3),
      Q => xor_i_reg_555(3),
      R => '0'
    );
\xor_i_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(4),
      Q => xor_i_reg_555(4),
      R => '0'
    );
\xor_i_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(5),
      Q => xor_i_reg_555(5),
      R => '0'
    );
\xor_i_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(6),
      Q => xor_i_reg_555(6),
      R => '0'
    );
\xor_i_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(7),
      Q => xor_i_reg_555(7),
      R => '0'
    );
\xor_i_reg_555_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(8),
      Q => xor_i_reg_555(8),
      R => '0'
    );
\xor_i_reg_555_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(9),
      Q => xor_i_reg_555(9),
      R => '0'
    );
\y_fu_68[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => y_4_fu_242_p2(0)
    );
\y_fu_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(0),
      Q => \^q\(0),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(10),
      Q => \^q\(10),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(11),
      Q => \^q\(11),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_68_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_fu_68_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_fu_68_reg[11]_i_1_n_11\,
      CO(0) => \y_fu_68_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_fu_68_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_4_fu_242_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^q\(11 downto 9)
    );
\y_fu_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(1),
      Q => \^q\(1),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(2),
      Q => \^q\(2),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(3),
      Q => \^q\(3),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(4),
      Q => \^q\(4),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(5),
      Q => \^q\(5),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(6),
      Q => \^q\(6),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(7),
      Q => \^q\(7),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(8),
      Q => \^q\(8),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \y_fu_68_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_68_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_68_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_68_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_68_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_68_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_68_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_68_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_4_fu_242_p2(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\y_fu_68_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(9),
      Q => \^q\(9),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln228_reg_199_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ack_in_t_reg : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \trunc_ln222_reg_189_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_i_i_reg_194_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \icmp_ln228_reg_199_reg[0]_1\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \data_p1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_0\ : in STD_LOGIC;
    \data_p1_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \trunc_ln221_reg_184_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ack_in_t_reg\ : STD_LOGIC;
  signal and_ln228_reg_207 : STD_LOGIC;
  signal \and_ln228_reg_207[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_p2 : STD_LOGIC;
  signal data_p2_6 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7 : STD_LOGIC;
  signal i_2_fu_161_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_2_fu_161_p2_carry__0_n_11\ : STD_LOGIC;
  signal \i_2_fu_161_p2_carry__0_n_12\ : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_10 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_11 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_12 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_5 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_6 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_7 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_8 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_9 : STD_LOGIC;
  signal i_fu_72_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln228_1_fu_156_p2__22\ : STD_LOGIC;
  signal \^icmp_ln228_reg_199_reg[0]_0\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p1_0 : STD_LOGIC;
  signal load_p1_2 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal \^m_axis_video_tvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal regslice_both_m_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal \sof_reg_88_reg_n_5_[0]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sub_i_i_fu_136_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \sub_i_i_fu_136_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_i_i_fu_136_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_i_i_fu_136_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_10 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_11 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_12 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_5 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_6 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_7 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_8 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_9 : STD_LOGIC;
  signal sub_i_i_reg_194 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal trunc_ln221_reg_184 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln222_reg_189 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_i_2_fu_161_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_2_fu_161_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair382";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_2_fu_161_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_2_fu_161_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \i_fu_72[0]_i_1\ : label is "soft_lutpair382";
  attribute ADDER_THRESHOLD of sub_i_i_fu_136_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_i_fu_136_p2_carry__0\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg <= \^ack_in_t_reg\;
  \icmp_ln228_reg_199_reg[0]_0\ <= \^icmp_ln228_reg_199_reg[0]_0\;
  m_axis_video_TVALID <= \^m_axis_video_tvalid\;
\and_ln228_reg_207[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \sof_reg_88_reg_n_5_[0]\,
      I1 => \^icmp_ln228_reg_199_reg[0]_0\,
      I2 => ap_CS_fsm_state2,
      I3 => and_ln228_reg_207,
      O => \and_ln228_reg_207[0]_i_1_n_5\
    );
\and_ln228_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln228_reg_207[0]_i_1_n_5\,
      Q => and_ln228_reg_207,
      R => '0'
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => i_fu_72_reg(5),
      I1 => trunc_ln221_reg_184(5),
      I2 => i_fu_72_reg(2),
      I3 => trunc_ln221_reg_184(2),
      I4 => \ap_CS_fsm[3]_i_3_n_5\,
      I5 => \ap_CS_fsm[3]_i_4_n_5\,
      O => \icmp_ln228_1_fu_156_p2__22\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => trunc_ln221_reg_184(0),
      I1 => i_fu_72_reg(0),
      I2 => trunc_ln221_reg_184(1),
      I3 => i_fu_72_reg(1),
      I4 => \ap_CS_fsm[3]_i_5_n_5\,
      O => \ap_CS_fsm[3]_i_3_n_5\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_6_n_5\,
      I1 => i_fu_72_reg(7),
      I2 => trunc_ln221_reg_184(7),
      I3 => i_fu_72_reg(6),
      I4 => trunc_ln221_reg_184(6),
      I5 => \ap_CS_fsm[3]_i_7_n_5\,
      O => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_72_reg(4),
      I1 => trunc_ln221_reg_184(4),
      I2 => i_fu_72_reg(3),
      I3 => trunc_ln221_reg_184(3),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_72_reg(10),
      I1 => trunc_ln221_reg_184(10),
      I2 => i_fu_72_reg(9),
      I3 => trunc_ln221_reg_184(9),
      O => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_72_reg(11),
      I1 => trunc_ln221_reg_184(11),
      I2 => i_fu_72_reg(8),
      I3 => trunc_ln221_reg_184(8),
      O => \ap_CS_fsm[3]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
     port map (
      D(0) => \next__0_3\(0),
      E(0) => load_p1_2,
      \FSM_sequential_state_reg[0]\(1 downto 0) => \state__0\(1 downto 0),
      \FSM_sequential_state_reg[0]_0\(1 downto 0) => \state__0_5\(1 downto 0),
      \FSM_sequential_state_reg[0]_1\(1 downto 0) => \state__0_4\(1 downto 0),
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => \^q\(1 downto 0),
      ack_in_t_reg => \^ack_in_t_reg\,
      and_ln228_reg_207 => and_ln228_reg_207,
      ap_clk => ap_clk,
      ap_done_cache_reg(1 downto 0) => ap_NS_fsm(2 downto 1),
      ap_enable_reg_pp0_iter1_reg_0(0) => \next__0_1\(0),
      ap_enable_reg_pp0_iter1_reg_1(0) => \next__0\(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_reg_197_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22,
      \axi_last_reg_197_reg[0]_1\(12 downto 0) => sub_i_i_reg_194(12 downto 0),
      data_p2 => data_p2_6,
      data_p2_1 => data_p2,
      \data_p2_reg[0]\ => regslice_both_m_axis_video_V_user_V_U_n_5,
      \data_p2_reg[0]_0\ => regslice_both_m_axis_video_V_last_V_U_n_5,
      empty_n_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      \icmp_ln230_reg_193_reg[0]_0\(0) => E(0),
      \icmp_ln230_reg_193_reg[0]_1\(0) => load_p2,
      \icmp_ln230_reg_193_reg[0]_2\(11 downto 0) => trunc_ln222_reg_189(11 downto 0),
      imgUnzip_empty_n => imgUnzip_empty_n,
      load_p1 => load_p1_0,
      load_p1_0 => load_p1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      \sof_2_reg_134_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21,
      \sof_2_reg_134_reg[0]_1\ => \sof_reg_88_reg_n_5_[0]\,
      \state_reg[0]\(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16,
      \state_reg[1]\(1) => state(1),
      \state_reg[1]\(0) => \^m_axis_video_tvalid\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      R => ap_rst_n_inv
    );
i_2_fu_161_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_72_reg(0),
      CI_TOP => '0',
      CO(7) => i_2_fu_161_p2_carry_n_5,
      CO(6) => i_2_fu_161_p2_carry_n_6,
      CO(5) => i_2_fu_161_p2_carry_n_7,
      CO(4) => i_2_fu_161_p2_carry_n_8,
      CO(3) => i_2_fu_161_p2_carry_n_9,
      CO(2) => i_2_fu_161_p2_carry_n_10,
      CO(1) => i_2_fu_161_p2_carry_n_11,
      CO(0) => i_2_fu_161_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_2_fu_161_p2(8 downto 1),
      S(7 downto 0) => i_fu_72_reg(8 downto 1)
    );
\i_2_fu_161_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => i_2_fu_161_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_2_fu_161_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_2_fu_161_p2_carry__0_n_11\,
      CO(0) => \i_2_fu_161_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_2_fu_161_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_2_fu_161_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_72_reg(11 downto 9)
    );
\i_fu_72[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_72_reg(0),
      O => i_2_fu_161_p2(0)
    );
\i_fu_72[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln228_1_fu_156_p2__22\,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0
    );
\i_fu_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(0),
      Q => i_fu_72_reg(0),
      R => SR(0)
    );
\i_fu_72_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(10),
      Q => i_fu_72_reg(10),
      R => SR(0)
    );
\i_fu_72_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(11),
      Q => i_fu_72_reg(11),
      R => SR(0)
    );
\i_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(1),
      Q => i_fu_72_reg(1),
      R => SR(0)
    );
\i_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(2),
      Q => i_fu_72_reg(2),
      R => SR(0)
    );
\i_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(3),
      Q => i_fu_72_reg(3),
      R => SR(0)
    );
\i_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(4),
      Q => i_fu_72_reg(4),
      R => SR(0)
    );
\i_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(5),
      Q => i_fu_72_reg(5),
      R => SR(0)
    );
\i_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(6),
      Q => i_fu_72_reg(6),
      R => SR(0)
    );
\i_fu_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(7),
      Q => i_fu_72_reg(7),
      R => SR(0)
    );
\i_fu_72_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(8),
      Q => i_fu_72_reg(8),
      R => SR(0)
    );
\i_fu_72_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(9),
      Q => i_fu_72_reg(9),
      R => SR(0)
    );
\icmp_ln228_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln228_reg_199_reg[0]_1\,
      Q => \^icmp_ln228_reg_199_reg[0]_0\,
      R => '0'
    );
regslice_both_m_axis_video_V_data_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\
     port map (
      D(0) => \next__0_3\(0),
      E(0) => load_p2,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => \state__0\(1 downto 0),
      \ap_CS_fsm_reg[0]\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[0]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]\(0) => \^q\(0),
      \ap_CS_fsm_reg[3]\(1) => ap_NS_fsm(3),
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[23]_0\(23 downto 0) => \data_p1_reg[23]\(23 downto 0),
      \data_p1_reg[23]_1\ => \data_p1_reg[23]_0\,
      \data_p1_reg[23]_2\(23 downto 0) => \data_p1_reg[23]_1\(23 downto 0),
      \data_p1_reg[23]_3\(0) => load_p1_2,
      \data_p2_reg[23]_0\(23 downto 0) => \data_p2_reg[23]\(23 downto 0),
      \icmp_ln228_1_fu_156_p2__22\ => \icmp_ln228_1_fu_156_p2__22\,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \pop__0\ => \pop__0\,
      \state_reg[0]_0\ => \^ack_in_t_reg\,
      \state_reg[1]_0\(1) => state(1),
      \state_reg[1]_0\(0) => \^m_axis_video_tvalid\,
      \state_reg[1]_1\(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\
     port map (
      D(0) => \next__0\(0),
      \FSM_sequential_state_reg[1]_0\ => \^ack_in_t_reg\,
      Q(1 downto 0) => \state__0_4\(1 downto 0),
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_last_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      load_p1 => load_p1_0,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\
     port map (
      D(0) => \next__0_1\(0),
      \FSM_sequential_state_reg[1]_0\ => \^ack_in_t_reg\,
      Q(1 downto 0) => \state__0_5\(1 downto 0),
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_user_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2_6,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      load_p1 => load_p1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\sof_reg_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7,
      Q => \sof_reg_88_reg_n_5_[0]\,
      R => '0'
    );
sub_i_i_fu_136_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln222_reg_189_reg[11]_0\(0),
      CI_TOP => '0',
      CO(7) => sub_i_i_fu_136_p2_carry_n_5,
      CO(6) => sub_i_i_fu_136_p2_carry_n_6,
      CO(5) => sub_i_i_fu_136_p2_carry_n_7,
      CO(4) => sub_i_i_fu_136_p2_carry_n_8,
      CO(3) => sub_i_i_fu_136_p2_carry_n_9,
      CO(2) => sub_i_i_fu_136_p2_carry_n_10,
      CO(1) => sub_i_i_fu_136_p2_carry_n_11,
      CO(0) => sub_i_i_fu_136_p2_carry_n_12,
      DI(7 downto 0) => \trunc_ln222_reg_189_reg[11]_0\(8 downto 1),
      O(7 downto 0) => sub_i_i_fu_136_p2(8 downto 1),
      S(7 downto 0) => S(7 downto 0)
    );
\sub_i_i_fu_136_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_i_i_fu_136_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sub_i_i_fu_136_p2_carry__0_n_10\,
      CO(1) => \sub_i_i_fu_136_p2_carry__0_n_11\,
      CO(0) => \sub_i_i_fu_136_p2_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \trunc_ln222_reg_189_reg[11]_0\(11 downto 9),
      O(7 downto 4) => \NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sub_i_i_fu_136_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \sub_i_i_reg_194_reg[12]_0\(3 downto 0)
    );
\sub_i_i_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => D(0),
      Q => sub_i_i_reg_194(0),
      R => '0'
    );
\sub_i_i_reg_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(10),
      Q => sub_i_i_reg_194(10),
      R => '0'
    );
\sub_i_i_reg_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(11),
      Q => sub_i_i_reg_194(11),
      R => '0'
    );
\sub_i_i_reg_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(12),
      Q => sub_i_i_reg_194(12),
      R => '0'
    );
\sub_i_i_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(1),
      Q => sub_i_i_reg_194(1),
      R => '0'
    );
\sub_i_i_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(2),
      Q => sub_i_i_reg_194(2),
      R => '0'
    );
\sub_i_i_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(3),
      Q => sub_i_i_reg_194(3),
      R => '0'
    );
\sub_i_i_reg_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(4),
      Q => sub_i_i_reg_194(4),
      R => '0'
    );
\sub_i_i_reg_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(5),
      Q => sub_i_i_reg_194(5),
      R => '0'
    );
\sub_i_i_reg_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(6),
      Q => sub_i_i_reg_194(6),
      R => '0'
    );
\sub_i_i_reg_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(7),
      Q => sub_i_i_reg_194(7),
      R => '0'
    );
\sub_i_i_reg_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(8),
      Q => sub_i_i_reg_194(8),
      R => '0'
    );
\sub_i_i_reg_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(9),
      Q => sub_i_i_reg_194(9),
      R => '0'
    );
\trunc_ln221_reg_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(0),
      Q => trunc_ln221_reg_184(0),
      R => '0'
    );
\trunc_ln221_reg_184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(10),
      Q => trunc_ln221_reg_184(10),
      R => '0'
    );
\trunc_ln221_reg_184_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(11),
      Q => trunc_ln221_reg_184(11),
      R => '0'
    );
\trunc_ln221_reg_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(1),
      Q => trunc_ln221_reg_184(1),
      R => '0'
    );
\trunc_ln221_reg_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(2),
      Q => trunc_ln221_reg_184(2),
      R => '0'
    );
\trunc_ln221_reg_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(3),
      Q => trunc_ln221_reg_184(3),
      R => '0'
    );
\trunc_ln221_reg_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(4),
      Q => trunc_ln221_reg_184(4),
      R => '0'
    );
\trunc_ln221_reg_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(5),
      Q => trunc_ln221_reg_184(5),
      R => '0'
    );
\trunc_ln221_reg_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(6),
      Q => trunc_ln221_reg_184(6),
      R => '0'
    );
\trunc_ln221_reg_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(7),
      Q => trunc_ln221_reg_184(7),
      R => '0'
    );
\trunc_ln221_reg_184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(8),
      Q => trunc_ln221_reg_184(8),
      R => '0'
    );
\trunc_ln221_reg_184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(9),
      Q => trunc_ln221_reg_184(9),
      R => '0'
    );
\trunc_ln222_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(0),
      Q => trunc_ln222_reg_189(0),
      R => '0'
    );
\trunc_ln222_reg_189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(10),
      Q => trunc_ln222_reg_189(10),
      R => '0'
    );
\trunc_ln222_reg_189_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(11),
      Q => trunc_ln222_reg_189(11),
      R => '0'
    );
\trunc_ln222_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(1),
      Q => trunc_ln222_reg_189(1),
      R => '0'
    );
\trunc_ln222_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(2),
      Q => trunc_ln222_reg_189(2),
      R => '0'
    );
\trunc_ln222_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(3),
      Q => trunc_ln222_reg_189(3),
      R => '0'
    );
\trunc_ln222_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(4),
      Q => trunc_ln222_reg_189(4),
      R => '0'
    );
\trunc_ln222_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(5),
      Q => trunc_ln222_reg_189(5),
      R => '0'
    );
\trunc_ln222_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(6),
      Q => trunc_ln222_reg_189(6),
      R => '0'
    );
\trunc_ln222_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(7),
      Q => trunc_ln222_reg_189(7),
      R => '0'
    );
\trunc_ln222_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(8),
      Q => trunc_ln222_reg_189(8),
      R => '0'
    );
\trunc_ln222_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln222_reg_189_reg[11]_0\(9),
      Q => trunc_ln222_reg_189(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int : out STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    imgUnzip_full_n : in STD_LOGIC;
    icmp_ln1107_fu_229_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    \loopWidth_reg_281_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[2]_i_3__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal conv2_i_i_lcssa679_fu_76 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal conv2_i_i_lcssa679_fu_760 : STD_LOGIC;
  signal conv2_i_i_lcssa679_load_reg_289 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\ : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_12 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_26 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_27 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_28 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_43 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_44 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_97 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \icmp_ln1099_fu_184_p2__30\ : STD_LOGIC;
  signal loopWidth_reg_281 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \loopWidth_reg_281[16]_i_1_n_5\ : STD_LOGIC;
  signal p_0_0_0477645_lcssa660684_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0478643_lcssa657682_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0478643_lcssa657682_fu_840 : STD_LOGIC;
  signal p_0_0_0479647_lcssa654681_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0480_1_lcssa677_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0481_1_lcssa675_fu_68 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0482_1_lcssa673_fu_64 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0483_1_lcssa671_fu_60 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_0_0483_1_lcssa671_fu_600 : STD_LOGIC;
  signal \^p_6_in_1\ : STD_LOGIC;
  signal \^p_9_in_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_5\ : STD_LOGIC;
  signal y_2_fu_189_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_2_fu_189_p2_carry__0_n_10\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_11\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_12\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_7\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_8\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_9\ : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_10 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_11 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_12 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_5 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_6 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_7 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_8 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_9 : STD_LOGIC;
  signal y_fu_560 : STD_LOGIC;
  signal y_fu_56_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln1129_1_fu_339_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln1129_2_fu_353_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal zext_ln1129_4_fu_381_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln1147_1_fu_476_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1148_1_fu_521_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1149_1_fu_566_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair422";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair422";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of y_2_fu_189_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \y_2_fu_189_p2_carry__0\ : label is 35;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg <= \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\;
  p_6_in_1 <= \^p_6_in_1\;
  p_9_in_0 <= \^p_9_in_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8FFF88888888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I5 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__1_n_5\,
      I1 => start_once_reg_reg_0,
      I2 => y_fu_56_reg(15),
      I3 => start_once_reg_reg_1(12),
      I4 => \ap_CS_fsm[2]_i_5__1_n_5\,
      O => \icmp_ln1099_fu_184_p2__30\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_6__1_n_5\,
      I1 => y_fu_56_reg(7),
      I2 => start_once_reg_reg_1(7),
      I3 => y_fu_56_reg(6),
      I4 => start_once_reg_reg_1(6),
      I5 => \ap_CS_fsm[2]_i_7__1_n_5\,
      O => \ap_CS_fsm[2]_i_3__1_n_5\
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_8_n_5\,
      I1 => y_fu_56_reg(1),
      I2 => start_once_reg_reg_1(1),
      I3 => y_fu_56_reg(0),
      I4 => start_once_reg_reg_1(0),
      I5 => \ap_CS_fsm[2]_i_9_n_5\,
      O => \ap_CS_fsm[2]_i_5__1_n_5\
    );
\ap_CS_fsm[2]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(10),
      I1 => start_once_reg_reg_1(10),
      I2 => y_fu_56_reg(9),
      I3 => start_once_reg_reg_1(9),
      O => \ap_CS_fsm[2]_i_6__1_n_5\
    );
\ap_CS_fsm[2]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(11),
      I1 => start_once_reg_reg_1(11),
      I2 => y_fu_56_reg(8),
      I3 => start_once_reg_reg_1(8),
      O => \ap_CS_fsm[2]_i_7__1_n_5\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(4),
      I1 => start_once_reg_reg_1(4),
      I2 => y_fu_56_reg(3),
      I3 => start_once_reg_reg_1(3),
      O => \ap_CS_fsm[2]_i_8_n_5\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(5),
      I1 => start_once_reg_reg_1(5),
      I2 => y_fu_56_reg(2),
      I3 => start_once_reg_reg_1(2),
      O => \ap_CS_fsm[2]_i_9_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\conv2_i_i_lcssa679_fu_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(0),
      Q => conv2_i_i_lcssa679_fu_76(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(1),
      Q => conv2_i_i_lcssa679_fu_76(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(2),
      Q => conv2_i_i_lcssa679_fu_76(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(3),
      Q => conv2_i_i_lcssa679_fu_76(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(4),
      Q => conv2_i_i_lcssa679_fu_76(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_load_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(0),
      Q => conv2_i_i_lcssa679_load_reg_289(0),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(1),
      Q => conv2_i_i_lcssa679_load_reg_289(1),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(2),
      Q => conv2_i_i_lcssa679_load_reg_289(2),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(3),
      Q => conv2_i_i_lcssa679_load_reg_289(3),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(4),
      Q => conv2_i_i_lcssa679_load_reg_289(4),
      R => '0'
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      E(0) => E(0),
      Q(7 downto 1) => zext_ln1129_2_fu_353_p1(6 downto 0),
      Q(0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_12,
      SR(0) => \loopWidth_reg_281[16]_i_1_n_5\,
      \add_ln1147_1_fu_494_p2__1_carry__0_0\(7 downto 0) => p_0_0_0482_1_lcssa673_fu_64(7 downto 0),
      \add_ln1148_1_fu_539_p2__1_carry__0_0\(7 downto 0) => p_0_0_0481_1_lcssa675_fu_68(7 downto 0),
      \add_ln1149_1_fu_584_p2__1_carry__0_0\(7 downto 0) => p_0_0_0480_1_lcssa677_fu_72(7 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_97,
      \ap_CS_fsm_reg[3]\(0) => p_0_0_0483_1_lcssa671_fu_600,
      \ap_CS_fsm_reg[3]_0\(0) => p_0_0_0478643_lcssa657682_fu_840,
      \ap_CS_fsm_reg[3]_1\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_1\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]_1\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\,
      ap_loop_init_int_reg => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0) => conv2_i_i_lcssa679_fu_760,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(4 downto 0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(4 downto 0),
      \icmp_ln1101_reg_727_reg[0]_0\(16 downto 0) => loopWidth_reg_281(16 downto 0),
      icmp_ln1107_fu_229_p2_carry_0(15 downto 0) => icmp_ln1107_fu_229_p2_carry(15 downto 0),
      icmp_ln1144_2_fu_441_p2_carry_0(4 downto 0) => p_0_0_0483_1_lcssa671_fu_60(4 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \p_0_0_0480_1659_fu_126_reg[7]_0\(7 downto 3) => zext_ln1129_4_fu_381_p1(4 downto 0),
      \p_0_0_0480_1659_fu_126_reg[7]_0\(2) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_26,
      \p_0_0_0480_1659_fu_126_reg[7]_0\(1) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_27,
      \p_0_0_0480_1659_fu_126_reg[7]_0\(0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_28,
      \p_0_0_0480_1659_fu_126_reg[7]_1\(7 downto 0) => \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0),
      \p_0_0_0480_1659_load_reg_753_reg[7]_0\(7 downto 0) => zext_ln1149_1_fu_566_p1(8 downto 1),
      \p_0_0_0481_1656_fu_122_reg[7]_0\(7 downto 0) => \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0),
      \p_0_0_0481_1656_load_reg_746_reg[7]_0\(7 downto 0) => zext_ln1148_1_fu_521_p1(8 downto 1),
      \p_0_0_0482_1653_fu_118_reg[7]_0\(7 downto 2) => zext_ln1129_1_fu_339_p1(5 downto 0),
      \p_0_0_0482_1653_fu_118_reg[7]_0\(1) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_43,
      \p_0_0_0482_1653_fu_118_reg[7]_0\(0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_44,
      \p_0_0_0482_1653_fu_118_reg[7]_1\(7 downto 0) => \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0),
      \p_0_0_0482_1653_load_reg_739_reg[7]_0\(7 downto 0) => zext_ln1147_1_fu_476_p1(8 downto 1),
      \p_0_0_0482_1653_load_reg_739_reg[7]_1\(23 downto 0) => D(23 downto 0),
      \p_0_0_0483_1652_fu_114_reg[4]_0\(4 downto 0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(4 downto 0),
      \p_0_0_0483_1652_fu_114_reg[4]_1\(4 downto 0) => conv2_i_i_lcssa679_load_reg_289(4 downto 0),
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_2 => push_2
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_97,
      Q => \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\,
      R => ap_rst_n_inv
    );
\loopWidth_reg_281[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => ZipperRemoval_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^ap_cs_fsm_reg[0]_0\(0),
      O => \loopWidth_reg_281[16]_i_1_n_5\
    );
\loopWidth_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(0),
      Q => loopWidth_reg_281(0),
      R => '0'
    );
\loopWidth_reg_281_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(10),
      Q => loopWidth_reg_281(10),
      R => '0'
    );
\loopWidth_reg_281_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(11),
      Q => loopWidth_reg_281(11),
      R => '0'
    );
\loopWidth_reg_281_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(12),
      Q => loopWidth_reg_281(12),
      R => '0'
    );
\loopWidth_reg_281_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(13),
      Q => loopWidth_reg_281(13),
      R => '0'
    );
\loopWidth_reg_281_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(14),
      Q => loopWidth_reg_281(14),
      R => '0'
    );
\loopWidth_reg_281_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(15),
      Q => loopWidth_reg_281(15),
      R => '0'
    );
\loopWidth_reg_281_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(16),
      Q => loopWidth_reg_281(16),
      R => '0'
    );
\loopWidth_reg_281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(1),
      Q => loopWidth_reg_281(1),
      R => '0'
    );
\loopWidth_reg_281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(2),
      Q => loopWidth_reg_281(2),
      R => '0'
    );
\loopWidth_reg_281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(3),
      Q => loopWidth_reg_281(3),
      R => '0'
    );
\loopWidth_reg_281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(4),
      Q => loopWidth_reg_281(4),
      R => '0'
    );
\loopWidth_reg_281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(5),
      Q => loopWidth_reg_281(5),
      R => '0'
    );
\loopWidth_reg_281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(6),
      Q => loopWidth_reg_281(6),
      R => '0'
    );
\loopWidth_reg_281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(7),
      Q => loopWidth_reg_281(7),
      R => '0'
    );
\loopWidth_reg_281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(8),
      Q => loopWidth_reg_281(8),
      R => '0'
    );
\loopWidth_reg_281_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(9),
      Q => loopWidth_reg_281(9),
      R => '0'
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in_0\,
      I1 => \^p_6_in_1\,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070000000F000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => \mOutPtr_reg[1]\,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => Debayer_U0_ap_start,
      I5 => ZipperRemoval_U0_ap_start,
      O => \^p_9_in_0\
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => \mOutPtr_reg[1]\,
      I4 => start_for_ZipperRemoval_U0_full_n,
      I5 => Debayer_U0_ap_start,
      O => \^p_6_in_1\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_28,
      Q => p_0_0_0477645_lcssa660684_fu_88(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_27,
      Q => p_0_0_0477645_lcssa660684_fu_88(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_26,
      Q => p_0_0_0477645_lcssa660684_fu_88(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_4_fu_381_p1(0),
      Q => p_0_0_0477645_lcssa660684_fu_88(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_4_fu_381_p1(1),
      Q => p_0_0_0477645_lcssa660684_fu_88(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_4_fu_381_p1(2),
      Q => p_0_0_0477645_lcssa660684_fu_88(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_4_fu_381_p1(3),
      Q => p_0_0_0477645_lcssa660684_fu_88(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_4_fu_381_p1(4),
      Q => p_0_0_0477645_lcssa660684_fu_88(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(0),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(1),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(2),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(3),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(4),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(5),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(6),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(7),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_12,
      Q => p_0_0_0478643_lcssa657682_fu_84(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_2_fu_353_p1(0),
      Q => p_0_0_0478643_lcssa657682_fu_84(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_2_fu_353_p1(1),
      Q => p_0_0_0478643_lcssa657682_fu_84(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_2_fu_353_p1(2),
      Q => p_0_0_0478643_lcssa657682_fu_84(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_2_fu_353_p1(3),
      Q => p_0_0_0478643_lcssa657682_fu_84(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_2_fu_353_p1(4),
      Q => p_0_0_0478643_lcssa657682_fu_84(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_2_fu_353_p1(5),
      Q => p_0_0_0478643_lcssa657682_fu_84(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_2_fu_353_p1(6),
      Q => p_0_0_0478643_lcssa657682_fu_84(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(0),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(1),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(2),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(3),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(4),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(5),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(6),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(7),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_44,
      Q => p_0_0_0479647_lcssa654681_fu_80(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_43,
      Q => p_0_0_0479647_lcssa654681_fu_80(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_1_fu_339_p1(0),
      Q => p_0_0_0479647_lcssa654681_fu_80(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_1_fu_339_p1(1),
      Q => p_0_0_0479647_lcssa654681_fu_80(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_1_fu_339_p1(2),
      Q => p_0_0_0479647_lcssa654681_fu_80(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_1_fu_339_p1(3),
      Q => p_0_0_0479647_lcssa654681_fu_80(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_1_fu_339_p1(4),
      Q => p_0_0_0479647_lcssa654681_fu_80(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1129_1_fu_339_p1(5),
      Q => p_0_0_0479647_lcssa654681_fu_80(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(0),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(1),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(2),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(3),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(4),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(5),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(6),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(7),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(1),
      Q => p_0_0_0480_1_lcssa677_fu_72(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(2),
      Q => p_0_0_0480_1_lcssa677_fu_72(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(3),
      Q => p_0_0_0480_1_lcssa677_fu_72(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(4),
      Q => p_0_0_0480_1_lcssa677_fu_72(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(5),
      Q => p_0_0_0480_1_lcssa677_fu_72(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(6),
      Q => p_0_0_0480_1_lcssa677_fu_72(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(7),
      Q => p_0_0_0480_1_lcssa677_fu_72(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_566_p1(8),
      Q => p_0_0_0480_1_lcssa677_fu_72(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(1),
      Q => p_0_0_0481_1_lcssa675_fu_68(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(2),
      Q => p_0_0_0481_1_lcssa675_fu_68(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(3),
      Q => p_0_0_0481_1_lcssa675_fu_68(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(4),
      Q => p_0_0_0481_1_lcssa675_fu_68(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(5),
      Q => p_0_0_0481_1_lcssa675_fu_68(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(6),
      Q => p_0_0_0481_1_lcssa675_fu_68(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(7),
      Q => p_0_0_0481_1_lcssa675_fu_68(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1148_1_fu_521_p1(8),
      Q => p_0_0_0481_1_lcssa675_fu_68(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(1),
      Q => p_0_0_0482_1_lcssa673_fu_64(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(2),
      Q => p_0_0_0482_1_lcssa673_fu_64(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(3),
      Q => p_0_0_0482_1_lcssa673_fu_64(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(4),
      Q => p_0_0_0482_1_lcssa673_fu_64(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(5),
      Q => p_0_0_0482_1_lcssa673_fu_64(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(6),
      Q => p_0_0_0482_1_lcssa673_fu_64(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(7),
      Q => p_0_0_0482_1_lcssa673_fu_64(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_476_p1(8),
      Q => p_0_0_0482_1_lcssa673_fu_64(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(0),
      Q => p_0_0_0483_1_lcssa671_fu_60(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(1),
      Q => p_0_0_0483_1_lcssa671_fu_60(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(2),
      Q => p_0_0_0483_1_lcssa671_fu_60(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(3),
      Q => p_0_0_0483_1_lcssa671_fu_60(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(4),
      Q => p_0_0_0483_1_lcssa671_fu_60(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707700"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      O => \start_once_reg_i_1__2_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_5\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
y_2_fu_189_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => y_fu_56_reg(0),
      CI_TOP => '0',
      CO(7) => y_2_fu_189_p2_carry_n_5,
      CO(6) => y_2_fu_189_p2_carry_n_6,
      CO(5) => y_2_fu_189_p2_carry_n_7,
      CO(4) => y_2_fu_189_p2_carry_n_8,
      CO(3) => y_2_fu_189_p2_carry_n_9,
      CO(2) => y_2_fu_189_p2_carry_n_10,
      CO(1) => y_2_fu_189_p2_carry_n_11,
      CO(0) => y_2_fu_189_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_2_fu_189_p2(8 downto 1),
      S(7 downto 0) => y_fu_56_reg(8 downto 1)
    );
\y_2_fu_189_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => y_2_fu_189_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \y_2_fu_189_p2_carry__0_n_7\,
      CO(4) => \y_2_fu_189_p2_carry__0_n_8\,
      CO(3) => \y_2_fu_189_p2_carry__0_n_9\,
      CO(2) => \y_2_fu_189_p2_carry__0_n_10\,
      CO(1) => \y_2_fu_189_p2_carry__0_n_11\,
      CO(0) => \y_2_fu_189_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => y_2_fu_189_p2(15 downto 9),
      S(7) => '0',
      S(6) => y_fu_56_reg(15),
      S(5 downto 3) => \^q\(2 downto 0),
      S(2 downto 0) => y_fu_56_reg(11 downto 9)
    );
\y_fu_56[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_56_reg(0),
      O => y_2_fu_189_p2(0)
    );
\y_fu_56[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      O => y_fu_560
    );
\y_fu_56_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(0),
      Q => y_fu_56_reg(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(10),
      Q => y_fu_56_reg(10),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(11),
      Q => y_fu_56_reg(11),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(12),
      Q => \^q\(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(13),
      Q => \^q\(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(14),
      Q => \^q\(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(15),
      Q => y_fu_56_reg(15),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(1),
      Q => y_fu_56_reg(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(2),
      Q => y_fu_56_reg(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(3),
      Q => y_fu_56_reg(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(4),
      Q => y_fu_56_reg(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(5),
      Q => y_fu_56_reg(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(6),
      Q => y_fu_56_reg(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(7),
      Q => y_fu_56_reg(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(8),
      Q => y_fu_56_reg(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(9),
      Q => y_fu_56_reg(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \cmp170_reg_686_reg[0]_0\ : out STD_LOGIC;
    \cmp84_reg_666_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_7_reg_557_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13\ : out STD_LOGIC;
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14\ : out STD_LOGIC;
    push : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    Debayer_U0_ap_idle : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln510_reg_4223_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp689_fu_387_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    \loopWidth_reg_541_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    imgG_full_n : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_2 : in STD_LOGIC;
    start_for_DebayerRatBorBatR_U0_full_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC;
    bayerPhase_c1_empty_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c_write : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    bayerPhase_c1_full_n : in STD_LOGIC;
    \zext_ln274_reg_531_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xor_reg_676_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^debayer_u0_ap_ready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal cmp170_fu_393_p2 : STD_LOGIC;
  signal \cmp170_reg_686[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp170_reg_686[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp170_reg_686[0]_i_4_n_5\ : STD_LOGIC;
  signal \^cmp170_reg_686_reg[0]_0\ : STD_LOGIC;
  signal cmp689_reg_681 : STD_LOGIC;
  signal cmp84_fu_357_p2 : STD_LOGIC;
  signal \cmp84_fu_357_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_10_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_11_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_12_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_13_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_14_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_15_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_16_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_1_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_2_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_3_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_4_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_5_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_6_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_7_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_8_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_9_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_10 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_11 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_12 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_6 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_7 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_8 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_9 : STD_LOGIC;
  signal \^cmp84_reg_666_reg[0]_0\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_177 : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln315_fu_286_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_9 : STD_LOGIC;
  signal loopHeight_fu_248_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal loopHeight_reg_536 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \loopHeight_reg_536[7]_i_2_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_536_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal loopWidth_fu_258_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal loopWidth_reg_541 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \loopWidth_reg_541[7]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_541_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal out_y_fu_367_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \out_y_fu_367_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_8\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_1_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_2_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_3_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_4_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_5_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_6_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_7_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_10 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_11 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_12 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_6 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_7 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_8 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_9 : STD_LOGIC;
  signal out_y_reg_671 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal p_lcssa49705003_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49705003_load_reg_566 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49725005_fu_82 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49725005_load_reg_571 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49735007_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49735007_load_reg_576 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49745009_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49745009_load_reg_581 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49765011_fu_94 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49765011_load_reg_586 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49775013_fu_98 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49775013_load_reg_591 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49785015_fu_102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49785015_load_reg_596 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49805017_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49805017_load_reg_601 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49815019_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49815019_load_reg_606 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49825021_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49825021_load_reg_611 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49845023_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49845023_load_reg_616 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49855025_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49855025_load_reg_621 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49865027_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49865027_load_reg_626 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49885029_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49885029_load_reg_631 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49895031_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49895031_load_reg_636 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51455151_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51455151_load_reg_641 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51465153_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51465153_fu_1420 : STD_LOGIC;
  signal p_lcssa51465153_load_reg_646 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51475155_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51475155_load_reg_651 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51485157_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51485157_load_reg_656 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51495159_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51495159_load_reg_661 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^push_1\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_5 : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal xor_reg_676 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^y_7_reg_557_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_7_reg_557_reg_n_5_[10]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[11]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[12]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[13]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[14]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[15]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[16]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[1]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[2]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[3]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[4]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[5]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[6]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[7]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[8]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[9]\ : STD_LOGIC;
  signal \y_fu_74[0]_i_2_n_5\ : STD_LOGIC;
  signal y_fu_74_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \y_fu_74_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_74_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln274_reg_531 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_out_y_fu_367_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp84_fu_357_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of \cmp84_fu_357_p2_carry__0\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_y_fu_367_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_y_fu_367_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_fu_367_p2_carry__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of start_once_reg_i_2 : label is "soft_lutpair178";
  attribute ADDER_THRESHOLD of \y_fu_74_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \y_fu_74_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \y_fu_74_reg[8]_i_1\ : label is 16;
begin
  CO(0) <= \^co\(0);
  Debayer_U0_ap_ready <= \^debayer_u0_ap_ready\;
  Q(0) <= \^q\(0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \cmp170_reg_686_reg[0]_0\ <= \^cmp170_reg_686_reg[0]_0\;
  \cmp84_reg_666_reg[0]_0\ <= \^cmp84_reg_666_reg[0]_0\;
  push_1 <= \^push_1\;
  start_once_reg <= \^start_once_reg\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
  \y_7_reg_557_reg[0]_0\(0) <= \^y_7_reg_557_reg[0]_0\(0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => \^start_once_reg_reg_0\,
      I3 => bayerPhase_c1_full_n,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_DebayerRatBorBatR_U0_full_n,
      I2 => start_once_reg_reg_2,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => Debayer_U0_ap_start,
      O => \^start_once_reg_reg_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_0\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => ap_loop_exit_ready_pp0_iter8_reg,
      I2 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I3 => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_5
    );
\cmp170_reg_686[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cmp170_reg_686[0]_i_2_n_5\,
      I1 => \y_7_reg_557_reg_n_5_[2]\,
      I2 => \y_7_reg_557_reg_n_5_[1]\,
      I3 => \cmp170_reg_686[0]_i_3_n_5\,
      I4 => \cmp170_reg_686[0]_i_4_n_5\,
      O => cmp170_fu_393_p2
    );
\cmp170_reg_686[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[4]\,
      I1 => \y_7_reg_557_reg_n_5_[3]\,
      I2 => \^y_7_reg_557_reg[0]_0\(0),
      O => \cmp170_reg_686[0]_i_2_n_5\
    );
\cmp170_reg_686[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[15]\,
      I1 => \y_7_reg_557_reg_n_5_[16]\,
      I2 => \y_7_reg_557_reg_n_5_[13]\,
      I3 => \y_7_reg_557_reg_n_5_[14]\,
      I4 => \y_7_reg_557_reg_n_5_[12]\,
      I5 => \y_7_reg_557_reg_n_5_[11]\,
      O => \cmp170_reg_686[0]_i_3_n_5\
    );
\cmp170_reg_686[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[9]\,
      I1 => \y_7_reg_557_reg_n_5_[10]\,
      I2 => \y_7_reg_557_reg_n_5_[7]\,
      I3 => \y_7_reg_557_reg_n_5_[8]\,
      I4 => \y_7_reg_557_reg_n_5_[6]\,
      I5 => \y_7_reg_557_reg_n_5_[5]\,
      O => \cmp170_reg_686[0]_i_4_n_5\
    );
\cmp170_reg_686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => cmp170_fu_393_p2,
      Q => \^cmp170_reg_686_reg[0]_0\,
      R => '0'
    );
\cmp689_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => cmp689_fu_387_p2,
      Q => cmp689_reg_681,
      R => '0'
    );
cmp84_fu_357_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => cmp84_fu_357_p2_carry_n_5,
      CO(6) => cmp84_fu_357_p2_carry_n_6,
      CO(5) => cmp84_fu_357_p2_carry_n_7,
      CO(4) => cmp84_fu_357_p2_carry_n_8,
      CO(3) => cmp84_fu_357_p2_carry_n_9,
      CO(2) => cmp84_fu_357_p2_carry_n_10,
      CO(1) => cmp84_fu_357_p2_carry_n_11,
      CO(0) => cmp84_fu_357_p2_carry_n_12,
      DI(7) => cmp84_fu_357_p2_carry_i_1_n_5,
      DI(6) => cmp84_fu_357_p2_carry_i_2_n_5,
      DI(5) => cmp84_fu_357_p2_carry_i_3_n_5,
      DI(4) => cmp84_fu_357_p2_carry_i_4_n_5,
      DI(3) => cmp84_fu_357_p2_carry_i_5_n_5,
      DI(2) => cmp84_fu_357_p2_carry_i_6_n_5,
      DI(1) => cmp84_fu_357_p2_carry_i_7_n_5,
      DI(0) => cmp84_fu_357_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => cmp84_fu_357_p2_carry_i_9_n_5,
      S(6) => cmp84_fu_357_p2_carry_i_10_n_5,
      S(5) => cmp84_fu_357_p2_carry_i_11_n_5,
      S(4) => cmp84_fu_357_p2_carry_i_12_n_5,
      S(3) => cmp84_fu_357_p2_carry_i_13_n_5,
      S(2) => cmp84_fu_357_p2_carry_i_14_n_5,
      S(1) => cmp84_fu_357_p2_carry_i_15_n_5,
      S(0) => cmp84_fu_357_p2_carry_i_16_n_5
    );
\cmp84_fu_357_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cmp84_fu_357_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cmp84_fu_357_p2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \cmp84_fu_357_p2_carry__0_i_1_n_5\
    );
\cmp84_fu_357_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_74_reg(16),
      O => \cmp84_fu_357_p2_carry__0_i_1_n_5\
    );
cmp84_fu_357_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(15),
      I1 => zext_ln274_reg_531(15),
      I2 => zext_ln274_reg_531(14),
      I3 => y_fu_74_reg(14),
      O => cmp84_fu_357_p2_carry_i_1_n_5
    );
cmp84_fu_357_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(13),
      I1 => y_fu_74_reg(13),
      I2 => zext_ln274_reg_531(12),
      I3 => y_fu_74_reg(12),
      O => cmp84_fu_357_p2_carry_i_10_n_5
    );
cmp84_fu_357_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(11),
      I1 => y_fu_74_reg(11),
      I2 => zext_ln274_reg_531(10),
      I3 => y_fu_74_reg(10),
      O => cmp84_fu_357_p2_carry_i_11_n_5
    );
cmp84_fu_357_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(9),
      I1 => y_fu_74_reg(9),
      I2 => zext_ln274_reg_531(8),
      I3 => y_fu_74_reg(8),
      O => cmp84_fu_357_p2_carry_i_12_n_5
    );
cmp84_fu_357_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(7),
      I1 => y_fu_74_reg(7),
      I2 => zext_ln274_reg_531(6),
      I3 => y_fu_74_reg(6),
      O => cmp84_fu_357_p2_carry_i_13_n_5
    );
cmp84_fu_357_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(5),
      I1 => y_fu_74_reg(5),
      I2 => zext_ln274_reg_531(4),
      I3 => y_fu_74_reg(4),
      O => cmp84_fu_357_p2_carry_i_14_n_5
    );
cmp84_fu_357_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(3),
      I1 => y_fu_74_reg(3),
      I2 => zext_ln274_reg_531(2),
      I3 => y_fu_74_reg(2),
      O => cmp84_fu_357_p2_carry_i_15_n_5
    );
cmp84_fu_357_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(1),
      I1 => y_fu_74_reg(1),
      I2 => zext_ln274_reg_531(0),
      I3 => y_fu_74_reg(0),
      O => cmp84_fu_357_p2_carry_i_16_n_5
    );
cmp84_fu_357_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(13),
      I1 => zext_ln274_reg_531(13),
      I2 => zext_ln274_reg_531(12),
      I3 => y_fu_74_reg(12),
      O => cmp84_fu_357_p2_carry_i_2_n_5
    );
cmp84_fu_357_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(11),
      I1 => zext_ln274_reg_531(11),
      I2 => zext_ln274_reg_531(10),
      I3 => y_fu_74_reg(10),
      O => cmp84_fu_357_p2_carry_i_3_n_5
    );
cmp84_fu_357_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(9),
      I1 => zext_ln274_reg_531(9),
      I2 => zext_ln274_reg_531(8),
      I3 => y_fu_74_reg(8),
      O => cmp84_fu_357_p2_carry_i_4_n_5
    );
cmp84_fu_357_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(7),
      I1 => zext_ln274_reg_531(7),
      I2 => zext_ln274_reg_531(6),
      I3 => y_fu_74_reg(6),
      O => cmp84_fu_357_p2_carry_i_5_n_5
    );
cmp84_fu_357_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(5),
      I1 => zext_ln274_reg_531(5),
      I2 => zext_ln274_reg_531(4),
      I3 => y_fu_74_reg(4),
      O => cmp84_fu_357_p2_carry_i_6_n_5
    );
cmp84_fu_357_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(3),
      I1 => zext_ln274_reg_531(3),
      I2 => zext_ln274_reg_531(2),
      I3 => y_fu_74_reg(2),
      O => cmp84_fu_357_p2_carry_i_7_n_5
    );
cmp84_fu_357_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_74_reg(1),
      I1 => zext_ln274_reg_531(1),
      I2 => zext_ln274_reg_531(0),
      I3 => y_fu_74_reg(0),
      O => cmp84_fu_357_p2_carry_i_8_n_5
    );
cmp84_fu_357_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(15),
      I1 => y_fu_74_reg(15),
      I2 => zext_ln274_reg_531(14),
      I3 => y_fu_74_reg(14),
      O => cmp84_fu_357_p2_carry_i_9_n_5
    );
\cmp84_reg_666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => cmp84_fu_357_p2,
      Q => \^cmp84_reg_666_reg[0]_0\,
      R => '0'
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => Debayer_U0_ap_start,
      I3 => push_0,
      O => p_6_in
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
     port map (
      D(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(7 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => p_lcssa51465153_fu_1420,
      Q(7 downto 0) => p_lcssa49745009_load_reg_581(7 downto 0),
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[1]\(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\(1) => ap_NS_fsm(3),
      \ap_CS_fsm_reg[2]\(0) => ap_NS_fsm(1),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_i_1_n_5,
      ap_loop_exit_ready_pp0_iter8_reg => ap_loop_exit_ready_pp0_iter8_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      clear => \^push_1\,
      cmp689_reg_681 => cmp689_reg_681,
      \empty_126_fu_232_reg[7]_0\(7 downto 0) => p_lcssa51455151_load_reg_641(7 downto 0),
      \empty_127_fu_236_reg[7]_0\(7 downto 0) => p_lcssa51465153_load_reg_646(7 downto 0),
      \empty_128_fu_240_reg[7]_0\(7 downto 0) => p_lcssa51475155_load_reg_651(7 downto 0),
      \empty_129_fu_244_reg[7]_0\(7 downto 0) => p_lcssa51485157_load_reg_656(7 downto 0),
      \empty_130_fu_248_reg[7]_0\(7 downto 0) => p_lcssa51495159_load_reg_661(7 downto 0),
      \empty_131_fu_252_reg[7]_0\(7 downto 0) => p_lcssa49705003_load_reg_566(7 downto 0),
      \empty_132_fu_256_reg[7]_0\(7 downto 0) => p_lcssa49725005_load_reg_571(7 downto 0),
      \empty_133_fu_260_reg[7]_0\(7 downto 0) => p_lcssa49735007_load_reg_576(7 downto 0),
      \empty_135_fu_268_reg[7]_0\(7 downto 0) => p_lcssa49765011_load_reg_586(7 downto 0),
      \empty_136_fu_272_reg[7]_0\(7 downto 0) => p_lcssa49775013_load_reg_591(7 downto 0),
      \empty_137_fu_276_reg[7]_0\(7 downto 0) => p_lcssa49785015_load_reg_596(7 downto 0),
      \empty_138_fu_280_reg[7]_0\(7 downto 0) => p_lcssa49805017_load_reg_601(7 downto 0),
      \empty_139_fu_284_reg[7]_0\(7 downto 0) => p_lcssa49815019_load_reg_606(7 downto 0),
      \empty_140_fu_288_reg[7]_0\(7 downto 0) => p_lcssa49825021_load_reg_611(7 downto 0),
      \empty_141_fu_292_reg[7]_0\(7 downto 0) => p_lcssa49845023_load_reg_616(7 downto 0),
      \empty_142_fu_296_reg[7]_0\(7 downto 0) => p_lcssa49855025_load_reg_621(7 downto 0),
      \empty_143_fu_300_reg[7]_0\(7 downto 0) => p_lcssa49865027_load_reg_626(7 downto 0),
      \empty_144_fu_304_reg[7]_0\(7 downto 0) => p_lcssa49885029_load_reg_631(7 downto 0),
      \empty_145_fu_308_reg[7]_0\(7 downto 0) => p_lcssa49895031_load_reg_636(7 downto 0),
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_177,
      \icmp_ln318_reg_3816_reg[0]_0\(16 downto 0) => loopWidth_reg_541(16 downto 0),
      \icmp_ln328_reg_3820_reg[0]_i_3\(15 downto 0) => \loopWidth_reg_541_reg[15]_0\(15 downto 0),
      \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1\(14 downto 0) => xor_reg_676(14 downto 0),
      \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0\(0) => D(0),
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7\,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9\ => \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8\,
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      out_y_reg_671(0) => out_y_reg_671(16),
      \p_load51_reg_3978_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(7 downto 0),
      \p_load52_reg_3972_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(7 downto 0),
      \p_load53_reg_3967_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(7 downto 0),
      \p_load54_reg_3962_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(7 downto 0),
      \p_load55_reg_3956_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(7 downto 0),
      \p_load56_reg_3951_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(7 downto 0),
      \p_load57_reg_3946_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(7 downto 0),
      \p_load58_reg_3940_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(7 downto 0),
      \p_load59_reg_3935_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(7 downto 0),
      \p_load60_reg_3930_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(7 downto 0),
      \p_load61_reg_3924_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(7 downto 0),
      \p_load62_reg_3919_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(7 downto 0),
      \p_load63_reg_3914_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(7 downto 0),
      \p_load64_reg_3908_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(7 downto 0),
      \p_load67_reg_3898_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(7 downto 0),
      \p_load69_reg_3893_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(7 downto 0),
      \p_load71_reg_3888_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(7 downto 0),
      \p_load73_reg_3883_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(7 downto 0),
      \p_load_reg_3983_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(7 downto 0),
      \pop__0\ => \pop__0\,
      push => push,
      ram_reg_bram_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_0_4 => ram_reg_bram_0_4,
      ram_reg_bram_0_5 => ram_reg_bram_0_5,
      ram_reg_bram_0_6 => ram_reg_bram_0_6,
      ram_reg_bram_0_7 => ram_reg_bram_0_7,
      ram_reg_bram_0_8 => \^cmp84_reg_666_reg[0]_0\,
      ram_reg_bram_0_9 => \^cmp170_reg_686_reg[0]_0\,
      \select_ln510_reg_4223_reg[7]_0\(7 downto 0) => \select_ln510_reg_4223_reg[7]\(7 downto 0)
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_177,
      Q => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      R => \^ap_rst_n_0\
    );
icmp_ln315_fu_286_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => \^co\(0),
      CO(4) => icmp_ln315_fu_286_p2_carry_n_8,
      CO(3) => icmp_ln315_fu_286_p2_carry_n_9,
      CO(2) => icmp_ln315_fu_286_p2_carry_n_10,
      CO(1) => icmp_ln315_fu_286_p2_carry_n_11,
      CO(0) => icmp_ln315_fu_286_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => icmp_ln315_fu_286_p2_carry_i_1_n_5,
      S(4) => icmp_ln315_fu_286_p2_carry_i_2_n_5,
      S(3) => icmp_ln315_fu_286_p2_carry_i_3_n_5,
      S(2) => icmp_ln315_fu_286_p2_carry_i_4_n_5,
      S(1) => icmp_ln315_fu_286_p2_carry_i_5_n_5,
      S(0) => icmp_ln315_fu_286_p2_carry_i_6_n_5
    );
icmp_ln315_fu_286_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => loopHeight_reg_536(16),
      I1 => y_fu_74_reg(16),
      I2 => loopHeight_reg_536(15),
      I3 => y_fu_74_reg(15),
      O => icmp_ln315_fu_286_p2_carry_i_1_n_5
    );
icmp_ln315_fu_286_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(12),
      I1 => loopHeight_reg_536(12),
      I2 => y_fu_74_reg(13),
      I3 => loopHeight_reg_536(13),
      I4 => loopHeight_reg_536(14),
      I5 => y_fu_74_reg(14),
      O => icmp_ln315_fu_286_p2_carry_i_2_n_5
    );
icmp_ln315_fu_286_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(11),
      I1 => loopHeight_reg_536(11),
      I2 => y_fu_74_reg(9),
      I3 => loopHeight_reg_536(9),
      I4 => loopHeight_reg_536(10),
      I5 => y_fu_74_reg(10),
      O => icmp_ln315_fu_286_p2_carry_i_3_n_5
    );
icmp_ln315_fu_286_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(6),
      I1 => loopHeight_reg_536(6),
      I2 => y_fu_74_reg(7),
      I3 => loopHeight_reg_536(7),
      I4 => loopHeight_reg_536(8),
      I5 => y_fu_74_reg(8),
      O => icmp_ln315_fu_286_p2_carry_i_4_n_5
    );
icmp_ln315_fu_286_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(3),
      I1 => loopHeight_reg_536(3),
      I2 => y_fu_74_reg(4),
      I3 => loopHeight_reg_536(4),
      I4 => loopHeight_reg_536(5),
      I5 => y_fu_74_reg(5),
      O => icmp_ln315_fu_286_p2_carry_i_5_n_5
    );
icmp_ln315_fu_286_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(0),
      I1 => loopHeight_reg_536(0),
      I2 => y_fu_74_reg(1),
      I3 => loopHeight_reg_536(1),
      I4 => loopHeight_reg_536(2),
      I5 => y_fu_74_reg(2),
      O => icmp_ln315_fu_286_p2_carry_i_6_n_5
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => int_ap_idle_reg(0),
      I4 => int_ap_idle_reg_0(0),
      I5 => int_ap_idle_reg_1,
      O => Debayer_U0_ap_idle
    );
\loopHeight_reg_536[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => bayerPhase_c1_full_n,
      I2 => \^start_once_reg_reg_0\,
      O => \^push_1\
    );
\loopHeight_reg_536[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln274_reg_531_reg[15]_0\(1),
      O => \loopHeight_reg_536[7]_i_2_n_5\
    );
\loopHeight_reg_536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(0),
      Q => loopHeight_reg_536(0),
      R => '0'
    );
\loopHeight_reg_536_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(10),
      Q => loopHeight_reg_536(10),
      R => '0'
    );
\loopHeight_reg_536_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(11),
      Q => loopHeight_reg_536(11),
      R => '0'
    );
\loopHeight_reg_536_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(12),
      Q => loopHeight_reg_536(12),
      R => '0'
    );
\loopHeight_reg_536_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(13),
      Q => loopHeight_reg_536(13),
      R => '0'
    );
\loopHeight_reg_536_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(14),
      Q => loopHeight_reg_536(14),
      R => '0'
    );
\loopHeight_reg_536_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(15),
      Q => loopHeight_reg_536(15),
      R => '0'
    );
\loopHeight_reg_536_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_536_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_536_reg[15]_i_1_n_5\,
      CO(6) => \loopHeight_reg_536_reg[15]_i_1_n_6\,
      CO(5) => \loopHeight_reg_536_reg[15]_i_1_n_7\,
      CO(4) => \loopHeight_reg_536_reg[15]_i_1_n_8\,
      CO(3) => \loopHeight_reg_536_reg[15]_i_1_n_9\,
      CO(2) => \loopHeight_reg_536_reg[15]_i_1_n_10\,
      CO(1) => \loopHeight_reg_536_reg[15]_i_1_n_11\,
      CO(0) => \loopHeight_reg_536_reg[15]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => loopHeight_fu_248_p2(15 downto 8),
      S(7 downto 0) => \zext_ln274_reg_531_reg[15]_0\(15 downto 8)
    );
\loopHeight_reg_536_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(16),
      Q => loopHeight_reg_536(16),
      R => '0'
    );
\loopHeight_reg_536_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_536_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => loopHeight_fu_248_p2(16),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\loopHeight_reg_536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(1),
      Q => loopHeight_reg_536(1),
      R => '0'
    );
\loopHeight_reg_536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(2),
      Q => loopHeight_reg_536(2),
      R => '0'
    );
\loopHeight_reg_536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(3),
      Q => loopHeight_reg_536(3),
      R => '0'
    );
\loopHeight_reg_536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(4),
      Q => loopHeight_reg_536(4),
      R => '0'
    );
\loopHeight_reg_536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(5),
      Q => loopHeight_reg_536(5),
      R => '0'
    );
\loopHeight_reg_536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(6),
      Q => loopHeight_reg_536(6),
      R => '0'
    );
\loopHeight_reg_536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(7),
      Q => loopHeight_reg_536(7),
      R => '0'
    );
\loopHeight_reg_536_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_536_reg[7]_i_1_n_5\,
      CO(6) => \loopHeight_reg_536_reg[7]_i_1_n_6\,
      CO(5) => \loopHeight_reg_536_reg[7]_i_1_n_7\,
      CO(4) => \loopHeight_reg_536_reg[7]_i_1_n_8\,
      CO(3) => \loopHeight_reg_536_reg[7]_i_1_n_9\,
      CO(2) => \loopHeight_reg_536_reg[7]_i_1_n_10\,
      CO(1) => \loopHeight_reg_536_reg[7]_i_1_n_11\,
      CO(0) => \loopHeight_reg_536_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \zext_ln274_reg_531_reg[15]_0\(1),
      DI(0) => '0',
      O(7 downto 0) => loopHeight_fu_248_p2(7 downto 0),
      S(7 downto 2) => \zext_ln274_reg_531_reg[15]_0\(7 downto 2),
      S(1) => \loopHeight_reg_536[7]_i_2_n_5\,
      S(0) => \zext_ln274_reg_531_reg[15]_0\(0)
    );
\loopHeight_reg_536_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(8),
      Q => loopHeight_reg_536(8),
      R => '0'
    );
\loopHeight_reg_536_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopHeight_fu_248_p2(9),
      Q => loopHeight_reg_536(9),
      R => '0'
    );
\loopWidth_reg_541[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loopWidth_reg_541_reg[15]_0\(1),
      O => \loopWidth_reg_541[7]_i_2_n_5\
    );
\loopWidth_reg_541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(0),
      Q => loopWidth_reg_541(0),
      R => '0'
    );
\loopWidth_reg_541_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(10),
      Q => loopWidth_reg_541(10),
      R => '0'
    );
\loopWidth_reg_541_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(11),
      Q => loopWidth_reg_541(11),
      R => '0'
    );
\loopWidth_reg_541_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(12),
      Q => loopWidth_reg_541(12),
      R => '0'
    );
\loopWidth_reg_541_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(13),
      Q => loopWidth_reg_541(13),
      R => '0'
    );
\loopWidth_reg_541_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(14),
      Q => loopWidth_reg_541(14),
      R => '0'
    );
\loopWidth_reg_541_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(15),
      Q => loopWidth_reg_541(15),
      R => '0'
    );
\loopWidth_reg_541_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_541_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_541_reg[15]_i_1_n_5\,
      CO(6) => \loopWidth_reg_541_reg[15]_i_1_n_6\,
      CO(5) => \loopWidth_reg_541_reg[15]_i_1_n_7\,
      CO(4) => \loopWidth_reg_541_reg[15]_i_1_n_8\,
      CO(3) => \loopWidth_reg_541_reg[15]_i_1_n_9\,
      CO(2) => \loopWidth_reg_541_reg[15]_i_1_n_10\,
      CO(1) => \loopWidth_reg_541_reg[15]_i_1_n_11\,
      CO(0) => \loopWidth_reg_541_reg[15]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => loopWidth_fu_258_p2(15 downto 8),
      S(7 downto 0) => \loopWidth_reg_541_reg[15]_0\(15 downto 8)
    );
\loopWidth_reg_541_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(16),
      Q => loopWidth_reg_541(16),
      R => '0'
    );
\loopWidth_reg_541_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_541_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => loopWidth_fu_258_p2(16),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\loopWidth_reg_541_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(1),
      Q => loopWidth_reg_541(1),
      R => '0'
    );
\loopWidth_reg_541_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(2),
      Q => loopWidth_reg_541(2),
      R => '0'
    );
\loopWidth_reg_541_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(3),
      Q => loopWidth_reg_541(3),
      R => '0'
    );
\loopWidth_reg_541_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(4),
      Q => loopWidth_reg_541(4),
      R => '0'
    );
\loopWidth_reg_541_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(5),
      Q => loopWidth_reg_541(5),
      R => '0'
    );
\loopWidth_reg_541_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(6),
      Q => loopWidth_reg_541(6),
      R => '0'
    );
\loopWidth_reg_541_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(7),
      Q => loopWidth_reg_541(7),
      R => '0'
    );
\loopWidth_reg_541_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_541_reg[7]_i_1_n_5\,
      CO(6) => \loopWidth_reg_541_reg[7]_i_1_n_6\,
      CO(5) => \loopWidth_reg_541_reg[7]_i_1_n_7\,
      CO(4) => \loopWidth_reg_541_reg[7]_i_1_n_8\,
      CO(3) => \loopWidth_reg_541_reg[7]_i_1_n_9\,
      CO(2) => \loopWidth_reg_541_reg[7]_i_1_n_10\,
      CO(1) => \loopWidth_reg_541_reg[7]_i_1_n_11\,
      CO(0) => \loopWidth_reg_541_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \loopWidth_reg_541_reg[15]_0\(1),
      DI(0) => '0',
      O(7 downto 0) => loopWidth_fu_258_p2(7 downto 0),
      S(7 downto 2) => \loopWidth_reg_541_reg[15]_0\(7 downto 2),
      S(1) => \loopWidth_reg_541[7]_i_2_n_5\,
      S(0) => \loopWidth_reg_541_reg[15]_0\(0)
    );
\loopWidth_reg_541_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(8),
      Q => loopWidth_reg_541(8),
      R => '0'
    );
\loopWidth_reg_541_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => loopWidth_fu_258_p2(9),
      Q => loopWidth_reg_541(9),
      R => '0'
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFFFFF44400000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_DebayerRatBorBatR_U0_full_n,
      I2 => start_once_reg_reg_2,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => Debayer_U0_ap_start,
      I5 => \mOutPtr_reg[1]\,
      O => start_once_reg_reg_1(0)
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_DebayerRatBorBatR_U0_full_n,
      I2 => start_once_reg_reg_2,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => Debayer_U0_ap_start,
      I5 => \mOutPtr_reg[1]\,
      O => p_9_in
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push_1\,
      I1 => bayerPhase_c1_empty_n,
      I2 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      O => E(0)
    );
out_y_fu_367_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => out_y_fu_367_p2_carry_n_5,
      CO(6) => out_y_fu_367_p2_carry_n_6,
      CO(5) => out_y_fu_367_p2_carry_n_7,
      CO(4) => out_y_fu_367_p2_carry_n_8,
      CO(3) => out_y_fu_367_p2_carry_n_9,
      CO(2) => out_y_fu_367_p2_carry_n_10,
      CO(1) => out_y_fu_367_p2_carry_n_11,
      CO(0) => out_y_fu_367_p2_carry_n_12,
      DI(7) => \y_7_reg_557_reg_n_5_[7]\,
      DI(6) => \y_7_reg_557_reg_n_5_[6]\,
      DI(5) => \y_7_reg_557_reg_n_5_[5]\,
      DI(4) => \y_7_reg_557_reg_n_5_[4]\,
      DI(3) => \y_7_reg_557_reg_n_5_[3]\,
      DI(2) => \y_7_reg_557_reg_n_5_[2]\,
      DI(1) => \y_7_reg_557_reg_n_5_[1]\,
      DI(0) => '0',
      O(7 downto 0) => NLW_out_y_fu_367_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => out_y_fu_367_p2_carry_i_1_n_5,
      S(6) => out_y_fu_367_p2_carry_i_2_n_5,
      S(5) => out_y_fu_367_p2_carry_i_3_n_5,
      S(4) => out_y_fu_367_p2_carry_i_4_n_5,
      S(3) => out_y_fu_367_p2_carry_i_5_n_5,
      S(2) => out_y_fu_367_p2_carry_i_6_n_5,
      S(1) => out_y_fu_367_p2_carry_i_7_n_5,
      S(0) => \^y_7_reg_557_reg[0]_0\(0)
    );
\out_y_fu_367_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => out_y_fu_367_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \out_y_fu_367_p2_carry__0_n_5\,
      CO(6) => \out_y_fu_367_p2_carry__0_n_6\,
      CO(5) => \out_y_fu_367_p2_carry__0_n_7\,
      CO(4) => \out_y_fu_367_p2_carry__0_n_8\,
      CO(3) => \out_y_fu_367_p2_carry__0_n_9\,
      CO(2) => \out_y_fu_367_p2_carry__0_n_10\,
      CO(1) => \out_y_fu_367_p2_carry__0_n_11\,
      CO(0) => \out_y_fu_367_p2_carry__0_n_12\,
      DI(7) => \y_7_reg_557_reg_n_5_[15]\,
      DI(6) => \y_7_reg_557_reg_n_5_[14]\,
      DI(5) => \y_7_reg_557_reg_n_5_[13]\,
      DI(4) => \y_7_reg_557_reg_n_5_[12]\,
      DI(3) => \y_7_reg_557_reg_n_5_[11]\,
      DI(2) => \y_7_reg_557_reg_n_5_[10]\,
      DI(1) => \y_7_reg_557_reg_n_5_[9]\,
      DI(0) => \y_7_reg_557_reg_n_5_[8]\,
      O(7 downto 0) => \NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \out_y_fu_367_p2_carry__0_i_1_n_5\,
      S(6) => \out_y_fu_367_p2_carry__0_i_2_n_5\,
      S(5) => \out_y_fu_367_p2_carry__0_i_3_n_5\,
      S(4) => \out_y_fu_367_p2_carry__0_i_4_n_5\,
      S(3) => \out_y_fu_367_p2_carry__0_i_5_n_5\,
      S(2) => \out_y_fu_367_p2_carry__0_i_6_n_5\,
      S(1) => \out_y_fu_367_p2_carry__0_i_7_n_5\,
      S(0) => \out_y_fu_367_p2_carry__0_i_8_n_5\
    );
\out_y_fu_367_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[15]\,
      O => \out_y_fu_367_p2_carry__0_i_1_n_5\
    );
\out_y_fu_367_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[14]\,
      O => \out_y_fu_367_p2_carry__0_i_2_n_5\
    );
\out_y_fu_367_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[13]\,
      O => \out_y_fu_367_p2_carry__0_i_3_n_5\
    );
\out_y_fu_367_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[12]\,
      O => \out_y_fu_367_p2_carry__0_i_4_n_5\
    );
\out_y_fu_367_p2_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[11]\,
      O => \out_y_fu_367_p2_carry__0_i_5_n_5\
    );
\out_y_fu_367_p2_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[10]\,
      O => \out_y_fu_367_p2_carry__0_i_6_n_5\
    );
\out_y_fu_367_p2_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[9]\,
      O => \out_y_fu_367_p2_carry__0_i_7_n_5\
    );
\out_y_fu_367_p2_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[8]\,
      O => \out_y_fu_367_p2_carry__0_i_8_n_5\
    );
\out_y_fu_367_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_y_fu_367_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED\(7 downto 1),
      O(0) => out_y_fu_367_p2(16),
      S(7 downto 1) => B"0000000",
      S(0) => \out_y_fu_367_p2_carry__1_i_1_n_5\
    );
\out_y_fu_367_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[16]\,
      O => \out_y_fu_367_p2_carry__1_i_1_n_5\
    );
out_y_fu_367_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[7]\,
      O => out_y_fu_367_p2_carry_i_1_n_5
    );
out_y_fu_367_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[6]\,
      O => out_y_fu_367_p2_carry_i_2_n_5
    );
out_y_fu_367_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[5]\,
      O => out_y_fu_367_p2_carry_i_3_n_5
    );
out_y_fu_367_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[4]\,
      O => out_y_fu_367_p2_carry_i_4_n_5
    );
out_y_fu_367_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[3]\,
      O => out_y_fu_367_p2_carry_i_5_n_5
    );
out_y_fu_367_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[2]\,
      O => out_y_fu_367_p2_carry_i_6_n_5
    );
out_y_fu_367_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[1]\,
      O => out_y_fu_367_p2_carry_i_7_n_5
    );
\out_y_reg_671_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_y_fu_367_p2(16),
      Q => out_y_reg_671(16),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(0),
      Q => p_lcssa49705003_fu_78(0),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(1),
      Q => p_lcssa49705003_fu_78(1),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(2),
      Q => p_lcssa49705003_fu_78(2),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(3),
      Q => p_lcssa49705003_fu_78(3),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(4),
      Q => p_lcssa49705003_fu_78(4),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(5),
      Q => p_lcssa49705003_fu_78(5),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(6),
      Q => p_lcssa49705003_fu_78(6),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(7),
      Q => p_lcssa49705003_fu_78(7),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(0),
      Q => p_lcssa49705003_load_reg_566(0),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(1),
      Q => p_lcssa49705003_load_reg_566(1),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(2),
      Q => p_lcssa49705003_load_reg_566(2),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(3),
      Q => p_lcssa49705003_load_reg_566(3),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(4),
      Q => p_lcssa49705003_load_reg_566(4),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(5),
      Q => p_lcssa49705003_load_reg_566(5),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(6),
      Q => p_lcssa49705003_load_reg_566(6),
      R => '0'
    );
\p_lcssa49705003_load_reg_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49705003_fu_78(7),
      Q => p_lcssa49705003_load_reg_566(7),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(0),
      Q => p_lcssa49725005_fu_82(0),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(1),
      Q => p_lcssa49725005_fu_82(1),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(2),
      Q => p_lcssa49725005_fu_82(2),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(3),
      Q => p_lcssa49725005_fu_82(3),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(4),
      Q => p_lcssa49725005_fu_82(4),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(5),
      Q => p_lcssa49725005_fu_82(5),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(6),
      Q => p_lcssa49725005_fu_82(6),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(7),
      Q => p_lcssa49725005_fu_82(7),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(0),
      Q => p_lcssa49725005_load_reg_571(0),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(1),
      Q => p_lcssa49725005_load_reg_571(1),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(2),
      Q => p_lcssa49725005_load_reg_571(2),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(3),
      Q => p_lcssa49725005_load_reg_571(3),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(4),
      Q => p_lcssa49725005_load_reg_571(4),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(5),
      Q => p_lcssa49725005_load_reg_571(5),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(6),
      Q => p_lcssa49725005_load_reg_571(6),
      R => '0'
    );
\p_lcssa49725005_load_reg_571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49725005_fu_82(7),
      Q => p_lcssa49725005_load_reg_571(7),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(0),
      Q => p_lcssa49735007_fu_86(0),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(1),
      Q => p_lcssa49735007_fu_86(1),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(2),
      Q => p_lcssa49735007_fu_86(2),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(3),
      Q => p_lcssa49735007_fu_86(3),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(4),
      Q => p_lcssa49735007_fu_86(4),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(5),
      Q => p_lcssa49735007_fu_86(5),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(6),
      Q => p_lcssa49735007_fu_86(6),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(7),
      Q => p_lcssa49735007_fu_86(7),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(0),
      Q => p_lcssa49735007_load_reg_576(0),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(1),
      Q => p_lcssa49735007_load_reg_576(1),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(2),
      Q => p_lcssa49735007_load_reg_576(2),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(3),
      Q => p_lcssa49735007_load_reg_576(3),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(4),
      Q => p_lcssa49735007_load_reg_576(4),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(5),
      Q => p_lcssa49735007_load_reg_576(5),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(6),
      Q => p_lcssa49735007_load_reg_576(6),
      R => '0'
    );
\p_lcssa49735007_load_reg_576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49735007_fu_86(7),
      Q => p_lcssa49735007_load_reg_576(7),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(0),
      Q => p_lcssa49745009_fu_90(0),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(1),
      Q => p_lcssa49745009_fu_90(1),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(2),
      Q => p_lcssa49745009_fu_90(2),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(3),
      Q => p_lcssa49745009_fu_90(3),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(4),
      Q => p_lcssa49745009_fu_90(4),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(5),
      Q => p_lcssa49745009_fu_90(5),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(6),
      Q => p_lcssa49745009_fu_90(6),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(7),
      Q => p_lcssa49745009_fu_90(7),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(0),
      Q => p_lcssa49745009_load_reg_581(0),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(1),
      Q => p_lcssa49745009_load_reg_581(1),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(2),
      Q => p_lcssa49745009_load_reg_581(2),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(3),
      Q => p_lcssa49745009_load_reg_581(3),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(4),
      Q => p_lcssa49745009_load_reg_581(4),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(5),
      Q => p_lcssa49745009_load_reg_581(5),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(6),
      Q => p_lcssa49745009_load_reg_581(6),
      R => '0'
    );
\p_lcssa49745009_load_reg_581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49745009_fu_90(7),
      Q => p_lcssa49745009_load_reg_581(7),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(0),
      Q => p_lcssa49765011_fu_94(0),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(1),
      Q => p_lcssa49765011_fu_94(1),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(2),
      Q => p_lcssa49765011_fu_94(2),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(3),
      Q => p_lcssa49765011_fu_94(3),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(4),
      Q => p_lcssa49765011_fu_94(4),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(5),
      Q => p_lcssa49765011_fu_94(5),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(6),
      Q => p_lcssa49765011_fu_94(6),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(7),
      Q => p_lcssa49765011_fu_94(7),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(0),
      Q => p_lcssa49765011_load_reg_586(0),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(1),
      Q => p_lcssa49765011_load_reg_586(1),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(2),
      Q => p_lcssa49765011_load_reg_586(2),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(3),
      Q => p_lcssa49765011_load_reg_586(3),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(4),
      Q => p_lcssa49765011_load_reg_586(4),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(5),
      Q => p_lcssa49765011_load_reg_586(5),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(6),
      Q => p_lcssa49765011_load_reg_586(6),
      R => '0'
    );
\p_lcssa49765011_load_reg_586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49765011_fu_94(7),
      Q => p_lcssa49765011_load_reg_586(7),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(0),
      Q => p_lcssa49775013_fu_98(0),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(1),
      Q => p_lcssa49775013_fu_98(1),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(2),
      Q => p_lcssa49775013_fu_98(2),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(3),
      Q => p_lcssa49775013_fu_98(3),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(4),
      Q => p_lcssa49775013_fu_98(4),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(5),
      Q => p_lcssa49775013_fu_98(5),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(6),
      Q => p_lcssa49775013_fu_98(6),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(7),
      Q => p_lcssa49775013_fu_98(7),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(0),
      Q => p_lcssa49775013_load_reg_591(0),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(1),
      Q => p_lcssa49775013_load_reg_591(1),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(2),
      Q => p_lcssa49775013_load_reg_591(2),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(3),
      Q => p_lcssa49775013_load_reg_591(3),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(4),
      Q => p_lcssa49775013_load_reg_591(4),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(5),
      Q => p_lcssa49775013_load_reg_591(5),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(6),
      Q => p_lcssa49775013_load_reg_591(6),
      R => '0'
    );
\p_lcssa49775013_load_reg_591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49775013_fu_98(7),
      Q => p_lcssa49775013_load_reg_591(7),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(0),
      Q => p_lcssa49785015_fu_102(0),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(1),
      Q => p_lcssa49785015_fu_102(1),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(2),
      Q => p_lcssa49785015_fu_102(2),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(3),
      Q => p_lcssa49785015_fu_102(3),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(4),
      Q => p_lcssa49785015_fu_102(4),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(5),
      Q => p_lcssa49785015_fu_102(5),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(6),
      Q => p_lcssa49785015_fu_102(6),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(7),
      Q => p_lcssa49785015_fu_102(7),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(0),
      Q => p_lcssa49785015_load_reg_596(0),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(1),
      Q => p_lcssa49785015_load_reg_596(1),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(2),
      Q => p_lcssa49785015_load_reg_596(2),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(3),
      Q => p_lcssa49785015_load_reg_596(3),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(4),
      Q => p_lcssa49785015_load_reg_596(4),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(5),
      Q => p_lcssa49785015_load_reg_596(5),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(6),
      Q => p_lcssa49785015_load_reg_596(6),
      R => '0'
    );
\p_lcssa49785015_load_reg_596_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49785015_fu_102(7),
      Q => p_lcssa49785015_load_reg_596(7),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(0),
      Q => p_lcssa49805017_fu_106(0),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(1),
      Q => p_lcssa49805017_fu_106(1),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(2),
      Q => p_lcssa49805017_fu_106(2),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(3),
      Q => p_lcssa49805017_fu_106(3),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(4),
      Q => p_lcssa49805017_fu_106(4),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(5),
      Q => p_lcssa49805017_fu_106(5),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(6),
      Q => p_lcssa49805017_fu_106(6),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(7),
      Q => p_lcssa49805017_fu_106(7),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(0),
      Q => p_lcssa49805017_load_reg_601(0),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(1),
      Q => p_lcssa49805017_load_reg_601(1),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(2),
      Q => p_lcssa49805017_load_reg_601(2),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(3),
      Q => p_lcssa49805017_load_reg_601(3),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(4),
      Q => p_lcssa49805017_load_reg_601(4),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(5),
      Q => p_lcssa49805017_load_reg_601(5),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(6),
      Q => p_lcssa49805017_load_reg_601(6),
      R => '0'
    );
\p_lcssa49805017_load_reg_601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49805017_fu_106(7),
      Q => p_lcssa49805017_load_reg_601(7),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(0),
      Q => p_lcssa49815019_fu_110(0),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(1),
      Q => p_lcssa49815019_fu_110(1),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(2),
      Q => p_lcssa49815019_fu_110(2),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(3),
      Q => p_lcssa49815019_fu_110(3),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(4),
      Q => p_lcssa49815019_fu_110(4),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(5),
      Q => p_lcssa49815019_fu_110(5),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(6),
      Q => p_lcssa49815019_fu_110(6),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(7),
      Q => p_lcssa49815019_fu_110(7),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(0),
      Q => p_lcssa49815019_load_reg_606(0),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(1),
      Q => p_lcssa49815019_load_reg_606(1),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(2),
      Q => p_lcssa49815019_load_reg_606(2),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(3),
      Q => p_lcssa49815019_load_reg_606(3),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(4),
      Q => p_lcssa49815019_load_reg_606(4),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(5),
      Q => p_lcssa49815019_load_reg_606(5),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(6),
      Q => p_lcssa49815019_load_reg_606(6),
      R => '0'
    );
\p_lcssa49815019_load_reg_606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49815019_fu_110(7),
      Q => p_lcssa49815019_load_reg_606(7),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(0),
      Q => p_lcssa49825021_fu_114(0),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(1),
      Q => p_lcssa49825021_fu_114(1),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(2),
      Q => p_lcssa49825021_fu_114(2),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(3),
      Q => p_lcssa49825021_fu_114(3),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(4),
      Q => p_lcssa49825021_fu_114(4),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(5),
      Q => p_lcssa49825021_fu_114(5),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(6),
      Q => p_lcssa49825021_fu_114(6),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(7),
      Q => p_lcssa49825021_fu_114(7),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(0),
      Q => p_lcssa49825021_load_reg_611(0),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(1),
      Q => p_lcssa49825021_load_reg_611(1),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(2),
      Q => p_lcssa49825021_load_reg_611(2),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(3),
      Q => p_lcssa49825021_load_reg_611(3),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(4),
      Q => p_lcssa49825021_load_reg_611(4),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(5),
      Q => p_lcssa49825021_load_reg_611(5),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(6),
      Q => p_lcssa49825021_load_reg_611(6),
      R => '0'
    );
\p_lcssa49825021_load_reg_611_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49825021_fu_114(7),
      Q => p_lcssa49825021_load_reg_611(7),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(0),
      Q => p_lcssa49845023_fu_118(0),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(1),
      Q => p_lcssa49845023_fu_118(1),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(2),
      Q => p_lcssa49845023_fu_118(2),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(3),
      Q => p_lcssa49845023_fu_118(3),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(4),
      Q => p_lcssa49845023_fu_118(4),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(5),
      Q => p_lcssa49845023_fu_118(5),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(6),
      Q => p_lcssa49845023_fu_118(6),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(7),
      Q => p_lcssa49845023_fu_118(7),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(0),
      Q => p_lcssa49845023_load_reg_616(0),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(1),
      Q => p_lcssa49845023_load_reg_616(1),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(2),
      Q => p_lcssa49845023_load_reg_616(2),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(3),
      Q => p_lcssa49845023_load_reg_616(3),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(4),
      Q => p_lcssa49845023_load_reg_616(4),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(5),
      Q => p_lcssa49845023_load_reg_616(5),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(6),
      Q => p_lcssa49845023_load_reg_616(6),
      R => '0'
    );
\p_lcssa49845023_load_reg_616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49845023_fu_118(7),
      Q => p_lcssa49845023_load_reg_616(7),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(0),
      Q => p_lcssa49855025_fu_122(0),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(1),
      Q => p_lcssa49855025_fu_122(1),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(2),
      Q => p_lcssa49855025_fu_122(2),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(3),
      Q => p_lcssa49855025_fu_122(3),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(4),
      Q => p_lcssa49855025_fu_122(4),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(5),
      Q => p_lcssa49855025_fu_122(5),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(6),
      Q => p_lcssa49855025_fu_122(6),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(7),
      Q => p_lcssa49855025_fu_122(7),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(0),
      Q => p_lcssa49855025_load_reg_621(0),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(1),
      Q => p_lcssa49855025_load_reg_621(1),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(2),
      Q => p_lcssa49855025_load_reg_621(2),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(3),
      Q => p_lcssa49855025_load_reg_621(3),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(4),
      Q => p_lcssa49855025_load_reg_621(4),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(5),
      Q => p_lcssa49855025_load_reg_621(5),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(6),
      Q => p_lcssa49855025_load_reg_621(6),
      R => '0'
    );
\p_lcssa49855025_load_reg_621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49855025_fu_122(7),
      Q => p_lcssa49855025_load_reg_621(7),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(0),
      Q => p_lcssa49865027_fu_126(0),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(1),
      Q => p_lcssa49865027_fu_126(1),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(2),
      Q => p_lcssa49865027_fu_126(2),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(3),
      Q => p_lcssa49865027_fu_126(3),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(4),
      Q => p_lcssa49865027_fu_126(4),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(5),
      Q => p_lcssa49865027_fu_126(5),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(6),
      Q => p_lcssa49865027_fu_126(6),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(7),
      Q => p_lcssa49865027_fu_126(7),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(0),
      Q => p_lcssa49865027_load_reg_626(0),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(1),
      Q => p_lcssa49865027_load_reg_626(1),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(2),
      Q => p_lcssa49865027_load_reg_626(2),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(3),
      Q => p_lcssa49865027_load_reg_626(3),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(4),
      Q => p_lcssa49865027_load_reg_626(4),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(5),
      Q => p_lcssa49865027_load_reg_626(5),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(6),
      Q => p_lcssa49865027_load_reg_626(6),
      R => '0'
    );
\p_lcssa49865027_load_reg_626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49865027_fu_126(7),
      Q => p_lcssa49865027_load_reg_626(7),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(0),
      Q => p_lcssa49885029_fu_130(0),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(1),
      Q => p_lcssa49885029_fu_130(1),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(2),
      Q => p_lcssa49885029_fu_130(2),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(3),
      Q => p_lcssa49885029_fu_130(3),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(4),
      Q => p_lcssa49885029_fu_130(4),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(5),
      Q => p_lcssa49885029_fu_130(5),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(6),
      Q => p_lcssa49885029_fu_130(6),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(7),
      Q => p_lcssa49885029_fu_130(7),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(0),
      Q => p_lcssa49885029_load_reg_631(0),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(1),
      Q => p_lcssa49885029_load_reg_631(1),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(2),
      Q => p_lcssa49885029_load_reg_631(2),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(3),
      Q => p_lcssa49885029_load_reg_631(3),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(4),
      Q => p_lcssa49885029_load_reg_631(4),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(5),
      Q => p_lcssa49885029_load_reg_631(5),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(6),
      Q => p_lcssa49885029_load_reg_631(6),
      R => '0'
    );
\p_lcssa49885029_load_reg_631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49885029_fu_130(7),
      Q => p_lcssa49885029_load_reg_631(7),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(0),
      Q => p_lcssa49895031_fu_134(0),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(1),
      Q => p_lcssa49895031_fu_134(1),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(2),
      Q => p_lcssa49895031_fu_134(2),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(3),
      Q => p_lcssa49895031_fu_134(3),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(4),
      Q => p_lcssa49895031_fu_134(4),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(5),
      Q => p_lcssa49895031_fu_134(5),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(6),
      Q => p_lcssa49895031_fu_134(6),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(7),
      Q => p_lcssa49895031_fu_134(7),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(0),
      Q => p_lcssa49895031_load_reg_636(0),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(1),
      Q => p_lcssa49895031_load_reg_636(1),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(2),
      Q => p_lcssa49895031_load_reg_636(2),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(3),
      Q => p_lcssa49895031_load_reg_636(3),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(4),
      Q => p_lcssa49895031_load_reg_636(4),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(5),
      Q => p_lcssa49895031_load_reg_636(5),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(6),
      Q => p_lcssa49895031_load_reg_636(6),
      R => '0'
    );
\p_lcssa49895031_load_reg_636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa49895031_fu_134(7),
      Q => p_lcssa49895031_load_reg_636(7),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(0),
      Q => p_lcssa51455151_fu_138(0),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(1),
      Q => p_lcssa51455151_fu_138(1),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(2),
      Q => p_lcssa51455151_fu_138(2),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(3),
      Q => p_lcssa51455151_fu_138(3),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(4),
      Q => p_lcssa51455151_fu_138(4),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(5),
      Q => p_lcssa51455151_fu_138(5),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(6),
      Q => p_lcssa51455151_fu_138(6),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(7),
      Q => p_lcssa51455151_fu_138(7),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(0),
      Q => p_lcssa51455151_load_reg_641(0),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(1),
      Q => p_lcssa51455151_load_reg_641(1),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(2),
      Q => p_lcssa51455151_load_reg_641(2),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(3),
      Q => p_lcssa51455151_load_reg_641(3),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(4),
      Q => p_lcssa51455151_load_reg_641(4),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(5),
      Q => p_lcssa51455151_load_reg_641(5),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(6),
      Q => p_lcssa51455151_load_reg_641(6),
      R => '0'
    );
\p_lcssa51455151_load_reg_641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51455151_fu_138(7),
      Q => p_lcssa51455151_load_reg_641(7),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(0),
      Q => p_lcssa51465153_fu_142(0),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(1),
      Q => p_lcssa51465153_fu_142(1),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(2),
      Q => p_lcssa51465153_fu_142(2),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(3),
      Q => p_lcssa51465153_fu_142(3),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(4),
      Q => p_lcssa51465153_fu_142(4),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(5),
      Q => p_lcssa51465153_fu_142(5),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(6),
      Q => p_lcssa51465153_fu_142(6),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(7),
      Q => p_lcssa51465153_fu_142(7),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(0),
      Q => p_lcssa51465153_load_reg_646(0),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(1),
      Q => p_lcssa51465153_load_reg_646(1),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(2),
      Q => p_lcssa51465153_load_reg_646(2),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(3),
      Q => p_lcssa51465153_load_reg_646(3),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(4),
      Q => p_lcssa51465153_load_reg_646(4),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(5),
      Q => p_lcssa51465153_load_reg_646(5),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(6),
      Q => p_lcssa51465153_load_reg_646(6),
      R => '0'
    );
\p_lcssa51465153_load_reg_646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51465153_fu_142(7),
      Q => p_lcssa51465153_load_reg_646(7),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(0),
      Q => p_lcssa51475155_fu_146(0),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(1),
      Q => p_lcssa51475155_fu_146(1),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(2),
      Q => p_lcssa51475155_fu_146(2),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(3),
      Q => p_lcssa51475155_fu_146(3),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(4),
      Q => p_lcssa51475155_fu_146(4),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(5),
      Q => p_lcssa51475155_fu_146(5),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(6),
      Q => p_lcssa51475155_fu_146(6),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(7),
      Q => p_lcssa51475155_fu_146(7),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(0),
      Q => p_lcssa51475155_load_reg_651(0),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(1),
      Q => p_lcssa51475155_load_reg_651(1),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(2),
      Q => p_lcssa51475155_load_reg_651(2),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(3),
      Q => p_lcssa51475155_load_reg_651(3),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(4),
      Q => p_lcssa51475155_load_reg_651(4),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(5),
      Q => p_lcssa51475155_load_reg_651(5),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(6),
      Q => p_lcssa51475155_load_reg_651(6),
      R => '0'
    );
\p_lcssa51475155_load_reg_651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51475155_fu_146(7),
      Q => p_lcssa51475155_load_reg_651(7),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(0),
      Q => p_lcssa51485157_fu_150(0),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(1),
      Q => p_lcssa51485157_fu_150(1),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(2),
      Q => p_lcssa51485157_fu_150(2),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(3),
      Q => p_lcssa51485157_fu_150(3),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(4),
      Q => p_lcssa51485157_fu_150(4),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(5),
      Q => p_lcssa51485157_fu_150(5),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(6),
      Q => p_lcssa51485157_fu_150(6),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(7),
      Q => p_lcssa51485157_fu_150(7),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(0),
      Q => p_lcssa51485157_load_reg_656(0),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(1),
      Q => p_lcssa51485157_load_reg_656(1),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(2),
      Q => p_lcssa51485157_load_reg_656(2),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(3),
      Q => p_lcssa51485157_load_reg_656(3),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(4),
      Q => p_lcssa51485157_load_reg_656(4),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(5),
      Q => p_lcssa51485157_load_reg_656(5),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(6),
      Q => p_lcssa51485157_load_reg_656(6),
      R => '0'
    );
\p_lcssa51485157_load_reg_656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51485157_fu_150(7),
      Q => p_lcssa51485157_load_reg_656(7),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(0),
      Q => p_lcssa51495159_fu_154(0),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(1),
      Q => p_lcssa51495159_fu_154(1),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(2),
      Q => p_lcssa51495159_fu_154(2),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(3),
      Q => p_lcssa51495159_fu_154(3),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(4),
      Q => p_lcssa51495159_fu_154(4),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(5),
      Q => p_lcssa51495159_fu_154(5),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(6),
      Q => p_lcssa51495159_fu_154(6),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(7),
      Q => p_lcssa51495159_fu_154(7),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(0),
      Q => p_lcssa51495159_load_reg_661(0),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(1),
      Q => p_lcssa51495159_load_reg_661(1),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(2),
      Q => p_lcssa51495159_load_reg_661(2),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(3),
      Q => p_lcssa51495159_load_reg_661(3),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(4),
      Q => p_lcssa51495159_load_reg_661(4),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(5),
      Q => p_lcssa51495159_load_reg_661(5),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(6),
      Q => p_lcssa51495159_load_reg_661(6),
      R => '0'
    );
\p_lcssa51495159_load_reg_661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_lcssa51495159_fu_154(7),
      Q => p_lcssa51495159_load_reg_661(7),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555544400000"
    )
        port map (
      I0 => \^debayer_u0_ap_ready\,
      I1 => Debayer_U0_ap_start,
      I2 => start_for_ZipperRemoval_U0_full_n,
      I3 => start_once_reg_reg_2,
      I4 => start_for_DebayerRatBorBatR_U0_full_n,
      I5 => \^start_once_reg\,
      O => start_once_reg_i_1_n_5
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => start_once_reg_reg_2,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => Debayer_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
start_once_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      O => \^debayer_u0_ap_ready\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_5,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_0\
    );
sub_i_i_fu_136_p2_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loopWidth_reg_541_reg[15]_0\(1),
      O => S(0)
    );
\xor_reg_676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \xor_reg_676_reg[0]_0\(0),
      Q => xor_reg_676(0),
      R => '0'
    );
\xor_reg_676_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(10),
      Q => xor_reg_676(10),
      R => '0'
    );
\xor_reg_676_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(11),
      Q => xor_reg_676(11),
      R => '0'
    );
\xor_reg_676_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(12),
      Q => xor_reg_676(12),
      R => '0'
    );
\xor_reg_676_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(13),
      Q => xor_reg_676(13),
      R => '0'
    );
\xor_reg_676_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(14),
      Q => xor_reg_676(14),
      R => '0'
    );
\xor_reg_676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(1),
      Q => xor_reg_676(1),
      R => '0'
    );
\xor_reg_676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(2),
      Q => xor_reg_676(2),
      R => '0'
    );
\xor_reg_676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(3),
      Q => xor_reg_676(3),
      R => '0'
    );
\xor_reg_676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(4),
      Q => xor_reg_676(4),
      R => '0'
    );
\xor_reg_676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(5),
      Q => xor_reg_676(5),
      R => '0'
    );
\xor_reg_676_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(6),
      Q => xor_reg_676(6),
      R => '0'
    );
\xor_reg_676_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(7),
      Q => xor_reg_676(7),
      R => '0'
    );
\xor_reg_676_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(8),
      Q => xor_reg_676(8),
      R => '0'
    );
\xor_reg_676_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(9),
      Q => xor_reg_676(9),
      R => '0'
    );
\y_7_reg_557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(0),
      Q => \^y_7_reg_557_reg[0]_0\(0),
      R => '0'
    );
\y_7_reg_557_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(10),
      Q => \y_7_reg_557_reg_n_5_[10]\,
      R => '0'
    );
\y_7_reg_557_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(11),
      Q => \y_7_reg_557_reg_n_5_[11]\,
      R => '0'
    );
\y_7_reg_557_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(12),
      Q => \y_7_reg_557_reg_n_5_[12]\,
      R => '0'
    );
\y_7_reg_557_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(13),
      Q => \y_7_reg_557_reg_n_5_[13]\,
      R => '0'
    );
\y_7_reg_557_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(14),
      Q => \y_7_reg_557_reg_n_5_[14]\,
      R => '0'
    );
\y_7_reg_557_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(15),
      Q => \y_7_reg_557_reg_n_5_[15]\,
      R => '0'
    );
\y_7_reg_557_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(16),
      Q => \y_7_reg_557_reg_n_5_[16]\,
      R => '0'
    );
\y_7_reg_557_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(1),
      Q => \y_7_reg_557_reg_n_5_[1]\,
      R => '0'
    );
\y_7_reg_557_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(2),
      Q => \y_7_reg_557_reg_n_5_[2]\,
      R => '0'
    );
\y_7_reg_557_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(3),
      Q => \y_7_reg_557_reg_n_5_[3]\,
      R => '0'
    );
\y_7_reg_557_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(4),
      Q => \y_7_reg_557_reg_n_5_[4]\,
      R => '0'
    );
\y_7_reg_557_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(5),
      Q => \y_7_reg_557_reg_n_5_[5]\,
      R => '0'
    );
\y_7_reg_557_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(6),
      Q => \y_7_reg_557_reg_n_5_[6]\,
      R => '0'
    );
\y_7_reg_557_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(7),
      Q => \y_7_reg_557_reg_n_5_[7]\,
      R => '0'
    );
\y_7_reg_557_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(8),
      Q => \y_7_reg_557_reg_n_5_[8]\,
      R => '0'
    );
\y_7_reg_557_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => y_fu_74_reg(9),
      Q => \y_7_reg_557_reg_n_5_[9]\,
      R => '0'
    );
\y_fu_74[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_74_reg(0),
      O => \y_fu_74[0]_i_2_n_5\
    );
\y_fu_74_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_20\,
      Q => y_fu_74_reg(0),
      R => \^push_1\
    );
\y_fu_74_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \y_fu_74_reg[0]_i_1_n_5\,
      CO(6) => \y_fu_74_reg[0]_i_1_n_6\,
      CO(5) => \y_fu_74_reg[0]_i_1_n_7\,
      CO(4) => \y_fu_74_reg[0]_i_1_n_8\,
      CO(3) => \y_fu_74_reg[0]_i_1_n_9\,
      CO(2) => \y_fu_74_reg[0]_i_1_n_10\,
      CO(1) => \y_fu_74_reg[0]_i_1_n_11\,
      CO(0) => \y_fu_74_reg[0]_i_1_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7) => \y_fu_74_reg[0]_i_1_n_13\,
      O(6) => \y_fu_74_reg[0]_i_1_n_14\,
      O(5) => \y_fu_74_reg[0]_i_1_n_15\,
      O(4) => \y_fu_74_reg[0]_i_1_n_16\,
      O(3) => \y_fu_74_reg[0]_i_1_n_17\,
      O(2) => \y_fu_74_reg[0]_i_1_n_18\,
      O(1) => \y_fu_74_reg[0]_i_1_n_19\,
      O(0) => \y_fu_74_reg[0]_i_1_n_20\,
      S(7 downto 1) => y_fu_74_reg(7 downto 1),
      S(0) => \y_fu_74[0]_i_2_n_5\
    );
\y_fu_74_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_18\,
      Q => y_fu_74_reg(10),
      R => \^push_1\
    );
\y_fu_74_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_17\,
      Q => y_fu_74_reg(11),
      R => \^push_1\
    );
\y_fu_74_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_16\,
      Q => y_fu_74_reg(12),
      R => \^push_1\
    );
\y_fu_74_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_15\,
      Q => y_fu_74_reg(13),
      R => \^push_1\
    );
\y_fu_74_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_14\,
      Q => y_fu_74_reg(14),
      R => \^push_1\
    );
\y_fu_74_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_13\,
      Q => y_fu_74_reg(15),
      R => \^push_1\
    );
\y_fu_74_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[16]_i_1_n_20\,
      Q => y_fu_74_reg(16),
      R => \^push_1\
    );
\y_fu_74_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_74_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \y_fu_74_reg[16]_i_1_n_20\,
      S(7 downto 1) => B"0000000",
      S(0) => y_fu_74_reg(16)
    );
\y_fu_74_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_19\,
      Q => y_fu_74_reg(1),
      R => \^push_1\
    );
\y_fu_74_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_18\,
      Q => y_fu_74_reg(2),
      R => \^push_1\
    );
\y_fu_74_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_17\,
      Q => y_fu_74_reg(3),
      R => \^push_1\
    );
\y_fu_74_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_16\,
      Q => y_fu_74_reg(4),
      R => \^push_1\
    );
\y_fu_74_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_15\,
      Q => y_fu_74_reg(5),
      R => \^push_1\
    );
\y_fu_74_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_14\,
      Q => y_fu_74_reg(6),
      R => \^push_1\
    );
\y_fu_74_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_13\,
      Q => y_fu_74_reg(7),
      R => \^push_1\
    );
\y_fu_74_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_20\,
      Q => y_fu_74_reg(8),
      R => \^push_1\
    );
\y_fu_74_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_74_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \y_fu_74_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_74_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_74_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_74_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_74_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_74_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_74_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_74_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \y_fu_74_reg[8]_i_1_n_13\,
      O(6) => \y_fu_74_reg[8]_i_1_n_14\,
      O(5) => \y_fu_74_reg[8]_i_1_n_15\,
      O(4) => \y_fu_74_reg[8]_i_1_n_16\,
      O(3) => \y_fu_74_reg[8]_i_1_n_17\,
      O(2) => \y_fu_74_reg[8]_i_1_n_18\,
      O(1) => \y_fu_74_reg[8]_i_1_n_19\,
      O(0) => \y_fu_74_reg[8]_i_1_n_20\,
      S(7 downto 0) => y_fu_74_reg(15 downto 8)
    );
\y_fu_74_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_19\,
      Q => y_fu_74_reg(9),
      R => \^push_1\
    );
\zext_ln274_reg_531_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(0),
      Q => zext_ln274_reg_531(0),
      R => '0'
    );
\zext_ln274_reg_531_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(10),
      Q => zext_ln274_reg_531(10),
      R => '0'
    );
\zext_ln274_reg_531_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(11),
      Q => zext_ln274_reg_531(11),
      R => '0'
    );
\zext_ln274_reg_531_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(12),
      Q => zext_ln274_reg_531(12),
      R => '0'
    );
\zext_ln274_reg_531_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(13),
      Q => zext_ln274_reg_531(13),
      R => '0'
    );
\zext_ln274_reg_531_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(14),
      Q => zext_ln274_reg_531(14),
      R => '0'
    );
\zext_ln274_reg_531_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(15),
      Q => zext_ln274_reg_531(15),
      R => '0'
    );
\zext_ln274_reg_531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(1),
      Q => zext_ln274_reg_531(1),
      R => '0'
    );
\zext_ln274_reg_531_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(2),
      Q => zext_ln274_reg_531(2),
      R => '0'
    );
\zext_ln274_reg_531_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(3),
      Q => zext_ln274_reg_531(3),
      R => '0'
    );
\zext_ln274_reg_531_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(4),
      Q => zext_ln274_reg_531(4),
      R => '0'
    );
\zext_ln274_reg_531_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(5),
      Q => zext_ln274_reg_531(5),
      R => '0'
    );
\zext_ln274_reg_531_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(6),
      Q => zext_ln274_reg_531(6),
      R => '0'
    );
\zext_ln274_reg_531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(7),
      Q => zext_ln274_reg_531(7),
      R => '0'
    );
\zext_ln274_reg_531_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(8),
      Q => zext_ln274_reg_531(8),
      R => '0'
    );
\zext_ln274_reg_531_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_1\,
      D => \zext_ln274_reg_531_reg[15]_0\(9),
      Q => zext_ln274_reg_531(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Debayer is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Debayer_U0_imgRgb_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cmp170_reg_686 : out STD_LOGIC;
    cmp84_reg_666 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : out STD_LOGIC;
    \y_fu_64_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Debayer_U0_ap_ready : out STD_LOGIC;
    \loopHeight_reg_536_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pop__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp59_i_reg_465_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bayer_phase_assign_channel_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    \loopWidth_reg_541_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    imgBayer_empty_n : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopWidth_reg_446_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopHeight_reg_377_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopWidth_reg_382_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \zext_ln274_reg_531_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Debayer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Debayer is
  signal DebayerG_U0_imgG_din : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal DebayerG_U0_n_21 : STD_LOGIC;
  signal DebayerG_U0_n_24 : STD_LOGIC;
  signal DebayerG_U0_n_25 : STD_LOGIC;
  signal DebayerG_U0_n_26 : STD_LOGIC;
  signal DebayerG_U0_n_27 : STD_LOGIC;
  signal DebayerG_U0_n_28 : STD_LOGIC;
  signal DebayerG_U0_n_29 : STD_LOGIC;
  signal DebayerG_U0_n_30 : STD_LOGIC;
  signal DebayerG_U0_n_31 : STD_LOGIC;
  signal DebayerG_U0_n_32 : STD_LOGIC;
  signal DebayerG_U0_n_33 : STD_LOGIC;
  signal DebayerG_U0_n_34 : STD_LOGIC;
  signal DebayerG_U0_n_35 : STD_LOGIC;
  signal DebayerG_U0_n_36 : STD_LOGIC;
  signal DebayerG_U0_n_37 : STD_LOGIC;
  signal DebayerG_U0_n_38 : STD_LOGIC;
  signal DebayerG_U0_n_39 : STD_LOGIC;
  signal DebayerG_U0_n_43 : STD_LOGIC;
  signal DebayerG_U0_n_44 : STD_LOGIC;
  signal DebayerG_U0_n_46 : STD_LOGIC;
  signal DebayerRandBatG_U0_ap_start : STD_LOGIC;
  signal DebayerRandBatG_U0_bayerPhase_c_read : STD_LOGIC;
  signal DebayerRandBatG_U0_n_39 : STD_LOGIC;
  signal DebayerRandBatG_U0_n_71 : STD_LOGIC;
  signal DebayerRandBatG_U0_n_74 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_ap_start : STD_LOGIC;
  signal DebayerRatBorBatR_U0_bayerPhase_c_write : STD_LOGIC;
  signal DebayerRatBorBatR_U0_imgRB_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal DebayerRatBorBatR_U0_n_44 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_45 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_70 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_73 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_74 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_75 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal and226_cast_fu_377_p1 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bayerPhase_c1_U_n_10 : STD_LOGIC;
  signal bayerPhase_c1_U_n_11 : STD_LOGIC;
  signal bayerPhase_c1_U_n_12 : STD_LOGIC;
  signal bayerPhase_c1_U_n_13 : STD_LOGIC;
  signal bayerPhase_c1_U_n_14 : STD_LOGIC;
  signal bayerPhase_c1_U_n_15 : STD_LOGIC;
  signal bayerPhase_c1_U_n_16 : STD_LOGIC;
  signal bayerPhase_c1_U_n_17 : STD_LOGIC;
  signal bayerPhase_c1_U_n_18 : STD_LOGIC;
  signal bayerPhase_c1_U_n_19 : STD_LOGIC;
  signal bayerPhase_c1_U_n_5 : STD_LOGIC;
  signal bayerPhase_c1_U_n_6 : STD_LOGIC;
  signal bayerPhase_c1_U_n_7 : STD_LOGIC;
  signal bayerPhase_c1_U_n_8 : STD_LOGIC;
  signal bayerPhase_c1_U_n_9 : STD_LOGIC;
  signal bayerPhase_c1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayerPhase_c1_empty_n : STD_LOGIC;
  signal bayerPhase_c1_full_n : STD_LOGIC;
  signal bayerPhase_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayerPhase_c_empty_n : STD_LOGIC;
  signal bayerPhase_c_full_n : STD_LOGIC;
  signal cmp59_i_reg_545 : STD_LOGIC;
  signal cmp689_fu_387_p2 : STD_LOGIC;
  signal \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_condition_314__0\ : STD_LOGIC;
  signal \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgG_U_n_56 : STD_LOGIC;
  signal imgG_U_n_57 : STD_LOGIC;
  signal imgG_U_n_58 : STD_LOGIC;
  signal imgG_U_n_59 : STD_LOGIC;
  signal imgG_U_n_60 : STD_LOGIC;
  signal imgG_U_n_61 : STD_LOGIC;
  signal imgG_U_n_62 : STD_LOGIC;
  signal imgG_U_n_63 : STD_LOGIC;
  signal imgG_U_n_64 : STD_LOGIC;
  signal imgG_U_n_65 : STD_LOGIC;
  signal imgG_U_n_66 : STD_LOGIC;
  signal imgG_U_n_67 : STD_LOGIC;
  signal imgG_U_n_68 : STD_LOGIC;
  signal imgG_U_n_69 : STD_LOGIC;
  signal imgG_U_n_7 : STD_LOGIC;
  signal imgG_U_n_70 : STD_LOGIC;
  signal imgG_U_n_71 : STD_LOGIC;
  signal imgG_U_n_72 : STD_LOGIC;
  signal imgG_U_n_73 : STD_LOGIC;
  signal imgG_U_n_74 : STD_LOGIC;
  signal imgG_U_n_75 : STD_LOGIC;
  signal imgG_U_n_76 : STD_LOGIC;
  signal imgG_U_n_77 : STD_LOGIC;
  signal imgG_U_n_78 : STD_LOGIC;
  signal imgG_U_n_79 : STD_LOGIC;
  signal imgG_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgG_empty_n : STD_LOGIC;
  signal imgG_full_n : STD_LOGIC;
  signal imgRB_U_n_10 : STD_LOGIC;
  signal imgRB_U_n_11 : STD_LOGIC;
  signal imgRB_U_n_12 : STD_LOGIC;
  signal imgRB_U_n_13 : STD_LOGIC;
  signal imgRB_U_n_14 : STD_LOGIC;
  signal imgRB_U_n_15 : STD_LOGIC;
  signal imgRB_U_n_16 : STD_LOGIC;
  signal imgRB_U_n_17 : STD_LOGIC;
  signal imgRB_U_n_18 : STD_LOGIC;
  signal imgRB_U_n_19 : STD_LOGIC;
  signal imgRB_U_n_20 : STD_LOGIC;
  signal imgRB_U_n_21 : STD_LOGIC;
  signal imgRB_U_n_22 : STD_LOGIC;
  signal imgRB_U_n_23 : STD_LOGIC;
  signal imgRB_U_n_24 : STD_LOGIC;
  signal imgRB_U_n_25 : STD_LOGIC;
  signal imgRB_U_n_26 : STD_LOGIC;
  signal imgRB_U_n_27 : STD_LOGIC;
  signal imgRB_U_n_28 : STD_LOGIC;
  signal imgRB_U_n_29 : STD_LOGIC;
  signal imgRB_U_n_30 : STD_LOGIC;
  signal imgRB_U_n_31 : STD_LOGIC;
  signal imgRB_U_n_32 : STD_LOGIC;
  signal imgRB_U_n_33 : STD_LOGIC;
  signal imgRB_U_n_34 : STD_LOGIC;
  signal imgRB_U_n_35 : STD_LOGIC;
  signal imgRB_U_n_36 : STD_LOGIC;
  signal imgRB_U_n_37 : STD_LOGIC;
  signal imgRB_U_n_38 : STD_LOGIC;
  signal imgRB_U_n_39 : STD_LOGIC;
  signal imgRB_U_n_40 : STD_LOGIC;
  signal imgRB_U_n_41 : STD_LOGIC;
  signal imgRB_U_n_42 : STD_LOGIC;
  signal imgRB_U_n_43 : STD_LOGIC;
  signal imgRB_U_n_44 : STD_LOGIC;
  signal imgRB_U_n_45 : STD_LOGIC;
  signal imgRB_U_n_46 : STD_LOGIC;
  signal imgRB_U_n_47 : STD_LOGIC;
  signal imgRB_U_n_48 : STD_LOGIC;
  signal imgRB_U_n_49 : STD_LOGIC;
  signal imgRB_U_n_50 : STD_LOGIC;
  signal imgRB_U_n_51 : STD_LOGIC;
  signal imgRB_U_n_52 : STD_LOGIC;
  signal imgRB_U_n_53 : STD_LOGIC;
  signal imgRB_U_n_54 : STD_LOGIC;
  signal imgRB_U_n_55 : STD_LOGIC;
  signal imgRB_U_n_56 : STD_LOGIC;
  signal imgRB_U_n_57 : STD_LOGIC;
  signal imgRB_U_n_58 : STD_LOGIC;
  signal imgRB_U_n_59 : STD_LOGIC;
  signal imgRB_U_n_60 : STD_LOGIC;
  signal imgRB_U_n_61 : STD_LOGIC;
  signal imgRB_U_n_62 : STD_LOGIC;
  signal imgRB_U_n_63 : STD_LOGIC;
  signal imgRB_U_n_64 : STD_LOGIC;
  signal imgRB_U_n_65 : STD_LOGIC;
  signal imgRB_U_n_66 : STD_LOGIC;
  signal imgRB_U_n_67 : STD_LOGIC;
  signal imgRB_U_n_68 : STD_LOGIC;
  signal imgRB_U_n_69 : STD_LOGIC;
  signal imgRB_U_n_7 : STD_LOGIC;
  signal imgRB_U_n_70 : STD_LOGIC;
  signal imgRB_U_n_71 : STD_LOGIC;
  signal imgRB_U_n_72 : STD_LOGIC;
  signal imgRB_U_n_73 : STD_LOGIC;
  signal imgRB_U_n_74 : STD_LOGIC;
  signal imgRB_U_n_75 : STD_LOGIC;
  signal imgRB_U_n_76 : STD_LOGIC;
  signal imgRB_U_n_77 : STD_LOGIC;
  signal imgRB_U_n_78 : STD_LOGIC;
  signal imgRB_U_n_79 : STD_LOGIC;
  signal imgRB_U_n_8 : STD_LOGIC;
  signal imgRB_U_n_9 : STD_LOGIC;
  signal imgRB_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgRB_empty_n : STD_LOGIC;
  signal imgRB_full_n : STD_LOGIC;
  signal p_6_in_3 : STD_LOGIC;
  signal p_6_in_6 : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in_4 : STD_LOGIC;
  signal p_9_in_5 : STD_LOGIC;
  signal p_9_in_8 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_7 : STD_LOGIC;
  signal push_9 : STD_LOGIC;
  signal start_for_DebayerRandBatG_U0_U_n_7 : STD_LOGIC;
  signal start_for_DebayerRandBatG_U0_U_n_8 : STD_LOGIC;
  signal start_for_DebayerRandBatG_U0_full_n : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_10 : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal xor_fu_381_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
DebayerG_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG
     port map (
      CO(0) => \loopHeight_reg_536_reg[16]\(0),
      D(14) => bayerPhase_c1_U_n_5,
      D(13) => bayerPhase_c1_U_n_6,
      D(12) => bayerPhase_c1_U_n_7,
      D(11) => bayerPhase_c1_U_n_8,
      D(10) => bayerPhase_c1_U_n_9,
      D(9) => bayerPhase_c1_U_n_10,
      D(8) => bayerPhase_c1_U_n_11,
      D(7) => bayerPhase_c1_U_n_12,
      D(6) => bayerPhase_c1_U_n_13,
      D(5) => bayerPhase_c1_U_n_14,
      D(4) => bayerPhase_c1_U_n_15,
      D(3) => bayerPhase_c1_U_n_16,
      D(2) => bayerPhase_c1_U_n_17,
      D(1) => bayerPhase_c1_U_n_18,
      D(0) => bayerPhase_c1_U_n_19,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => DebayerG_U0_n_44,
      Q(0) => \ap_CS_fsm_reg[1]\(0),
      S(0) => S(0),
      \ap_CS_fsm_reg[1]_0\ => DebayerG_U0_n_21,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      bayerPhase_c1_empty_n => bayerPhase_c1_empty_n,
      bayerPhase_c1_full_n => bayerPhase_c1_full_n,
      \cmp170_reg_686_reg[0]_0\ => cmp170_reg_686,
      cmp689_fu_387_p2 => cmp689_fu_387_p2,
      \cmp84_reg_666_reg[0]_0\ => cmp84_reg_666,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]\ => DebayerG_U0_n_24,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0\ => DebayerG_U0_n_25,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1\ => DebayerG_U0_n_26,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10\ => DebayerG_U0_n_35,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11\ => DebayerG_U0_n_36,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12\ => DebayerG_U0_n_37,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13\ => DebayerG_U0_n_38,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14\ => DebayerG_U0_n_39,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2\ => DebayerG_U0_n_27,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3\ => DebayerG_U0_n_28,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4\ => DebayerG_U0_n_29,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5\ => DebayerG_U0_n_30,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6\ => DebayerG_U0_n_31,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7\ => DebayerG_U0_n_32,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8\ => DebayerG_U0_n_33,
      \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9\ => DebayerG_U0_n_34,
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      int_ap_idle_reg(0) => DebayerRandBatG_U0_n_39,
      int_ap_idle_reg_0(0) => DebayerRatBorBatR_U0_n_45,
      int_ap_idle_reg_1 => start_for_DebayerRandBatG_U0_U_n_7,
      \loopWidth_reg_541_reg[15]_0\(15 downto 0) => \loopWidth_reg_541_reg[15]\(15 downto 0),
      \mOutPtr_reg[1]\ => DebayerRatBorBatR_U0_n_70,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      \pop__0\ => \pop__0\,
      push => push_2,
      push_0 => push_0,
      push_1 => push_1,
      ram_reg_bram_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_0_4 => ram_reg_bram_0_4,
      ram_reg_bram_0_5 => ram_reg_bram_0_5,
      ram_reg_bram_0_6 => ram_reg_bram_0_6,
      ram_reg_bram_0_7 => ram_reg_bram_0_7,
      \select_ln510_reg_4223_reg[7]\(7 downto 0) => DebayerG_U0_imgG_din(15 downto 8),
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => DebayerG_U0_n_43,
      start_once_reg_reg_1(0) => DebayerG_U0_n_46,
      start_once_reg_reg_2 => \^start_once_reg_reg_0\,
      \xor_reg_676_reg[0]_0\(0) => xor_fu_381_p2(0),
      \y_7_reg_557_reg[0]_0\(0) => and226_cast_fu_377_p1,
      \zext_ln274_reg_531_reg[15]_0\(15 downto 0) => \zext_ln274_reg_531_reg[15]\(15 downto 0)
    );
DebayerRandBatG_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG
     port map (
      D(7) => imgRB_U_n_72,
      D(6) => imgRB_U_n_73,
      D(5) => imgRB_U_n_74,
      D(4) => imgRB_U_n_75,
      D(3) => imgRB_U_n_76,
      D(2) => imgRB_U_n_77,
      D(1) => imgRB_U_n_78,
      D(0) => imgRB_U_n_79,
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRandBatG_U0_bayerPhase_c_read => DebayerRandBatG_U0_bayerPhase_c_read,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      Debayer_U0_imgRgb_din(15 downto 0) => Debayer_U0_imgRgb_din(23 downto 8),
      E(0) => DebayerRandBatG_U0_n_71,
      Q(7 downto 0) => Debayer_U0_imgRgb_din(7 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => DebayerRandBatG_U0_n_39,
      \ap_CS_fsm_reg[1]_0\(0) => DebayerRandBatG_U0_n_74,
      ap_clk => ap_clk,
      \ap_condition_314__0\ => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_condition_314__0\,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      bayerPhase_c_dout(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      \cmp59_i_reg_465_reg[0]_0\(0) => \cmp59_i_reg_465_reg[0]\(0),
      d0(23 downto 0) => imgRB_dout(23 downto 0),
      \icmp_ln891_reg_1978_reg[0]\(11 downto 0) => \loopWidth_reg_541_reg[15]\(11 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \loopHeight_reg_377_reg[11]_0\(11 downto 1) => \loopHeight_reg_377_reg[11]\(10 downto 0),
      \loopHeight_reg_377_reg[11]_0\(0) => D(0),
      \loopWidth_reg_382_reg[11]_0\(11 downto 1) => \loopWidth_reg_382_reg[11]\(10 downto 0),
      \loopWidth_reg_382_reg[11]_0\(0) => \loopWidth_reg_446_reg[11]\(0),
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(7) => imgRB_U_n_64,
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(6) => imgRB_U_n_65,
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(5) => imgRB_U_n_66,
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(4) => imgRB_U_n_67,
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(3) => imgRB_U_n_68,
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(2) => imgRB_U_n_69,
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(1) => imgRB_U_n_70,
      \p_0_0_01183_21752_ph_i_reg_367_reg[7]\(0) => imgRB_U_n_71,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(7) => imgRB_U_n_7,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(6) => imgRB_U_n_8,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(5) => imgRB_U_n_9,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(4) => imgRB_U_n_10,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(3) => imgRB_U_n_11,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(2) => imgRB_U_n_12,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(1) => imgRB_U_n_13,
      \p_0_0_01185_21748_ph_i_reg_387_reg[7]\(0) => imgRB_U_n_14,
      p_6_in => p_6_in_6,
      p_6_in_1 => p_6_in_3,
      p_9_in => p_9_in_5,
      p_9_in_0 => p_9_in_4,
      push => push,
      push_2 => push_9,
      q1(23 downto 0) => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1\(23 downto 0),
      ram_reg_bram_1 => imgRB_U_n_63,
      ram_reg_bram_2(23) => imgRB_U_n_15,
      ram_reg_bram_2(22) => imgRB_U_n_16,
      ram_reg_bram_2(21) => imgRB_U_n_17,
      ram_reg_bram_2(20) => imgRB_U_n_18,
      ram_reg_bram_2(19) => imgRB_U_n_19,
      ram_reg_bram_2(18) => imgRB_U_n_20,
      ram_reg_bram_2(17) => imgRB_U_n_21,
      ram_reg_bram_2(16) => imgRB_U_n_22,
      ram_reg_bram_2(15) => imgRB_U_n_23,
      ram_reg_bram_2(14) => imgRB_U_n_24,
      ram_reg_bram_2(13) => imgRB_U_n_25,
      ram_reg_bram_2(12) => imgRB_U_n_26,
      ram_reg_bram_2(11) => imgRB_U_n_27,
      ram_reg_bram_2(10) => imgRB_U_n_28,
      ram_reg_bram_2(9) => imgRB_U_n_29,
      ram_reg_bram_2(8) => imgRB_U_n_30,
      ram_reg_bram_2(7) => imgRB_U_n_31,
      ram_reg_bram_2(6) => imgRB_U_n_32,
      ram_reg_bram_2(5) => imgRB_U_n_33,
      ram_reg_bram_2(4) => imgRB_U_n_34,
      ram_reg_bram_2(3) => imgRB_U_n_35,
      ram_reg_bram_2(2) => imgRB_U_n_36,
      ram_reg_bram_2(1) => imgRB_U_n_37,
      ram_reg_bram_2(0) => imgRB_U_n_38,
      ram_reg_bram_2_0(23) => imgRB_U_n_39,
      ram_reg_bram_2_0(22) => imgRB_U_n_40,
      ram_reg_bram_2_0(21) => imgRB_U_n_41,
      ram_reg_bram_2_0(20) => imgRB_U_n_42,
      ram_reg_bram_2_0(19) => imgRB_U_n_43,
      ram_reg_bram_2_0(18) => imgRB_U_n_44,
      ram_reg_bram_2_0(17) => imgRB_U_n_45,
      ram_reg_bram_2_0(16) => imgRB_U_n_46,
      ram_reg_bram_2_0(15) => imgRB_U_n_47,
      ram_reg_bram_2_0(14) => imgRB_U_n_48,
      ram_reg_bram_2_0(13) => imgRB_U_n_49,
      ram_reg_bram_2_0(12) => imgRB_U_n_50,
      ram_reg_bram_2_0(11) => imgRB_U_n_51,
      ram_reg_bram_2_0(10) => imgRB_U_n_52,
      ram_reg_bram_2_0(9) => imgRB_U_n_53,
      ram_reg_bram_2_0(8) => imgRB_U_n_54,
      ram_reg_bram_2_0(7) => imgRB_U_n_55,
      ram_reg_bram_2_0(6) => imgRB_U_n_56,
      ram_reg_bram_2_0(5) => imgRB_U_n_57,
      ram_reg_bram_2_0(4) => imgRB_U_n_58,
      ram_reg_bram_2_0(3) => imgRB_U_n_59,
      ram_reg_bram_2_0(2) => imgRB_U_n_60,
      ram_reg_bram_2_0(1) => imgRB_U_n_61,
      ram_reg_bram_2_0(0) => imgRB_U_n_62,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_once_reg => start_once_reg_10,
      \y_fu_64_reg[11]_0\(11 downto 0) => \y_fu_64_reg[11]\(11 downto 0)
    );
DebayerRatBorBatR_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR
     port map (
      \CH_reg_2344_reg[7]\(23 downto 0) => DebayerRatBorBatR_U0_imgRB_din(23 downto 0),
      CO(0) => CO(0),
      D(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      E(0) => push_9,
      Q(11 downto 0) => Q(11 downto 0),
      \SRL_SIG_reg[0]_0\(23 downto 0) => \SRL_SIG_reg[0]_0\(23 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => DebayerRatBorBatR_U0_n_45,
      \ap_CS_fsm_reg[0]_1\ => start_for_DebayerRandBatG_U0_U_n_7,
      \ap_CS_fsm_reg[1]_0\ => DebayerRatBorBatR_U0_n_70,
      \ap_CS_fsm_reg[3]_0\ => DebayerRatBorBatR_U0_n_74,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      bayerPhase_c1_empty_n => bayerPhase_c1_empty_n,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      empty_n_reg(0) => DebayerRatBorBatR_U0_n_73,
      full_n_reg => DebayerRatBorBatR_U0_n_75,
      \icmp_ln643_reg_2162_reg[0]\ => DebayerRatBorBatR_U0_n_44,
      \icmp_ln643_reg_2162_reg[0]_0\(11 downto 0) => \loopWidth_reg_541_reg[15]\(11 downto 0),
      imgG_dout(23 downto 0) => imgG_dout(23 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \loopHeight_reg_441_reg[11]_0\(11 downto 0) => D(11 downto 0),
      \loopWidth_reg_446_reg[11]_0\(11 downto 0) => \loopWidth_reg_446_reg[11]\(11 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[0]\ => imgG_U_n_7,
      \p_0_0_0948_21422_i_fu_282_reg[1]\ => imgG_U_n_57,
      \p_0_0_0948_21422_i_fu_282_reg[2]\ => imgG_U_n_58,
      \p_0_0_0948_21422_i_fu_282_reg[3]\ => imgG_U_n_59,
      \p_0_0_0948_21422_i_fu_282_reg[4]\ => imgG_U_n_60,
      \p_0_0_0948_21422_i_fu_282_reg[5]\ => imgG_U_n_61,
      \p_0_0_0948_21422_i_fu_282_reg[6]\ => imgG_U_n_62,
      \p_0_0_0948_21422_i_fu_282_reg[7]\ => imgG_U_n_63,
      \p_0_0_0949_21419_i_fu_278_reg[0]\ => imgG_U_n_72,
      \p_0_0_0949_21419_i_fu_278_reg[1]\ => imgG_U_n_73,
      \p_0_0_0949_21419_i_fu_278_reg[2]\ => imgG_U_n_74,
      \p_0_0_0949_21419_i_fu_278_reg[3]\ => imgG_U_n_75,
      \p_0_0_0949_21419_i_fu_278_reg[4]\ => imgG_U_n_76,
      \p_0_0_0949_21419_i_fu_278_reg[5]\ => imgG_U_n_77,
      \p_0_0_0949_21419_i_fu_278_reg[6]\ => imgG_U_n_78,
      \p_0_0_0949_21419_i_fu_278_reg[7]\ => imgG_U_n_79,
      \p_0_0_0950_21416_i_fu_274_reg[0]\ => imgG_U_n_64,
      \p_0_0_0950_21416_i_fu_274_reg[1]\ => imgG_U_n_65,
      \p_0_0_0950_21416_i_fu_274_reg[2]\ => imgG_U_n_66,
      \p_0_0_0950_21416_i_fu_274_reg[3]\ => imgG_U_n_67,
      \p_0_0_0950_21416_i_fu_274_reg[4]\ => imgG_U_n_68,
      \p_0_0_0950_21416_i_fu_274_reg[5]\ => imgG_U_n_69,
      \p_0_0_0950_21416_i_fu_274_reg[6]\ => imgG_U_n_70,
      \p_0_0_0950_21416_i_fu_274_reg[7]\ => imgG_U_n_71,
      p_9_in => p_9_in_8,
      push => push_7,
      push_0 => push_2,
      q1(23 downto 0) => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\(23 downto 0),
      ram_reg_bram_1 => imgG_U_n_56,
      ram_reg_bram_2(23 downto 0) => \SRL_SIG_reg[1]_1\(23 downto 0),
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_once_reg => start_once_reg_10
    );
bayerPhase_c1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S
     port map (
      D(14) => bayerPhase_c1_U_n_5,
      D(13) => bayerPhase_c1_U_n_6,
      D(12) => bayerPhase_c1_U_n_7,
      D(11) => bayerPhase_c1_U_n_8,
      D(10) => bayerPhase_c1_U_n_9,
      D(9) => bayerPhase_c1_U_n_10,
      D(8) => bayerPhase_c1_U_n_11,
      D(7) => bayerPhase_c1_U_n_12,
      D(6) => bayerPhase_c1_U_n_13,
      D(5) => bayerPhase_c1_U_n_14,
      D(4) => bayerPhase_c1_U_n_15,
      D(3) => bayerPhase_c1_U_n_16,
      D(2) => bayerPhase_c1_U_n_17,
      D(1) => bayerPhase_c1_U_n_18,
      D(0) => bayerPhase_c1_U_n_19,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      E(0) => DebayerG_U0_n_44,
      \SRL_SIG_reg[0][1]\(0) => xor_fu_381_p2(0),
      \SRL_SIG_reg[1][15]\(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      ap_clk => ap_clk,
      bayerPhase_c1_empty_n => bayerPhase_c1_empty_n,
      bayerPhase_c1_full_n => bayerPhase_c1_full_n,
      bayer_phase_assign_channel_dout(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      cmp689_fu_387_p2 => cmp689_fu_387_p2,
      full_n_reg_0 => \^ap_rst_n_inv\,
      full_n_reg_1 => DebayerRatBorBatR_U0_n_75,
      push => push_1,
      \xor_reg_676_reg[0]\(0) => and226_cast_fu_377_p1
    );
bayerPhase_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4
     port map (
      D(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRandBatG_U0_bayerPhase_c_read => DebayerRandBatG_U0_bayerPhase_c_read,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      \addr_reg[0]_0\(0) => DebayerRandBatG_U0_n_39,
      ap_clk => ap_clk,
      bayerPhase_c_dout(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      full_n_reg_0 => \^ap_rst_n_inv\,
      full_n_reg_1 => start_for_DebayerRandBatG_U0_U_n_8,
      push => push_7
    );
imgG_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S
     port map (
      D(7 downto 0) => DebayerG_U0_imgG_din(15 downto 8),
      E(0) => DebayerRatBorBatR_U0_n_73,
      Q(23 downto 0) => \SRL_SIG_reg[1]_1\(23 downto 0),
      \SRL_SIG_reg[0][0]\ => DebayerG_U0_n_39,
      \SRL_SIG_reg[0][16]\ => DebayerG_U0_n_31,
      \SRL_SIG_reg[0][17]\ => DebayerG_U0_n_30,
      \SRL_SIG_reg[0][18]\ => DebayerG_U0_n_29,
      \SRL_SIG_reg[0][19]\ => DebayerG_U0_n_28,
      \SRL_SIG_reg[0][1]\ => DebayerG_U0_n_38,
      \SRL_SIG_reg[0][20]\ => DebayerG_U0_n_27,
      \SRL_SIG_reg[0][21]\ => DebayerG_U0_n_26,
      \SRL_SIG_reg[0][22]\ => DebayerG_U0_n_25,
      \SRL_SIG_reg[0][23]\ => DebayerG_U0_n_24,
      \SRL_SIG_reg[0][2]\ => DebayerG_U0_n_37,
      \SRL_SIG_reg[0][3]\ => DebayerG_U0_n_36,
      \SRL_SIG_reg[0][4]\ => DebayerG_U0_n_35,
      \SRL_SIG_reg[0][5]\ => DebayerG_U0_n_34,
      \SRL_SIG_reg[0][6]\ => DebayerG_U0_n_33,
      \SRL_SIG_reg[0][7]\ => DebayerG_U0_n_32,
      \SRL_SIG_reg[0]_0\(23 downto 0) => \SRL_SIG_reg[0]_0\(23 downto 0),
      \SRL_SIG_reg[1][0]\ => imgG_U_n_64,
      \SRL_SIG_reg[1][10]\ => imgG_U_n_74,
      \SRL_SIG_reg[1][11]\ => imgG_U_n_75,
      \SRL_SIG_reg[1][12]\ => imgG_U_n_76,
      \SRL_SIG_reg[1][13]\ => imgG_U_n_77,
      \SRL_SIG_reg[1][14]\ => imgG_U_n_78,
      \SRL_SIG_reg[1][15]\ => imgG_U_n_79,
      \SRL_SIG_reg[1][16]\ => imgG_U_n_7,
      \SRL_SIG_reg[1][17]\ => imgG_U_n_57,
      \SRL_SIG_reg[1][18]\ => imgG_U_n_58,
      \SRL_SIG_reg[1][19]\ => imgG_U_n_59,
      \SRL_SIG_reg[1][1]\ => imgG_U_n_65,
      \SRL_SIG_reg[1][20]\ => imgG_U_n_60,
      \SRL_SIG_reg[1][21]\ => imgG_U_n_61,
      \SRL_SIG_reg[1][22]\ => imgG_U_n_62,
      \SRL_SIG_reg[1][23]\ => imgG_U_n_63,
      \SRL_SIG_reg[1][2]\ => imgG_U_n_66,
      \SRL_SIG_reg[1][3]\ => imgG_U_n_67,
      \SRL_SIG_reg[1][4]\ => imgG_U_n_68,
      \SRL_SIG_reg[1][5]\ => imgG_U_n_69,
      \SRL_SIG_reg[1][6]\ => imgG_U_n_70,
      \SRL_SIG_reg[1][7]\ => imgG_U_n_71,
      \SRL_SIG_reg[1][8]\ => imgG_U_n_72,
      \SRL_SIG_reg[1][9]\ => imgG_U_n_73,
      \addr_reg[0]_0\ => imgG_U_n_56,
      \addr_reg[0]_1\ => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      empty_n_reg_0 => DebayerRatBorBatR_U0_n_74,
      imgG_dout(23 downto 0) => imgG_dout(23 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgG_full_n => imgG_full_n,
      \p_0_0_0949_21419_i_fu_278_reg[7]\ => DebayerRatBorBatR_U0_n_44,
      p_9_in => p_9_in_8,
      push => push_2,
      q1(23 downto 0) => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\(23 downto 0)
    );
imgRB_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5
     port map (
      D(7) => imgRB_U_n_72,
      D(6) => imgRB_U_n_73,
      D(5) => imgRB_U_n_74,
      D(4) => imgRB_U_n_75,
      D(3) => imgRB_U_n_76,
      D(2) => imgRB_U_n_77,
      D(1) => imgRB_U_n_78,
      D(0) => imgRB_U_n_79,
      E(0) => DebayerRandBatG_U0_n_71,
      Q(23) => imgRB_U_n_15,
      Q(22) => imgRB_U_n_16,
      Q(21) => imgRB_U_n_17,
      Q(20) => imgRB_U_n_18,
      Q(19) => imgRB_U_n_19,
      Q(18) => imgRB_U_n_20,
      Q(17) => imgRB_U_n_21,
      Q(16) => imgRB_U_n_22,
      Q(15) => imgRB_U_n_23,
      Q(14) => imgRB_U_n_24,
      Q(13) => imgRB_U_n_25,
      Q(12) => imgRB_U_n_26,
      Q(11) => imgRB_U_n_27,
      Q(10) => imgRB_U_n_28,
      Q(9) => imgRB_U_n_29,
      Q(8) => imgRB_U_n_30,
      Q(7) => imgRB_U_n_31,
      Q(6) => imgRB_U_n_32,
      Q(5) => imgRB_U_n_33,
      Q(4) => imgRB_U_n_34,
      Q(3) => imgRB_U_n_35,
      Q(2) => imgRB_U_n_36,
      Q(1) => imgRB_U_n_37,
      Q(0) => imgRB_U_n_38,
      \SRL_SIG_reg[0][23]\(23) => imgRB_U_n_39,
      \SRL_SIG_reg[0][23]\(22) => imgRB_U_n_40,
      \SRL_SIG_reg[0][23]\(21) => imgRB_U_n_41,
      \SRL_SIG_reg[0][23]\(20) => imgRB_U_n_42,
      \SRL_SIG_reg[0][23]\(19) => imgRB_U_n_43,
      \SRL_SIG_reg[0][23]\(18) => imgRB_U_n_44,
      \SRL_SIG_reg[0][23]\(17) => imgRB_U_n_45,
      \SRL_SIG_reg[0][23]\(16) => imgRB_U_n_46,
      \SRL_SIG_reg[0][23]\(15) => imgRB_U_n_47,
      \SRL_SIG_reg[0][23]\(14) => imgRB_U_n_48,
      \SRL_SIG_reg[0][23]\(13) => imgRB_U_n_49,
      \SRL_SIG_reg[0][23]\(12) => imgRB_U_n_50,
      \SRL_SIG_reg[0][23]\(11) => imgRB_U_n_51,
      \SRL_SIG_reg[0][23]\(10) => imgRB_U_n_52,
      \SRL_SIG_reg[0][23]\(9) => imgRB_U_n_53,
      \SRL_SIG_reg[0][23]\(8) => imgRB_U_n_54,
      \SRL_SIG_reg[0][23]\(7) => imgRB_U_n_55,
      \SRL_SIG_reg[0][23]\(6) => imgRB_U_n_56,
      \SRL_SIG_reg[0][23]\(5) => imgRB_U_n_57,
      \SRL_SIG_reg[0][23]\(4) => imgRB_U_n_58,
      \SRL_SIG_reg[0][23]\(3) => imgRB_U_n_59,
      \SRL_SIG_reg[0][23]\(2) => imgRB_U_n_60,
      \SRL_SIG_reg[0][23]\(1) => imgRB_U_n_61,
      \SRL_SIG_reg[0][23]\(0) => imgRB_U_n_62,
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => DebayerRatBorBatR_U0_imgRB_din(23 downto 0),
      \SRL_SIG_reg[1][0]\(0) => push_9,
      \addr_reg[0]_0\ => imgRB_U_n_63,
      \addr_reg[0]_1\ => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \ap_condition_314__0\ => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_condition_314__0\,
      d0(23 downto 0) => imgRB_dout(23 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRB_full_n => imgRB_full_n,
      p_6_in => p_6_in_3,
      p_9_in => p_9_in_4,
      q1(23 downto 0) => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1\(23 downto 0),
      ram_reg_bram_1(7) => imgRB_U_n_7,
      ram_reg_bram_1(6) => imgRB_U_n_8,
      ram_reg_bram_1(5) => imgRB_U_n_9,
      ram_reg_bram_1(4) => imgRB_U_n_10,
      ram_reg_bram_1(3) => imgRB_U_n_11,
      ram_reg_bram_1(2) => imgRB_U_n_12,
      ram_reg_bram_1(1) => imgRB_U_n_13,
      ram_reg_bram_1(0) => imgRB_U_n_14,
      ram_reg_bram_2(7) => imgRB_U_n_64,
      ram_reg_bram_2(6) => imgRB_U_n_65,
      ram_reg_bram_2(5) => imgRB_U_n_66,
      ram_reg_bram_2(4) => imgRB_U_n_67,
      ram_reg_bram_2(3) => imgRB_U_n_68,
      ram_reg_bram_2(2) => imgRB_U_n_69,
      ram_reg_bram_2(1) => imgRB_U_n_70,
      ram_reg_bram_2(0) => imgRB_U_n_71
    );
start_for_DebayerRandBatG_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0
     port map (
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      E(0) => DebayerRandBatG_U0_n_74,
      ap_clk => ap_clk,
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      empty_n_reg_0 => start_for_DebayerRandBatG_U0_U_n_8,
      full_n_reg_0 => start_for_DebayerRandBatG_U0_U_n_7,
      full_n_reg_1(0) => DebayerRandBatG_U0_n_39,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_inv\,
      p_6_in => p_6_in_6,
      p_9_in => p_9_in_5,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_once_reg => start_once_reg_10
    );
start_for_DebayerRatBorBatR_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
     port map (
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      E(0) => DebayerG_U0_n_46,
      ap_clk => ap_clk,
      empty_n_reg_0 => DebayerRatBorBatR_U0_n_70,
      empty_n_reg_1 => DebayerG_U0_n_43,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_inv\,
      p_9_in => p_9_in,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_once_reg => start_once_reg
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => DebayerG_U0_n_21,
      Q => \^start_once_reg_reg_0\,
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_imgBayer_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2MultiBayer_U0_n_6 : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_n_9 : STD_LOGIC;
  signal Block_entry_split_proc_U0_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CTRL_s_axi_U_n_104 : STD_LOGIC;
  signal CTRL_s_axi_U_n_141 : STD_LOGIC;
  signal CTRL_s_axi_U_n_142 : STD_LOGIC;
  signal CTRL_s_axi_U_n_143 : STD_LOGIC;
  signal CTRL_s_axi_U_n_144 : STD_LOGIC;
  signal CTRL_s_axi_U_n_145 : STD_LOGIC;
  signal CTRL_s_axi_U_n_146 : STD_LOGIC;
  signal CTRL_s_axi_U_n_147 : STD_LOGIC;
  signal CTRL_s_axi_U_n_148 : STD_LOGIC;
  signal CTRL_s_axi_U_n_149 : STD_LOGIC;
  signal CTRL_s_axi_U_n_150 : STD_LOGIC;
  signal CTRL_s_axi_U_n_151 : STD_LOGIC;
  signal CTRL_s_axi_U_n_152 : STD_LOGIC;
  signal CTRL_s_axi_U_n_153 : STD_LOGIC;
  signal \DebayerG_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \DebayerG_U0/cmp170_reg_686\ : STD_LOGIC;
  signal \DebayerG_U0/cmp84_reg_666\ : STD_LOGIC;
  signal \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/PixBufVal_fu_1261_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DebayerG_U0/icmp_ln315_fu_286_p2\ : STD_LOGIC;
  signal \DebayerRandBatG_U0/cmp59_i_fu_272_p2\ : STD_LOGIC;
  signal \DebayerRandBatG_U0/loopHeight_fu_172_p2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DebayerRandBatG_U0/loopWidth_fu_178_p2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DebayerRandBatG_U0/y_fu_64_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DebayerRandBatG_U0/y_fu_64_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\ : STD_LOGIC;
  signal \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \DebayerRatBorBatR_U0/y_fu_68_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DebayerRatBorBatR_U0/y_fu_68_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal Debayer_U0_ap_idle : STD_LOGIC;
  signal Debayer_U0_ap_ready : STD_LOGIC;
  signal Debayer_U0_ap_start : STD_LOGIC;
  signal Debayer_U0_imgRgb_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Debayer_U0_n_53 : STD_LOGIC;
  signal Debayer_U0_n_71 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_ready : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_10 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_13 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_7 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_9 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_11\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_12\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ZipperRemoval_U0_ap_start : STD_LOGIC;
  signal ZipperRemoval_U0_imgUnzip_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ZipperRemoval_U0_n_11 : STD_LOGIC;
  signal ZipperRemoval_U0_n_14 : STD_LOGIC;
  signal ZipperRemoval_U0_n_17 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_AXIvideo2MultiBayer_U0_ap_ready : STD_LOGIC;
  signal ap_sync_Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5 : STD_LOGIC;
  signal bayer_phase : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayer_phase_assign_channel_U_n_8 : STD_LOGIC;
  signal bayer_phase_assign_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imgBayer_U_n_15 : STD_LOGIC;
  signal imgBayer_U_n_16 : STD_LOGIC;
  signal imgBayer_U_n_17 : STD_LOGIC;
  signal imgBayer_U_n_18 : STD_LOGIC;
  signal imgBayer_U_n_19 : STD_LOGIC;
  signal imgBayer_U_n_20 : STD_LOGIC;
  signal imgBayer_U_n_21 : STD_LOGIC;
  signal imgBayer_U_n_22 : STD_LOGIC;
  signal imgBayer_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal imgBayer_empty_n : STD_LOGIC;
  signal imgBayer_full_n : STD_LOGIC;
  signal imgRgb_U_n_10 : STD_LOGIC;
  signal imgRgb_U_n_11 : STD_LOGIC;
  signal imgRgb_U_n_12 : STD_LOGIC;
  signal imgRgb_U_n_13 : STD_LOGIC;
  signal imgRgb_U_n_14 : STD_LOGIC;
  signal imgRgb_U_n_15 : STD_LOGIC;
  signal imgRgb_U_n_16 : STD_LOGIC;
  signal imgRgb_U_n_17 : STD_LOGIC;
  signal imgRgb_U_n_18 : STD_LOGIC;
  signal imgRgb_U_n_19 : STD_LOGIC;
  signal imgRgb_U_n_20 : STD_LOGIC;
  signal imgRgb_U_n_21 : STD_LOGIC;
  signal imgRgb_U_n_22 : STD_LOGIC;
  signal imgRgb_U_n_7 : STD_LOGIC;
  signal imgRgb_U_n_8 : STD_LOGIC;
  signal imgRgb_U_n_9 : STD_LOGIC;
  signal imgRgb_empty_n : STD_LOGIC;
  signal imgRgb_full_n : STD_LOGIC;
  signal imgUnzip_U_n_55 : STD_LOGIC;
  signal imgUnzip_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgUnzip_empty_n : STD_LOGIC;
  signal imgUnzip_full_n : STD_LOGIC;
  signal loopWidth_fu_130_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal p_0_0_0477645_lcssa660684_load_reg_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0478643_lcssa657682_load_reg_299 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0479647_lcssa654681_load_reg_294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_13 : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in_0 : STD_LOGIC;
  signal p_6_in_2 : STD_LOGIC;
  signal p_6_in_6 : STD_LOGIC;
  signal p_6_in_8 : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in_3 : STD_LOGIC;
  signal p_9_in_7 : STD_LOGIC;
  signal p_9_in_9 : STD_LOGIC;
  signal \pop__0\ : STD_LOGIC;
  signal \pop__0_4\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_ZipperRemoval_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_fu_56_reg : STD_LOGIC_VECTOR ( 14 downto 12 );
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiBayer_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer
     port map (
      D(0) => \ap_NS_fsm__0\(1),
      E(0) => AXIvideo2MultiBayer_U0_n_6,
      Q(0) => AXIvideo2MultiBayer_U0_n_9,
      ack_in_t_reg => s_axis_video_TREADY,
      \ap_CS_fsm_reg[5]_0\(0) => push,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      \axi_data_fu_84_reg[7]\(7 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(7 downto 0),
      imgBayer_full_n => imgBayer_full_n,
      int_ap_start_reg => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      \pop__0\ => \pop__0\,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      \trunc_ln145_reg_330_reg[11]_0\(11 downto 0) => height(11 downto 0),
      \trunc_ln146_reg_335_reg[11]_0\(11 downto 0) => width(11 downto 0)
    );
Block_entry_split_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc
     port map (
      Q(15 downto 0) => bayer_phase(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => bayer_phase_assign_channel_U_n_8,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      \ap_return_preg_reg[0]_0\ => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start
    );
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi
     port map (
      CO(0) => \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\,
      D(11 downto 1) => \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\(11 downto 1),
      D(0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(15 downto 0) => height(15 downto 0),
      S(3) => CTRL_s_axi_U_n_143,
      S(2) => CTRL_s_axi_U_n_144,
      S(1) => CTRL_s_axi_U_n_145,
      S(0) => CTRL_s_axi_U_n_146,
      \SRL_SIG_reg[0][0]\ => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      \ap_CS_fsm[2]_i_2__1\(2 downto 0) => y_fu_56_reg(14 downto 12),
      \ap_CS_fsm_reg[1]\(0) => AXIvideo2MultiBayer_U0_n_9,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_Block_entry_split_proc_U0_ap_ready => ap_sync_Block_entry_split_proc_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(0) => \ap_NS_fsm__0\(1),
      ap_sync_reg_Block_entry_split_proc_U0_ap_ready => ap_sync_reg_Block_entry_split_proc_U0_ap_ready,
      ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg => CTRL_s_axi_U_n_104,
      \cmp59_i_reg_465_reg[0]\(11 downto 1) => \DebayerRandBatG_U0/y_fu_64_reg__0\(11 downto 1),
      \cmp59_i_reg_465_reg[0]\(0) => \DebayerRandBatG_U0/y_fu_64_reg\(0),
      \cmp59_i_reg_545_reg[0]\(11 downto 1) => \DebayerRatBorBatR_U0/y_fu_68_reg__0\(11 downto 1),
      \cmp59_i_reg_545_reg[0]\(0) => \DebayerRatBorBatR_U0/y_fu_68_reg\(0),
      empty_n_reg => CTRL_s_axi_U_n_142,
      \icmp_ln228_reg_199_reg[0]\(0) => MultiPixStream2AXIvideo_U0_n_9,
      \icmp_ln228_reg_199_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_7,
      \int_bayer_phase_reg[15]_0\(15 downto 0) => bayer_phase(15 downto 0),
      \int_bayer_phase_reg[15]_1\(15 downto 0) => Block_entry_split_proc_U0_ap_return(15 downto 0),
      \int_height_reg[10]_0\(0) => \DebayerRandBatG_U0/cmp59_i_fu_272_p2\,
      \int_height_reg[11]_0\(10 downto 0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(11 downto 1),
      \int_height_reg[13]_0\ => CTRL_s_axi_U_n_141,
      \int_width_reg[11]_0\(10 downto 0) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(11 downto 1),
      \int_width_reg[11]_1\(10 downto 0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(11 downto 1),
      \int_width_reg[15]_0\(16 downto 1) => loopWidth_fu_130_p2(16 downto 1),
      \int_width_reg[15]_0\(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      \int_width_reg[15]_1\(15 downto 0) => width(15 downto 0),
      \int_width_reg[8]_0\(6) => CTRL_s_axi_U_n_147,
      \int_width_reg[8]_0\(5) => CTRL_s_axi_U_n_148,
      \int_width_reg[8]_0\(4) => CTRL_s_axi_U_n_149,
      \int_width_reg[8]_0\(3) => CTRL_s_axi_U_n_150,
      \int_width_reg[8]_0\(2) => CTRL_s_axi_U_n_151,
      \int_width_reg[8]_0\(1) => CTRL_s_axi_U_n_152,
      \int_width_reg[8]_0\(0) => CTRL_s_axi_U_n_153,
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(3 downto 0) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg
    );
Debayer_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Debayer
     port map (
      CO(0) => \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\,
      D(11 downto 1) => \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\(11 downto 1),
      D(0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(0),
      DINADIN(7 downto 0) => \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/PixBufVal_fu_1261_p3\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1\(7 downto 0),
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      Debayer_U0_imgRgb_din(23 downto 0) => Debayer_U0_imgRgb_din(23 downto 0),
      Q(11 downto 1) => \DebayerRatBorBatR_U0/y_fu_68_reg__0\(11 downto 1),
      Q(0) => \DebayerRatBorBatR_U0/y_fu_68_reg\(0),
      S(0) => Debayer_U0_n_71,
      \ap_CS_fsm_reg[1]\(0) => \DebayerG_U0/ap_CS_fsm_state2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayer_phase_assign_channel_dout(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      cmp170_reg_686 => \DebayerG_U0/cmp170_reg_686\,
      \cmp59_i_reg_465_reg[0]\(0) => \DebayerRandBatG_U0/cmp59_i_fu_272_p2\,
      cmp84_reg_666 => \DebayerG_U0/cmp84_reg_666\,
      imgBayer_empty_n => imgBayer_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \loopHeight_reg_377_reg[11]\(10 downto 0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(11 downto 1),
      \loopHeight_reg_536_reg[16]\(0) => \DebayerG_U0/icmp_ln315_fu_286_p2\,
      \loopWidth_reg_382_reg[11]\(10 downto 0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(11 downto 1),
      \loopWidth_reg_446_reg[11]\(11 downto 1) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(11 downto 1),
      \loopWidth_reg_446_reg[11]\(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      \loopWidth_reg_541_reg[15]\(15 downto 0) => width(15 downto 0),
      p_6_in => p_6_in_0,
      \pop__0\ => \pop__0\,
      push => push_1,
      push_0 => push_10,
      ram_reg_bram_0(7 downto 0) => imgBayer_dout(7 downto 0),
      ram_reg_bram_0_0 => imgBayer_U_n_15,
      ram_reg_bram_0_1 => imgBayer_U_n_16,
      ram_reg_bram_0_2 => imgBayer_U_n_17,
      ram_reg_bram_0_3 => imgBayer_U_n_18,
      ram_reg_bram_0_4 => imgBayer_U_n_19,
      ram_reg_bram_0_5 => imgBayer_U_n_20,
      ram_reg_bram_0_6 => imgBayer_U_n_21,
      ram_reg_bram_0_7 => imgBayer_U_n_22,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg_reg_0 => Debayer_U0_n_53,
      \y_fu_64_reg[11]\(11 downto 1) => \DebayerRandBatG_U0/y_fu_64_reg__0\(11 downto 1),
      \y_fu_64_reg[11]\(0) => \DebayerRandBatG_U0/y_fu_64_reg\(0),
      \zext_ln274_reg_531_reg[15]\(15 downto 0) => height(15 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MultiPixStream2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo
     port map (
      D(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      E(0) => MultiPixStream2AXIvideo_U0_n_13,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => MultiPixStream2AXIvideo_U0_n_9,
      S(7) => CTRL_s_axi_U_n_147,
      S(6) => CTRL_s_axi_U_n_148,
      S(5) => CTRL_s_axi_U_n_149,
      S(4) => CTRL_s_axi_U_n_150,
      S(3) => CTRL_s_axi_U_n_151,
      S(2) => CTRL_s_axi_U_n_152,
      S(1) => CTRL_s_axi_U_n_153,
      S(0) => Debayer_U0_n_71,
      SR(0) => p_0_in_13,
      ack_in_t_reg => MultiPixStream2AXIvideo_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[23]\(23 downto 0) => \SRL_SIG_reg[1]_12\(23 downto 0),
      \data_p1_reg[23]_0\ => imgUnzip_U_n_55,
      \data_p1_reg[23]_1\(23 downto 0) => \SRL_SIG_reg[0]_11\(23 downto 0),
      \data_p2_reg[23]\(23 downto 0) => imgUnzip_dout(23 downto 0),
      \icmp_ln228_reg_199_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_7,
      \icmp_ln228_reg_199_reg[0]_1\ => CTRL_s_axi_U_n_142,
      imgUnzip_empty_n => imgUnzip_empty_n,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      p_6_in => p_6_in_2,
      p_9_in => p_9_in_3,
      \pop__0\ => \pop__0_4\,
      push => push_5,
      \sub_i_i_reg_194_reg[12]_0\(3) => CTRL_s_axi_U_n_143,
      \sub_i_i_reg_194_reg[12]_0\(2) => CTRL_s_axi_U_n_144,
      \sub_i_i_reg_194_reg[12]_0\(1) => CTRL_s_axi_U_n_145,
      \sub_i_i_reg_194_reg[12]_0\(0) => CTRL_s_axi_U_n_146,
      \trunc_ln221_reg_184_reg[11]_0\(11 downto 0) => height(11 downto 0),
      \trunc_ln222_reg_189_reg[11]_0\(11 downto 0) => width(11 downto 0)
    );
ZipperRemoval_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval
     port map (
      D(23 downto 0) => ZipperRemoval_U0_imgUnzip_din(23 downto 0),
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => ZipperRemoval_U0_n_11,
      Q(2 downto 0) => y_fu_56_reg(14 downto 12),
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      \ap_CS_fsm_reg[0]_0\(0) => ZipperRemoval_U0_n_17,
      \ap_CS_fsm_reg[1]_0\(0) => ZipperRemoval_U0_n_14,
      ap_clk => ap_clk,
      ap_loop_init_int => \grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      icmp_ln1107_fu_229_p2_carry(15 downto 0) => width(15 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \loopWidth_reg_281_reg[16]_0\(16 downto 1) => loopWidth_fu_130_p2(16 downto 1),
      \loopWidth_reg_281_reg[16]_0\(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      \mOutPtr_reg[1]\ => Debayer_U0_n_53,
      \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(7 downto 0) => p_0_0_0477645_lcssa660684_load_reg_304(7 downto 0),
      \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(7 downto 0) => p_0_0_0478643_lcssa657682_load_reg_299(7 downto 0),
      \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(7 downto 0) => p_0_0_0479647_lcssa654681_load_reg_294(7 downto 0),
      \p_0_0_0480_1659_fu_126_reg[7]\(7) => imgRgb_U_n_7,
      \p_0_0_0480_1659_fu_126_reg[7]\(6) => imgRgb_U_n_8,
      \p_0_0_0480_1659_fu_126_reg[7]\(5) => imgRgb_U_n_9,
      \p_0_0_0480_1659_fu_126_reg[7]\(4) => imgRgb_U_n_10,
      \p_0_0_0480_1659_fu_126_reg[7]\(3) => imgRgb_U_n_11,
      \p_0_0_0480_1659_fu_126_reg[7]\(2) => imgRgb_U_n_12,
      \p_0_0_0480_1659_fu_126_reg[7]\(1) => imgRgb_U_n_13,
      \p_0_0_0480_1659_fu_126_reg[7]\(0) => imgRgb_U_n_14,
      \p_0_0_0481_1656_fu_122_reg[7]\(7) => imgRgb_U_n_15,
      \p_0_0_0481_1656_fu_122_reg[7]\(6) => imgRgb_U_n_16,
      \p_0_0_0481_1656_fu_122_reg[7]\(5) => imgRgb_U_n_17,
      \p_0_0_0481_1656_fu_122_reg[7]\(4) => imgRgb_U_n_18,
      \p_0_0_0481_1656_fu_122_reg[7]\(3) => imgRgb_U_n_19,
      \p_0_0_0481_1656_fu_122_reg[7]\(2) => imgRgb_U_n_20,
      \p_0_0_0481_1656_fu_122_reg[7]\(1) => imgRgb_U_n_21,
      \p_0_0_0481_1656_fu_122_reg[7]\(0) => imgRgb_U_n_22,
      \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0) => p_0_in(7 downto 0),
      p_6_in => p_6_in_8,
      p_6_in_1 => p_6_in_6,
      p_9_in => p_9_in_9,
      p_9_in_0 => p_9_in_7,
      push => push_5,
      push_2 => push_1,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => CTRL_s_axi_U_n_141,
      start_once_reg_reg_1(12) => height(15),
      start_once_reg_reg_1(11 downto 0) => height(11 downto 0)
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      R => ap_sync_reg_Block_entry_split_proc_U0_ap_ready
    );
ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_Block_entry_split_proc_U0_ap_ready,
      Q => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      R => ap_sync_reg_Block_entry_split_proc_U0_ap_ready
    );
bayer_phase_assign_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x
     port map (
      D(15 downto 0) => Block_entry_split_proc_U0_ap_return(15 downto 0),
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_9,
      \SRL_SIG_reg[1][0]\ => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      \addr_reg[0]_0\(0) => \DebayerG_U0/ap_CS_fsm_state2\,
      \addr_reg[0]_1\(0) => \DebayerG_U0/icmp_ln315_fu_286_p2\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      bayer_phase_assign_channel_dout(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      full_n_reg_0 => bayer_phase_assign_channel_U_n_8,
      int_ap_idle_reg => CTRL_s_axi_U_n_104,
      int_ap_idle_reg_0(0) => ZipperRemoval_U0_n_17,
      int_ap_idle_reg_1(0) => AXIvideo2MultiBayer_U0_n_9,
      p_6_in => p_6_in_0,
      push => push_10
    );
imgBayer_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S
     port map (
      D(7 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(7 downto 0),
      DINADIN(7 downto 0) => \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/PixBufVal_fu_1261_p3\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1\(7 downto 0),
      E(0) => AXIvideo2MultiBayer_U0_n_6,
      \SRL_SIG_reg[1][0]\ => imgBayer_U_n_15,
      \SRL_SIG_reg[1][0]_0\(0) => push,
      \SRL_SIG_reg[1][1]\ => imgBayer_U_n_16,
      \SRL_SIG_reg[1][2]\ => imgBayer_U_n_17,
      \SRL_SIG_reg[1][3]\ => imgBayer_U_n_18,
      \SRL_SIG_reg[1][4]\ => imgBayer_U_n_19,
      \SRL_SIG_reg[1][5]\ => imgBayer_U_n_20,
      \SRL_SIG_reg[1][6]\ => imgBayer_U_n_21,
      \SRL_SIG_reg[1][7]\ => imgBayer_U_n_22,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => imgBayer_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp170_reg_686 => \DebayerG_U0/cmp170_reg_686\,
      cmp84_reg_666 => \DebayerG_U0/cmp84_reg_666\,
      imgBayer_empty_n => imgBayer_empty_n,
      imgBayer_full_n => imgBayer_full_n,
      p_6_in => p_6_in,
      p_9_in => p_9_in
    );
imgRgb_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x
     port map (
      D(23 downto 0) => Debayer_U0_imgRgb_din(23 downto 0),
      E(0) => ZipperRemoval_U0_n_11,
      \SRL_SIG_reg[1][0]\(0) => push_1,
      \addr_reg[0]_0\(7) => imgRgb_U_n_7,
      \addr_reg[0]_0\(6) => imgRgb_U_n_8,
      \addr_reg[0]_0\(5) => imgRgb_U_n_9,
      \addr_reg[0]_0\(4) => imgRgb_U_n_10,
      \addr_reg[0]_0\(3) => imgRgb_U_n_11,
      \addr_reg[0]_0\(2) => imgRgb_U_n_12,
      \addr_reg[0]_0\(1) => imgRgb_U_n_13,
      \addr_reg[0]_0\(0) => imgRgb_U_n_14,
      \addr_reg[0]_1\(7) => imgRgb_U_n_15,
      \addr_reg[0]_1\(6) => imgRgb_U_n_16,
      \addr_reg[0]_1\(5) => imgRgb_U_n_17,
      \addr_reg[0]_1\(4) => imgRgb_U_n_18,
      \addr_reg[0]_1\(3) => imgRgb_U_n_19,
      \addr_reg[0]_1\(2) => imgRgb_U_n_20,
      \addr_reg[0]_1\(1) => imgRgb_U_n_21,
      \addr_reg[0]_1\(0) => imgRgb_U_n_22,
      \addr_reg[0]_2\(7 downto 0) => p_0_in(7 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int => \grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      imgRgb_empty_n => imgRgb_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0) => p_0_0_0477645_lcssa660684_load_reg_304(7 downto 0),
      \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0) => p_0_0_0478643_lcssa657682_load_reg_299(7 downto 0),
      \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0) => p_0_0_0479647_lcssa654681_load_reg_294(7 downto 0),
      p_6_in => p_6_in_8,
      p_9_in => p_9_in_9
    );
imgUnzip_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0
     port map (
      D(23 downto 0) => ZipperRemoval_U0_imgUnzip_din(23 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_13,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][23]\(23 downto 0) => \SRL_SIG_reg[0]_11\(23 downto 0),
      \SRL_SIG_reg[1][23]\(23 downto 0) => imgUnzip_dout(23 downto 0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1]_12\(23 downto 0),
      \addr_reg[0]_0\ => imgUnzip_U_n_55,
      \addr_reg[0]_1\ => MultiPixStream2AXIvideo_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      imgUnzip_empty_n => imgUnzip_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      p_6_in => p_6_in_2,
      p_9_in => p_9_in_3,
      push => push_5
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_9,
      SR(0) => p_0_in_13,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \pop__0\ => \pop__0_4\,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_ZipperRemoval_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0
     port map (
      E(0) => ZipperRemoval_U0_n_14,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      p_6_in => p_6_in_6,
      p_9_in => p_9_in_7,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "kria_starter_kit_v_demosaic_0_0,kria_starter_kit_v_demosaic_0_0_v_demosaic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "kria_starter_kit_v_demosaic_0_0_v_demosaic,Vivado 2024.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 99999001, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 2) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(0) => '0',
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(0) => '0',
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
