
LoraReader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf0c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  0800cfcc  0800cfcc  0001cfcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d324  0800d324  0001d324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d32c  0800d32c  0001d32c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d330  0800d330  0001d330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000d8  20000000  0800d334  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004208  200000d8  0800d40c  000200d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  200042e0  0800d40c  000242e0  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027fa3  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005852  00000000  00000000  000480a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000013e0  00000000  00000000  0004d8f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011b0  00000000  00000000  0004ecd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b94b  00000000  00000000  0004fe88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006500  00000000  00000000  0005b7d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00061cd3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004858  00000000  00000000  00061d50  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000665a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000d8 	.word	0x200000d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800cfb4 	.word	0x0800cfb4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000dc 	.word	0x200000dc
 8000104:	0800cfb4 	.word	0x0800cfb4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	1c10      	adds	r0, r2, #0
 8000408:	4662      	mov	r2, ip
 800040a:	468c      	mov	ip, r1
 800040c:	1c19      	adds	r1, r3, #0
 800040e:	4663      	mov	r3, ip
 8000410:	e000      	b.n	8000414 <__aeabi_cdcmpeq>
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_cdcmpeq>:
 8000414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000416:	f001 f813 	bl	8001440 <__ledf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	d401      	bmi.n	8000422 <__aeabi_cdcmpeq+0xe>
 800041e:	2100      	movs	r1, #0
 8000420:	42c8      	cmn	r0, r1
 8000422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000424 <__aeabi_dcmpeq>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f000 ff6d 	bl	8001304 <__eqdf2>
 800042a:	4240      	negs	r0, r0
 800042c:	3001      	adds	r0, #1
 800042e:	bd10      	pop	{r4, pc}

08000430 <__aeabi_dcmplt>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f001 f805 	bl	8001440 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	db01      	blt.n	800043e <__aeabi_dcmplt+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmple>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fffb 	bl	8001440 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dd01      	ble.n	8000452 <__aeabi_dcmple+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpgt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff8d 	bl	8001378 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dc01      	bgt.n	8000466 <__aeabi_dcmpgt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmpge>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff83 	bl	8001378 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	da01      	bge.n	800047a <__aeabi_dcmpge+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_uldivmod>:
 8000480:	2b00      	cmp	r3, #0
 8000482:	d111      	bne.n	80004a8 <__aeabi_uldivmod+0x28>
 8000484:	2a00      	cmp	r2, #0
 8000486:	d10f      	bne.n	80004a8 <__aeabi_uldivmod+0x28>
 8000488:	2900      	cmp	r1, #0
 800048a:	d100      	bne.n	800048e <__aeabi_uldivmod+0xe>
 800048c:	2800      	cmp	r0, #0
 800048e:	d002      	beq.n	8000496 <__aeabi_uldivmod+0x16>
 8000490:	2100      	movs	r1, #0
 8000492:	43c9      	mvns	r1, r1
 8000494:	1c08      	adds	r0, r1, #0
 8000496:	b407      	push	{r0, r1, r2}
 8000498:	4802      	ldr	r0, [pc, #8]	; (80004a4 <__aeabi_uldivmod+0x24>)
 800049a:	a102      	add	r1, pc, #8	; (adr r1, 80004a4 <__aeabi_uldivmod+0x24>)
 800049c:	1840      	adds	r0, r0, r1
 800049e:	9002      	str	r0, [sp, #8]
 80004a0:	bd03      	pop	{r0, r1, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	ffffff5d 	.word	0xffffff5d
 80004a8:	b403      	push	{r0, r1}
 80004aa:	4668      	mov	r0, sp
 80004ac:	b501      	push	{r0, lr}
 80004ae:	9802      	ldr	r0, [sp, #8]
 80004b0:	f000 f824 	bl	80004fc <__udivmoddi4>
 80004b4:	9b01      	ldr	r3, [sp, #4]
 80004b6:	469e      	mov	lr, r3
 80004b8:	b002      	add	sp, #8
 80004ba:	bc0c      	pop	{r2, r3}
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			; (mov r8, r8)

080004c0 <__aeabi_d2uiz>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	2200      	movs	r2, #0
 80004c4:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <__aeabi_d2uiz+0x38>)
 80004c6:	0004      	movs	r4, r0
 80004c8:	000d      	movs	r5, r1
 80004ca:	f7ff ffcf 	bl	800046c <__aeabi_dcmpge>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d104      	bne.n	80004dc <__aeabi_d2uiz+0x1c>
 80004d2:	0020      	movs	r0, r4
 80004d4:	0029      	movs	r1, r5
 80004d6:	f001 fdab 	bl	8002030 <__aeabi_d2iz>
 80004da:	bd70      	pop	{r4, r5, r6, pc}
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <__aeabi_d2uiz+0x38>)
 80004de:	2200      	movs	r2, #0
 80004e0:	0020      	movs	r0, r4
 80004e2:	0029      	movs	r1, r5
 80004e4:	f001 fa8e 	bl	8001a04 <__aeabi_dsub>
 80004e8:	f001 fda2 	bl	8002030 <__aeabi_d2iz>
 80004ec:	2380      	movs	r3, #128	; 0x80
 80004ee:	061b      	lsls	r3, r3, #24
 80004f0:	469c      	mov	ip, r3
 80004f2:	4460      	add	r0, ip
 80004f4:	e7f1      	b.n	80004da <__aeabi_d2uiz+0x1a>
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	41e00000 	.word	0x41e00000

080004fc <__udivmoddi4>:
 80004fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fe:	4657      	mov	r7, sl
 8000500:	464e      	mov	r6, r9
 8000502:	4645      	mov	r5, r8
 8000504:	46de      	mov	lr, fp
 8000506:	b5e0      	push	{r5, r6, r7, lr}
 8000508:	0004      	movs	r4, r0
 800050a:	b083      	sub	sp, #12
 800050c:	000d      	movs	r5, r1
 800050e:	4692      	mov	sl, r2
 8000510:	4699      	mov	r9, r3
 8000512:	428b      	cmp	r3, r1
 8000514:	d82f      	bhi.n	8000576 <__udivmoddi4+0x7a>
 8000516:	d02c      	beq.n	8000572 <__udivmoddi4+0x76>
 8000518:	4649      	mov	r1, r9
 800051a:	4650      	mov	r0, sl
 800051c:	f001 fe54 	bl	80021c8 <__clzdi2>
 8000520:	0029      	movs	r1, r5
 8000522:	0006      	movs	r6, r0
 8000524:	0020      	movs	r0, r4
 8000526:	f001 fe4f 	bl	80021c8 <__clzdi2>
 800052a:	1a33      	subs	r3, r6, r0
 800052c:	4698      	mov	r8, r3
 800052e:	3b20      	subs	r3, #32
 8000530:	469b      	mov	fp, r3
 8000532:	d500      	bpl.n	8000536 <__udivmoddi4+0x3a>
 8000534:	e074      	b.n	8000620 <__udivmoddi4+0x124>
 8000536:	4653      	mov	r3, sl
 8000538:	465a      	mov	r2, fp
 800053a:	4093      	lsls	r3, r2
 800053c:	001f      	movs	r7, r3
 800053e:	4653      	mov	r3, sl
 8000540:	4642      	mov	r2, r8
 8000542:	4093      	lsls	r3, r2
 8000544:	001e      	movs	r6, r3
 8000546:	42af      	cmp	r7, r5
 8000548:	d829      	bhi.n	800059e <__udivmoddi4+0xa2>
 800054a:	d026      	beq.n	800059a <__udivmoddi4+0x9e>
 800054c:	465b      	mov	r3, fp
 800054e:	1ba4      	subs	r4, r4, r6
 8000550:	41bd      	sbcs	r5, r7
 8000552:	2b00      	cmp	r3, #0
 8000554:	da00      	bge.n	8000558 <__udivmoddi4+0x5c>
 8000556:	e079      	b.n	800064c <__udivmoddi4+0x150>
 8000558:	2200      	movs	r2, #0
 800055a:	2300      	movs	r3, #0
 800055c:	9200      	str	r2, [sp, #0]
 800055e:	9301      	str	r3, [sp, #4]
 8000560:	2301      	movs	r3, #1
 8000562:	465a      	mov	r2, fp
 8000564:	4093      	lsls	r3, r2
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	2301      	movs	r3, #1
 800056a:	4642      	mov	r2, r8
 800056c:	4093      	lsls	r3, r2
 800056e:	9300      	str	r3, [sp, #0]
 8000570:	e019      	b.n	80005a6 <__udivmoddi4+0xaa>
 8000572:	4282      	cmp	r2, r0
 8000574:	d9d0      	bls.n	8000518 <__udivmoddi4+0x1c>
 8000576:	2200      	movs	r2, #0
 8000578:	2300      	movs	r3, #0
 800057a:	9200      	str	r2, [sp, #0]
 800057c:	9301      	str	r3, [sp, #4]
 800057e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <__udivmoddi4+0x8c>
 8000584:	601c      	str	r4, [r3, #0]
 8000586:	605d      	str	r5, [r3, #4]
 8000588:	9800      	ldr	r0, [sp, #0]
 800058a:	9901      	ldr	r1, [sp, #4]
 800058c:	b003      	add	sp, #12
 800058e:	bc3c      	pop	{r2, r3, r4, r5}
 8000590:	4690      	mov	r8, r2
 8000592:	4699      	mov	r9, r3
 8000594:	46a2      	mov	sl, r4
 8000596:	46ab      	mov	fp, r5
 8000598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800059a:	42a3      	cmp	r3, r4
 800059c:	d9d6      	bls.n	800054c <__udivmoddi4+0x50>
 800059e:	2200      	movs	r2, #0
 80005a0:	2300      	movs	r3, #0
 80005a2:	9200      	str	r2, [sp, #0]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	4643      	mov	r3, r8
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d0e8      	beq.n	800057e <__udivmoddi4+0x82>
 80005ac:	07fb      	lsls	r3, r7, #31
 80005ae:	0872      	lsrs	r2, r6, #1
 80005b0:	431a      	orrs	r2, r3
 80005b2:	4646      	mov	r6, r8
 80005b4:	087b      	lsrs	r3, r7, #1
 80005b6:	e00e      	b.n	80005d6 <__udivmoddi4+0xda>
 80005b8:	42ab      	cmp	r3, r5
 80005ba:	d101      	bne.n	80005c0 <__udivmoddi4+0xc4>
 80005bc:	42a2      	cmp	r2, r4
 80005be:	d80c      	bhi.n	80005da <__udivmoddi4+0xde>
 80005c0:	1aa4      	subs	r4, r4, r2
 80005c2:	419d      	sbcs	r5, r3
 80005c4:	2001      	movs	r0, #1
 80005c6:	1924      	adds	r4, r4, r4
 80005c8:	416d      	adcs	r5, r5
 80005ca:	2100      	movs	r1, #0
 80005cc:	3e01      	subs	r6, #1
 80005ce:	1824      	adds	r4, r4, r0
 80005d0:	414d      	adcs	r5, r1
 80005d2:	2e00      	cmp	r6, #0
 80005d4:	d006      	beq.n	80005e4 <__udivmoddi4+0xe8>
 80005d6:	42ab      	cmp	r3, r5
 80005d8:	d9ee      	bls.n	80005b8 <__udivmoddi4+0xbc>
 80005da:	3e01      	subs	r6, #1
 80005dc:	1924      	adds	r4, r4, r4
 80005de:	416d      	adcs	r5, r5
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d1f8      	bne.n	80005d6 <__udivmoddi4+0xda>
 80005e4:	465b      	mov	r3, fp
 80005e6:	9800      	ldr	r0, [sp, #0]
 80005e8:	9901      	ldr	r1, [sp, #4]
 80005ea:	1900      	adds	r0, r0, r4
 80005ec:	4169      	adcs	r1, r5
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	db22      	blt.n	8000638 <__udivmoddi4+0x13c>
 80005f2:	002b      	movs	r3, r5
 80005f4:	465a      	mov	r2, fp
 80005f6:	40d3      	lsrs	r3, r2
 80005f8:	002a      	movs	r2, r5
 80005fa:	4644      	mov	r4, r8
 80005fc:	40e2      	lsrs	r2, r4
 80005fe:	001c      	movs	r4, r3
 8000600:	465b      	mov	r3, fp
 8000602:	0015      	movs	r5, r2
 8000604:	2b00      	cmp	r3, #0
 8000606:	db2c      	blt.n	8000662 <__udivmoddi4+0x166>
 8000608:	0026      	movs	r6, r4
 800060a:	409e      	lsls	r6, r3
 800060c:	0033      	movs	r3, r6
 800060e:	0026      	movs	r6, r4
 8000610:	4647      	mov	r7, r8
 8000612:	40be      	lsls	r6, r7
 8000614:	0032      	movs	r2, r6
 8000616:	1a80      	subs	r0, r0, r2
 8000618:	4199      	sbcs	r1, r3
 800061a:	9000      	str	r0, [sp, #0]
 800061c:	9101      	str	r1, [sp, #4]
 800061e:	e7ae      	b.n	800057e <__udivmoddi4+0x82>
 8000620:	4642      	mov	r2, r8
 8000622:	2320      	movs	r3, #32
 8000624:	1a9b      	subs	r3, r3, r2
 8000626:	4652      	mov	r2, sl
 8000628:	40da      	lsrs	r2, r3
 800062a:	4641      	mov	r1, r8
 800062c:	0013      	movs	r3, r2
 800062e:	464a      	mov	r2, r9
 8000630:	408a      	lsls	r2, r1
 8000632:	0017      	movs	r7, r2
 8000634:	431f      	orrs	r7, r3
 8000636:	e782      	b.n	800053e <__udivmoddi4+0x42>
 8000638:	4642      	mov	r2, r8
 800063a:	2320      	movs	r3, #32
 800063c:	1a9b      	subs	r3, r3, r2
 800063e:	002a      	movs	r2, r5
 8000640:	4646      	mov	r6, r8
 8000642:	409a      	lsls	r2, r3
 8000644:	0023      	movs	r3, r4
 8000646:	40f3      	lsrs	r3, r6
 8000648:	4313      	orrs	r3, r2
 800064a:	e7d5      	b.n	80005f8 <__udivmoddi4+0xfc>
 800064c:	4642      	mov	r2, r8
 800064e:	2320      	movs	r3, #32
 8000650:	2100      	movs	r1, #0
 8000652:	1a9b      	subs	r3, r3, r2
 8000654:	2200      	movs	r2, #0
 8000656:	9100      	str	r1, [sp, #0]
 8000658:	9201      	str	r2, [sp, #4]
 800065a:	2201      	movs	r2, #1
 800065c:	40da      	lsrs	r2, r3
 800065e:	9201      	str	r2, [sp, #4]
 8000660:	e782      	b.n	8000568 <__udivmoddi4+0x6c>
 8000662:	4642      	mov	r2, r8
 8000664:	2320      	movs	r3, #32
 8000666:	0026      	movs	r6, r4
 8000668:	1a9b      	subs	r3, r3, r2
 800066a:	40de      	lsrs	r6, r3
 800066c:	002f      	movs	r7, r5
 800066e:	46b4      	mov	ip, r6
 8000670:	4097      	lsls	r7, r2
 8000672:	4666      	mov	r6, ip
 8000674:	003b      	movs	r3, r7
 8000676:	4333      	orrs	r3, r6
 8000678:	e7c9      	b.n	800060e <__udivmoddi4+0x112>
 800067a:	46c0      	nop			; (mov r8, r8)

0800067c <__aeabi_dadd>:
 800067c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800067e:	4645      	mov	r5, r8
 8000680:	46de      	mov	lr, fp
 8000682:	4657      	mov	r7, sl
 8000684:	464e      	mov	r6, r9
 8000686:	030c      	lsls	r4, r1, #12
 8000688:	b5e0      	push	{r5, r6, r7, lr}
 800068a:	004e      	lsls	r6, r1, #1
 800068c:	0fc9      	lsrs	r1, r1, #31
 800068e:	4688      	mov	r8, r1
 8000690:	000d      	movs	r5, r1
 8000692:	0a61      	lsrs	r1, r4, #9
 8000694:	0f44      	lsrs	r4, r0, #29
 8000696:	430c      	orrs	r4, r1
 8000698:	00c7      	lsls	r7, r0, #3
 800069a:	0319      	lsls	r1, r3, #12
 800069c:	0058      	lsls	r0, r3, #1
 800069e:	0fdb      	lsrs	r3, r3, #31
 80006a0:	469b      	mov	fp, r3
 80006a2:	0a4b      	lsrs	r3, r1, #9
 80006a4:	0f51      	lsrs	r1, r2, #29
 80006a6:	430b      	orrs	r3, r1
 80006a8:	0d76      	lsrs	r6, r6, #21
 80006aa:	0d40      	lsrs	r0, r0, #21
 80006ac:	0019      	movs	r1, r3
 80006ae:	00d2      	lsls	r2, r2, #3
 80006b0:	45d8      	cmp	r8, fp
 80006b2:	d100      	bne.n	80006b6 <__aeabi_dadd+0x3a>
 80006b4:	e0ae      	b.n	8000814 <__aeabi_dadd+0x198>
 80006b6:	1a35      	subs	r5, r6, r0
 80006b8:	2d00      	cmp	r5, #0
 80006ba:	dc00      	bgt.n	80006be <__aeabi_dadd+0x42>
 80006bc:	e0f6      	b.n	80008ac <__aeabi_dadd+0x230>
 80006be:	2800      	cmp	r0, #0
 80006c0:	d10f      	bne.n	80006e2 <__aeabi_dadd+0x66>
 80006c2:	4313      	orrs	r3, r2
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x4c>
 80006c6:	e0db      	b.n	8000880 <__aeabi_dadd+0x204>
 80006c8:	1e6b      	subs	r3, r5, #1
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d000      	beq.n	80006d0 <__aeabi_dadd+0x54>
 80006ce:	e137      	b.n	8000940 <__aeabi_dadd+0x2c4>
 80006d0:	1aba      	subs	r2, r7, r2
 80006d2:	4297      	cmp	r7, r2
 80006d4:	41bf      	sbcs	r7, r7
 80006d6:	1a64      	subs	r4, r4, r1
 80006d8:	427f      	negs	r7, r7
 80006da:	1be4      	subs	r4, r4, r7
 80006dc:	2601      	movs	r6, #1
 80006de:	0017      	movs	r7, r2
 80006e0:	e024      	b.n	800072c <__aeabi_dadd+0xb0>
 80006e2:	4bc6      	ldr	r3, [pc, #792]	; (80009fc <__aeabi_dadd+0x380>)
 80006e4:	429e      	cmp	r6, r3
 80006e6:	d04d      	beq.n	8000784 <__aeabi_dadd+0x108>
 80006e8:	2380      	movs	r3, #128	; 0x80
 80006ea:	041b      	lsls	r3, r3, #16
 80006ec:	4319      	orrs	r1, r3
 80006ee:	2d38      	cmp	r5, #56	; 0x38
 80006f0:	dd00      	ble.n	80006f4 <__aeabi_dadd+0x78>
 80006f2:	e107      	b.n	8000904 <__aeabi_dadd+0x288>
 80006f4:	2d1f      	cmp	r5, #31
 80006f6:	dd00      	ble.n	80006fa <__aeabi_dadd+0x7e>
 80006f8:	e138      	b.n	800096c <__aeabi_dadd+0x2f0>
 80006fa:	2020      	movs	r0, #32
 80006fc:	1b43      	subs	r3, r0, r5
 80006fe:	469a      	mov	sl, r3
 8000700:	000b      	movs	r3, r1
 8000702:	4650      	mov	r0, sl
 8000704:	4083      	lsls	r3, r0
 8000706:	4699      	mov	r9, r3
 8000708:	0013      	movs	r3, r2
 800070a:	4648      	mov	r0, r9
 800070c:	40eb      	lsrs	r3, r5
 800070e:	4318      	orrs	r0, r3
 8000710:	0003      	movs	r3, r0
 8000712:	4650      	mov	r0, sl
 8000714:	4082      	lsls	r2, r0
 8000716:	1e50      	subs	r0, r2, #1
 8000718:	4182      	sbcs	r2, r0
 800071a:	40e9      	lsrs	r1, r5
 800071c:	431a      	orrs	r2, r3
 800071e:	1aba      	subs	r2, r7, r2
 8000720:	1a61      	subs	r1, r4, r1
 8000722:	4297      	cmp	r7, r2
 8000724:	41a4      	sbcs	r4, r4
 8000726:	0017      	movs	r7, r2
 8000728:	4264      	negs	r4, r4
 800072a:	1b0c      	subs	r4, r1, r4
 800072c:	0223      	lsls	r3, r4, #8
 800072e:	d562      	bpl.n	80007f6 <__aeabi_dadd+0x17a>
 8000730:	0264      	lsls	r4, r4, #9
 8000732:	0a65      	lsrs	r5, r4, #9
 8000734:	2d00      	cmp	r5, #0
 8000736:	d100      	bne.n	800073a <__aeabi_dadd+0xbe>
 8000738:	e0df      	b.n	80008fa <__aeabi_dadd+0x27e>
 800073a:	0028      	movs	r0, r5
 800073c:	f001 fd26 	bl	800218c <__clzsi2>
 8000740:	0003      	movs	r3, r0
 8000742:	3b08      	subs	r3, #8
 8000744:	2b1f      	cmp	r3, #31
 8000746:	dd00      	ble.n	800074a <__aeabi_dadd+0xce>
 8000748:	e0d2      	b.n	80008f0 <__aeabi_dadd+0x274>
 800074a:	2220      	movs	r2, #32
 800074c:	003c      	movs	r4, r7
 800074e:	1ad2      	subs	r2, r2, r3
 8000750:	409d      	lsls	r5, r3
 8000752:	40d4      	lsrs	r4, r2
 8000754:	409f      	lsls	r7, r3
 8000756:	4325      	orrs	r5, r4
 8000758:	429e      	cmp	r6, r3
 800075a:	dd00      	ble.n	800075e <__aeabi_dadd+0xe2>
 800075c:	e0c4      	b.n	80008e8 <__aeabi_dadd+0x26c>
 800075e:	1b9e      	subs	r6, r3, r6
 8000760:	1c73      	adds	r3, r6, #1
 8000762:	2b1f      	cmp	r3, #31
 8000764:	dd00      	ble.n	8000768 <__aeabi_dadd+0xec>
 8000766:	e0f1      	b.n	800094c <__aeabi_dadd+0x2d0>
 8000768:	2220      	movs	r2, #32
 800076a:	0038      	movs	r0, r7
 800076c:	0029      	movs	r1, r5
 800076e:	1ad2      	subs	r2, r2, r3
 8000770:	40d8      	lsrs	r0, r3
 8000772:	4091      	lsls	r1, r2
 8000774:	4097      	lsls	r7, r2
 8000776:	002c      	movs	r4, r5
 8000778:	4301      	orrs	r1, r0
 800077a:	1e78      	subs	r0, r7, #1
 800077c:	4187      	sbcs	r7, r0
 800077e:	40dc      	lsrs	r4, r3
 8000780:	2600      	movs	r6, #0
 8000782:	430f      	orrs	r7, r1
 8000784:	077b      	lsls	r3, r7, #29
 8000786:	d009      	beq.n	800079c <__aeabi_dadd+0x120>
 8000788:	230f      	movs	r3, #15
 800078a:	403b      	ands	r3, r7
 800078c:	2b04      	cmp	r3, #4
 800078e:	d005      	beq.n	800079c <__aeabi_dadd+0x120>
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	42bb      	cmp	r3, r7
 8000794:	41bf      	sbcs	r7, r7
 8000796:	427f      	negs	r7, r7
 8000798:	19e4      	adds	r4, r4, r7
 800079a:	001f      	movs	r7, r3
 800079c:	0223      	lsls	r3, r4, #8
 800079e:	d52c      	bpl.n	80007fa <__aeabi_dadd+0x17e>
 80007a0:	4b96      	ldr	r3, [pc, #600]	; (80009fc <__aeabi_dadd+0x380>)
 80007a2:	3601      	adds	r6, #1
 80007a4:	429e      	cmp	r6, r3
 80007a6:	d100      	bne.n	80007aa <__aeabi_dadd+0x12e>
 80007a8:	e09a      	b.n	80008e0 <__aeabi_dadd+0x264>
 80007aa:	4645      	mov	r5, r8
 80007ac:	4b94      	ldr	r3, [pc, #592]	; (8000a00 <__aeabi_dadd+0x384>)
 80007ae:	08ff      	lsrs	r7, r7, #3
 80007b0:	401c      	ands	r4, r3
 80007b2:	0760      	lsls	r0, r4, #29
 80007b4:	0576      	lsls	r6, r6, #21
 80007b6:	0264      	lsls	r4, r4, #9
 80007b8:	4307      	orrs	r7, r0
 80007ba:	0b24      	lsrs	r4, r4, #12
 80007bc:	0d76      	lsrs	r6, r6, #21
 80007be:	2100      	movs	r1, #0
 80007c0:	0324      	lsls	r4, r4, #12
 80007c2:	0b23      	lsrs	r3, r4, #12
 80007c4:	0d0c      	lsrs	r4, r1, #20
 80007c6:	4a8f      	ldr	r2, [pc, #572]	; (8000a04 <__aeabi_dadd+0x388>)
 80007c8:	0524      	lsls	r4, r4, #20
 80007ca:	431c      	orrs	r4, r3
 80007cc:	4014      	ands	r4, r2
 80007ce:	0533      	lsls	r3, r6, #20
 80007d0:	4323      	orrs	r3, r4
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	07ed      	lsls	r5, r5, #31
 80007d6:	085b      	lsrs	r3, r3, #1
 80007d8:	432b      	orrs	r3, r5
 80007da:	0038      	movs	r0, r7
 80007dc:	0019      	movs	r1, r3
 80007de:	bc3c      	pop	{r2, r3, r4, r5}
 80007e0:	4690      	mov	r8, r2
 80007e2:	4699      	mov	r9, r3
 80007e4:	46a2      	mov	sl, r4
 80007e6:	46ab      	mov	fp, r5
 80007e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007ea:	4664      	mov	r4, ip
 80007ec:	4304      	orrs	r4, r0
 80007ee:	d100      	bne.n	80007f2 <__aeabi_dadd+0x176>
 80007f0:	e211      	b.n	8000c16 <__aeabi_dadd+0x59a>
 80007f2:	0004      	movs	r4, r0
 80007f4:	4667      	mov	r7, ip
 80007f6:	077b      	lsls	r3, r7, #29
 80007f8:	d1c6      	bne.n	8000788 <__aeabi_dadd+0x10c>
 80007fa:	4645      	mov	r5, r8
 80007fc:	0760      	lsls	r0, r4, #29
 80007fe:	08ff      	lsrs	r7, r7, #3
 8000800:	4307      	orrs	r7, r0
 8000802:	08e4      	lsrs	r4, r4, #3
 8000804:	4b7d      	ldr	r3, [pc, #500]	; (80009fc <__aeabi_dadd+0x380>)
 8000806:	429e      	cmp	r6, r3
 8000808:	d030      	beq.n	800086c <__aeabi_dadd+0x1f0>
 800080a:	0324      	lsls	r4, r4, #12
 800080c:	0576      	lsls	r6, r6, #21
 800080e:	0b24      	lsrs	r4, r4, #12
 8000810:	0d76      	lsrs	r6, r6, #21
 8000812:	e7d4      	b.n	80007be <__aeabi_dadd+0x142>
 8000814:	1a33      	subs	r3, r6, r0
 8000816:	469a      	mov	sl, r3
 8000818:	2b00      	cmp	r3, #0
 800081a:	dd78      	ble.n	800090e <__aeabi_dadd+0x292>
 800081c:	2800      	cmp	r0, #0
 800081e:	d031      	beq.n	8000884 <__aeabi_dadd+0x208>
 8000820:	4876      	ldr	r0, [pc, #472]	; (80009fc <__aeabi_dadd+0x380>)
 8000822:	4286      	cmp	r6, r0
 8000824:	d0ae      	beq.n	8000784 <__aeabi_dadd+0x108>
 8000826:	2080      	movs	r0, #128	; 0x80
 8000828:	0400      	lsls	r0, r0, #16
 800082a:	4301      	orrs	r1, r0
 800082c:	4653      	mov	r3, sl
 800082e:	2b38      	cmp	r3, #56	; 0x38
 8000830:	dc00      	bgt.n	8000834 <__aeabi_dadd+0x1b8>
 8000832:	e0e9      	b.n	8000a08 <__aeabi_dadd+0x38c>
 8000834:	430a      	orrs	r2, r1
 8000836:	1e51      	subs	r1, r2, #1
 8000838:	418a      	sbcs	r2, r1
 800083a:	2100      	movs	r1, #0
 800083c:	19d2      	adds	r2, r2, r7
 800083e:	42ba      	cmp	r2, r7
 8000840:	41bf      	sbcs	r7, r7
 8000842:	1909      	adds	r1, r1, r4
 8000844:	427c      	negs	r4, r7
 8000846:	0017      	movs	r7, r2
 8000848:	190c      	adds	r4, r1, r4
 800084a:	0223      	lsls	r3, r4, #8
 800084c:	d5d3      	bpl.n	80007f6 <__aeabi_dadd+0x17a>
 800084e:	4b6b      	ldr	r3, [pc, #428]	; (80009fc <__aeabi_dadd+0x380>)
 8000850:	3601      	adds	r6, #1
 8000852:	429e      	cmp	r6, r3
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x1dc>
 8000856:	e13a      	b.n	8000ace <__aeabi_dadd+0x452>
 8000858:	2001      	movs	r0, #1
 800085a:	4b69      	ldr	r3, [pc, #420]	; (8000a00 <__aeabi_dadd+0x384>)
 800085c:	401c      	ands	r4, r3
 800085e:	087b      	lsrs	r3, r7, #1
 8000860:	4007      	ands	r7, r0
 8000862:	431f      	orrs	r7, r3
 8000864:	07e0      	lsls	r0, r4, #31
 8000866:	4307      	orrs	r7, r0
 8000868:	0864      	lsrs	r4, r4, #1
 800086a:	e78b      	b.n	8000784 <__aeabi_dadd+0x108>
 800086c:	0023      	movs	r3, r4
 800086e:	433b      	orrs	r3, r7
 8000870:	d100      	bne.n	8000874 <__aeabi_dadd+0x1f8>
 8000872:	e1cb      	b.n	8000c0c <__aeabi_dadd+0x590>
 8000874:	2280      	movs	r2, #128	; 0x80
 8000876:	0312      	lsls	r2, r2, #12
 8000878:	4314      	orrs	r4, r2
 800087a:	0324      	lsls	r4, r4, #12
 800087c:	0b24      	lsrs	r4, r4, #12
 800087e:	e79e      	b.n	80007be <__aeabi_dadd+0x142>
 8000880:	002e      	movs	r6, r5
 8000882:	e77f      	b.n	8000784 <__aeabi_dadd+0x108>
 8000884:	0008      	movs	r0, r1
 8000886:	4310      	orrs	r0, r2
 8000888:	d100      	bne.n	800088c <__aeabi_dadd+0x210>
 800088a:	e0b4      	b.n	80009f6 <__aeabi_dadd+0x37a>
 800088c:	1e58      	subs	r0, r3, #1
 800088e:	2800      	cmp	r0, #0
 8000890:	d000      	beq.n	8000894 <__aeabi_dadd+0x218>
 8000892:	e0de      	b.n	8000a52 <__aeabi_dadd+0x3d6>
 8000894:	18ba      	adds	r2, r7, r2
 8000896:	42ba      	cmp	r2, r7
 8000898:	419b      	sbcs	r3, r3
 800089a:	1864      	adds	r4, r4, r1
 800089c:	425b      	negs	r3, r3
 800089e:	18e4      	adds	r4, r4, r3
 80008a0:	0017      	movs	r7, r2
 80008a2:	2601      	movs	r6, #1
 80008a4:	0223      	lsls	r3, r4, #8
 80008a6:	d5a6      	bpl.n	80007f6 <__aeabi_dadd+0x17a>
 80008a8:	2602      	movs	r6, #2
 80008aa:	e7d5      	b.n	8000858 <__aeabi_dadd+0x1dc>
 80008ac:	2d00      	cmp	r5, #0
 80008ae:	d16e      	bne.n	800098e <__aeabi_dadd+0x312>
 80008b0:	1c70      	adds	r0, r6, #1
 80008b2:	0540      	lsls	r0, r0, #21
 80008b4:	0d40      	lsrs	r0, r0, #21
 80008b6:	2801      	cmp	r0, #1
 80008b8:	dc00      	bgt.n	80008bc <__aeabi_dadd+0x240>
 80008ba:	e0f9      	b.n	8000ab0 <__aeabi_dadd+0x434>
 80008bc:	1ab8      	subs	r0, r7, r2
 80008be:	4684      	mov	ip, r0
 80008c0:	4287      	cmp	r7, r0
 80008c2:	4180      	sbcs	r0, r0
 80008c4:	1ae5      	subs	r5, r4, r3
 80008c6:	4240      	negs	r0, r0
 80008c8:	1a2d      	subs	r5, r5, r0
 80008ca:	0228      	lsls	r0, r5, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x254>
 80008ce:	e089      	b.n	80009e4 <__aeabi_dadd+0x368>
 80008d0:	1bd7      	subs	r7, r2, r7
 80008d2:	42ba      	cmp	r2, r7
 80008d4:	4192      	sbcs	r2, r2
 80008d6:	1b1c      	subs	r4, r3, r4
 80008d8:	4252      	negs	r2, r2
 80008da:	1aa5      	subs	r5, r4, r2
 80008dc:	46d8      	mov	r8, fp
 80008de:	e729      	b.n	8000734 <__aeabi_dadd+0xb8>
 80008e0:	4645      	mov	r5, r8
 80008e2:	2400      	movs	r4, #0
 80008e4:	2700      	movs	r7, #0
 80008e6:	e76a      	b.n	80007be <__aeabi_dadd+0x142>
 80008e8:	4c45      	ldr	r4, [pc, #276]	; (8000a00 <__aeabi_dadd+0x384>)
 80008ea:	1af6      	subs	r6, r6, r3
 80008ec:	402c      	ands	r4, r5
 80008ee:	e749      	b.n	8000784 <__aeabi_dadd+0x108>
 80008f0:	003d      	movs	r5, r7
 80008f2:	3828      	subs	r0, #40	; 0x28
 80008f4:	4085      	lsls	r5, r0
 80008f6:	2700      	movs	r7, #0
 80008f8:	e72e      	b.n	8000758 <__aeabi_dadd+0xdc>
 80008fa:	0038      	movs	r0, r7
 80008fc:	f001 fc46 	bl	800218c <__clzsi2>
 8000900:	3020      	adds	r0, #32
 8000902:	e71d      	b.n	8000740 <__aeabi_dadd+0xc4>
 8000904:	430a      	orrs	r2, r1
 8000906:	1e51      	subs	r1, r2, #1
 8000908:	418a      	sbcs	r2, r1
 800090a:	2100      	movs	r1, #0
 800090c:	e707      	b.n	800071e <__aeabi_dadd+0xa2>
 800090e:	2b00      	cmp	r3, #0
 8000910:	d000      	beq.n	8000914 <__aeabi_dadd+0x298>
 8000912:	e0f3      	b.n	8000afc <__aeabi_dadd+0x480>
 8000914:	1c70      	adds	r0, r6, #1
 8000916:	0543      	lsls	r3, r0, #21
 8000918:	0d5b      	lsrs	r3, r3, #21
 800091a:	2b01      	cmp	r3, #1
 800091c:	dc00      	bgt.n	8000920 <__aeabi_dadd+0x2a4>
 800091e:	e0ad      	b.n	8000a7c <__aeabi_dadd+0x400>
 8000920:	4b36      	ldr	r3, [pc, #216]	; (80009fc <__aeabi_dadd+0x380>)
 8000922:	4298      	cmp	r0, r3
 8000924:	d100      	bne.n	8000928 <__aeabi_dadd+0x2ac>
 8000926:	e0d1      	b.n	8000acc <__aeabi_dadd+0x450>
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	42ba      	cmp	r2, r7
 800092c:	41bf      	sbcs	r7, r7
 800092e:	1864      	adds	r4, r4, r1
 8000930:	427f      	negs	r7, r7
 8000932:	19e4      	adds	r4, r4, r7
 8000934:	07e7      	lsls	r7, r4, #31
 8000936:	0852      	lsrs	r2, r2, #1
 8000938:	4317      	orrs	r7, r2
 800093a:	0864      	lsrs	r4, r4, #1
 800093c:	0006      	movs	r6, r0
 800093e:	e721      	b.n	8000784 <__aeabi_dadd+0x108>
 8000940:	482e      	ldr	r0, [pc, #184]	; (80009fc <__aeabi_dadd+0x380>)
 8000942:	4285      	cmp	r5, r0
 8000944:	d100      	bne.n	8000948 <__aeabi_dadd+0x2cc>
 8000946:	e093      	b.n	8000a70 <__aeabi_dadd+0x3f4>
 8000948:	001d      	movs	r5, r3
 800094a:	e6d0      	b.n	80006ee <__aeabi_dadd+0x72>
 800094c:	0029      	movs	r1, r5
 800094e:	3e1f      	subs	r6, #31
 8000950:	40f1      	lsrs	r1, r6
 8000952:	2b20      	cmp	r3, #32
 8000954:	d100      	bne.n	8000958 <__aeabi_dadd+0x2dc>
 8000956:	e08d      	b.n	8000a74 <__aeabi_dadd+0x3f8>
 8000958:	2240      	movs	r2, #64	; 0x40
 800095a:	1ad3      	subs	r3, r2, r3
 800095c:	409d      	lsls	r5, r3
 800095e:	432f      	orrs	r7, r5
 8000960:	1e7d      	subs	r5, r7, #1
 8000962:	41af      	sbcs	r7, r5
 8000964:	2400      	movs	r4, #0
 8000966:	430f      	orrs	r7, r1
 8000968:	2600      	movs	r6, #0
 800096a:	e744      	b.n	80007f6 <__aeabi_dadd+0x17a>
 800096c:	002b      	movs	r3, r5
 800096e:	0008      	movs	r0, r1
 8000970:	3b20      	subs	r3, #32
 8000972:	40d8      	lsrs	r0, r3
 8000974:	0003      	movs	r3, r0
 8000976:	2d20      	cmp	r5, #32
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x300>
 800097a:	e07d      	b.n	8000a78 <__aeabi_dadd+0x3fc>
 800097c:	2040      	movs	r0, #64	; 0x40
 800097e:	1b45      	subs	r5, r0, r5
 8000980:	40a9      	lsls	r1, r5
 8000982:	430a      	orrs	r2, r1
 8000984:	1e51      	subs	r1, r2, #1
 8000986:	418a      	sbcs	r2, r1
 8000988:	2100      	movs	r1, #0
 800098a:	431a      	orrs	r2, r3
 800098c:	e6c7      	b.n	800071e <__aeabi_dadd+0xa2>
 800098e:	2e00      	cmp	r6, #0
 8000990:	d050      	beq.n	8000a34 <__aeabi_dadd+0x3b8>
 8000992:	4e1a      	ldr	r6, [pc, #104]	; (80009fc <__aeabi_dadd+0x380>)
 8000994:	42b0      	cmp	r0, r6
 8000996:	d057      	beq.n	8000a48 <__aeabi_dadd+0x3cc>
 8000998:	2680      	movs	r6, #128	; 0x80
 800099a:	426b      	negs	r3, r5
 800099c:	4699      	mov	r9, r3
 800099e:	0436      	lsls	r6, r6, #16
 80009a0:	4334      	orrs	r4, r6
 80009a2:	464b      	mov	r3, r9
 80009a4:	2b38      	cmp	r3, #56	; 0x38
 80009a6:	dd00      	ble.n	80009aa <__aeabi_dadd+0x32e>
 80009a8:	e0d6      	b.n	8000b58 <__aeabi_dadd+0x4dc>
 80009aa:	2b1f      	cmp	r3, #31
 80009ac:	dd00      	ble.n	80009b0 <__aeabi_dadd+0x334>
 80009ae:	e135      	b.n	8000c1c <__aeabi_dadd+0x5a0>
 80009b0:	2620      	movs	r6, #32
 80009b2:	1af5      	subs	r5, r6, r3
 80009b4:	0026      	movs	r6, r4
 80009b6:	40ae      	lsls	r6, r5
 80009b8:	46b2      	mov	sl, r6
 80009ba:	003e      	movs	r6, r7
 80009bc:	40de      	lsrs	r6, r3
 80009be:	46ac      	mov	ip, r5
 80009c0:	0035      	movs	r5, r6
 80009c2:	4656      	mov	r6, sl
 80009c4:	432e      	orrs	r6, r5
 80009c6:	4665      	mov	r5, ip
 80009c8:	40af      	lsls	r7, r5
 80009ca:	1e7d      	subs	r5, r7, #1
 80009cc:	41af      	sbcs	r7, r5
 80009ce:	40dc      	lsrs	r4, r3
 80009d0:	4337      	orrs	r7, r6
 80009d2:	1bd7      	subs	r7, r2, r7
 80009d4:	42ba      	cmp	r2, r7
 80009d6:	4192      	sbcs	r2, r2
 80009d8:	1b0c      	subs	r4, r1, r4
 80009da:	4252      	negs	r2, r2
 80009dc:	1aa4      	subs	r4, r4, r2
 80009de:	0006      	movs	r6, r0
 80009e0:	46d8      	mov	r8, fp
 80009e2:	e6a3      	b.n	800072c <__aeabi_dadd+0xb0>
 80009e4:	4664      	mov	r4, ip
 80009e6:	4667      	mov	r7, ip
 80009e8:	432c      	orrs	r4, r5
 80009ea:	d000      	beq.n	80009ee <__aeabi_dadd+0x372>
 80009ec:	e6a2      	b.n	8000734 <__aeabi_dadd+0xb8>
 80009ee:	2500      	movs	r5, #0
 80009f0:	2600      	movs	r6, #0
 80009f2:	2700      	movs	r7, #0
 80009f4:	e706      	b.n	8000804 <__aeabi_dadd+0x188>
 80009f6:	001e      	movs	r6, r3
 80009f8:	e6c4      	b.n	8000784 <__aeabi_dadd+0x108>
 80009fa:	46c0      	nop			; (mov r8, r8)
 80009fc:	000007ff 	.word	0x000007ff
 8000a00:	ff7fffff 	.word	0xff7fffff
 8000a04:	800fffff 	.word	0x800fffff
 8000a08:	2b1f      	cmp	r3, #31
 8000a0a:	dc63      	bgt.n	8000ad4 <__aeabi_dadd+0x458>
 8000a0c:	2020      	movs	r0, #32
 8000a0e:	1ac3      	subs	r3, r0, r3
 8000a10:	0008      	movs	r0, r1
 8000a12:	4098      	lsls	r0, r3
 8000a14:	469c      	mov	ip, r3
 8000a16:	4683      	mov	fp, r0
 8000a18:	4653      	mov	r3, sl
 8000a1a:	0010      	movs	r0, r2
 8000a1c:	40d8      	lsrs	r0, r3
 8000a1e:	0003      	movs	r3, r0
 8000a20:	4658      	mov	r0, fp
 8000a22:	4318      	orrs	r0, r3
 8000a24:	4663      	mov	r3, ip
 8000a26:	409a      	lsls	r2, r3
 8000a28:	1e53      	subs	r3, r2, #1
 8000a2a:	419a      	sbcs	r2, r3
 8000a2c:	4653      	mov	r3, sl
 8000a2e:	4302      	orrs	r2, r0
 8000a30:	40d9      	lsrs	r1, r3
 8000a32:	e703      	b.n	800083c <__aeabi_dadd+0x1c0>
 8000a34:	0026      	movs	r6, r4
 8000a36:	433e      	orrs	r6, r7
 8000a38:	d006      	beq.n	8000a48 <__aeabi_dadd+0x3cc>
 8000a3a:	43eb      	mvns	r3, r5
 8000a3c:	4699      	mov	r9, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d0c7      	beq.n	80009d2 <__aeabi_dadd+0x356>
 8000a42:	4e94      	ldr	r6, [pc, #592]	; (8000c94 <__aeabi_dadd+0x618>)
 8000a44:	42b0      	cmp	r0, r6
 8000a46:	d1ac      	bne.n	80009a2 <__aeabi_dadd+0x326>
 8000a48:	000c      	movs	r4, r1
 8000a4a:	0017      	movs	r7, r2
 8000a4c:	0006      	movs	r6, r0
 8000a4e:	46d8      	mov	r8, fp
 8000a50:	e698      	b.n	8000784 <__aeabi_dadd+0x108>
 8000a52:	4b90      	ldr	r3, [pc, #576]	; (8000c94 <__aeabi_dadd+0x618>)
 8000a54:	459a      	cmp	sl, r3
 8000a56:	d00b      	beq.n	8000a70 <__aeabi_dadd+0x3f4>
 8000a58:	4682      	mov	sl, r0
 8000a5a:	e6e7      	b.n	800082c <__aeabi_dadd+0x1b0>
 8000a5c:	2800      	cmp	r0, #0
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_dadd+0x3e6>
 8000a60:	e09e      	b.n	8000ba0 <__aeabi_dadd+0x524>
 8000a62:	0018      	movs	r0, r3
 8000a64:	4310      	orrs	r0, r2
 8000a66:	d100      	bne.n	8000a6a <__aeabi_dadd+0x3ee>
 8000a68:	e0e9      	b.n	8000c3e <__aeabi_dadd+0x5c2>
 8000a6a:	001c      	movs	r4, r3
 8000a6c:	0017      	movs	r7, r2
 8000a6e:	46d8      	mov	r8, fp
 8000a70:	4e88      	ldr	r6, [pc, #544]	; (8000c94 <__aeabi_dadd+0x618>)
 8000a72:	e687      	b.n	8000784 <__aeabi_dadd+0x108>
 8000a74:	2500      	movs	r5, #0
 8000a76:	e772      	b.n	800095e <__aeabi_dadd+0x2e2>
 8000a78:	2100      	movs	r1, #0
 8000a7a:	e782      	b.n	8000982 <__aeabi_dadd+0x306>
 8000a7c:	0023      	movs	r3, r4
 8000a7e:	433b      	orrs	r3, r7
 8000a80:	2e00      	cmp	r6, #0
 8000a82:	d000      	beq.n	8000a86 <__aeabi_dadd+0x40a>
 8000a84:	e0ab      	b.n	8000bde <__aeabi_dadd+0x562>
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d100      	bne.n	8000a8c <__aeabi_dadd+0x410>
 8000a8a:	e0e7      	b.n	8000c5c <__aeabi_dadd+0x5e0>
 8000a8c:	000b      	movs	r3, r1
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	d100      	bne.n	8000a94 <__aeabi_dadd+0x418>
 8000a92:	e677      	b.n	8000784 <__aeabi_dadd+0x108>
 8000a94:	18ba      	adds	r2, r7, r2
 8000a96:	42ba      	cmp	r2, r7
 8000a98:	41bf      	sbcs	r7, r7
 8000a9a:	1864      	adds	r4, r4, r1
 8000a9c:	427f      	negs	r7, r7
 8000a9e:	19e4      	adds	r4, r4, r7
 8000aa0:	0223      	lsls	r3, r4, #8
 8000aa2:	d400      	bmi.n	8000aa6 <__aeabi_dadd+0x42a>
 8000aa4:	e0f2      	b.n	8000c8c <__aeabi_dadd+0x610>
 8000aa6:	4b7c      	ldr	r3, [pc, #496]	; (8000c98 <__aeabi_dadd+0x61c>)
 8000aa8:	0017      	movs	r7, r2
 8000aaa:	401c      	ands	r4, r3
 8000aac:	0006      	movs	r6, r0
 8000aae:	e669      	b.n	8000784 <__aeabi_dadd+0x108>
 8000ab0:	0020      	movs	r0, r4
 8000ab2:	4338      	orrs	r0, r7
 8000ab4:	2e00      	cmp	r6, #0
 8000ab6:	d1d1      	bne.n	8000a5c <__aeabi_dadd+0x3e0>
 8000ab8:	2800      	cmp	r0, #0
 8000aba:	d15b      	bne.n	8000b74 <__aeabi_dadd+0x4f8>
 8000abc:	001c      	movs	r4, r3
 8000abe:	4314      	orrs	r4, r2
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_dadd+0x448>
 8000ac2:	e0a8      	b.n	8000c16 <__aeabi_dadd+0x59a>
 8000ac4:	001c      	movs	r4, r3
 8000ac6:	0017      	movs	r7, r2
 8000ac8:	46d8      	mov	r8, fp
 8000aca:	e65b      	b.n	8000784 <__aeabi_dadd+0x108>
 8000acc:	0006      	movs	r6, r0
 8000ace:	2400      	movs	r4, #0
 8000ad0:	2700      	movs	r7, #0
 8000ad2:	e697      	b.n	8000804 <__aeabi_dadd+0x188>
 8000ad4:	4650      	mov	r0, sl
 8000ad6:	000b      	movs	r3, r1
 8000ad8:	3820      	subs	r0, #32
 8000ada:	40c3      	lsrs	r3, r0
 8000adc:	4699      	mov	r9, r3
 8000ade:	4653      	mov	r3, sl
 8000ae0:	2b20      	cmp	r3, #32
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_dadd+0x46a>
 8000ae4:	e095      	b.n	8000c12 <__aeabi_dadd+0x596>
 8000ae6:	2340      	movs	r3, #64	; 0x40
 8000ae8:	4650      	mov	r0, sl
 8000aea:	1a1b      	subs	r3, r3, r0
 8000aec:	4099      	lsls	r1, r3
 8000aee:	430a      	orrs	r2, r1
 8000af0:	1e51      	subs	r1, r2, #1
 8000af2:	418a      	sbcs	r2, r1
 8000af4:	464b      	mov	r3, r9
 8000af6:	2100      	movs	r1, #0
 8000af8:	431a      	orrs	r2, r3
 8000afa:	e69f      	b.n	800083c <__aeabi_dadd+0x1c0>
 8000afc:	2e00      	cmp	r6, #0
 8000afe:	d130      	bne.n	8000b62 <__aeabi_dadd+0x4e6>
 8000b00:	0026      	movs	r6, r4
 8000b02:	433e      	orrs	r6, r7
 8000b04:	d067      	beq.n	8000bd6 <__aeabi_dadd+0x55a>
 8000b06:	43db      	mvns	r3, r3
 8000b08:	469a      	mov	sl, r3
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d01c      	beq.n	8000b48 <__aeabi_dadd+0x4cc>
 8000b0e:	4e61      	ldr	r6, [pc, #388]	; (8000c94 <__aeabi_dadd+0x618>)
 8000b10:	42b0      	cmp	r0, r6
 8000b12:	d060      	beq.n	8000bd6 <__aeabi_dadd+0x55a>
 8000b14:	4653      	mov	r3, sl
 8000b16:	2b38      	cmp	r3, #56	; 0x38
 8000b18:	dd00      	ble.n	8000b1c <__aeabi_dadd+0x4a0>
 8000b1a:	e096      	b.n	8000c4a <__aeabi_dadd+0x5ce>
 8000b1c:	2b1f      	cmp	r3, #31
 8000b1e:	dd00      	ble.n	8000b22 <__aeabi_dadd+0x4a6>
 8000b20:	e09f      	b.n	8000c62 <__aeabi_dadd+0x5e6>
 8000b22:	2620      	movs	r6, #32
 8000b24:	1af3      	subs	r3, r6, r3
 8000b26:	0026      	movs	r6, r4
 8000b28:	409e      	lsls	r6, r3
 8000b2a:	469c      	mov	ip, r3
 8000b2c:	46b3      	mov	fp, r6
 8000b2e:	4653      	mov	r3, sl
 8000b30:	003e      	movs	r6, r7
 8000b32:	40de      	lsrs	r6, r3
 8000b34:	0033      	movs	r3, r6
 8000b36:	465e      	mov	r6, fp
 8000b38:	431e      	orrs	r6, r3
 8000b3a:	4663      	mov	r3, ip
 8000b3c:	409f      	lsls	r7, r3
 8000b3e:	1e7b      	subs	r3, r7, #1
 8000b40:	419f      	sbcs	r7, r3
 8000b42:	4653      	mov	r3, sl
 8000b44:	40dc      	lsrs	r4, r3
 8000b46:	4337      	orrs	r7, r6
 8000b48:	18bf      	adds	r7, r7, r2
 8000b4a:	4297      	cmp	r7, r2
 8000b4c:	4192      	sbcs	r2, r2
 8000b4e:	1864      	adds	r4, r4, r1
 8000b50:	4252      	negs	r2, r2
 8000b52:	18a4      	adds	r4, r4, r2
 8000b54:	0006      	movs	r6, r0
 8000b56:	e678      	b.n	800084a <__aeabi_dadd+0x1ce>
 8000b58:	4327      	orrs	r7, r4
 8000b5a:	1e7c      	subs	r4, r7, #1
 8000b5c:	41a7      	sbcs	r7, r4
 8000b5e:	2400      	movs	r4, #0
 8000b60:	e737      	b.n	80009d2 <__aeabi_dadd+0x356>
 8000b62:	4e4c      	ldr	r6, [pc, #304]	; (8000c94 <__aeabi_dadd+0x618>)
 8000b64:	42b0      	cmp	r0, r6
 8000b66:	d036      	beq.n	8000bd6 <__aeabi_dadd+0x55a>
 8000b68:	2680      	movs	r6, #128	; 0x80
 8000b6a:	425b      	negs	r3, r3
 8000b6c:	0436      	lsls	r6, r6, #16
 8000b6e:	469a      	mov	sl, r3
 8000b70:	4334      	orrs	r4, r6
 8000b72:	e7cf      	b.n	8000b14 <__aeabi_dadd+0x498>
 8000b74:	0018      	movs	r0, r3
 8000b76:	4310      	orrs	r0, r2
 8000b78:	d100      	bne.n	8000b7c <__aeabi_dadd+0x500>
 8000b7a:	e603      	b.n	8000784 <__aeabi_dadd+0x108>
 8000b7c:	1ab8      	subs	r0, r7, r2
 8000b7e:	4684      	mov	ip, r0
 8000b80:	4567      	cmp	r7, ip
 8000b82:	41ad      	sbcs	r5, r5
 8000b84:	1ae0      	subs	r0, r4, r3
 8000b86:	426d      	negs	r5, r5
 8000b88:	1b40      	subs	r0, r0, r5
 8000b8a:	0205      	lsls	r5, r0, #8
 8000b8c:	d400      	bmi.n	8000b90 <__aeabi_dadd+0x514>
 8000b8e:	e62c      	b.n	80007ea <__aeabi_dadd+0x16e>
 8000b90:	1bd7      	subs	r7, r2, r7
 8000b92:	42ba      	cmp	r2, r7
 8000b94:	4192      	sbcs	r2, r2
 8000b96:	1b1c      	subs	r4, r3, r4
 8000b98:	4252      	negs	r2, r2
 8000b9a:	1aa4      	subs	r4, r4, r2
 8000b9c:	46d8      	mov	r8, fp
 8000b9e:	e5f1      	b.n	8000784 <__aeabi_dadd+0x108>
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	4310      	orrs	r0, r2
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_dadd+0x52c>
 8000ba6:	e763      	b.n	8000a70 <__aeabi_dadd+0x3f4>
 8000ba8:	08f8      	lsrs	r0, r7, #3
 8000baa:	0767      	lsls	r7, r4, #29
 8000bac:	4307      	orrs	r7, r0
 8000bae:	2080      	movs	r0, #128	; 0x80
 8000bb0:	08e4      	lsrs	r4, r4, #3
 8000bb2:	0300      	lsls	r0, r0, #12
 8000bb4:	4204      	tst	r4, r0
 8000bb6:	d008      	beq.n	8000bca <__aeabi_dadd+0x54e>
 8000bb8:	08dd      	lsrs	r5, r3, #3
 8000bba:	4205      	tst	r5, r0
 8000bbc:	d105      	bne.n	8000bca <__aeabi_dadd+0x54e>
 8000bbe:	08d2      	lsrs	r2, r2, #3
 8000bc0:	0759      	lsls	r1, r3, #29
 8000bc2:	4311      	orrs	r1, r2
 8000bc4:	000f      	movs	r7, r1
 8000bc6:	002c      	movs	r4, r5
 8000bc8:	46d8      	mov	r8, fp
 8000bca:	0f7b      	lsrs	r3, r7, #29
 8000bcc:	00e4      	lsls	r4, r4, #3
 8000bce:	431c      	orrs	r4, r3
 8000bd0:	00ff      	lsls	r7, r7, #3
 8000bd2:	4e30      	ldr	r6, [pc, #192]	; (8000c94 <__aeabi_dadd+0x618>)
 8000bd4:	e5d6      	b.n	8000784 <__aeabi_dadd+0x108>
 8000bd6:	000c      	movs	r4, r1
 8000bd8:	0017      	movs	r7, r2
 8000bda:	0006      	movs	r6, r0
 8000bdc:	e5d2      	b.n	8000784 <__aeabi_dadd+0x108>
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d038      	beq.n	8000c54 <__aeabi_dadd+0x5d8>
 8000be2:	000b      	movs	r3, r1
 8000be4:	4313      	orrs	r3, r2
 8000be6:	d100      	bne.n	8000bea <__aeabi_dadd+0x56e>
 8000be8:	e742      	b.n	8000a70 <__aeabi_dadd+0x3f4>
 8000bea:	08f8      	lsrs	r0, r7, #3
 8000bec:	0767      	lsls	r7, r4, #29
 8000bee:	4307      	orrs	r7, r0
 8000bf0:	2080      	movs	r0, #128	; 0x80
 8000bf2:	08e4      	lsrs	r4, r4, #3
 8000bf4:	0300      	lsls	r0, r0, #12
 8000bf6:	4204      	tst	r4, r0
 8000bf8:	d0e7      	beq.n	8000bca <__aeabi_dadd+0x54e>
 8000bfa:	08cb      	lsrs	r3, r1, #3
 8000bfc:	4203      	tst	r3, r0
 8000bfe:	d1e4      	bne.n	8000bca <__aeabi_dadd+0x54e>
 8000c00:	08d2      	lsrs	r2, r2, #3
 8000c02:	0749      	lsls	r1, r1, #29
 8000c04:	4311      	orrs	r1, r2
 8000c06:	000f      	movs	r7, r1
 8000c08:	001c      	movs	r4, r3
 8000c0a:	e7de      	b.n	8000bca <__aeabi_dadd+0x54e>
 8000c0c:	2700      	movs	r7, #0
 8000c0e:	2400      	movs	r4, #0
 8000c10:	e5d5      	b.n	80007be <__aeabi_dadd+0x142>
 8000c12:	2100      	movs	r1, #0
 8000c14:	e76b      	b.n	8000aee <__aeabi_dadd+0x472>
 8000c16:	2500      	movs	r5, #0
 8000c18:	2700      	movs	r7, #0
 8000c1a:	e5f3      	b.n	8000804 <__aeabi_dadd+0x188>
 8000c1c:	464e      	mov	r6, r9
 8000c1e:	0025      	movs	r5, r4
 8000c20:	3e20      	subs	r6, #32
 8000c22:	40f5      	lsrs	r5, r6
 8000c24:	464b      	mov	r3, r9
 8000c26:	002e      	movs	r6, r5
 8000c28:	2b20      	cmp	r3, #32
 8000c2a:	d02d      	beq.n	8000c88 <__aeabi_dadd+0x60c>
 8000c2c:	2540      	movs	r5, #64	; 0x40
 8000c2e:	1aed      	subs	r5, r5, r3
 8000c30:	40ac      	lsls	r4, r5
 8000c32:	4327      	orrs	r7, r4
 8000c34:	1e7c      	subs	r4, r7, #1
 8000c36:	41a7      	sbcs	r7, r4
 8000c38:	2400      	movs	r4, #0
 8000c3a:	4337      	orrs	r7, r6
 8000c3c:	e6c9      	b.n	80009d2 <__aeabi_dadd+0x356>
 8000c3e:	2480      	movs	r4, #128	; 0x80
 8000c40:	2500      	movs	r5, #0
 8000c42:	0324      	lsls	r4, r4, #12
 8000c44:	4e13      	ldr	r6, [pc, #76]	; (8000c94 <__aeabi_dadd+0x618>)
 8000c46:	2700      	movs	r7, #0
 8000c48:	e5dc      	b.n	8000804 <__aeabi_dadd+0x188>
 8000c4a:	4327      	orrs	r7, r4
 8000c4c:	1e7c      	subs	r4, r7, #1
 8000c4e:	41a7      	sbcs	r7, r4
 8000c50:	2400      	movs	r4, #0
 8000c52:	e779      	b.n	8000b48 <__aeabi_dadd+0x4cc>
 8000c54:	000c      	movs	r4, r1
 8000c56:	0017      	movs	r7, r2
 8000c58:	4e0e      	ldr	r6, [pc, #56]	; (8000c94 <__aeabi_dadd+0x618>)
 8000c5a:	e593      	b.n	8000784 <__aeabi_dadd+0x108>
 8000c5c:	000c      	movs	r4, r1
 8000c5e:	0017      	movs	r7, r2
 8000c60:	e590      	b.n	8000784 <__aeabi_dadd+0x108>
 8000c62:	4656      	mov	r6, sl
 8000c64:	0023      	movs	r3, r4
 8000c66:	3e20      	subs	r6, #32
 8000c68:	40f3      	lsrs	r3, r6
 8000c6a:	4699      	mov	r9, r3
 8000c6c:	4653      	mov	r3, sl
 8000c6e:	2b20      	cmp	r3, #32
 8000c70:	d00e      	beq.n	8000c90 <__aeabi_dadd+0x614>
 8000c72:	2340      	movs	r3, #64	; 0x40
 8000c74:	4656      	mov	r6, sl
 8000c76:	1b9b      	subs	r3, r3, r6
 8000c78:	409c      	lsls	r4, r3
 8000c7a:	4327      	orrs	r7, r4
 8000c7c:	1e7c      	subs	r4, r7, #1
 8000c7e:	41a7      	sbcs	r7, r4
 8000c80:	464b      	mov	r3, r9
 8000c82:	2400      	movs	r4, #0
 8000c84:	431f      	orrs	r7, r3
 8000c86:	e75f      	b.n	8000b48 <__aeabi_dadd+0x4cc>
 8000c88:	2400      	movs	r4, #0
 8000c8a:	e7d2      	b.n	8000c32 <__aeabi_dadd+0x5b6>
 8000c8c:	0017      	movs	r7, r2
 8000c8e:	e5b2      	b.n	80007f6 <__aeabi_dadd+0x17a>
 8000c90:	2400      	movs	r4, #0
 8000c92:	e7f2      	b.n	8000c7a <__aeabi_dadd+0x5fe>
 8000c94:	000007ff 	.word	0x000007ff
 8000c98:	ff7fffff 	.word	0xff7fffff

08000c9c <__aeabi_ddiv>:
 8000c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9e:	4657      	mov	r7, sl
 8000ca0:	4645      	mov	r5, r8
 8000ca2:	46de      	mov	lr, fp
 8000ca4:	464e      	mov	r6, r9
 8000ca6:	b5e0      	push	{r5, r6, r7, lr}
 8000ca8:	004c      	lsls	r4, r1, #1
 8000caa:	030e      	lsls	r6, r1, #12
 8000cac:	b087      	sub	sp, #28
 8000cae:	4683      	mov	fp, r0
 8000cb0:	4692      	mov	sl, r2
 8000cb2:	001d      	movs	r5, r3
 8000cb4:	4680      	mov	r8, r0
 8000cb6:	0b36      	lsrs	r6, r6, #12
 8000cb8:	0d64      	lsrs	r4, r4, #21
 8000cba:	0fcf      	lsrs	r7, r1, #31
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d04f      	beq.n	8000d60 <__aeabi_ddiv+0xc4>
 8000cc0:	4b6f      	ldr	r3, [pc, #444]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000cc2:	429c      	cmp	r4, r3
 8000cc4:	d035      	beq.n	8000d32 <__aeabi_ddiv+0x96>
 8000cc6:	2380      	movs	r3, #128	; 0x80
 8000cc8:	0f42      	lsrs	r2, r0, #29
 8000cca:	041b      	lsls	r3, r3, #16
 8000ccc:	00f6      	lsls	r6, r6, #3
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	4333      	orrs	r3, r6
 8000cd2:	4699      	mov	r9, r3
 8000cd4:	00c3      	lsls	r3, r0, #3
 8000cd6:	4698      	mov	r8, r3
 8000cd8:	4b6a      	ldr	r3, [pc, #424]	; (8000e84 <__aeabi_ddiv+0x1e8>)
 8000cda:	2600      	movs	r6, #0
 8000cdc:	469c      	mov	ip, r3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	4464      	add	r4, ip
 8000ce2:	9303      	str	r3, [sp, #12]
 8000ce4:	032b      	lsls	r3, r5, #12
 8000ce6:	0b1b      	lsrs	r3, r3, #12
 8000ce8:	469b      	mov	fp, r3
 8000cea:	006b      	lsls	r3, r5, #1
 8000cec:	0fed      	lsrs	r5, r5, #31
 8000cee:	4650      	mov	r0, sl
 8000cf0:	0d5b      	lsrs	r3, r3, #21
 8000cf2:	9501      	str	r5, [sp, #4]
 8000cf4:	d05e      	beq.n	8000db4 <__aeabi_ddiv+0x118>
 8000cf6:	4a62      	ldr	r2, [pc, #392]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d053      	beq.n	8000da4 <__aeabi_ddiv+0x108>
 8000cfc:	465a      	mov	r2, fp
 8000cfe:	00d1      	lsls	r1, r2, #3
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0f40      	lsrs	r0, r0, #29
 8000d04:	0412      	lsls	r2, r2, #16
 8000d06:	4302      	orrs	r2, r0
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	4693      	mov	fp, r2
 8000d0c:	4652      	mov	r2, sl
 8000d0e:	00d1      	lsls	r1, r2, #3
 8000d10:	4a5c      	ldr	r2, [pc, #368]	; (8000e84 <__aeabi_ddiv+0x1e8>)
 8000d12:	4694      	mov	ip, r2
 8000d14:	2200      	movs	r2, #0
 8000d16:	4463      	add	r3, ip
 8000d18:	0038      	movs	r0, r7
 8000d1a:	4068      	eors	r0, r5
 8000d1c:	4684      	mov	ip, r0
 8000d1e:	9002      	str	r0, [sp, #8]
 8000d20:	1ae4      	subs	r4, r4, r3
 8000d22:	4316      	orrs	r6, r2
 8000d24:	2e0f      	cmp	r6, #15
 8000d26:	d900      	bls.n	8000d2a <__aeabi_ddiv+0x8e>
 8000d28:	e0b4      	b.n	8000e94 <__aeabi_ddiv+0x1f8>
 8000d2a:	4b57      	ldr	r3, [pc, #348]	; (8000e88 <__aeabi_ddiv+0x1ec>)
 8000d2c:	00b6      	lsls	r6, r6, #2
 8000d2e:	599b      	ldr	r3, [r3, r6]
 8000d30:	469f      	mov	pc, r3
 8000d32:	0003      	movs	r3, r0
 8000d34:	4333      	orrs	r3, r6
 8000d36:	4699      	mov	r9, r3
 8000d38:	d16c      	bne.n	8000e14 <__aeabi_ddiv+0x178>
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	4698      	mov	r8, r3
 8000d3e:	3302      	adds	r3, #2
 8000d40:	2608      	movs	r6, #8
 8000d42:	9303      	str	r3, [sp, #12]
 8000d44:	e7ce      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000d46:	46cb      	mov	fp, r9
 8000d48:	4641      	mov	r1, r8
 8000d4a:	9a03      	ldr	r2, [sp, #12]
 8000d4c:	9701      	str	r7, [sp, #4]
 8000d4e:	2a02      	cmp	r2, #2
 8000d50:	d165      	bne.n	8000e1e <__aeabi_ddiv+0x182>
 8000d52:	9b01      	ldr	r3, [sp, #4]
 8000d54:	4c4a      	ldr	r4, [pc, #296]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000d56:	469c      	mov	ip, r3
 8000d58:	2300      	movs	r3, #0
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	e06b      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8000d60:	0003      	movs	r3, r0
 8000d62:	4333      	orrs	r3, r6
 8000d64:	4699      	mov	r9, r3
 8000d66:	d04e      	beq.n	8000e06 <__aeabi_ddiv+0x16a>
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_ddiv+0xd2>
 8000d6c:	e1bc      	b.n	80010e8 <__aeabi_ddiv+0x44c>
 8000d6e:	0030      	movs	r0, r6
 8000d70:	f001 fa0c 	bl	800218c <__clzsi2>
 8000d74:	0003      	movs	r3, r0
 8000d76:	3b0b      	subs	r3, #11
 8000d78:	2b1c      	cmp	r3, #28
 8000d7a:	dd00      	ble.n	8000d7e <__aeabi_ddiv+0xe2>
 8000d7c:	e1ac      	b.n	80010d8 <__aeabi_ddiv+0x43c>
 8000d7e:	221d      	movs	r2, #29
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	465a      	mov	r2, fp
 8000d84:	0001      	movs	r1, r0
 8000d86:	40da      	lsrs	r2, r3
 8000d88:	3908      	subs	r1, #8
 8000d8a:	408e      	lsls	r6, r1
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	4333      	orrs	r3, r6
 8000d90:	4699      	mov	r9, r3
 8000d92:	465b      	mov	r3, fp
 8000d94:	408b      	lsls	r3, r1
 8000d96:	4698      	mov	r8, r3
 8000d98:	2300      	movs	r3, #0
 8000d9a:	4c3c      	ldr	r4, [pc, #240]	; (8000e8c <__aeabi_ddiv+0x1f0>)
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	1a24      	subs	r4, r4, r0
 8000da0:	9303      	str	r3, [sp, #12]
 8000da2:	e79f      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000da4:	4651      	mov	r1, sl
 8000da6:	465a      	mov	r2, fp
 8000da8:	4311      	orrs	r1, r2
 8000daa:	d129      	bne.n	8000e00 <__aeabi_ddiv+0x164>
 8000dac:	2200      	movs	r2, #0
 8000dae:	4693      	mov	fp, r2
 8000db0:	3202      	adds	r2, #2
 8000db2:	e7b1      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000db4:	4659      	mov	r1, fp
 8000db6:	4301      	orrs	r1, r0
 8000db8:	d01e      	beq.n	8000df8 <__aeabi_ddiv+0x15c>
 8000dba:	465b      	mov	r3, fp
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_ddiv+0x126>
 8000dc0:	e19e      	b.n	8001100 <__aeabi_ddiv+0x464>
 8000dc2:	4658      	mov	r0, fp
 8000dc4:	f001 f9e2 	bl	800218c <__clzsi2>
 8000dc8:	0003      	movs	r3, r0
 8000dca:	3b0b      	subs	r3, #11
 8000dcc:	2b1c      	cmp	r3, #28
 8000dce:	dd00      	ble.n	8000dd2 <__aeabi_ddiv+0x136>
 8000dd0:	e18f      	b.n	80010f2 <__aeabi_ddiv+0x456>
 8000dd2:	0002      	movs	r2, r0
 8000dd4:	4659      	mov	r1, fp
 8000dd6:	3a08      	subs	r2, #8
 8000dd8:	4091      	lsls	r1, r2
 8000dda:	468b      	mov	fp, r1
 8000ddc:	211d      	movs	r1, #29
 8000dde:	1acb      	subs	r3, r1, r3
 8000de0:	4651      	mov	r1, sl
 8000de2:	40d9      	lsrs	r1, r3
 8000de4:	000b      	movs	r3, r1
 8000de6:	4659      	mov	r1, fp
 8000de8:	430b      	orrs	r3, r1
 8000dea:	4651      	mov	r1, sl
 8000dec:	469b      	mov	fp, r3
 8000dee:	4091      	lsls	r1, r2
 8000df0:	4b26      	ldr	r3, [pc, #152]	; (8000e8c <__aeabi_ddiv+0x1f0>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	1a1b      	subs	r3, r3, r0
 8000df6:	e78f      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000df8:	2300      	movs	r3, #0
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	469b      	mov	fp, r3
 8000dfe:	e78b      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000e00:	4651      	mov	r1, sl
 8000e02:	2203      	movs	r2, #3
 8000e04:	e788      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000e06:	2300      	movs	r3, #0
 8000e08:	4698      	mov	r8, r3
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	2604      	movs	r6, #4
 8000e0e:	2400      	movs	r4, #0
 8000e10:	9303      	str	r3, [sp, #12]
 8000e12:	e767      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000e14:	2303      	movs	r3, #3
 8000e16:	46b1      	mov	r9, r6
 8000e18:	9303      	str	r3, [sp, #12]
 8000e1a:	260c      	movs	r6, #12
 8000e1c:	e762      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000e1e:	2a03      	cmp	r2, #3
 8000e20:	d100      	bne.n	8000e24 <__aeabi_ddiv+0x188>
 8000e22:	e25c      	b.n	80012de <__aeabi_ddiv+0x642>
 8000e24:	9b01      	ldr	r3, [sp, #4]
 8000e26:	2a01      	cmp	r2, #1
 8000e28:	d000      	beq.n	8000e2c <__aeabi_ddiv+0x190>
 8000e2a:	e1e4      	b.n	80011f6 <__aeabi_ddiv+0x55a>
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	469c      	mov	ip, r3
 8000e30:	2300      	movs	r3, #0
 8000e32:	2400      	movs	r4, #0
 8000e34:	2200      	movs	r2, #0
 8000e36:	4698      	mov	r8, r3
 8000e38:	2100      	movs	r1, #0
 8000e3a:	0312      	lsls	r2, r2, #12
 8000e3c:	0b13      	lsrs	r3, r2, #12
 8000e3e:	0d0a      	lsrs	r2, r1, #20
 8000e40:	0512      	lsls	r2, r2, #20
 8000e42:	431a      	orrs	r2, r3
 8000e44:	0523      	lsls	r3, r4, #20
 8000e46:	4c12      	ldr	r4, [pc, #72]	; (8000e90 <__aeabi_ddiv+0x1f4>)
 8000e48:	4640      	mov	r0, r8
 8000e4a:	4022      	ands	r2, r4
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	4662      	mov	r2, ip
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	07d2      	lsls	r2, r2, #31
 8000e54:	085b      	lsrs	r3, r3, #1
 8000e56:	4313      	orrs	r3, r2
 8000e58:	0019      	movs	r1, r3
 8000e5a:	b007      	add	sp, #28
 8000e5c:	bc3c      	pop	{r2, r3, r4, r5}
 8000e5e:	4690      	mov	r8, r2
 8000e60:	4699      	mov	r9, r3
 8000e62:	46a2      	mov	sl, r4
 8000e64:	46ab      	mov	fp, r5
 8000e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e68:	2300      	movs	r3, #0
 8000e6a:	2280      	movs	r2, #128	; 0x80
 8000e6c:	469c      	mov	ip, r3
 8000e6e:	0312      	lsls	r2, r2, #12
 8000e70:	4698      	mov	r8, r3
 8000e72:	4c03      	ldr	r4, [pc, #12]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000e74:	e7e0      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8000e76:	2300      	movs	r3, #0
 8000e78:	4c01      	ldr	r4, [pc, #4]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	4698      	mov	r8, r3
 8000e7e:	e7db      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8000e80:	000007ff 	.word	0x000007ff
 8000e84:	fffffc01 	.word	0xfffffc01
 8000e88:	0800d080 	.word	0x0800d080
 8000e8c:	fffffc0d 	.word	0xfffffc0d
 8000e90:	800fffff 	.word	0x800fffff
 8000e94:	45d9      	cmp	r9, fp
 8000e96:	d900      	bls.n	8000e9a <__aeabi_ddiv+0x1fe>
 8000e98:	e139      	b.n	800110e <__aeabi_ddiv+0x472>
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x202>
 8000e9c:	e134      	b.n	8001108 <__aeabi_ddiv+0x46c>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	4646      	mov	r6, r8
 8000ea2:	464d      	mov	r5, r9
 8000ea4:	469a      	mov	sl, r3
 8000ea6:	3c01      	subs	r4, #1
 8000ea8:	465b      	mov	r3, fp
 8000eaa:	0e0a      	lsrs	r2, r1, #24
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	020b      	lsls	r3, r1, #8
 8000eb2:	0c17      	lsrs	r7, r2, #16
 8000eb4:	9303      	str	r3, [sp, #12]
 8000eb6:	0413      	lsls	r3, r2, #16
 8000eb8:	0c1b      	lsrs	r3, r3, #16
 8000eba:	0039      	movs	r1, r7
 8000ebc:	0028      	movs	r0, r5
 8000ebe:	4690      	mov	r8, r2
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	f7ff f929 	bl	8000118 <__udivsi3>
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	9b01      	ldr	r3, [sp, #4]
 8000eca:	4683      	mov	fp, r0
 8000ecc:	435a      	muls	r2, r3
 8000ece:	0028      	movs	r0, r5
 8000ed0:	0039      	movs	r1, r7
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	f7ff f9a6 	bl	8000224 <__aeabi_uidivmod>
 8000ed8:	0c35      	lsrs	r5, r6, #16
 8000eda:	0409      	lsls	r1, r1, #16
 8000edc:	430d      	orrs	r5, r1
 8000ede:	45a9      	cmp	r9, r5
 8000ee0:	d90d      	bls.n	8000efe <__aeabi_ddiv+0x262>
 8000ee2:	465b      	mov	r3, fp
 8000ee4:	4445      	add	r5, r8
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	45a8      	cmp	r8, r5
 8000eea:	d900      	bls.n	8000eee <__aeabi_ddiv+0x252>
 8000eec:	e13a      	b.n	8001164 <__aeabi_ddiv+0x4c8>
 8000eee:	45a9      	cmp	r9, r5
 8000ef0:	d800      	bhi.n	8000ef4 <__aeabi_ddiv+0x258>
 8000ef2:	e137      	b.n	8001164 <__aeabi_ddiv+0x4c8>
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	425b      	negs	r3, r3
 8000ef8:	469c      	mov	ip, r3
 8000efa:	4445      	add	r5, r8
 8000efc:	44e3      	add	fp, ip
 8000efe:	464b      	mov	r3, r9
 8000f00:	1aeb      	subs	r3, r5, r3
 8000f02:	0039      	movs	r1, r7
 8000f04:	0018      	movs	r0, r3
 8000f06:	9304      	str	r3, [sp, #16]
 8000f08:	f7ff f906 	bl	8000118 <__udivsi3>
 8000f0c:	9b01      	ldr	r3, [sp, #4]
 8000f0e:	0005      	movs	r5, r0
 8000f10:	4343      	muls	r3, r0
 8000f12:	0039      	movs	r1, r7
 8000f14:	9804      	ldr	r0, [sp, #16]
 8000f16:	4699      	mov	r9, r3
 8000f18:	f7ff f984 	bl	8000224 <__aeabi_uidivmod>
 8000f1c:	0433      	lsls	r3, r6, #16
 8000f1e:	0409      	lsls	r1, r1, #16
 8000f20:	0c1b      	lsrs	r3, r3, #16
 8000f22:	430b      	orrs	r3, r1
 8000f24:	4599      	cmp	r9, r3
 8000f26:	d909      	bls.n	8000f3c <__aeabi_ddiv+0x2a0>
 8000f28:	4443      	add	r3, r8
 8000f2a:	1e6a      	subs	r2, r5, #1
 8000f2c:	4598      	cmp	r8, r3
 8000f2e:	d900      	bls.n	8000f32 <__aeabi_ddiv+0x296>
 8000f30:	e11a      	b.n	8001168 <__aeabi_ddiv+0x4cc>
 8000f32:	4599      	cmp	r9, r3
 8000f34:	d800      	bhi.n	8000f38 <__aeabi_ddiv+0x29c>
 8000f36:	e117      	b.n	8001168 <__aeabi_ddiv+0x4cc>
 8000f38:	3d02      	subs	r5, #2
 8000f3a:	4443      	add	r3, r8
 8000f3c:	464a      	mov	r2, r9
 8000f3e:	1a9b      	subs	r3, r3, r2
 8000f40:	465a      	mov	r2, fp
 8000f42:	0412      	lsls	r2, r2, #16
 8000f44:	432a      	orrs	r2, r5
 8000f46:	9903      	ldr	r1, [sp, #12]
 8000f48:	4693      	mov	fp, r2
 8000f4a:	0c10      	lsrs	r0, r2, #16
 8000f4c:	0c0a      	lsrs	r2, r1, #16
 8000f4e:	4691      	mov	r9, r2
 8000f50:	0409      	lsls	r1, r1, #16
 8000f52:	465a      	mov	r2, fp
 8000f54:	0c09      	lsrs	r1, r1, #16
 8000f56:	464e      	mov	r6, r9
 8000f58:	000d      	movs	r5, r1
 8000f5a:	0412      	lsls	r2, r2, #16
 8000f5c:	0c12      	lsrs	r2, r2, #16
 8000f5e:	4345      	muls	r5, r0
 8000f60:	9105      	str	r1, [sp, #20]
 8000f62:	4351      	muls	r1, r2
 8000f64:	4372      	muls	r2, r6
 8000f66:	4370      	muls	r0, r6
 8000f68:	1952      	adds	r2, r2, r5
 8000f6a:	0c0e      	lsrs	r6, r1, #16
 8000f6c:	18b2      	adds	r2, r6, r2
 8000f6e:	4295      	cmp	r5, r2
 8000f70:	d903      	bls.n	8000f7a <__aeabi_ddiv+0x2de>
 8000f72:	2580      	movs	r5, #128	; 0x80
 8000f74:	026d      	lsls	r5, r5, #9
 8000f76:	46ac      	mov	ip, r5
 8000f78:	4460      	add	r0, ip
 8000f7a:	0c15      	lsrs	r5, r2, #16
 8000f7c:	0409      	lsls	r1, r1, #16
 8000f7e:	0412      	lsls	r2, r2, #16
 8000f80:	0c09      	lsrs	r1, r1, #16
 8000f82:	1828      	adds	r0, r5, r0
 8000f84:	1852      	adds	r2, r2, r1
 8000f86:	4283      	cmp	r3, r0
 8000f88:	d200      	bcs.n	8000f8c <__aeabi_ddiv+0x2f0>
 8000f8a:	e0ce      	b.n	800112a <__aeabi_ddiv+0x48e>
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_ddiv+0x2f4>
 8000f8e:	e0c8      	b.n	8001122 <__aeabi_ddiv+0x486>
 8000f90:	1a1d      	subs	r5, r3, r0
 8000f92:	4653      	mov	r3, sl
 8000f94:	1a9e      	subs	r6, r3, r2
 8000f96:	45b2      	cmp	sl, r6
 8000f98:	4192      	sbcs	r2, r2
 8000f9a:	4252      	negs	r2, r2
 8000f9c:	1aab      	subs	r3, r5, r2
 8000f9e:	469a      	mov	sl, r3
 8000fa0:	4598      	cmp	r8, r3
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_ddiv+0x30a>
 8000fa4:	e117      	b.n	80011d6 <__aeabi_ddiv+0x53a>
 8000fa6:	0039      	movs	r1, r7
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff f8b5 	bl	8000118 <__udivsi3>
 8000fae:	9b01      	ldr	r3, [sp, #4]
 8000fb0:	0005      	movs	r5, r0
 8000fb2:	4343      	muls	r3, r0
 8000fb4:	0039      	movs	r1, r7
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	9304      	str	r3, [sp, #16]
 8000fba:	f7ff f933 	bl	8000224 <__aeabi_uidivmod>
 8000fbe:	9804      	ldr	r0, [sp, #16]
 8000fc0:	040b      	lsls	r3, r1, #16
 8000fc2:	0c31      	lsrs	r1, r6, #16
 8000fc4:	4319      	orrs	r1, r3
 8000fc6:	4288      	cmp	r0, r1
 8000fc8:	d909      	bls.n	8000fde <__aeabi_ddiv+0x342>
 8000fca:	4441      	add	r1, r8
 8000fcc:	1e6b      	subs	r3, r5, #1
 8000fce:	4588      	cmp	r8, r1
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x338>
 8000fd2:	e107      	b.n	80011e4 <__aeabi_ddiv+0x548>
 8000fd4:	4288      	cmp	r0, r1
 8000fd6:	d800      	bhi.n	8000fda <__aeabi_ddiv+0x33e>
 8000fd8:	e104      	b.n	80011e4 <__aeabi_ddiv+0x548>
 8000fda:	3d02      	subs	r5, #2
 8000fdc:	4441      	add	r1, r8
 8000fde:	9b04      	ldr	r3, [sp, #16]
 8000fe0:	1acb      	subs	r3, r1, r3
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	0039      	movs	r1, r7
 8000fe6:	9304      	str	r3, [sp, #16]
 8000fe8:	f7ff f896 	bl	8000118 <__udivsi3>
 8000fec:	9b01      	ldr	r3, [sp, #4]
 8000fee:	4682      	mov	sl, r0
 8000ff0:	4343      	muls	r3, r0
 8000ff2:	0039      	movs	r1, r7
 8000ff4:	9804      	ldr	r0, [sp, #16]
 8000ff6:	9301      	str	r3, [sp, #4]
 8000ff8:	f7ff f914 	bl	8000224 <__aeabi_uidivmod>
 8000ffc:	9801      	ldr	r0, [sp, #4]
 8000ffe:	040b      	lsls	r3, r1, #16
 8001000:	0431      	lsls	r1, r6, #16
 8001002:	0c09      	lsrs	r1, r1, #16
 8001004:	4319      	orrs	r1, r3
 8001006:	4288      	cmp	r0, r1
 8001008:	d90d      	bls.n	8001026 <__aeabi_ddiv+0x38a>
 800100a:	4653      	mov	r3, sl
 800100c:	4441      	add	r1, r8
 800100e:	3b01      	subs	r3, #1
 8001010:	4588      	cmp	r8, r1
 8001012:	d900      	bls.n	8001016 <__aeabi_ddiv+0x37a>
 8001014:	e0e8      	b.n	80011e8 <__aeabi_ddiv+0x54c>
 8001016:	4288      	cmp	r0, r1
 8001018:	d800      	bhi.n	800101c <__aeabi_ddiv+0x380>
 800101a:	e0e5      	b.n	80011e8 <__aeabi_ddiv+0x54c>
 800101c:	2302      	movs	r3, #2
 800101e:	425b      	negs	r3, r3
 8001020:	469c      	mov	ip, r3
 8001022:	4441      	add	r1, r8
 8001024:	44e2      	add	sl, ip
 8001026:	9b01      	ldr	r3, [sp, #4]
 8001028:	042d      	lsls	r5, r5, #16
 800102a:	1ace      	subs	r6, r1, r3
 800102c:	4651      	mov	r1, sl
 800102e:	4329      	orrs	r1, r5
 8001030:	9d05      	ldr	r5, [sp, #20]
 8001032:	464f      	mov	r7, r9
 8001034:	002a      	movs	r2, r5
 8001036:	040b      	lsls	r3, r1, #16
 8001038:	0c08      	lsrs	r0, r1, #16
 800103a:	0c1b      	lsrs	r3, r3, #16
 800103c:	435a      	muls	r2, r3
 800103e:	4345      	muls	r5, r0
 8001040:	437b      	muls	r3, r7
 8001042:	4378      	muls	r0, r7
 8001044:	195b      	adds	r3, r3, r5
 8001046:	0c17      	lsrs	r7, r2, #16
 8001048:	18fb      	adds	r3, r7, r3
 800104a:	429d      	cmp	r5, r3
 800104c:	d903      	bls.n	8001056 <__aeabi_ddiv+0x3ba>
 800104e:	2580      	movs	r5, #128	; 0x80
 8001050:	026d      	lsls	r5, r5, #9
 8001052:	46ac      	mov	ip, r5
 8001054:	4460      	add	r0, ip
 8001056:	0c1d      	lsrs	r5, r3, #16
 8001058:	0412      	lsls	r2, r2, #16
 800105a:	041b      	lsls	r3, r3, #16
 800105c:	0c12      	lsrs	r2, r2, #16
 800105e:	1828      	adds	r0, r5, r0
 8001060:	189b      	adds	r3, r3, r2
 8001062:	4286      	cmp	r6, r0
 8001064:	d200      	bcs.n	8001068 <__aeabi_ddiv+0x3cc>
 8001066:	e093      	b.n	8001190 <__aeabi_ddiv+0x4f4>
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x3d0>
 800106a:	e08e      	b.n	800118a <__aeabi_ddiv+0x4ee>
 800106c:	2301      	movs	r3, #1
 800106e:	4319      	orrs	r1, r3
 8001070:	4ba0      	ldr	r3, [pc, #640]	; (80012f4 <__aeabi_ddiv+0x658>)
 8001072:	18e3      	adds	r3, r4, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	dc00      	bgt.n	800107a <__aeabi_ddiv+0x3de>
 8001078:	e099      	b.n	80011ae <__aeabi_ddiv+0x512>
 800107a:	074a      	lsls	r2, r1, #29
 800107c:	d000      	beq.n	8001080 <__aeabi_ddiv+0x3e4>
 800107e:	e09e      	b.n	80011be <__aeabi_ddiv+0x522>
 8001080:	465a      	mov	r2, fp
 8001082:	01d2      	lsls	r2, r2, #7
 8001084:	d506      	bpl.n	8001094 <__aeabi_ddiv+0x3f8>
 8001086:	465a      	mov	r2, fp
 8001088:	4b9b      	ldr	r3, [pc, #620]	; (80012f8 <__aeabi_ddiv+0x65c>)
 800108a:	401a      	ands	r2, r3
 800108c:	2380      	movs	r3, #128	; 0x80
 800108e:	4693      	mov	fp, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	18e3      	adds	r3, r4, r3
 8001094:	4a99      	ldr	r2, [pc, #612]	; (80012fc <__aeabi_ddiv+0x660>)
 8001096:	4293      	cmp	r3, r2
 8001098:	dd68      	ble.n	800116c <__aeabi_ddiv+0x4d0>
 800109a:	2301      	movs	r3, #1
 800109c:	9a02      	ldr	r2, [sp, #8]
 800109e:	4c98      	ldr	r4, [pc, #608]	; (8001300 <__aeabi_ddiv+0x664>)
 80010a0:	401a      	ands	r2, r3
 80010a2:	2300      	movs	r3, #0
 80010a4:	4694      	mov	ip, r2
 80010a6:	4698      	mov	r8, r3
 80010a8:	2200      	movs	r2, #0
 80010aa:	e6c5      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80010ac:	2280      	movs	r2, #128	; 0x80
 80010ae:	464b      	mov	r3, r9
 80010b0:	0312      	lsls	r2, r2, #12
 80010b2:	4213      	tst	r3, r2
 80010b4:	d00a      	beq.n	80010cc <__aeabi_ddiv+0x430>
 80010b6:	465b      	mov	r3, fp
 80010b8:	4213      	tst	r3, r2
 80010ba:	d106      	bne.n	80010ca <__aeabi_ddiv+0x42e>
 80010bc:	431a      	orrs	r2, r3
 80010be:	0312      	lsls	r2, r2, #12
 80010c0:	0b12      	lsrs	r2, r2, #12
 80010c2:	46ac      	mov	ip, r5
 80010c4:	4688      	mov	r8, r1
 80010c6:	4c8e      	ldr	r4, [pc, #568]	; (8001300 <__aeabi_ddiv+0x664>)
 80010c8:	e6b6      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80010ca:	464b      	mov	r3, r9
 80010cc:	431a      	orrs	r2, r3
 80010ce:	0312      	lsls	r2, r2, #12
 80010d0:	0b12      	lsrs	r2, r2, #12
 80010d2:	46bc      	mov	ip, r7
 80010d4:	4c8a      	ldr	r4, [pc, #552]	; (8001300 <__aeabi_ddiv+0x664>)
 80010d6:	e6af      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80010d8:	0003      	movs	r3, r0
 80010da:	465a      	mov	r2, fp
 80010dc:	3b28      	subs	r3, #40	; 0x28
 80010de:	409a      	lsls	r2, r3
 80010e0:	2300      	movs	r3, #0
 80010e2:	4691      	mov	r9, r2
 80010e4:	4698      	mov	r8, r3
 80010e6:	e657      	b.n	8000d98 <__aeabi_ddiv+0xfc>
 80010e8:	4658      	mov	r0, fp
 80010ea:	f001 f84f 	bl	800218c <__clzsi2>
 80010ee:	3020      	adds	r0, #32
 80010f0:	e640      	b.n	8000d74 <__aeabi_ddiv+0xd8>
 80010f2:	0003      	movs	r3, r0
 80010f4:	4652      	mov	r2, sl
 80010f6:	3b28      	subs	r3, #40	; 0x28
 80010f8:	409a      	lsls	r2, r3
 80010fa:	2100      	movs	r1, #0
 80010fc:	4693      	mov	fp, r2
 80010fe:	e677      	b.n	8000df0 <__aeabi_ddiv+0x154>
 8001100:	f001 f844 	bl	800218c <__clzsi2>
 8001104:	3020      	adds	r0, #32
 8001106:	e65f      	b.n	8000dc8 <__aeabi_ddiv+0x12c>
 8001108:	4588      	cmp	r8, r1
 800110a:	d200      	bcs.n	800110e <__aeabi_ddiv+0x472>
 800110c:	e6c7      	b.n	8000e9e <__aeabi_ddiv+0x202>
 800110e:	464b      	mov	r3, r9
 8001110:	07de      	lsls	r6, r3, #31
 8001112:	085d      	lsrs	r5, r3, #1
 8001114:	4643      	mov	r3, r8
 8001116:	085b      	lsrs	r3, r3, #1
 8001118:	431e      	orrs	r6, r3
 800111a:	4643      	mov	r3, r8
 800111c:	07db      	lsls	r3, r3, #31
 800111e:	469a      	mov	sl, r3
 8001120:	e6c2      	b.n	8000ea8 <__aeabi_ddiv+0x20c>
 8001122:	2500      	movs	r5, #0
 8001124:	4592      	cmp	sl, r2
 8001126:	d300      	bcc.n	800112a <__aeabi_ddiv+0x48e>
 8001128:	e733      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 800112a:	9e03      	ldr	r6, [sp, #12]
 800112c:	4659      	mov	r1, fp
 800112e:	46b4      	mov	ip, r6
 8001130:	44e2      	add	sl, ip
 8001132:	45b2      	cmp	sl, r6
 8001134:	41ad      	sbcs	r5, r5
 8001136:	426d      	negs	r5, r5
 8001138:	4445      	add	r5, r8
 800113a:	18eb      	adds	r3, r5, r3
 800113c:	3901      	subs	r1, #1
 800113e:	4598      	cmp	r8, r3
 8001140:	d207      	bcs.n	8001152 <__aeabi_ddiv+0x4b6>
 8001142:	4298      	cmp	r0, r3
 8001144:	d900      	bls.n	8001148 <__aeabi_ddiv+0x4ac>
 8001146:	e07f      	b.n	8001248 <__aeabi_ddiv+0x5ac>
 8001148:	d100      	bne.n	800114c <__aeabi_ddiv+0x4b0>
 800114a:	e0bc      	b.n	80012c6 <__aeabi_ddiv+0x62a>
 800114c:	1a1d      	subs	r5, r3, r0
 800114e:	468b      	mov	fp, r1
 8001150:	e71f      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 8001152:	4598      	cmp	r8, r3
 8001154:	d1fa      	bne.n	800114c <__aeabi_ddiv+0x4b0>
 8001156:	9d03      	ldr	r5, [sp, #12]
 8001158:	4555      	cmp	r5, sl
 800115a:	d9f2      	bls.n	8001142 <__aeabi_ddiv+0x4a6>
 800115c:	4643      	mov	r3, r8
 800115e:	468b      	mov	fp, r1
 8001160:	1a1d      	subs	r5, r3, r0
 8001162:	e716      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 8001164:	469b      	mov	fp, r3
 8001166:	e6ca      	b.n	8000efe <__aeabi_ddiv+0x262>
 8001168:	0015      	movs	r5, r2
 800116a:	e6e7      	b.n	8000f3c <__aeabi_ddiv+0x2a0>
 800116c:	465a      	mov	r2, fp
 800116e:	08c9      	lsrs	r1, r1, #3
 8001170:	0752      	lsls	r2, r2, #29
 8001172:	430a      	orrs	r2, r1
 8001174:	055b      	lsls	r3, r3, #21
 8001176:	4690      	mov	r8, r2
 8001178:	0d5c      	lsrs	r4, r3, #21
 800117a:	465a      	mov	r2, fp
 800117c:	2301      	movs	r3, #1
 800117e:	9902      	ldr	r1, [sp, #8]
 8001180:	0252      	lsls	r2, r2, #9
 8001182:	4019      	ands	r1, r3
 8001184:	0b12      	lsrs	r2, r2, #12
 8001186:	468c      	mov	ip, r1
 8001188:	e656      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 800118a:	2b00      	cmp	r3, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_ddiv+0x4f4>
 800118e:	e76f      	b.n	8001070 <__aeabi_ddiv+0x3d4>
 8001190:	4446      	add	r6, r8
 8001192:	1e4a      	subs	r2, r1, #1
 8001194:	45b0      	cmp	r8, r6
 8001196:	d929      	bls.n	80011ec <__aeabi_ddiv+0x550>
 8001198:	0011      	movs	r1, r2
 800119a:	4286      	cmp	r6, r0
 800119c:	d000      	beq.n	80011a0 <__aeabi_ddiv+0x504>
 800119e:	e765      	b.n	800106c <__aeabi_ddiv+0x3d0>
 80011a0:	9a03      	ldr	r2, [sp, #12]
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d000      	beq.n	80011a8 <__aeabi_ddiv+0x50c>
 80011a6:	e761      	b.n	800106c <__aeabi_ddiv+0x3d0>
 80011a8:	e762      	b.n	8001070 <__aeabi_ddiv+0x3d4>
 80011aa:	2101      	movs	r1, #1
 80011ac:	4249      	negs	r1, r1
 80011ae:	2001      	movs	r0, #1
 80011b0:	1ac2      	subs	r2, r0, r3
 80011b2:	2a38      	cmp	r2, #56	; 0x38
 80011b4:	dd21      	ble.n	80011fa <__aeabi_ddiv+0x55e>
 80011b6:	9b02      	ldr	r3, [sp, #8]
 80011b8:	4003      	ands	r3, r0
 80011ba:	469c      	mov	ip, r3
 80011bc:	e638      	b.n	8000e30 <__aeabi_ddiv+0x194>
 80011be:	220f      	movs	r2, #15
 80011c0:	400a      	ands	r2, r1
 80011c2:	2a04      	cmp	r2, #4
 80011c4:	d100      	bne.n	80011c8 <__aeabi_ddiv+0x52c>
 80011c6:	e75b      	b.n	8001080 <__aeabi_ddiv+0x3e4>
 80011c8:	000a      	movs	r2, r1
 80011ca:	1d11      	adds	r1, r2, #4
 80011cc:	4291      	cmp	r1, r2
 80011ce:	4192      	sbcs	r2, r2
 80011d0:	4252      	negs	r2, r2
 80011d2:	4493      	add	fp, r2
 80011d4:	e754      	b.n	8001080 <__aeabi_ddiv+0x3e4>
 80011d6:	4b47      	ldr	r3, [pc, #284]	; (80012f4 <__aeabi_ddiv+0x658>)
 80011d8:	18e3      	adds	r3, r4, r3
 80011da:	2b00      	cmp	r3, #0
 80011dc:	dde5      	ble.n	80011aa <__aeabi_ddiv+0x50e>
 80011de:	2201      	movs	r2, #1
 80011e0:	4252      	negs	r2, r2
 80011e2:	e7f2      	b.n	80011ca <__aeabi_ddiv+0x52e>
 80011e4:	001d      	movs	r5, r3
 80011e6:	e6fa      	b.n	8000fde <__aeabi_ddiv+0x342>
 80011e8:	469a      	mov	sl, r3
 80011ea:	e71c      	b.n	8001026 <__aeabi_ddiv+0x38a>
 80011ec:	42b0      	cmp	r0, r6
 80011ee:	d839      	bhi.n	8001264 <__aeabi_ddiv+0x5c8>
 80011f0:	d06e      	beq.n	80012d0 <__aeabi_ddiv+0x634>
 80011f2:	0011      	movs	r1, r2
 80011f4:	e73a      	b.n	800106c <__aeabi_ddiv+0x3d0>
 80011f6:	9302      	str	r3, [sp, #8]
 80011f8:	e73a      	b.n	8001070 <__aeabi_ddiv+0x3d4>
 80011fa:	2a1f      	cmp	r2, #31
 80011fc:	dc3c      	bgt.n	8001278 <__aeabi_ddiv+0x5dc>
 80011fe:	2320      	movs	r3, #32
 8001200:	1a9b      	subs	r3, r3, r2
 8001202:	000c      	movs	r4, r1
 8001204:	4658      	mov	r0, fp
 8001206:	4099      	lsls	r1, r3
 8001208:	4098      	lsls	r0, r3
 800120a:	1e4b      	subs	r3, r1, #1
 800120c:	4199      	sbcs	r1, r3
 800120e:	465b      	mov	r3, fp
 8001210:	40d4      	lsrs	r4, r2
 8001212:	40d3      	lsrs	r3, r2
 8001214:	4320      	orrs	r0, r4
 8001216:	4308      	orrs	r0, r1
 8001218:	001a      	movs	r2, r3
 800121a:	0743      	lsls	r3, r0, #29
 800121c:	d009      	beq.n	8001232 <__aeabi_ddiv+0x596>
 800121e:	230f      	movs	r3, #15
 8001220:	4003      	ands	r3, r0
 8001222:	2b04      	cmp	r3, #4
 8001224:	d005      	beq.n	8001232 <__aeabi_ddiv+0x596>
 8001226:	0001      	movs	r1, r0
 8001228:	1d08      	adds	r0, r1, #4
 800122a:	4288      	cmp	r0, r1
 800122c:	419b      	sbcs	r3, r3
 800122e:	425b      	negs	r3, r3
 8001230:	18d2      	adds	r2, r2, r3
 8001232:	0213      	lsls	r3, r2, #8
 8001234:	d53a      	bpl.n	80012ac <__aeabi_ddiv+0x610>
 8001236:	2301      	movs	r3, #1
 8001238:	9a02      	ldr	r2, [sp, #8]
 800123a:	2401      	movs	r4, #1
 800123c:	401a      	ands	r2, r3
 800123e:	2300      	movs	r3, #0
 8001240:	4694      	mov	ip, r2
 8001242:	4698      	mov	r8, r3
 8001244:	2200      	movs	r2, #0
 8001246:	e5f7      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8001248:	2102      	movs	r1, #2
 800124a:	4249      	negs	r1, r1
 800124c:	468c      	mov	ip, r1
 800124e:	9d03      	ldr	r5, [sp, #12]
 8001250:	44e3      	add	fp, ip
 8001252:	46ac      	mov	ip, r5
 8001254:	44e2      	add	sl, ip
 8001256:	45aa      	cmp	sl, r5
 8001258:	41ad      	sbcs	r5, r5
 800125a:	426d      	negs	r5, r5
 800125c:	4445      	add	r5, r8
 800125e:	18ed      	adds	r5, r5, r3
 8001260:	1a2d      	subs	r5, r5, r0
 8001262:	e696      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 8001264:	1e8a      	subs	r2, r1, #2
 8001266:	9903      	ldr	r1, [sp, #12]
 8001268:	004d      	lsls	r5, r1, #1
 800126a:	428d      	cmp	r5, r1
 800126c:	4189      	sbcs	r1, r1
 800126e:	4249      	negs	r1, r1
 8001270:	4441      	add	r1, r8
 8001272:	1876      	adds	r6, r6, r1
 8001274:	9503      	str	r5, [sp, #12]
 8001276:	e78f      	b.n	8001198 <__aeabi_ddiv+0x4fc>
 8001278:	201f      	movs	r0, #31
 800127a:	4240      	negs	r0, r0
 800127c:	1ac3      	subs	r3, r0, r3
 800127e:	4658      	mov	r0, fp
 8001280:	40d8      	lsrs	r0, r3
 8001282:	0003      	movs	r3, r0
 8001284:	2a20      	cmp	r2, #32
 8001286:	d028      	beq.n	80012da <__aeabi_ddiv+0x63e>
 8001288:	2040      	movs	r0, #64	; 0x40
 800128a:	465d      	mov	r5, fp
 800128c:	1a82      	subs	r2, r0, r2
 800128e:	4095      	lsls	r5, r2
 8001290:	4329      	orrs	r1, r5
 8001292:	1e4a      	subs	r2, r1, #1
 8001294:	4191      	sbcs	r1, r2
 8001296:	4319      	orrs	r1, r3
 8001298:	2307      	movs	r3, #7
 800129a:	2200      	movs	r2, #0
 800129c:	400b      	ands	r3, r1
 800129e:	d009      	beq.n	80012b4 <__aeabi_ddiv+0x618>
 80012a0:	230f      	movs	r3, #15
 80012a2:	2200      	movs	r2, #0
 80012a4:	400b      	ands	r3, r1
 80012a6:	0008      	movs	r0, r1
 80012a8:	2b04      	cmp	r3, #4
 80012aa:	d1bd      	bne.n	8001228 <__aeabi_ddiv+0x58c>
 80012ac:	0001      	movs	r1, r0
 80012ae:	0753      	lsls	r3, r2, #29
 80012b0:	0252      	lsls	r2, r2, #9
 80012b2:	0b12      	lsrs	r2, r2, #12
 80012b4:	08c9      	lsrs	r1, r1, #3
 80012b6:	4319      	orrs	r1, r3
 80012b8:	2301      	movs	r3, #1
 80012ba:	4688      	mov	r8, r1
 80012bc:	9902      	ldr	r1, [sp, #8]
 80012be:	2400      	movs	r4, #0
 80012c0:	4019      	ands	r1, r3
 80012c2:	468c      	mov	ip, r1
 80012c4:	e5b8      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80012c6:	4552      	cmp	r2, sl
 80012c8:	d8be      	bhi.n	8001248 <__aeabi_ddiv+0x5ac>
 80012ca:	468b      	mov	fp, r1
 80012cc:	2500      	movs	r5, #0
 80012ce:	e660      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 80012d0:	9d03      	ldr	r5, [sp, #12]
 80012d2:	429d      	cmp	r5, r3
 80012d4:	d3c6      	bcc.n	8001264 <__aeabi_ddiv+0x5c8>
 80012d6:	0011      	movs	r1, r2
 80012d8:	e762      	b.n	80011a0 <__aeabi_ddiv+0x504>
 80012da:	2500      	movs	r5, #0
 80012dc:	e7d8      	b.n	8001290 <__aeabi_ddiv+0x5f4>
 80012de:	2280      	movs	r2, #128	; 0x80
 80012e0:	465b      	mov	r3, fp
 80012e2:	0312      	lsls	r2, r2, #12
 80012e4:	431a      	orrs	r2, r3
 80012e6:	9b01      	ldr	r3, [sp, #4]
 80012e8:	0312      	lsls	r2, r2, #12
 80012ea:	0b12      	lsrs	r2, r2, #12
 80012ec:	469c      	mov	ip, r3
 80012ee:	4688      	mov	r8, r1
 80012f0:	4c03      	ldr	r4, [pc, #12]	; (8001300 <__aeabi_ddiv+0x664>)
 80012f2:	e5a1      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80012f4:	000003ff 	.word	0x000003ff
 80012f8:	feffffff 	.word	0xfeffffff
 80012fc:	000007fe 	.word	0x000007fe
 8001300:	000007ff 	.word	0x000007ff

08001304 <__eqdf2>:
 8001304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001306:	464f      	mov	r7, r9
 8001308:	4646      	mov	r6, r8
 800130a:	46d6      	mov	lr, sl
 800130c:	005c      	lsls	r4, r3, #1
 800130e:	b5c0      	push	{r6, r7, lr}
 8001310:	031f      	lsls	r7, r3, #12
 8001312:	0fdb      	lsrs	r3, r3, #31
 8001314:	469a      	mov	sl, r3
 8001316:	4b17      	ldr	r3, [pc, #92]	; (8001374 <__eqdf2+0x70>)
 8001318:	030e      	lsls	r6, r1, #12
 800131a:	004d      	lsls	r5, r1, #1
 800131c:	4684      	mov	ip, r0
 800131e:	4680      	mov	r8, r0
 8001320:	0b36      	lsrs	r6, r6, #12
 8001322:	0d6d      	lsrs	r5, r5, #21
 8001324:	0fc9      	lsrs	r1, r1, #31
 8001326:	4691      	mov	r9, r2
 8001328:	0b3f      	lsrs	r7, r7, #12
 800132a:	0d64      	lsrs	r4, r4, #21
 800132c:	2001      	movs	r0, #1
 800132e:	429d      	cmp	r5, r3
 8001330:	d008      	beq.n	8001344 <__eqdf2+0x40>
 8001332:	429c      	cmp	r4, r3
 8001334:	d001      	beq.n	800133a <__eqdf2+0x36>
 8001336:	42a5      	cmp	r5, r4
 8001338:	d00b      	beq.n	8001352 <__eqdf2+0x4e>
 800133a:	bc1c      	pop	{r2, r3, r4}
 800133c:	4690      	mov	r8, r2
 800133e:	4699      	mov	r9, r3
 8001340:	46a2      	mov	sl, r4
 8001342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001344:	4663      	mov	r3, ip
 8001346:	4333      	orrs	r3, r6
 8001348:	d1f7      	bne.n	800133a <__eqdf2+0x36>
 800134a:	42ac      	cmp	r4, r5
 800134c:	d1f5      	bne.n	800133a <__eqdf2+0x36>
 800134e:	433a      	orrs	r2, r7
 8001350:	d1f3      	bne.n	800133a <__eqdf2+0x36>
 8001352:	2001      	movs	r0, #1
 8001354:	42be      	cmp	r6, r7
 8001356:	d1f0      	bne.n	800133a <__eqdf2+0x36>
 8001358:	45c8      	cmp	r8, r9
 800135a:	d1ee      	bne.n	800133a <__eqdf2+0x36>
 800135c:	4551      	cmp	r1, sl
 800135e:	d007      	beq.n	8001370 <__eqdf2+0x6c>
 8001360:	2d00      	cmp	r5, #0
 8001362:	d1ea      	bne.n	800133a <__eqdf2+0x36>
 8001364:	4663      	mov	r3, ip
 8001366:	431e      	orrs	r6, r3
 8001368:	0030      	movs	r0, r6
 800136a:	1e46      	subs	r6, r0, #1
 800136c:	41b0      	sbcs	r0, r6
 800136e:	e7e4      	b.n	800133a <__eqdf2+0x36>
 8001370:	2000      	movs	r0, #0
 8001372:	e7e2      	b.n	800133a <__eqdf2+0x36>
 8001374:	000007ff 	.word	0x000007ff

08001378 <__gedf2>:
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	4645      	mov	r5, r8
 800137c:	46de      	mov	lr, fp
 800137e:	4657      	mov	r7, sl
 8001380:	464e      	mov	r6, r9
 8001382:	b5e0      	push	{r5, r6, r7, lr}
 8001384:	031f      	lsls	r7, r3, #12
 8001386:	0b3d      	lsrs	r5, r7, #12
 8001388:	4f2c      	ldr	r7, [pc, #176]	; (800143c <__gedf2+0xc4>)
 800138a:	030e      	lsls	r6, r1, #12
 800138c:	004c      	lsls	r4, r1, #1
 800138e:	46ab      	mov	fp, r5
 8001390:	005d      	lsls	r5, r3, #1
 8001392:	4684      	mov	ip, r0
 8001394:	0b36      	lsrs	r6, r6, #12
 8001396:	0d64      	lsrs	r4, r4, #21
 8001398:	0fc9      	lsrs	r1, r1, #31
 800139a:	4690      	mov	r8, r2
 800139c:	0d6d      	lsrs	r5, r5, #21
 800139e:	0fdb      	lsrs	r3, r3, #31
 80013a0:	42bc      	cmp	r4, r7
 80013a2:	d02a      	beq.n	80013fa <__gedf2+0x82>
 80013a4:	4f25      	ldr	r7, [pc, #148]	; (800143c <__gedf2+0xc4>)
 80013a6:	42bd      	cmp	r5, r7
 80013a8:	d02d      	beq.n	8001406 <__gedf2+0x8e>
 80013aa:	2c00      	cmp	r4, #0
 80013ac:	d10f      	bne.n	80013ce <__gedf2+0x56>
 80013ae:	4330      	orrs	r0, r6
 80013b0:	0007      	movs	r7, r0
 80013b2:	4681      	mov	r9, r0
 80013b4:	4278      	negs	r0, r7
 80013b6:	4178      	adcs	r0, r7
 80013b8:	b2c0      	uxtb	r0, r0
 80013ba:	2d00      	cmp	r5, #0
 80013bc:	d117      	bne.n	80013ee <__gedf2+0x76>
 80013be:	465f      	mov	r7, fp
 80013c0:	433a      	orrs	r2, r7
 80013c2:	d114      	bne.n	80013ee <__gedf2+0x76>
 80013c4:	464b      	mov	r3, r9
 80013c6:	2000      	movs	r0, #0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d00a      	beq.n	80013e2 <__gedf2+0x6a>
 80013cc:	e006      	b.n	80013dc <__gedf2+0x64>
 80013ce:	2d00      	cmp	r5, #0
 80013d0:	d102      	bne.n	80013d8 <__gedf2+0x60>
 80013d2:	4658      	mov	r0, fp
 80013d4:	4302      	orrs	r2, r0
 80013d6:	d001      	beq.n	80013dc <__gedf2+0x64>
 80013d8:	4299      	cmp	r1, r3
 80013da:	d018      	beq.n	800140e <__gedf2+0x96>
 80013dc:	4248      	negs	r0, r1
 80013de:	2101      	movs	r1, #1
 80013e0:	4308      	orrs	r0, r1
 80013e2:	bc3c      	pop	{r2, r3, r4, r5}
 80013e4:	4690      	mov	r8, r2
 80013e6:	4699      	mov	r9, r3
 80013e8:	46a2      	mov	sl, r4
 80013ea:	46ab      	mov	fp, r5
 80013ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d0f2      	beq.n	80013d8 <__gedf2+0x60>
 80013f2:	2001      	movs	r0, #1
 80013f4:	3b01      	subs	r3, #1
 80013f6:	4318      	orrs	r0, r3
 80013f8:	e7f3      	b.n	80013e2 <__gedf2+0x6a>
 80013fa:	0037      	movs	r7, r6
 80013fc:	4307      	orrs	r7, r0
 80013fe:	d0d1      	beq.n	80013a4 <__gedf2+0x2c>
 8001400:	2002      	movs	r0, #2
 8001402:	4240      	negs	r0, r0
 8001404:	e7ed      	b.n	80013e2 <__gedf2+0x6a>
 8001406:	465f      	mov	r7, fp
 8001408:	4317      	orrs	r7, r2
 800140a:	d0ce      	beq.n	80013aa <__gedf2+0x32>
 800140c:	e7f8      	b.n	8001400 <__gedf2+0x88>
 800140e:	42ac      	cmp	r4, r5
 8001410:	dce4      	bgt.n	80013dc <__gedf2+0x64>
 8001412:	da03      	bge.n	800141c <__gedf2+0xa4>
 8001414:	1e48      	subs	r0, r1, #1
 8001416:	2101      	movs	r1, #1
 8001418:	4308      	orrs	r0, r1
 800141a:	e7e2      	b.n	80013e2 <__gedf2+0x6a>
 800141c:	455e      	cmp	r6, fp
 800141e:	d8dd      	bhi.n	80013dc <__gedf2+0x64>
 8001420:	d006      	beq.n	8001430 <__gedf2+0xb8>
 8001422:	2000      	movs	r0, #0
 8001424:	455e      	cmp	r6, fp
 8001426:	d2dc      	bcs.n	80013e2 <__gedf2+0x6a>
 8001428:	2301      	movs	r3, #1
 800142a:	1e48      	subs	r0, r1, #1
 800142c:	4318      	orrs	r0, r3
 800142e:	e7d8      	b.n	80013e2 <__gedf2+0x6a>
 8001430:	45c4      	cmp	ip, r8
 8001432:	d8d3      	bhi.n	80013dc <__gedf2+0x64>
 8001434:	2000      	movs	r0, #0
 8001436:	45c4      	cmp	ip, r8
 8001438:	d3f6      	bcc.n	8001428 <__gedf2+0xb0>
 800143a:	e7d2      	b.n	80013e2 <__gedf2+0x6a>
 800143c:	000007ff 	.word	0x000007ff

08001440 <__ledf2>:
 8001440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001442:	464e      	mov	r6, r9
 8001444:	4645      	mov	r5, r8
 8001446:	46de      	mov	lr, fp
 8001448:	4657      	mov	r7, sl
 800144a:	005c      	lsls	r4, r3, #1
 800144c:	b5e0      	push	{r5, r6, r7, lr}
 800144e:	031f      	lsls	r7, r3, #12
 8001450:	0fdb      	lsrs	r3, r3, #31
 8001452:	4699      	mov	r9, r3
 8001454:	4b2a      	ldr	r3, [pc, #168]	; (8001500 <__ledf2+0xc0>)
 8001456:	030e      	lsls	r6, r1, #12
 8001458:	004d      	lsls	r5, r1, #1
 800145a:	0fc9      	lsrs	r1, r1, #31
 800145c:	4684      	mov	ip, r0
 800145e:	0b36      	lsrs	r6, r6, #12
 8001460:	0d6d      	lsrs	r5, r5, #21
 8001462:	468b      	mov	fp, r1
 8001464:	4690      	mov	r8, r2
 8001466:	0b3f      	lsrs	r7, r7, #12
 8001468:	0d64      	lsrs	r4, r4, #21
 800146a:	429d      	cmp	r5, r3
 800146c:	d020      	beq.n	80014b0 <__ledf2+0x70>
 800146e:	4b24      	ldr	r3, [pc, #144]	; (8001500 <__ledf2+0xc0>)
 8001470:	429c      	cmp	r4, r3
 8001472:	d022      	beq.n	80014ba <__ledf2+0x7a>
 8001474:	2d00      	cmp	r5, #0
 8001476:	d112      	bne.n	800149e <__ledf2+0x5e>
 8001478:	4330      	orrs	r0, r6
 800147a:	4243      	negs	r3, r0
 800147c:	4143      	adcs	r3, r0
 800147e:	b2db      	uxtb	r3, r3
 8001480:	2c00      	cmp	r4, #0
 8001482:	d01f      	beq.n	80014c4 <__ledf2+0x84>
 8001484:	2b00      	cmp	r3, #0
 8001486:	d00c      	beq.n	80014a2 <__ledf2+0x62>
 8001488:	464b      	mov	r3, r9
 800148a:	2001      	movs	r0, #1
 800148c:	3b01      	subs	r3, #1
 800148e:	4303      	orrs	r3, r0
 8001490:	0018      	movs	r0, r3
 8001492:	bc3c      	pop	{r2, r3, r4, r5}
 8001494:	4690      	mov	r8, r2
 8001496:	4699      	mov	r9, r3
 8001498:	46a2      	mov	sl, r4
 800149a:	46ab      	mov	fp, r5
 800149c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d016      	beq.n	80014d0 <__ledf2+0x90>
 80014a2:	45cb      	cmp	fp, r9
 80014a4:	d017      	beq.n	80014d6 <__ledf2+0x96>
 80014a6:	465b      	mov	r3, fp
 80014a8:	4259      	negs	r1, r3
 80014aa:	2301      	movs	r3, #1
 80014ac:	430b      	orrs	r3, r1
 80014ae:	e7ef      	b.n	8001490 <__ledf2+0x50>
 80014b0:	0031      	movs	r1, r6
 80014b2:	2302      	movs	r3, #2
 80014b4:	4301      	orrs	r1, r0
 80014b6:	d1eb      	bne.n	8001490 <__ledf2+0x50>
 80014b8:	e7d9      	b.n	800146e <__ledf2+0x2e>
 80014ba:	0039      	movs	r1, r7
 80014bc:	2302      	movs	r3, #2
 80014be:	4311      	orrs	r1, r2
 80014c0:	d1e6      	bne.n	8001490 <__ledf2+0x50>
 80014c2:	e7d7      	b.n	8001474 <__ledf2+0x34>
 80014c4:	433a      	orrs	r2, r7
 80014c6:	d1dd      	bne.n	8001484 <__ledf2+0x44>
 80014c8:	2300      	movs	r3, #0
 80014ca:	2800      	cmp	r0, #0
 80014cc:	d0e0      	beq.n	8001490 <__ledf2+0x50>
 80014ce:	e7ea      	b.n	80014a6 <__ledf2+0x66>
 80014d0:	433a      	orrs	r2, r7
 80014d2:	d1e6      	bne.n	80014a2 <__ledf2+0x62>
 80014d4:	e7e7      	b.n	80014a6 <__ledf2+0x66>
 80014d6:	42a5      	cmp	r5, r4
 80014d8:	dce5      	bgt.n	80014a6 <__ledf2+0x66>
 80014da:	db05      	blt.n	80014e8 <__ledf2+0xa8>
 80014dc:	42be      	cmp	r6, r7
 80014de:	d8e2      	bhi.n	80014a6 <__ledf2+0x66>
 80014e0:	d007      	beq.n	80014f2 <__ledf2+0xb2>
 80014e2:	2300      	movs	r3, #0
 80014e4:	42be      	cmp	r6, r7
 80014e6:	d2d3      	bcs.n	8001490 <__ledf2+0x50>
 80014e8:	4659      	mov	r1, fp
 80014ea:	2301      	movs	r3, #1
 80014ec:	3901      	subs	r1, #1
 80014ee:	430b      	orrs	r3, r1
 80014f0:	e7ce      	b.n	8001490 <__ledf2+0x50>
 80014f2:	45c4      	cmp	ip, r8
 80014f4:	d8d7      	bhi.n	80014a6 <__ledf2+0x66>
 80014f6:	2300      	movs	r3, #0
 80014f8:	45c4      	cmp	ip, r8
 80014fa:	d3f5      	bcc.n	80014e8 <__ledf2+0xa8>
 80014fc:	e7c8      	b.n	8001490 <__ledf2+0x50>
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	000007ff 	.word	0x000007ff

08001504 <__aeabi_dmul>:
 8001504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001506:	4657      	mov	r7, sl
 8001508:	4645      	mov	r5, r8
 800150a:	46de      	mov	lr, fp
 800150c:	464e      	mov	r6, r9
 800150e:	b5e0      	push	{r5, r6, r7, lr}
 8001510:	030c      	lsls	r4, r1, #12
 8001512:	4698      	mov	r8, r3
 8001514:	004e      	lsls	r6, r1, #1
 8001516:	0b23      	lsrs	r3, r4, #12
 8001518:	b087      	sub	sp, #28
 800151a:	0007      	movs	r7, r0
 800151c:	4692      	mov	sl, r2
 800151e:	469b      	mov	fp, r3
 8001520:	0d76      	lsrs	r6, r6, #21
 8001522:	0fcd      	lsrs	r5, r1, #31
 8001524:	2e00      	cmp	r6, #0
 8001526:	d06b      	beq.n	8001600 <__aeabi_dmul+0xfc>
 8001528:	4b6d      	ldr	r3, [pc, #436]	; (80016e0 <__aeabi_dmul+0x1dc>)
 800152a:	429e      	cmp	r6, r3
 800152c:	d035      	beq.n	800159a <__aeabi_dmul+0x96>
 800152e:	2480      	movs	r4, #128	; 0x80
 8001530:	465b      	mov	r3, fp
 8001532:	0f42      	lsrs	r2, r0, #29
 8001534:	0424      	lsls	r4, r4, #16
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	4314      	orrs	r4, r2
 800153a:	431c      	orrs	r4, r3
 800153c:	00c3      	lsls	r3, r0, #3
 800153e:	4699      	mov	r9, r3
 8001540:	4b68      	ldr	r3, [pc, #416]	; (80016e4 <__aeabi_dmul+0x1e0>)
 8001542:	46a3      	mov	fp, r4
 8001544:	469c      	mov	ip, r3
 8001546:	2300      	movs	r3, #0
 8001548:	2700      	movs	r7, #0
 800154a:	4466      	add	r6, ip
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	4643      	mov	r3, r8
 8001550:	031c      	lsls	r4, r3, #12
 8001552:	005a      	lsls	r2, r3, #1
 8001554:	0fdb      	lsrs	r3, r3, #31
 8001556:	4650      	mov	r0, sl
 8001558:	0b24      	lsrs	r4, r4, #12
 800155a:	0d52      	lsrs	r2, r2, #21
 800155c:	4698      	mov	r8, r3
 800155e:	d100      	bne.n	8001562 <__aeabi_dmul+0x5e>
 8001560:	e076      	b.n	8001650 <__aeabi_dmul+0x14c>
 8001562:	4b5f      	ldr	r3, [pc, #380]	; (80016e0 <__aeabi_dmul+0x1dc>)
 8001564:	429a      	cmp	r2, r3
 8001566:	d06d      	beq.n	8001644 <__aeabi_dmul+0x140>
 8001568:	2380      	movs	r3, #128	; 0x80
 800156a:	0f41      	lsrs	r1, r0, #29
 800156c:	041b      	lsls	r3, r3, #16
 800156e:	430b      	orrs	r3, r1
 8001570:	495c      	ldr	r1, [pc, #368]	; (80016e4 <__aeabi_dmul+0x1e0>)
 8001572:	00e4      	lsls	r4, r4, #3
 8001574:	468c      	mov	ip, r1
 8001576:	431c      	orrs	r4, r3
 8001578:	00c3      	lsls	r3, r0, #3
 800157a:	2000      	movs	r0, #0
 800157c:	4462      	add	r2, ip
 800157e:	4641      	mov	r1, r8
 8001580:	18b6      	adds	r6, r6, r2
 8001582:	4069      	eors	r1, r5
 8001584:	1c72      	adds	r2, r6, #1
 8001586:	9101      	str	r1, [sp, #4]
 8001588:	4694      	mov	ip, r2
 800158a:	4307      	orrs	r7, r0
 800158c:	2f0f      	cmp	r7, #15
 800158e:	d900      	bls.n	8001592 <__aeabi_dmul+0x8e>
 8001590:	e0b0      	b.n	80016f4 <__aeabi_dmul+0x1f0>
 8001592:	4a55      	ldr	r2, [pc, #340]	; (80016e8 <__aeabi_dmul+0x1e4>)
 8001594:	00bf      	lsls	r7, r7, #2
 8001596:	59d2      	ldr	r2, [r2, r7]
 8001598:	4697      	mov	pc, r2
 800159a:	465b      	mov	r3, fp
 800159c:	4303      	orrs	r3, r0
 800159e:	4699      	mov	r9, r3
 80015a0:	d000      	beq.n	80015a4 <__aeabi_dmul+0xa0>
 80015a2:	e087      	b.n	80016b4 <__aeabi_dmul+0x1b0>
 80015a4:	2300      	movs	r3, #0
 80015a6:	469b      	mov	fp, r3
 80015a8:	3302      	adds	r3, #2
 80015aa:	2708      	movs	r7, #8
 80015ac:	9302      	str	r3, [sp, #8]
 80015ae:	e7ce      	b.n	800154e <__aeabi_dmul+0x4a>
 80015b0:	4642      	mov	r2, r8
 80015b2:	9201      	str	r2, [sp, #4]
 80015b4:	2802      	cmp	r0, #2
 80015b6:	d067      	beq.n	8001688 <__aeabi_dmul+0x184>
 80015b8:	2803      	cmp	r0, #3
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0xba>
 80015bc:	e20e      	b.n	80019dc <__aeabi_dmul+0x4d8>
 80015be:	2801      	cmp	r0, #1
 80015c0:	d000      	beq.n	80015c4 <__aeabi_dmul+0xc0>
 80015c2:	e162      	b.n	800188a <__aeabi_dmul+0x386>
 80015c4:	2300      	movs	r3, #0
 80015c6:	2400      	movs	r4, #0
 80015c8:	2200      	movs	r2, #0
 80015ca:	4699      	mov	r9, r3
 80015cc:	9901      	ldr	r1, [sp, #4]
 80015ce:	4001      	ands	r1, r0
 80015d0:	b2cd      	uxtb	r5, r1
 80015d2:	2100      	movs	r1, #0
 80015d4:	0312      	lsls	r2, r2, #12
 80015d6:	0d0b      	lsrs	r3, r1, #20
 80015d8:	0b12      	lsrs	r2, r2, #12
 80015da:	051b      	lsls	r3, r3, #20
 80015dc:	4313      	orrs	r3, r2
 80015de:	4a43      	ldr	r2, [pc, #268]	; (80016ec <__aeabi_dmul+0x1e8>)
 80015e0:	0524      	lsls	r4, r4, #20
 80015e2:	4013      	ands	r3, r2
 80015e4:	431c      	orrs	r4, r3
 80015e6:	0064      	lsls	r4, r4, #1
 80015e8:	07ed      	lsls	r5, r5, #31
 80015ea:	0864      	lsrs	r4, r4, #1
 80015ec:	432c      	orrs	r4, r5
 80015ee:	4648      	mov	r0, r9
 80015f0:	0021      	movs	r1, r4
 80015f2:	b007      	add	sp, #28
 80015f4:	bc3c      	pop	{r2, r3, r4, r5}
 80015f6:	4690      	mov	r8, r2
 80015f8:	4699      	mov	r9, r3
 80015fa:	46a2      	mov	sl, r4
 80015fc:	46ab      	mov	fp, r5
 80015fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001600:	4303      	orrs	r3, r0
 8001602:	4699      	mov	r9, r3
 8001604:	d04f      	beq.n	80016a6 <__aeabi_dmul+0x1a2>
 8001606:	465b      	mov	r3, fp
 8001608:	2b00      	cmp	r3, #0
 800160a:	d100      	bne.n	800160e <__aeabi_dmul+0x10a>
 800160c:	e189      	b.n	8001922 <__aeabi_dmul+0x41e>
 800160e:	4658      	mov	r0, fp
 8001610:	f000 fdbc 	bl	800218c <__clzsi2>
 8001614:	0003      	movs	r3, r0
 8001616:	3b0b      	subs	r3, #11
 8001618:	2b1c      	cmp	r3, #28
 800161a:	dd00      	ble.n	800161e <__aeabi_dmul+0x11a>
 800161c:	e17a      	b.n	8001914 <__aeabi_dmul+0x410>
 800161e:	221d      	movs	r2, #29
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	003a      	movs	r2, r7
 8001624:	0001      	movs	r1, r0
 8001626:	465c      	mov	r4, fp
 8001628:	40da      	lsrs	r2, r3
 800162a:	3908      	subs	r1, #8
 800162c:	408c      	lsls	r4, r1
 800162e:	0013      	movs	r3, r2
 8001630:	408f      	lsls	r7, r1
 8001632:	4323      	orrs	r3, r4
 8001634:	469b      	mov	fp, r3
 8001636:	46b9      	mov	r9, r7
 8001638:	2300      	movs	r3, #0
 800163a:	4e2d      	ldr	r6, [pc, #180]	; (80016f0 <__aeabi_dmul+0x1ec>)
 800163c:	2700      	movs	r7, #0
 800163e:	1a36      	subs	r6, r6, r0
 8001640:	9302      	str	r3, [sp, #8]
 8001642:	e784      	b.n	800154e <__aeabi_dmul+0x4a>
 8001644:	4653      	mov	r3, sl
 8001646:	4323      	orrs	r3, r4
 8001648:	d12a      	bne.n	80016a0 <__aeabi_dmul+0x19c>
 800164a:	2400      	movs	r4, #0
 800164c:	2002      	movs	r0, #2
 800164e:	e796      	b.n	800157e <__aeabi_dmul+0x7a>
 8001650:	4653      	mov	r3, sl
 8001652:	4323      	orrs	r3, r4
 8001654:	d020      	beq.n	8001698 <__aeabi_dmul+0x194>
 8001656:	2c00      	cmp	r4, #0
 8001658:	d100      	bne.n	800165c <__aeabi_dmul+0x158>
 800165a:	e157      	b.n	800190c <__aeabi_dmul+0x408>
 800165c:	0020      	movs	r0, r4
 800165e:	f000 fd95 	bl	800218c <__clzsi2>
 8001662:	0003      	movs	r3, r0
 8001664:	3b0b      	subs	r3, #11
 8001666:	2b1c      	cmp	r3, #28
 8001668:	dd00      	ble.n	800166c <__aeabi_dmul+0x168>
 800166a:	e149      	b.n	8001900 <__aeabi_dmul+0x3fc>
 800166c:	211d      	movs	r1, #29
 800166e:	1acb      	subs	r3, r1, r3
 8001670:	4651      	mov	r1, sl
 8001672:	0002      	movs	r2, r0
 8001674:	40d9      	lsrs	r1, r3
 8001676:	4653      	mov	r3, sl
 8001678:	3a08      	subs	r2, #8
 800167a:	4094      	lsls	r4, r2
 800167c:	4093      	lsls	r3, r2
 800167e:	430c      	orrs	r4, r1
 8001680:	4a1b      	ldr	r2, [pc, #108]	; (80016f0 <__aeabi_dmul+0x1ec>)
 8001682:	1a12      	subs	r2, r2, r0
 8001684:	2000      	movs	r0, #0
 8001686:	e77a      	b.n	800157e <__aeabi_dmul+0x7a>
 8001688:	2501      	movs	r5, #1
 800168a:	9b01      	ldr	r3, [sp, #4]
 800168c:	4c14      	ldr	r4, [pc, #80]	; (80016e0 <__aeabi_dmul+0x1dc>)
 800168e:	401d      	ands	r5, r3
 8001690:	2300      	movs	r3, #0
 8001692:	2200      	movs	r2, #0
 8001694:	4699      	mov	r9, r3
 8001696:	e79c      	b.n	80015d2 <__aeabi_dmul+0xce>
 8001698:	2400      	movs	r4, #0
 800169a:	2200      	movs	r2, #0
 800169c:	2001      	movs	r0, #1
 800169e:	e76e      	b.n	800157e <__aeabi_dmul+0x7a>
 80016a0:	4653      	mov	r3, sl
 80016a2:	2003      	movs	r0, #3
 80016a4:	e76b      	b.n	800157e <__aeabi_dmul+0x7a>
 80016a6:	2300      	movs	r3, #0
 80016a8:	469b      	mov	fp, r3
 80016aa:	3301      	adds	r3, #1
 80016ac:	2704      	movs	r7, #4
 80016ae:	2600      	movs	r6, #0
 80016b0:	9302      	str	r3, [sp, #8]
 80016b2:	e74c      	b.n	800154e <__aeabi_dmul+0x4a>
 80016b4:	2303      	movs	r3, #3
 80016b6:	4681      	mov	r9, r0
 80016b8:	270c      	movs	r7, #12
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	e747      	b.n	800154e <__aeabi_dmul+0x4a>
 80016be:	2280      	movs	r2, #128	; 0x80
 80016c0:	2300      	movs	r3, #0
 80016c2:	2500      	movs	r5, #0
 80016c4:	0312      	lsls	r2, r2, #12
 80016c6:	4699      	mov	r9, r3
 80016c8:	4c05      	ldr	r4, [pc, #20]	; (80016e0 <__aeabi_dmul+0x1dc>)
 80016ca:	e782      	b.n	80015d2 <__aeabi_dmul+0xce>
 80016cc:	465c      	mov	r4, fp
 80016ce:	464b      	mov	r3, r9
 80016d0:	9802      	ldr	r0, [sp, #8]
 80016d2:	e76f      	b.n	80015b4 <__aeabi_dmul+0xb0>
 80016d4:	465c      	mov	r4, fp
 80016d6:	464b      	mov	r3, r9
 80016d8:	9501      	str	r5, [sp, #4]
 80016da:	9802      	ldr	r0, [sp, #8]
 80016dc:	e76a      	b.n	80015b4 <__aeabi_dmul+0xb0>
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	000007ff 	.word	0x000007ff
 80016e4:	fffffc01 	.word	0xfffffc01
 80016e8:	0800d0c0 	.word	0x0800d0c0
 80016ec:	800fffff 	.word	0x800fffff
 80016f0:	fffffc0d 	.word	0xfffffc0d
 80016f4:	464a      	mov	r2, r9
 80016f6:	4649      	mov	r1, r9
 80016f8:	0c17      	lsrs	r7, r2, #16
 80016fa:	0c1a      	lsrs	r2, r3, #16
 80016fc:	041b      	lsls	r3, r3, #16
 80016fe:	0c1b      	lsrs	r3, r3, #16
 8001700:	0408      	lsls	r0, r1, #16
 8001702:	0019      	movs	r1, r3
 8001704:	0c00      	lsrs	r0, r0, #16
 8001706:	4341      	muls	r1, r0
 8001708:	0015      	movs	r5, r2
 800170a:	4688      	mov	r8, r1
 800170c:	0019      	movs	r1, r3
 800170e:	437d      	muls	r5, r7
 8001710:	4379      	muls	r1, r7
 8001712:	9503      	str	r5, [sp, #12]
 8001714:	4689      	mov	r9, r1
 8001716:	0029      	movs	r1, r5
 8001718:	0015      	movs	r5, r2
 800171a:	4345      	muls	r5, r0
 800171c:	444d      	add	r5, r9
 800171e:	9502      	str	r5, [sp, #8]
 8001720:	4645      	mov	r5, r8
 8001722:	0c2d      	lsrs	r5, r5, #16
 8001724:	46aa      	mov	sl, r5
 8001726:	9d02      	ldr	r5, [sp, #8]
 8001728:	4455      	add	r5, sl
 800172a:	45a9      	cmp	r9, r5
 800172c:	d906      	bls.n	800173c <__aeabi_dmul+0x238>
 800172e:	468a      	mov	sl, r1
 8001730:	2180      	movs	r1, #128	; 0x80
 8001732:	0249      	lsls	r1, r1, #9
 8001734:	4689      	mov	r9, r1
 8001736:	44ca      	add	sl, r9
 8001738:	4651      	mov	r1, sl
 800173a:	9103      	str	r1, [sp, #12]
 800173c:	0c29      	lsrs	r1, r5, #16
 800173e:	9104      	str	r1, [sp, #16]
 8001740:	4641      	mov	r1, r8
 8001742:	0409      	lsls	r1, r1, #16
 8001744:	042d      	lsls	r5, r5, #16
 8001746:	0c09      	lsrs	r1, r1, #16
 8001748:	4688      	mov	r8, r1
 800174a:	0029      	movs	r1, r5
 800174c:	0c25      	lsrs	r5, r4, #16
 800174e:	0424      	lsls	r4, r4, #16
 8001750:	4441      	add	r1, r8
 8001752:	0c24      	lsrs	r4, r4, #16
 8001754:	9105      	str	r1, [sp, #20]
 8001756:	0021      	movs	r1, r4
 8001758:	4341      	muls	r1, r0
 800175a:	4688      	mov	r8, r1
 800175c:	0021      	movs	r1, r4
 800175e:	4379      	muls	r1, r7
 8001760:	468a      	mov	sl, r1
 8001762:	4368      	muls	r0, r5
 8001764:	4641      	mov	r1, r8
 8001766:	4450      	add	r0, sl
 8001768:	4681      	mov	r9, r0
 800176a:	0c08      	lsrs	r0, r1, #16
 800176c:	4448      	add	r0, r9
 800176e:	436f      	muls	r7, r5
 8001770:	4582      	cmp	sl, r0
 8001772:	d903      	bls.n	800177c <__aeabi_dmul+0x278>
 8001774:	2180      	movs	r1, #128	; 0x80
 8001776:	0249      	lsls	r1, r1, #9
 8001778:	4689      	mov	r9, r1
 800177a:	444f      	add	r7, r9
 800177c:	0c01      	lsrs	r1, r0, #16
 800177e:	4689      	mov	r9, r1
 8001780:	0039      	movs	r1, r7
 8001782:	4449      	add	r1, r9
 8001784:	9102      	str	r1, [sp, #8]
 8001786:	4641      	mov	r1, r8
 8001788:	040f      	lsls	r7, r1, #16
 800178a:	9904      	ldr	r1, [sp, #16]
 800178c:	0c3f      	lsrs	r7, r7, #16
 800178e:	4688      	mov	r8, r1
 8001790:	0400      	lsls	r0, r0, #16
 8001792:	19c0      	adds	r0, r0, r7
 8001794:	4480      	add	r8, r0
 8001796:	4641      	mov	r1, r8
 8001798:	9104      	str	r1, [sp, #16]
 800179a:	4659      	mov	r1, fp
 800179c:	0c0f      	lsrs	r7, r1, #16
 800179e:	0409      	lsls	r1, r1, #16
 80017a0:	0c09      	lsrs	r1, r1, #16
 80017a2:	4688      	mov	r8, r1
 80017a4:	4359      	muls	r1, r3
 80017a6:	468a      	mov	sl, r1
 80017a8:	0039      	movs	r1, r7
 80017aa:	4351      	muls	r1, r2
 80017ac:	4689      	mov	r9, r1
 80017ae:	4641      	mov	r1, r8
 80017b0:	434a      	muls	r2, r1
 80017b2:	4651      	mov	r1, sl
 80017b4:	0c09      	lsrs	r1, r1, #16
 80017b6:	468b      	mov	fp, r1
 80017b8:	437b      	muls	r3, r7
 80017ba:	18d2      	adds	r2, r2, r3
 80017bc:	445a      	add	r2, fp
 80017be:	4293      	cmp	r3, r2
 80017c0:	d903      	bls.n	80017ca <__aeabi_dmul+0x2c6>
 80017c2:	2380      	movs	r3, #128	; 0x80
 80017c4:	025b      	lsls	r3, r3, #9
 80017c6:	469b      	mov	fp, r3
 80017c8:	44d9      	add	r9, fp
 80017ca:	4651      	mov	r1, sl
 80017cc:	0409      	lsls	r1, r1, #16
 80017ce:	0c09      	lsrs	r1, r1, #16
 80017d0:	468a      	mov	sl, r1
 80017d2:	4641      	mov	r1, r8
 80017d4:	4361      	muls	r1, r4
 80017d6:	437c      	muls	r4, r7
 80017d8:	0c13      	lsrs	r3, r2, #16
 80017da:	0412      	lsls	r2, r2, #16
 80017dc:	444b      	add	r3, r9
 80017de:	4452      	add	r2, sl
 80017e0:	46a1      	mov	r9, r4
 80017e2:	468a      	mov	sl, r1
 80017e4:	003c      	movs	r4, r7
 80017e6:	4641      	mov	r1, r8
 80017e8:	436c      	muls	r4, r5
 80017ea:	434d      	muls	r5, r1
 80017ec:	4651      	mov	r1, sl
 80017ee:	444d      	add	r5, r9
 80017f0:	0c0f      	lsrs	r7, r1, #16
 80017f2:	197d      	adds	r5, r7, r5
 80017f4:	45a9      	cmp	r9, r5
 80017f6:	d903      	bls.n	8001800 <__aeabi_dmul+0x2fc>
 80017f8:	2180      	movs	r1, #128	; 0x80
 80017fa:	0249      	lsls	r1, r1, #9
 80017fc:	4688      	mov	r8, r1
 80017fe:	4444      	add	r4, r8
 8001800:	9f04      	ldr	r7, [sp, #16]
 8001802:	9903      	ldr	r1, [sp, #12]
 8001804:	46b8      	mov	r8, r7
 8001806:	4441      	add	r1, r8
 8001808:	468b      	mov	fp, r1
 800180a:	4583      	cmp	fp, r0
 800180c:	4180      	sbcs	r0, r0
 800180e:	4241      	negs	r1, r0
 8001810:	4688      	mov	r8, r1
 8001812:	4651      	mov	r1, sl
 8001814:	0408      	lsls	r0, r1, #16
 8001816:	042f      	lsls	r7, r5, #16
 8001818:	0c00      	lsrs	r0, r0, #16
 800181a:	183f      	adds	r7, r7, r0
 800181c:	4658      	mov	r0, fp
 800181e:	9902      	ldr	r1, [sp, #8]
 8001820:	1810      	adds	r0, r2, r0
 8001822:	4689      	mov	r9, r1
 8001824:	4290      	cmp	r0, r2
 8001826:	4192      	sbcs	r2, r2
 8001828:	444f      	add	r7, r9
 800182a:	46ba      	mov	sl, r7
 800182c:	4252      	negs	r2, r2
 800182e:	4699      	mov	r9, r3
 8001830:	4693      	mov	fp, r2
 8001832:	44c2      	add	sl, r8
 8001834:	44d1      	add	r9, sl
 8001836:	44cb      	add	fp, r9
 8001838:	428f      	cmp	r7, r1
 800183a:	41bf      	sbcs	r7, r7
 800183c:	45c2      	cmp	sl, r8
 800183e:	4189      	sbcs	r1, r1
 8001840:	4599      	cmp	r9, r3
 8001842:	419b      	sbcs	r3, r3
 8001844:	4593      	cmp	fp, r2
 8001846:	4192      	sbcs	r2, r2
 8001848:	427f      	negs	r7, r7
 800184a:	4249      	negs	r1, r1
 800184c:	0c2d      	lsrs	r5, r5, #16
 800184e:	4252      	negs	r2, r2
 8001850:	430f      	orrs	r7, r1
 8001852:	425b      	negs	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	197f      	adds	r7, r7, r5
 8001858:	18ff      	adds	r7, r7, r3
 800185a:	465b      	mov	r3, fp
 800185c:	193c      	adds	r4, r7, r4
 800185e:	0ddb      	lsrs	r3, r3, #23
 8001860:	9a05      	ldr	r2, [sp, #20]
 8001862:	0264      	lsls	r4, r4, #9
 8001864:	431c      	orrs	r4, r3
 8001866:	0243      	lsls	r3, r0, #9
 8001868:	4313      	orrs	r3, r2
 800186a:	1e5d      	subs	r5, r3, #1
 800186c:	41ab      	sbcs	r3, r5
 800186e:	465a      	mov	r2, fp
 8001870:	0dc0      	lsrs	r0, r0, #23
 8001872:	4303      	orrs	r3, r0
 8001874:	0252      	lsls	r2, r2, #9
 8001876:	4313      	orrs	r3, r2
 8001878:	01e2      	lsls	r2, r4, #7
 800187a:	d556      	bpl.n	800192a <__aeabi_dmul+0x426>
 800187c:	2001      	movs	r0, #1
 800187e:	085a      	lsrs	r2, r3, #1
 8001880:	4003      	ands	r3, r0
 8001882:	4313      	orrs	r3, r2
 8001884:	07e2      	lsls	r2, r4, #31
 8001886:	4313      	orrs	r3, r2
 8001888:	0864      	lsrs	r4, r4, #1
 800188a:	485a      	ldr	r0, [pc, #360]	; (80019f4 <__aeabi_dmul+0x4f0>)
 800188c:	4460      	add	r0, ip
 800188e:	2800      	cmp	r0, #0
 8001890:	dd4d      	ble.n	800192e <__aeabi_dmul+0x42a>
 8001892:	075a      	lsls	r2, r3, #29
 8001894:	d009      	beq.n	80018aa <__aeabi_dmul+0x3a6>
 8001896:	220f      	movs	r2, #15
 8001898:	401a      	ands	r2, r3
 800189a:	2a04      	cmp	r2, #4
 800189c:	d005      	beq.n	80018aa <__aeabi_dmul+0x3a6>
 800189e:	1d1a      	adds	r2, r3, #4
 80018a0:	429a      	cmp	r2, r3
 80018a2:	419b      	sbcs	r3, r3
 80018a4:	425b      	negs	r3, r3
 80018a6:	18e4      	adds	r4, r4, r3
 80018a8:	0013      	movs	r3, r2
 80018aa:	01e2      	lsls	r2, r4, #7
 80018ac:	d504      	bpl.n	80018b8 <__aeabi_dmul+0x3b4>
 80018ae:	2080      	movs	r0, #128	; 0x80
 80018b0:	4a51      	ldr	r2, [pc, #324]	; (80019f8 <__aeabi_dmul+0x4f4>)
 80018b2:	00c0      	lsls	r0, r0, #3
 80018b4:	4014      	ands	r4, r2
 80018b6:	4460      	add	r0, ip
 80018b8:	4a50      	ldr	r2, [pc, #320]	; (80019fc <__aeabi_dmul+0x4f8>)
 80018ba:	4290      	cmp	r0, r2
 80018bc:	dd00      	ble.n	80018c0 <__aeabi_dmul+0x3bc>
 80018be:	e6e3      	b.n	8001688 <__aeabi_dmul+0x184>
 80018c0:	2501      	movs	r5, #1
 80018c2:	08db      	lsrs	r3, r3, #3
 80018c4:	0762      	lsls	r2, r4, #29
 80018c6:	431a      	orrs	r2, r3
 80018c8:	0264      	lsls	r4, r4, #9
 80018ca:	9b01      	ldr	r3, [sp, #4]
 80018cc:	4691      	mov	r9, r2
 80018ce:	0b22      	lsrs	r2, r4, #12
 80018d0:	0544      	lsls	r4, r0, #21
 80018d2:	0d64      	lsrs	r4, r4, #21
 80018d4:	401d      	ands	r5, r3
 80018d6:	e67c      	b.n	80015d2 <__aeabi_dmul+0xce>
 80018d8:	2280      	movs	r2, #128	; 0x80
 80018da:	4659      	mov	r1, fp
 80018dc:	0312      	lsls	r2, r2, #12
 80018de:	4211      	tst	r1, r2
 80018e0:	d008      	beq.n	80018f4 <__aeabi_dmul+0x3f0>
 80018e2:	4214      	tst	r4, r2
 80018e4:	d106      	bne.n	80018f4 <__aeabi_dmul+0x3f0>
 80018e6:	4322      	orrs	r2, r4
 80018e8:	0312      	lsls	r2, r2, #12
 80018ea:	0b12      	lsrs	r2, r2, #12
 80018ec:	4645      	mov	r5, r8
 80018ee:	4699      	mov	r9, r3
 80018f0:	4c43      	ldr	r4, [pc, #268]	; (8001a00 <__aeabi_dmul+0x4fc>)
 80018f2:	e66e      	b.n	80015d2 <__aeabi_dmul+0xce>
 80018f4:	465b      	mov	r3, fp
 80018f6:	431a      	orrs	r2, r3
 80018f8:	0312      	lsls	r2, r2, #12
 80018fa:	0b12      	lsrs	r2, r2, #12
 80018fc:	4c40      	ldr	r4, [pc, #256]	; (8001a00 <__aeabi_dmul+0x4fc>)
 80018fe:	e668      	b.n	80015d2 <__aeabi_dmul+0xce>
 8001900:	0003      	movs	r3, r0
 8001902:	4654      	mov	r4, sl
 8001904:	3b28      	subs	r3, #40	; 0x28
 8001906:	409c      	lsls	r4, r3
 8001908:	2300      	movs	r3, #0
 800190a:	e6b9      	b.n	8001680 <__aeabi_dmul+0x17c>
 800190c:	f000 fc3e 	bl	800218c <__clzsi2>
 8001910:	3020      	adds	r0, #32
 8001912:	e6a6      	b.n	8001662 <__aeabi_dmul+0x15e>
 8001914:	0003      	movs	r3, r0
 8001916:	3b28      	subs	r3, #40	; 0x28
 8001918:	409f      	lsls	r7, r3
 800191a:	2300      	movs	r3, #0
 800191c:	46bb      	mov	fp, r7
 800191e:	4699      	mov	r9, r3
 8001920:	e68a      	b.n	8001638 <__aeabi_dmul+0x134>
 8001922:	f000 fc33 	bl	800218c <__clzsi2>
 8001926:	3020      	adds	r0, #32
 8001928:	e674      	b.n	8001614 <__aeabi_dmul+0x110>
 800192a:	46b4      	mov	ip, r6
 800192c:	e7ad      	b.n	800188a <__aeabi_dmul+0x386>
 800192e:	2501      	movs	r5, #1
 8001930:	1a2a      	subs	r2, r5, r0
 8001932:	2a38      	cmp	r2, #56	; 0x38
 8001934:	dd06      	ble.n	8001944 <__aeabi_dmul+0x440>
 8001936:	9b01      	ldr	r3, [sp, #4]
 8001938:	2400      	movs	r4, #0
 800193a:	401d      	ands	r5, r3
 800193c:	2300      	movs	r3, #0
 800193e:	2200      	movs	r2, #0
 8001940:	4699      	mov	r9, r3
 8001942:	e646      	b.n	80015d2 <__aeabi_dmul+0xce>
 8001944:	2a1f      	cmp	r2, #31
 8001946:	dc21      	bgt.n	800198c <__aeabi_dmul+0x488>
 8001948:	2520      	movs	r5, #32
 800194a:	0020      	movs	r0, r4
 800194c:	1aad      	subs	r5, r5, r2
 800194e:	001e      	movs	r6, r3
 8001950:	40ab      	lsls	r3, r5
 8001952:	40a8      	lsls	r0, r5
 8001954:	40d6      	lsrs	r6, r2
 8001956:	1e5d      	subs	r5, r3, #1
 8001958:	41ab      	sbcs	r3, r5
 800195a:	4330      	orrs	r0, r6
 800195c:	4318      	orrs	r0, r3
 800195e:	40d4      	lsrs	r4, r2
 8001960:	0743      	lsls	r3, r0, #29
 8001962:	d009      	beq.n	8001978 <__aeabi_dmul+0x474>
 8001964:	230f      	movs	r3, #15
 8001966:	4003      	ands	r3, r0
 8001968:	2b04      	cmp	r3, #4
 800196a:	d005      	beq.n	8001978 <__aeabi_dmul+0x474>
 800196c:	0003      	movs	r3, r0
 800196e:	1d18      	adds	r0, r3, #4
 8001970:	4298      	cmp	r0, r3
 8001972:	419b      	sbcs	r3, r3
 8001974:	425b      	negs	r3, r3
 8001976:	18e4      	adds	r4, r4, r3
 8001978:	0223      	lsls	r3, r4, #8
 800197a:	d521      	bpl.n	80019c0 <__aeabi_dmul+0x4bc>
 800197c:	2501      	movs	r5, #1
 800197e:	9b01      	ldr	r3, [sp, #4]
 8001980:	2401      	movs	r4, #1
 8001982:	401d      	ands	r5, r3
 8001984:	2300      	movs	r3, #0
 8001986:	2200      	movs	r2, #0
 8001988:	4699      	mov	r9, r3
 800198a:	e622      	b.n	80015d2 <__aeabi_dmul+0xce>
 800198c:	251f      	movs	r5, #31
 800198e:	0021      	movs	r1, r4
 8001990:	426d      	negs	r5, r5
 8001992:	1a28      	subs	r0, r5, r0
 8001994:	40c1      	lsrs	r1, r0
 8001996:	0008      	movs	r0, r1
 8001998:	2a20      	cmp	r2, #32
 800199a:	d01d      	beq.n	80019d8 <__aeabi_dmul+0x4d4>
 800199c:	355f      	adds	r5, #95	; 0x5f
 800199e:	1aaa      	subs	r2, r5, r2
 80019a0:	4094      	lsls	r4, r2
 80019a2:	4323      	orrs	r3, r4
 80019a4:	1e5c      	subs	r4, r3, #1
 80019a6:	41a3      	sbcs	r3, r4
 80019a8:	2507      	movs	r5, #7
 80019aa:	4303      	orrs	r3, r0
 80019ac:	401d      	ands	r5, r3
 80019ae:	2200      	movs	r2, #0
 80019b0:	2d00      	cmp	r5, #0
 80019b2:	d009      	beq.n	80019c8 <__aeabi_dmul+0x4c4>
 80019b4:	220f      	movs	r2, #15
 80019b6:	2400      	movs	r4, #0
 80019b8:	401a      	ands	r2, r3
 80019ba:	0018      	movs	r0, r3
 80019bc:	2a04      	cmp	r2, #4
 80019be:	d1d6      	bne.n	800196e <__aeabi_dmul+0x46a>
 80019c0:	0003      	movs	r3, r0
 80019c2:	0765      	lsls	r5, r4, #29
 80019c4:	0264      	lsls	r4, r4, #9
 80019c6:	0b22      	lsrs	r2, r4, #12
 80019c8:	08db      	lsrs	r3, r3, #3
 80019ca:	432b      	orrs	r3, r5
 80019cc:	2501      	movs	r5, #1
 80019ce:	4699      	mov	r9, r3
 80019d0:	9b01      	ldr	r3, [sp, #4]
 80019d2:	2400      	movs	r4, #0
 80019d4:	401d      	ands	r5, r3
 80019d6:	e5fc      	b.n	80015d2 <__aeabi_dmul+0xce>
 80019d8:	2400      	movs	r4, #0
 80019da:	e7e2      	b.n	80019a2 <__aeabi_dmul+0x49e>
 80019dc:	2280      	movs	r2, #128	; 0x80
 80019de:	2501      	movs	r5, #1
 80019e0:	0312      	lsls	r2, r2, #12
 80019e2:	4322      	orrs	r2, r4
 80019e4:	9901      	ldr	r1, [sp, #4]
 80019e6:	0312      	lsls	r2, r2, #12
 80019e8:	0b12      	lsrs	r2, r2, #12
 80019ea:	400d      	ands	r5, r1
 80019ec:	4699      	mov	r9, r3
 80019ee:	4c04      	ldr	r4, [pc, #16]	; (8001a00 <__aeabi_dmul+0x4fc>)
 80019f0:	e5ef      	b.n	80015d2 <__aeabi_dmul+0xce>
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	000003ff 	.word	0x000003ff
 80019f8:	feffffff 	.word	0xfeffffff
 80019fc:	000007fe 	.word	0x000007fe
 8001a00:	000007ff 	.word	0x000007ff

08001a04 <__aeabi_dsub>:
 8001a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a06:	4646      	mov	r6, r8
 8001a08:	46d6      	mov	lr, sl
 8001a0a:	464f      	mov	r7, r9
 8001a0c:	030c      	lsls	r4, r1, #12
 8001a0e:	b5c0      	push	{r6, r7, lr}
 8001a10:	0fcd      	lsrs	r5, r1, #31
 8001a12:	004e      	lsls	r6, r1, #1
 8001a14:	0a61      	lsrs	r1, r4, #9
 8001a16:	0f44      	lsrs	r4, r0, #29
 8001a18:	430c      	orrs	r4, r1
 8001a1a:	00c1      	lsls	r1, r0, #3
 8001a1c:	0058      	lsls	r0, r3, #1
 8001a1e:	0d40      	lsrs	r0, r0, #21
 8001a20:	4684      	mov	ip, r0
 8001a22:	468a      	mov	sl, r1
 8001a24:	000f      	movs	r7, r1
 8001a26:	0319      	lsls	r1, r3, #12
 8001a28:	0f50      	lsrs	r0, r2, #29
 8001a2a:	0a49      	lsrs	r1, r1, #9
 8001a2c:	4301      	orrs	r1, r0
 8001a2e:	48c6      	ldr	r0, [pc, #792]	; (8001d48 <__aeabi_dsub+0x344>)
 8001a30:	0d76      	lsrs	r6, r6, #21
 8001a32:	46a8      	mov	r8, r5
 8001a34:	0fdb      	lsrs	r3, r3, #31
 8001a36:	00d2      	lsls	r2, r2, #3
 8001a38:	4584      	cmp	ip, r0
 8001a3a:	d100      	bne.n	8001a3e <__aeabi_dsub+0x3a>
 8001a3c:	e0d8      	b.n	8001bf0 <__aeabi_dsub+0x1ec>
 8001a3e:	2001      	movs	r0, #1
 8001a40:	4043      	eors	r3, r0
 8001a42:	42ab      	cmp	r3, r5
 8001a44:	d100      	bne.n	8001a48 <__aeabi_dsub+0x44>
 8001a46:	e0a6      	b.n	8001b96 <__aeabi_dsub+0x192>
 8001a48:	4660      	mov	r0, ip
 8001a4a:	1a35      	subs	r5, r6, r0
 8001a4c:	2d00      	cmp	r5, #0
 8001a4e:	dc00      	bgt.n	8001a52 <__aeabi_dsub+0x4e>
 8001a50:	e105      	b.n	8001c5e <__aeabi_dsub+0x25a>
 8001a52:	2800      	cmp	r0, #0
 8001a54:	d110      	bne.n	8001a78 <__aeabi_dsub+0x74>
 8001a56:	000b      	movs	r3, r1
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	d100      	bne.n	8001a5e <__aeabi_dsub+0x5a>
 8001a5c:	e0d7      	b.n	8001c0e <__aeabi_dsub+0x20a>
 8001a5e:	1e6b      	subs	r3, r5, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d000      	beq.n	8001a66 <__aeabi_dsub+0x62>
 8001a64:	e14b      	b.n	8001cfe <__aeabi_dsub+0x2fa>
 8001a66:	4653      	mov	r3, sl
 8001a68:	1a9f      	subs	r7, r3, r2
 8001a6a:	45ba      	cmp	sl, r7
 8001a6c:	4180      	sbcs	r0, r0
 8001a6e:	1a64      	subs	r4, r4, r1
 8001a70:	4240      	negs	r0, r0
 8001a72:	1a24      	subs	r4, r4, r0
 8001a74:	2601      	movs	r6, #1
 8001a76:	e01e      	b.n	8001ab6 <__aeabi_dsub+0xb2>
 8001a78:	4bb3      	ldr	r3, [pc, #716]	; (8001d48 <__aeabi_dsub+0x344>)
 8001a7a:	429e      	cmp	r6, r3
 8001a7c:	d048      	beq.n	8001b10 <__aeabi_dsub+0x10c>
 8001a7e:	2380      	movs	r3, #128	; 0x80
 8001a80:	041b      	lsls	r3, r3, #16
 8001a82:	4319      	orrs	r1, r3
 8001a84:	2d38      	cmp	r5, #56	; 0x38
 8001a86:	dd00      	ble.n	8001a8a <__aeabi_dsub+0x86>
 8001a88:	e119      	b.n	8001cbe <__aeabi_dsub+0x2ba>
 8001a8a:	2d1f      	cmp	r5, #31
 8001a8c:	dd00      	ble.n	8001a90 <__aeabi_dsub+0x8c>
 8001a8e:	e14c      	b.n	8001d2a <__aeabi_dsub+0x326>
 8001a90:	2320      	movs	r3, #32
 8001a92:	000f      	movs	r7, r1
 8001a94:	1b5b      	subs	r3, r3, r5
 8001a96:	0010      	movs	r0, r2
 8001a98:	409a      	lsls	r2, r3
 8001a9a:	409f      	lsls	r7, r3
 8001a9c:	40e8      	lsrs	r0, r5
 8001a9e:	1e53      	subs	r3, r2, #1
 8001aa0:	419a      	sbcs	r2, r3
 8001aa2:	40e9      	lsrs	r1, r5
 8001aa4:	4307      	orrs	r7, r0
 8001aa6:	4317      	orrs	r7, r2
 8001aa8:	4653      	mov	r3, sl
 8001aaa:	1bdf      	subs	r7, r3, r7
 8001aac:	1a61      	subs	r1, r4, r1
 8001aae:	45ba      	cmp	sl, r7
 8001ab0:	41a4      	sbcs	r4, r4
 8001ab2:	4264      	negs	r4, r4
 8001ab4:	1b0c      	subs	r4, r1, r4
 8001ab6:	0223      	lsls	r3, r4, #8
 8001ab8:	d400      	bmi.n	8001abc <__aeabi_dsub+0xb8>
 8001aba:	e0c5      	b.n	8001c48 <__aeabi_dsub+0x244>
 8001abc:	0264      	lsls	r4, r4, #9
 8001abe:	0a65      	lsrs	r5, r4, #9
 8001ac0:	2d00      	cmp	r5, #0
 8001ac2:	d100      	bne.n	8001ac6 <__aeabi_dsub+0xc2>
 8001ac4:	e0f6      	b.n	8001cb4 <__aeabi_dsub+0x2b0>
 8001ac6:	0028      	movs	r0, r5
 8001ac8:	f000 fb60 	bl	800218c <__clzsi2>
 8001acc:	0003      	movs	r3, r0
 8001ace:	3b08      	subs	r3, #8
 8001ad0:	2b1f      	cmp	r3, #31
 8001ad2:	dd00      	ble.n	8001ad6 <__aeabi_dsub+0xd2>
 8001ad4:	e0e9      	b.n	8001caa <__aeabi_dsub+0x2a6>
 8001ad6:	2220      	movs	r2, #32
 8001ad8:	003c      	movs	r4, r7
 8001ada:	1ad2      	subs	r2, r2, r3
 8001adc:	409d      	lsls	r5, r3
 8001ade:	40d4      	lsrs	r4, r2
 8001ae0:	409f      	lsls	r7, r3
 8001ae2:	4325      	orrs	r5, r4
 8001ae4:	429e      	cmp	r6, r3
 8001ae6:	dd00      	ble.n	8001aea <__aeabi_dsub+0xe6>
 8001ae8:	e0db      	b.n	8001ca2 <__aeabi_dsub+0x29e>
 8001aea:	1b9e      	subs	r6, r3, r6
 8001aec:	1c73      	adds	r3, r6, #1
 8001aee:	2b1f      	cmp	r3, #31
 8001af0:	dd00      	ble.n	8001af4 <__aeabi_dsub+0xf0>
 8001af2:	e10a      	b.n	8001d0a <__aeabi_dsub+0x306>
 8001af4:	2220      	movs	r2, #32
 8001af6:	0038      	movs	r0, r7
 8001af8:	1ad2      	subs	r2, r2, r3
 8001afa:	0029      	movs	r1, r5
 8001afc:	4097      	lsls	r7, r2
 8001afe:	002c      	movs	r4, r5
 8001b00:	4091      	lsls	r1, r2
 8001b02:	40d8      	lsrs	r0, r3
 8001b04:	1e7a      	subs	r2, r7, #1
 8001b06:	4197      	sbcs	r7, r2
 8001b08:	40dc      	lsrs	r4, r3
 8001b0a:	2600      	movs	r6, #0
 8001b0c:	4301      	orrs	r1, r0
 8001b0e:	430f      	orrs	r7, r1
 8001b10:	077b      	lsls	r3, r7, #29
 8001b12:	d009      	beq.n	8001b28 <__aeabi_dsub+0x124>
 8001b14:	230f      	movs	r3, #15
 8001b16:	403b      	ands	r3, r7
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d005      	beq.n	8001b28 <__aeabi_dsub+0x124>
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	42bb      	cmp	r3, r7
 8001b20:	41bf      	sbcs	r7, r7
 8001b22:	427f      	negs	r7, r7
 8001b24:	19e4      	adds	r4, r4, r7
 8001b26:	001f      	movs	r7, r3
 8001b28:	0223      	lsls	r3, r4, #8
 8001b2a:	d525      	bpl.n	8001b78 <__aeabi_dsub+0x174>
 8001b2c:	4b86      	ldr	r3, [pc, #536]	; (8001d48 <__aeabi_dsub+0x344>)
 8001b2e:	3601      	adds	r6, #1
 8001b30:	429e      	cmp	r6, r3
 8001b32:	d100      	bne.n	8001b36 <__aeabi_dsub+0x132>
 8001b34:	e0af      	b.n	8001c96 <__aeabi_dsub+0x292>
 8001b36:	4b85      	ldr	r3, [pc, #532]	; (8001d4c <__aeabi_dsub+0x348>)
 8001b38:	2501      	movs	r5, #1
 8001b3a:	401c      	ands	r4, r3
 8001b3c:	4643      	mov	r3, r8
 8001b3e:	0762      	lsls	r2, r4, #29
 8001b40:	08ff      	lsrs	r7, r7, #3
 8001b42:	0264      	lsls	r4, r4, #9
 8001b44:	0576      	lsls	r6, r6, #21
 8001b46:	4317      	orrs	r7, r2
 8001b48:	0b24      	lsrs	r4, r4, #12
 8001b4a:	0d76      	lsrs	r6, r6, #21
 8001b4c:	401d      	ands	r5, r3
 8001b4e:	2100      	movs	r1, #0
 8001b50:	0324      	lsls	r4, r4, #12
 8001b52:	0b23      	lsrs	r3, r4, #12
 8001b54:	0d0c      	lsrs	r4, r1, #20
 8001b56:	4a7e      	ldr	r2, [pc, #504]	; (8001d50 <__aeabi_dsub+0x34c>)
 8001b58:	0524      	lsls	r4, r4, #20
 8001b5a:	431c      	orrs	r4, r3
 8001b5c:	4014      	ands	r4, r2
 8001b5e:	0533      	lsls	r3, r6, #20
 8001b60:	4323      	orrs	r3, r4
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	07ed      	lsls	r5, r5, #31
 8001b66:	085b      	lsrs	r3, r3, #1
 8001b68:	432b      	orrs	r3, r5
 8001b6a:	0038      	movs	r0, r7
 8001b6c:	0019      	movs	r1, r3
 8001b6e:	bc1c      	pop	{r2, r3, r4}
 8001b70:	4690      	mov	r8, r2
 8001b72:	4699      	mov	r9, r3
 8001b74:	46a2      	mov	sl, r4
 8001b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b78:	2501      	movs	r5, #1
 8001b7a:	4643      	mov	r3, r8
 8001b7c:	0762      	lsls	r2, r4, #29
 8001b7e:	08ff      	lsrs	r7, r7, #3
 8001b80:	4317      	orrs	r7, r2
 8001b82:	08e4      	lsrs	r4, r4, #3
 8001b84:	401d      	ands	r5, r3
 8001b86:	4b70      	ldr	r3, [pc, #448]	; (8001d48 <__aeabi_dsub+0x344>)
 8001b88:	429e      	cmp	r6, r3
 8001b8a:	d036      	beq.n	8001bfa <__aeabi_dsub+0x1f6>
 8001b8c:	0324      	lsls	r4, r4, #12
 8001b8e:	0576      	lsls	r6, r6, #21
 8001b90:	0b24      	lsrs	r4, r4, #12
 8001b92:	0d76      	lsrs	r6, r6, #21
 8001b94:	e7db      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001b96:	4663      	mov	r3, ip
 8001b98:	1af3      	subs	r3, r6, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	dc00      	bgt.n	8001ba0 <__aeabi_dsub+0x19c>
 8001b9e:	e094      	b.n	8001cca <__aeabi_dsub+0x2c6>
 8001ba0:	4660      	mov	r0, ip
 8001ba2:	2800      	cmp	r0, #0
 8001ba4:	d035      	beq.n	8001c12 <__aeabi_dsub+0x20e>
 8001ba6:	4868      	ldr	r0, [pc, #416]	; (8001d48 <__aeabi_dsub+0x344>)
 8001ba8:	4286      	cmp	r6, r0
 8001baa:	d0b1      	beq.n	8001b10 <__aeabi_dsub+0x10c>
 8001bac:	2780      	movs	r7, #128	; 0x80
 8001bae:	043f      	lsls	r7, r7, #16
 8001bb0:	4339      	orrs	r1, r7
 8001bb2:	2b38      	cmp	r3, #56	; 0x38
 8001bb4:	dc00      	bgt.n	8001bb8 <__aeabi_dsub+0x1b4>
 8001bb6:	e0fd      	b.n	8001db4 <__aeabi_dsub+0x3b0>
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	0017      	movs	r7, r2
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	1e7a      	subs	r2, r7, #1
 8001bc0:	4197      	sbcs	r7, r2
 8001bc2:	4457      	add	r7, sl
 8001bc4:	4557      	cmp	r7, sl
 8001bc6:	4180      	sbcs	r0, r0
 8001bc8:	1909      	adds	r1, r1, r4
 8001bca:	4244      	negs	r4, r0
 8001bcc:	190c      	adds	r4, r1, r4
 8001bce:	0223      	lsls	r3, r4, #8
 8001bd0:	d53a      	bpl.n	8001c48 <__aeabi_dsub+0x244>
 8001bd2:	4b5d      	ldr	r3, [pc, #372]	; (8001d48 <__aeabi_dsub+0x344>)
 8001bd4:	3601      	adds	r6, #1
 8001bd6:	429e      	cmp	r6, r3
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dsub+0x1d8>
 8001bda:	e14b      	b.n	8001e74 <__aeabi_dsub+0x470>
 8001bdc:	2201      	movs	r2, #1
 8001bde:	4b5b      	ldr	r3, [pc, #364]	; (8001d4c <__aeabi_dsub+0x348>)
 8001be0:	401c      	ands	r4, r3
 8001be2:	087b      	lsrs	r3, r7, #1
 8001be4:	4017      	ands	r7, r2
 8001be6:	431f      	orrs	r7, r3
 8001be8:	07e2      	lsls	r2, r4, #31
 8001bea:	4317      	orrs	r7, r2
 8001bec:	0864      	lsrs	r4, r4, #1
 8001bee:	e78f      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001bf0:	0008      	movs	r0, r1
 8001bf2:	4310      	orrs	r0, r2
 8001bf4:	d000      	beq.n	8001bf8 <__aeabi_dsub+0x1f4>
 8001bf6:	e724      	b.n	8001a42 <__aeabi_dsub+0x3e>
 8001bf8:	e721      	b.n	8001a3e <__aeabi_dsub+0x3a>
 8001bfa:	0023      	movs	r3, r4
 8001bfc:	433b      	orrs	r3, r7
 8001bfe:	d100      	bne.n	8001c02 <__aeabi_dsub+0x1fe>
 8001c00:	e1b9      	b.n	8001f76 <__aeabi_dsub+0x572>
 8001c02:	2280      	movs	r2, #128	; 0x80
 8001c04:	0312      	lsls	r2, r2, #12
 8001c06:	4314      	orrs	r4, r2
 8001c08:	0324      	lsls	r4, r4, #12
 8001c0a:	0b24      	lsrs	r4, r4, #12
 8001c0c:	e79f      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001c0e:	002e      	movs	r6, r5
 8001c10:	e77e      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001c12:	0008      	movs	r0, r1
 8001c14:	4310      	orrs	r0, r2
 8001c16:	d100      	bne.n	8001c1a <__aeabi_dsub+0x216>
 8001c18:	e0ca      	b.n	8001db0 <__aeabi_dsub+0x3ac>
 8001c1a:	1e58      	subs	r0, r3, #1
 8001c1c:	4684      	mov	ip, r0
 8001c1e:	2800      	cmp	r0, #0
 8001c20:	d000      	beq.n	8001c24 <__aeabi_dsub+0x220>
 8001c22:	e0e7      	b.n	8001df4 <__aeabi_dsub+0x3f0>
 8001c24:	4452      	add	r2, sl
 8001c26:	4552      	cmp	r2, sl
 8001c28:	4180      	sbcs	r0, r0
 8001c2a:	1864      	adds	r4, r4, r1
 8001c2c:	4240      	negs	r0, r0
 8001c2e:	1824      	adds	r4, r4, r0
 8001c30:	0017      	movs	r7, r2
 8001c32:	2601      	movs	r6, #1
 8001c34:	0223      	lsls	r3, r4, #8
 8001c36:	d507      	bpl.n	8001c48 <__aeabi_dsub+0x244>
 8001c38:	2602      	movs	r6, #2
 8001c3a:	e7cf      	b.n	8001bdc <__aeabi_dsub+0x1d8>
 8001c3c:	4664      	mov	r4, ip
 8001c3e:	432c      	orrs	r4, r5
 8001c40:	d100      	bne.n	8001c44 <__aeabi_dsub+0x240>
 8001c42:	e1b3      	b.n	8001fac <__aeabi_dsub+0x5a8>
 8001c44:	002c      	movs	r4, r5
 8001c46:	4667      	mov	r7, ip
 8001c48:	077b      	lsls	r3, r7, #29
 8001c4a:	d000      	beq.n	8001c4e <__aeabi_dsub+0x24a>
 8001c4c:	e762      	b.n	8001b14 <__aeabi_dsub+0x110>
 8001c4e:	0763      	lsls	r3, r4, #29
 8001c50:	08ff      	lsrs	r7, r7, #3
 8001c52:	431f      	orrs	r7, r3
 8001c54:	2501      	movs	r5, #1
 8001c56:	4643      	mov	r3, r8
 8001c58:	08e4      	lsrs	r4, r4, #3
 8001c5a:	401d      	ands	r5, r3
 8001c5c:	e793      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001c5e:	2d00      	cmp	r5, #0
 8001c60:	d178      	bne.n	8001d54 <__aeabi_dsub+0x350>
 8001c62:	1c75      	adds	r5, r6, #1
 8001c64:	056d      	lsls	r5, r5, #21
 8001c66:	0d6d      	lsrs	r5, r5, #21
 8001c68:	2d01      	cmp	r5, #1
 8001c6a:	dc00      	bgt.n	8001c6e <__aeabi_dsub+0x26a>
 8001c6c:	e0f2      	b.n	8001e54 <__aeabi_dsub+0x450>
 8001c6e:	4650      	mov	r0, sl
 8001c70:	1a80      	subs	r0, r0, r2
 8001c72:	4582      	cmp	sl, r0
 8001c74:	41bf      	sbcs	r7, r7
 8001c76:	1a65      	subs	r5, r4, r1
 8001c78:	427f      	negs	r7, r7
 8001c7a:	1bed      	subs	r5, r5, r7
 8001c7c:	4684      	mov	ip, r0
 8001c7e:	0228      	lsls	r0, r5, #8
 8001c80:	d400      	bmi.n	8001c84 <__aeabi_dsub+0x280>
 8001c82:	e08c      	b.n	8001d9e <__aeabi_dsub+0x39a>
 8001c84:	4650      	mov	r0, sl
 8001c86:	1a17      	subs	r7, r2, r0
 8001c88:	42ba      	cmp	r2, r7
 8001c8a:	4192      	sbcs	r2, r2
 8001c8c:	1b0c      	subs	r4, r1, r4
 8001c8e:	4255      	negs	r5, r2
 8001c90:	1b65      	subs	r5, r4, r5
 8001c92:	4698      	mov	r8, r3
 8001c94:	e714      	b.n	8001ac0 <__aeabi_dsub+0xbc>
 8001c96:	2501      	movs	r5, #1
 8001c98:	4643      	mov	r3, r8
 8001c9a:	2400      	movs	r4, #0
 8001c9c:	401d      	ands	r5, r3
 8001c9e:	2700      	movs	r7, #0
 8001ca0:	e755      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001ca2:	4c2a      	ldr	r4, [pc, #168]	; (8001d4c <__aeabi_dsub+0x348>)
 8001ca4:	1af6      	subs	r6, r6, r3
 8001ca6:	402c      	ands	r4, r5
 8001ca8:	e732      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001caa:	003d      	movs	r5, r7
 8001cac:	3828      	subs	r0, #40	; 0x28
 8001cae:	4085      	lsls	r5, r0
 8001cb0:	2700      	movs	r7, #0
 8001cb2:	e717      	b.n	8001ae4 <__aeabi_dsub+0xe0>
 8001cb4:	0038      	movs	r0, r7
 8001cb6:	f000 fa69 	bl	800218c <__clzsi2>
 8001cba:	3020      	adds	r0, #32
 8001cbc:	e706      	b.n	8001acc <__aeabi_dsub+0xc8>
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	0017      	movs	r7, r2
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	1e7a      	subs	r2, r7, #1
 8001cc6:	4197      	sbcs	r7, r2
 8001cc8:	e6ee      	b.n	8001aa8 <__aeabi_dsub+0xa4>
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d000      	beq.n	8001cd0 <__aeabi_dsub+0x2cc>
 8001cce:	e0e5      	b.n	8001e9c <__aeabi_dsub+0x498>
 8001cd0:	1c73      	adds	r3, r6, #1
 8001cd2:	469c      	mov	ip, r3
 8001cd4:	055b      	lsls	r3, r3, #21
 8001cd6:	0d5b      	lsrs	r3, r3, #21
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	dc00      	bgt.n	8001cde <__aeabi_dsub+0x2da>
 8001cdc:	e09f      	b.n	8001e1e <__aeabi_dsub+0x41a>
 8001cde:	4b1a      	ldr	r3, [pc, #104]	; (8001d48 <__aeabi_dsub+0x344>)
 8001ce0:	459c      	cmp	ip, r3
 8001ce2:	d100      	bne.n	8001ce6 <__aeabi_dsub+0x2e2>
 8001ce4:	e0c5      	b.n	8001e72 <__aeabi_dsub+0x46e>
 8001ce6:	4452      	add	r2, sl
 8001ce8:	4552      	cmp	r2, sl
 8001cea:	4180      	sbcs	r0, r0
 8001cec:	1864      	adds	r4, r4, r1
 8001cee:	4240      	negs	r0, r0
 8001cf0:	1824      	adds	r4, r4, r0
 8001cf2:	07e7      	lsls	r7, r4, #31
 8001cf4:	0852      	lsrs	r2, r2, #1
 8001cf6:	4317      	orrs	r7, r2
 8001cf8:	0864      	lsrs	r4, r4, #1
 8001cfa:	4666      	mov	r6, ip
 8001cfc:	e708      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001cfe:	4812      	ldr	r0, [pc, #72]	; (8001d48 <__aeabi_dsub+0x344>)
 8001d00:	4285      	cmp	r5, r0
 8001d02:	d100      	bne.n	8001d06 <__aeabi_dsub+0x302>
 8001d04:	e085      	b.n	8001e12 <__aeabi_dsub+0x40e>
 8001d06:	001d      	movs	r5, r3
 8001d08:	e6bc      	b.n	8001a84 <__aeabi_dsub+0x80>
 8001d0a:	0029      	movs	r1, r5
 8001d0c:	3e1f      	subs	r6, #31
 8001d0e:	40f1      	lsrs	r1, r6
 8001d10:	2b20      	cmp	r3, #32
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0x312>
 8001d14:	e07f      	b.n	8001e16 <__aeabi_dsub+0x412>
 8001d16:	2240      	movs	r2, #64	; 0x40
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	409d      	lsls	r5, r3
 8001d1c:	432f      	orrs	r7, r5
 8001d1e:	1e7d      	subs	r5, r7, #1
 8001d20:	41af      	sbcs	r7, r5
 8001d22:	2400      	movs	r4, #0
 8001d24:	430f      	orrs	r7, r1
 8001d26:	2600      	movs	r6, #0
 8001d28:	e78e      	b.n	8001c48 <__aeabi_dsub+0x244>
 8001d2a:	002b      	movs	r3, r5
 8001d2c:	000f      	movs	r7, r1
 8001d2e:	3b20      	subs	r3, #32
 8001d30:	40df      	lsrs	r7, r3
 8001d32:	2d20      	cmp	r5, #32
 8001d34:	d071      	beq.n	8001e1a <__aeabi_dsub+0x416>
 8001d36:	2340      	movs	r3, #64	; 0x40
 8001d38:	1b5d      	subs	r5, r3, r5
 8001d3a:	40a9      	lsls	r1, r5
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	1e51      	subs	r1, r2, #1
 8001d40:	418a      	sbcs	r2, r1
 8001d42:	2100      	movs	r1, #0
 8001d44:	4317      	orrs	r7, r2
 8001d46:	e6af      	b.n	8001aa8 <__aeabi_dsub+0xa4>
 8001d48:	000007ff 	.word	0x000007ff
 8001d4c:	ff7fffff 	.word	0xff7fffff
 8001d50:	800fffff 	.word	0x800fffff
 8001d54:	2e00      	cmp	r6, #0
 8001d56:	d03e      	beq.n	8001dd6 <__aeabi_dsub+0x3d2>
 8001d58:	4eb3      	ldr	r6, [pc, #716]	; (8002028 <__aeabi_dsub+0x624>)
 8001d5a:	45b4      	cmp	ip, r6
 8001d5c:	d045      	beq.n	8001dea <__aeabi_dsub+0x3e6>
 8001d5e:	2680      	movs	r6, #128	; 0x80
 8001d60:	0436      	lsls	r6, r6, #16
 8001d62:	426d      	negs	r5, r5
 8001d64:	4334      	orrs	r4, r6
 8001d66:	2d38      	cmp	r5, #56	; 0x38
 8001d68:	dd00      	ble.n	8001d6c <__aeabi_dsub+0x368>
 8001d6a:	e0a8      	b.n	8001ebe <__aeabi_dsub+0x4ba>
 8001d6c:	2d1f      	cmp	r5, #31
 8001d6e:	dd00      	ble.n	8001d72 <__aeabi_dsub+0x36e>
 8001d70:	e11f      	b.n	8001fb2 <__aeabi_dsub+0x5ae>
 8001d72:	2620      	movs	r6, #32
 8001d74:	0027      	movs	r7, r4
 8001d76:	4650      	mov	r0, sl
 8001d78:	1b76      	subs	r6, r6, r5
 8001d7a:	40b7      	lsls	r7, r6
 8001d7c:	40e8      	lsrs	r0, r5
 8001d7e:	4307      	orrs	r7, r0
 8001d80:	4650      	mov	r0, sl
 8001d82:	40b0      	lsls	r0, r6
 8001d84:	1e46      	subs	r6, r0, #1
 8001d86:	41b0      	sbcs	r0, r6
 8001d88:	40ec      	lsrs	r4, r5
 8001d8a:	4338      	orrs	r0, r7
 8001d8c:	1a17      	subs	r7, r2, r0
 8001d8e:	42ba      	cmp	r2, r7
 8001d90:	4192      	sbcs	r2, r2
 8001d92:	1b0c      	subs	r4, r1, r4
 8001d94:	4252      	negs	r2, r2
 8001d96:	1aa4      	subs	r4, r4, r2
 8001d98:	4666      	mov	r6, ip
 8001d9a:	4698      	mov	r8, r3
 8001d9c:	e68b      	b.n	8001ab6 <__aeabi_dsub+0xb2>
 8001d9e:	4664      	mov	r4, ip
 8001da0:	4667      	mov	r7, ip
 8001da2:	432c      	orrs	r4, r5
 8001da4:	d000      	beq.n	8001da8 <__aeabi_dsub+0x3a4>
 8001da6:	e68b      	b.n	8001ac0 <__aeabi_dsub+0xbc>
 8001da8:	2500      	movs	r5, #0
 8001daa:	2600      	movs	r6, #0
 8001dac:	2700      	movs	r7, #0
 8001dae:	e6ea      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001db0:	001e      	movs	r6, r3
 8001db2:	e6ad      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001db4:	2b1f      	cmp	r3, #31
 8001db6:	dc60      	bgt.n	8001e7a <__aeabi_dsub+0x476>
 8001db8:	2720      	movs	r7, #32
 8001dba:	1af8      	subs	r0, r7, r3
 8001dbc:	000f      	movs	r7, r1
 8001dbe:	4684      	mov	ip, r0
 8001dc0:	4087      	lsls	r7, r0
 8001dc2:	0010      	movs	r0, r2
 8001dc4:	40d8      	lsrs	r0, r3
 8001dc6:	4307      	orrs	r7, r0
 8001dc8:	4660      	mov	r0, ip
 8001dca:	4082      	lsls	r2, r0
 8001dcc:	1e50      	subs	r0, r2, #1
 8001dce:	4182      	sbcs	r2, r0
 8001dd0:	40d9      	lsrs	r1, r3
 8001dd2:	4317      	orrs	r7, r2
 8001dd4:	e6f5      	b.n	8001bc2 <__aeabi_dsub+0x1be>
 8001dd6:	0026      	movs	r6, r4
 8001dd8:	4650      	mov	r0, sl
 8001dda:	4306      	orrs	r6, r0
 8001ddc:	d005      	beq.n	8001dea <__aeabi_dsub+0x3e6>
 8001dde:	43ed      	mvns	r5, r5
 8001de0:	2d00      	cmp	r5, #0
 8001de2:	d0d3      	beq.n	8001d8c <__aeabi_dsub+0x388>
 8001de4:	4e90      	ldr	r6, [pc, #576]	; (8002028 <__aeabi_dsub+0x624>)
 8001de6:	45b4      	cmp	ip, r6
 8001de8:	d1bd      	bne.n	8001d66 <__aeabi_dsub+0x362>
 8001dea:	000c      	movs	r4, r1
 8001dec:	0017      	movs	r7, r2
 8001dee:	4666      	mov	r6, ip
 8001df0:	4698      	mov	r8, r3
 8001df2:	e68d      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001df4:	488c      	ldr	r0, [pc, #560]	; (8002028 <__aeabi_dsub+0x624>)
 8001df6:	4283      	cmp	r3, r0
 8001df8:	d00b      	beq.n	8001e12 <__aeabi_dsub+0x40e>
 8001dfa:	4663      	mov	r3, ip
 8001dfc:	e6d9      	b.n	8001bb2 <__aeabi_dsub+0x1ae>
 8001dfe:	2d00      	cmp	r5, #0
 8001e00:	d000      	beq.n	8001e04 <__aeabi_dsub+0x400>
 8001e02:	e096      	b.n	8001f32 <__aeabi_dsub+0x52e>
 8001e04:	0008      	movs	r0, r1
 8001e06:	4310      	orrs	r0, r2
 8001e08:	d100      	bne.n	8001e0c <__aeabi_dsub+0x408>
 8001e0a:	e0e2      	b.n	8001fd2 <__aeabi_dsub+0x5ce>
 8001e0c:	000c      	movs	r4, r1
 8001e0e:	0017      	movs	r7, r2
 8001e10:	4698      	mov	r8, r3
 8001e12:	4e85      	ldr	r6, [pc, #532]	; (8002028 <__aeabi_dsub+0x624>)
 8001e14:	e67c      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e16:	2500      	movs	r5, #0
 8001e18:	e780      	b.n	8001d1c <__aeabi_dsub+0x318>
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	e78e      	b.n	8001d3c <__aeabi_dsub+0x338>
 8001e1e:	0023      	movs	r3, r4
 8001e20:	4650      	mov	r0, sl
 8001e22:	4303      	orrs	r3, r0
 8001e24:	2e00      	cmp	r6, #0
 8001e26:	d000      	beq.n	8001e2a <__aeabi_dsub+0x426>
 8001e28:	e0a8      	b.n	8001f7c <__aeabi_dsub+0x578>
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x42c>
 8001e2e:	e0de      	b.n	8001fee <__aeabi_dsub+0x5ea>
 8001e30:	000b      	movs	r3, r1
 8001e32:	4313      	orrs	r3, r2
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x434>
 8001e36:	e66b      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e38:	4452      	add	r2, sl
 8001e3a:	4552      	cmp	r2, sl
 8001e3c:	4180      	sbcs	r0, r0
 8001e3e:	1864      	adds	r4, r4, r1
 8001e40:	4240      	negs	r0, r0
 8001e42:	1824      	adds	r4, r4, r0
 8001e44:	0017      	movs	r7, r2
 8001e46:	0223      	lsls	r3, r4, #8
 8001e48:	d400      	bmi.n	8001e4c <__aeabi_dsub+0x448>
 8001e4a:	e6fd      	b.n	8001c48 <__aeabi_dsub+0x244>
 8001e4c:	4b77      	ldr	r3, [pc, #476]	; (800202c <__aeabi_dsub+0x628>)
 8001e4e:	4666      	mov	r6, ip
 8001e50:	401c      	ands	r4, r3
 8001e52:	e65d      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e54:	0025      	movs	r5, r4
 8001e56:	4650      	mov	r0, sl
 8001e58:	4305      	orrs	r5, r0
 8001e5a:	2e00      	cmp	r6, #0
 8001e5c:	d1cf      	bne.n	8001dfe <__aeabi_dsub+0x3fa>
 8001e5e:	2d00      	cmp	r5, #0
 8001e60:	d14f      	bne.n	8001f02 <__aeabi_dsub+0x4fe>
 8001e62:	000c      	movs	r4, r1
 8001e64:	4314      	orrs	r4, r2
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x466>
 8001e68:	e0a0      	b.n	8001fac <__aeabi_dsub+0x5a8>
 8001e6a:	000c      	movs	r4, r1
 8001e6c:	0017      	movs	r7, r2
 8001e6e:	4698      	mov	r8, r3
 8001e70:	e64e      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e72:	4666      	mov	r6, ip
 8001e74:	2400      	movs	r4, #0
 8001e76:	2700      	movs	r7, #0
 8001e78:	e685      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001e7a:	001f      	movs	r7, r3
 8001e7c:	0008      	movs	r0, r1
 8001e7e:	3f20      	subs	r7, #32
 8001e80:	40f8      	lsrs	r0, r7
 8001e82:	0007      	movs	r7, r0
 8001e84:	2b20      	cmp	r3, #32
 8001e86:	d100      	bne.n	8001e8a <__aeabi_dsub+0x486>
 8001e88:	e08e      	b.n	8001fa8 <__aeabi_dsub+0x5a4>
 8001e8a:	2040      	movs	r0, #64	; 0x40
 8001e8c:	1ac3      	subs	r3, r0, r3
 8001e8e:	4099      	lsls	r1, r3
 8001e90:	430a      	orrs	r2, r1
 8001e92:	1e51      	subs	r1, r2, #1
 8001e94:	418a      	sbcs	r2, r1
 8001e96:	2100      	movs	r1, #0
 8001e98:	4317      	orrs	r7, r2
 8001e9a:	e692      	b.n	8001bc2 <__aeabi_dsub+0x1be>
 8001e9c:	2e00      	cmp	r6, #0
 8001e9e:	d114      	bne.n	8001eca <__aeabi_dsub+0x4c6>
 8001ea0:	0026      	movs	r6, r4
 8001ea2:	4650      	mov	r0, sl
 8001ea4:	4306      	orrs	r6, r0
 8001ea6:	d062      	beq.n	8001f6e <__aeabi_dsub+0x56a>
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d15c      	bne.n	8001f68 <__aeabi_dsub+0x564>
 8001eae:	1887      	adds	r7, r0, r2
 8001eb0:	4297      	cmp	r7, r2
 8001eb2:	4192      	sbcs	r2, r2
 8001eb4:	1864      	adds	r4, r4, r1
 8001eb6:	4252      	negs	r2, r2
 8001eb8:	18a4      	adds	r4, r4, r2
 8001eba:	4666      	mov	r6, ip
 8001ebc:	e687      	b.n	8001bce <__aeabi_dsub+0x1ca>
 8001ebe:	4650      	mov	r0, sl
 8001ec0:	4320      	orrs	r0, r4
 8001ec2:	1e44      	subs	r4, r0, #1
 8001ec4:	41a0      	sbcs	r0, r4
 8001ec6:	2400      	movs	r4, #0
 8001ec8:	e760      	b.n	8001d8c <__aeabi_dsub+0x388>
 8001eca:	4e57      	ldr	r6, [pc, #348]	; (8002028 <__aeabi_dsub+0x624>)
 8001ecc:	45b4      	cmp	ip, r6
 8001ece:	d04e      	beq.n	8001f6e <__aeabi_dsub+0x56a>
 8001ed0:	2680      	movs	r6, #128	; 0x80
 8001ed2:	0436      	lsls	r6, r6, #16
 8001ed4:	425b      	negs	r3, r3
 8001ed6:	4334      	orrs	r4, r6
 8001ed8:	2b38      	cmp	r3, #56	; 0x38
 8001eda:	dd00      	ble.n	8001ede <__aeabi_dsub+0x4da>
 8001edc:	e07f      	b.n	8001fde <__aeabi_dsub+0x5da>
 8001ede:	2b1f      	cmp	r3, #31
 8001ee0:	dd00      	ble.n	8001ee4 <__aeabi_dsub+0x4e0>
 8001ee2:	e08b      	b.n	8001ffc <__aeabi_dsub+0x5f8>
 8001ee4:	2620      	movs	r6, #32
 8001ee6:	0027      	movs	r7, r4
 8001ee8:	4650      	mov	r0, sl
 8001eea:	1af6      	subs	r6, r6, r3
 8001eec:	40b7      	lsls	r7, r6
 8001eee:	40d8      	lsrs	r0, r3
 8001ef0:	4307      	orrs	r7, r0
 8001ef2:	4650      	mov	r0, sl
 8001ef4:	40b0      	lsls	r0, r6
 8001ef6:	1e46      	subs	r6, r0, #1
 8001ef8:	41b0      	sbcs	r0, r6
 8001efa:	4307      	orrs	r7, r0
 8001efc:	40dc      	lsrs	r4, r3
 8001efe:	18bf      	adds	r7, r7, r2
 8001f00:	e7d6      	b.n	8001eb0 <__aeabi_dsub+0x4ac>
 8001f02:	000d      	movs	r5, r1
 8001f04:	4315      	orrs	r5, r2
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x506>
 8001f08:	e602      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f0a:	4650      	mov	r0, sl
 8001f0c:	1a80      	subs	r0, r0, r2
 8001f0e:	4582      	cmp	sl, r0
 8001f10:	41bf      	sbcs	r7, r7
 8001f12:	1a65      	subs	r5, r4, r1
 8001f14:	427f      	negs	r7, r7
 8001f16:	1bed      	subs	r5, r5, r7
 8001f18:	4684      	mov	ip, r0
 8001f1a:	0228      	lsls	r0, r5, #8
 8001f1c:	d400      	bmi.n	8001f20 <__aeabi_dsub+0x51c>
 8001f1e:	e68d      	b.n	8001c3c <__aeabi_dsub+0x238>
 8001f20:	4650      	mov	r0, sl
 8001f22:	1a17      	subs	r7, r2, r0
 8001f24:	42ba      	cmp	r2, r7
 8001f26:	4192      	sbcs	r2, r2
 8001f28:	1b0c      	subs	r4, r1, r4
 8001f2a:	4252      	negs	r2, r2
 8001f2c:	1aa4      	subs	r4, r4, r2
 8001f2e:	4698      	mov	r8, r3
 8001f30:	e5ee      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f32:	000d      	movs	r5, r1
 8001f34:	4315      	orrs	r5, r2
 8001f36:	d100      	bne.n	8001f3a <__aeabi_dsub+0x536>
 8001f38:	e76b      	b.n	8001e12 <__aeabi_dsub+0x40e>
 8001f3a:	4650      	mov	r0, sl
 8001f3c:	0767      	lsls	r7, r4, #29
 8001f3e:	08c0      	lsrs	r0, r0, #3
 8001f40:	4307      	orrs	r7, r0
 8001f42:	2080      	movs	r0, #128	; 0x80
 8001f44:	08e4      	lsrs	r4, r4, #3
 8001f46:	0300      	lsls	r0, r0, #12
 8001f48:	4204      	tst	r4, r0
 8001f4a:	d007      	beq.n	8001f5c <__aeabi_dsub+0x558>
 8001f4c:	08cd      	lsrs	r5, r1, #3
 8001f4e:	4205      	tst	r5, r0
 8001f50:	d104      	bne.n	8001f5c <__aeabi_dsub+0x558>
 8001f52:	002c      	movs	r4, r5
 8001f54:	4698      	mov	r8, r3
 8001f56:	08d7      	lsrs	r7, r2, #3
 8001f58:	0749      	lsls	r1, r1, #29
 8001f5a:	430f      	orrs	r7, r1
 8001f5c:	0f7b      	lsrs	r3, r7, #29
 8001f5e:	00e4      	lsls	r4, r4, #3
 8001f60:	431c      	orrs	r4, r3
 8001f62:	00ff      	lsls	r7, r7, #3
 8001f64:	4e30      	ldr	r6, [pc, #192]	; (8002028 <__aeabi_dsub+0x624>)
 8001f66:	e5d3      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f68:	4e2f      	ldr	r6, [pc, #188]	; (8002028 <__aeabi_dsub+0x624>)
 8001f6a:	45b4      	cmp	ip, r6
 8001f6c:	d1b4      	bne.n	8001ed8 <__aeabi_dsub+0x4d4>
 8001f6e:	000c      	movs	r4, r1
 8001f70:	0017      	movs	r7, r2
 8001f72:	4666      	mov	r6, ip
 8001f74:	e5cc      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f76:	2700      	movs	r7, #0
 8001f78:	2400      	movs	r4, #0
 8001f7a:	e5e8      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d039      	beq.n	8001ff4 <__aeabi_dsub+0x5f0>
 8001f80:	000b      	movs	r3, r1
 8001f82:	4313      	orrs	r3, r2
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x584>
 8001f86:	e744      	b.n	8001e12 <__aeabi_dsub+0x40e>
 8001f88:	08c0      	lsrs	r0, r0, #3
 8001f8a:	0767      	lsls	r7, r4, #29
 8001f8c:	4307      	orrs	r7, r0
 8001f8e:	2080      	movs	r0, #128	; 0x80
 8001f90:	08e4      	lsrs	r4, r4, #3
 8001f92:	0300      	lsls	r0, r0, #12
 8001f94:	4204      	tst	r4, r0
 8001f96:	d0e1      	beq.n	8001f5c <__aeabi_dsub+0x558>
 8001f98:	08cb      	lsrs	r3, r1, #3
 8001f9a:	4203      	tst	r3, r0
 8001f9c:	d1de      	bne.n	8001f5c <__aeabi_dsub+0x558>
 8001f9e:	08d7      	lsrs	r7, r2, #3
 8001fa0:	0749      	lsls	r1, r1, #29
 8001fa2:	430f      	orrs	r7, r1
 8001fa4:	001c      	movs	r4, r3
 8001fa6:	e7d9      	b.n	8001f5c <__aeabi_dsub+0x558>
 8001fa8:	2100      	movs	r1, #0
 8001faa:	e771      	b.n	8001e90 <__aeabi_dsub+0x48c>
 8001fac:	2500      	movs	r5, #0
 8001fae:	2700      	movs	r7, #0
 8001fb0:	e5e9      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001fb2:	002e      	movs	r6, r5
 8001fb4:	0027      	movs	r7, r4
 8001fb6:	3e20      	subs	r6, #32
 8001fb8:	40f7      	lsrs	r7, r6
 8001fba:	2d20      	cmp	r5, #32
 8001fbc:	d02f      	beq.n	800201e <__aeabi_dsub+0x61a>
 8001fbe:	2640      	movs	r6, #64	; 0x40
 8001fc0:	1b75      	subs	r5, r6, r5
 8001fc2:	40ac      	lsls	r4, r5
 8001fc4:	4650      	mov	r0, sl
 8001fc6:	4320      	orrs	r0, r4
 8001fc8:	1e44      	subs	r4, r0, #1
 8001fca:	41a0      	sbcs	r0, r4
 8001fcc:	2400      	movs	r4, #0
 8001fce:	4338      	orrs	r0, r7
 8001fd0:	e6dc      	b.n	8001d8c <__aeabi_dsub+0x388>
 8001fd2:	2480      	movs	r4, #128	; 0x80
 8001fd4:	2500      	movs	r5, #0
 8001fd6:	0324      	lsls	r4, r4, #12
 8001fd8:	4e13      	ldr	r6, [pc, #76]	; (8002028 <__aeabi_dsub+0x624>)
 8001fda:	2700      	movs	r7, #0
 8001fdc:	e5d3      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001fde:	4650      	mov	r0, sl
 8001fe0:	4320      	orrs	r0, r4
 8001fe2:	0007      	movs	r7, r0
 8001fe4:	1e78      	subs	r0, r7, #1
 8001fe6:	4187      	sbcs	r7, r0
 8001fe8:	2400      	movs	r4, #0
 8001fea:	18bf      	adds	r7, r7, r2
 8001fec:	e760      	b.n	8001eb0 <__aeabi_dsub+0x4ac>
 8001fee:	000c      	movs	r4, r1
 8001ff0:	0017      	movs	r7, r2
 8001ff2:	e58d      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001ff4:	000c      	movs	r4, r1
 8001ff6:	0017      	movs	r7, r2
 8001ff8:	4e0b      	ldr	r6, [pc, #44]	; (8002028 <__aeabi_dsub+0x624>)
 8001ffa:	e589      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001ffc:	001e      	movs	r6, r3
 8001ffe:	0027      	movs	r7, r4
 8002000:	3e20      	subs	r6, #32
 8002002:	40f7      	lsrs	r7, r6
 8002004:	2b20      	cmp	r3, #32
 8002006:	d00c      	beq.n	8002022 <__aeabi_dsub+0x61e>
 8002008:	2640      	movs	r6, #64	; 0x40
 800200a:	1af3      	subs	r3, r6, r3
 800200c:	409c      	lsls	r4, r3
 800200e:	4650      	mov	r0, sl
 8002010:	4320      	orrs	r0, r4
 8002012:	1e44      	subs	r4, r0, #1
 8002014:	41a0      	sbcs	r0, r4
 8002016:	4307      	orrs	r7, r0
 8002018:	2400      	movs	r4, #0
 800201a:	18bf      	adds	r7, r7, r2
 800201c:	e748      	b.n	8001eb0 <__aeabi_dsub+0x4ac>
 800201e:	2400      	movs	r4, #0
 8002020:	e7d0      	b.n	8001fc4 <__aeabi_dsub+0x5c0>
 8002022:	2400      	movs	r4, #0
 8002024:	e7f3      	b.n	800200e <__aeabi_dsub+0x60a>
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	000007ff 	.word	0x000007ff
 800202c:	ff7fffff 	.word	0xff7fffff

08002030 <__aeabi_d2iz>:
 8002030:	b530      	push	{r4, r5, lr}
 8002032:	4d13      	ldr	r5, [pc, #76]	; (8002080 <__aeabi_d2iz+0x50>)
 8002034:	030a      	lsls	r2, r1, #12
 8002036:	004b      	lsls	r3, r1, #1
 8002038:	0b12      	lsrs	r2, r2, #12
 800203a:	0d5b      	lsrs	r3, r3, #21
 800203c:	0fc9      	lsrs	r1, r1, #31
 800203e:	2400      	movs	r4, #0
 8002040:	42ab      	cmp	r3, r5
 8002042:	dd10      	ble.n	8002066 <__aeabi_d2iz+0x36>
 8002044:	4c0f      	ldr	r4, [pc, #60]	; (8002084 <__aeabi_d2iz+0x54>)
 8002046:	42a3      	cmp	r3, r4
 8002048:	dc0f      	bgt.n	800206a <__aeabi_d2iz+0x3a>
 800204a:	2480      	movs	r4, #128	; 0x80
 800204c:	4d0e      	ldr	r5, [pc, #56]	; (8002088 <__aeabi_d2iz+0x58>)
 800204e:	0364      	lsls	r4, r4, #13
 8002050:	4322      	orrs	r2, r4
 8002052:	1aed      	subs	r5, r5, r3
 8002054:	2d1f      	cmp	r5, #31
 8002056:	dd0b      	ble.n	8002070 <__aeabi_d2iz+0x40>
 8002058:	480c      	ldr	r0, [pc, #48]	; (800208c <__aeabi_d2iz+0x5c>)
 800205a:	1ac3      	subs	r3, r0, r3
 800205c:	40da      	lsrs	r2, r3
 800205e:	4254      	negs	r4, r2
 8002060:	2900      	cmp	r1, #0
 8002062:	d100      	bne.n	8002066 <__aeabi_d2iz+0x36>
 8002064:	0014      	movs	r4, r2
 8002066:	0020      	movs	r0, r4
 8002068:	bd30      	pop	{r4, r5, pc}
 800206a:	4b09      	ldr	r3, [pc, #36]	; (8002090 <__aeabi_d2iz+0x60>)
 800206c:	18cc      	adds	r4, r1, r3
 800206e:	e7fa      	b.n	8002066 <__aeabi_d2iz+0x36>
 8002070:	4c08      	ldr	r4, [pc, #32]	; (8002094 <__aeabi_d2iz+0x64>)
 8002072:	40e8      	lsrs	r0, r5
 8002074:	46a4      	mov	ip, r4
 8002076:	4463      	add	r3, ip
 8002078:	409a      	lsls	r2, r3
 800207a:	4302      	orrs	r2, r0
 800207c:	e7ef      	b.n	800205e <__aeabi_d2iz+0x2e>
 800207e:	46c0      	nop			; (mov r8, r8)
 8002080:	000003fe 	.word	0x000003fe
 8002084:	0000041d 	.word	0x0000041d
 8002088:	00000433 	.word	0x00000433
 800208c:	00000413 	.word	0x00000413
 8002090:	7fffffff 	.word	0x7fffffff
 8002094:	fffffbed 	.word	0xfffffbed

08002098 <__aeabi_i2d>:
 8002098:	b570      	push	{r4, r5, r6, lr}
 800209a:	2800      	cmp	r0, #0
 800209c:	d030      	beq.n	8002100 <__aeabi_i2d+0x68>
 800209e:	17c3      	asrs	r3, r0, #31
 80020a0:	18c4      	adds	r4, r0, r3
 80020a2:	405c      	eors	r4, r3
 80020a4:	0fc5      	lsrs	r5, r0, #31
 80020a6:	0020      	movs	r0, r4
 80020a8:	f000 f870 	bl	800218c <__clzsi2>
 80020ac:	4b17      	ldr	r3, [pc, #92]	; (800210c <__aeabi_i2d+0x74>)
 80020ae:	4a18      	ldr	r2, [pc, #96]	; (8002110 <__aeabi_i2d+0x78>)
 80020b0:	1a1b      	subs	r3, r3, r0
 80020b2:	1ad2      	subs	r2, r2, r3
 80020b4:	2a1f      	cmp	r2, #31
 80020b6:	dd18      	ble.n	80020ea <__aeabi_i2d+0x52>
 80020b8:	4a16      	ldr	r2, [pc, #88]	; (8002114 <__aeabi_i2d+0x7c>)
 80020ba:	1ad2      	subs	r2, r2, r3
 80020bc:	4094      	lsls	r4, r2
 80020be:	2200      	movs	r2, #0
 80020c0:	0324      	lsls	r4, r4, #12
 80020c2:	055b      	lsls	r3, r3, #21
 80020c4:	0b24      	lsrs	r4, r4, #12
 80020c6:	0d5b      	lsrs	r3, r3, #21
 80020c8:	2100      	movs	r1, #0
 80020ca:	0010      	movs	r0, r2
 80020cc:	0324      	lsls	r4, r4, #12
 80020ce:	0d0a      	lsrs	r2, r1, #20
 80020d0:	0b24      	lsrs	r4, r4, #12
 80020d2:	0512      	lsls	r2, r2, #20
 80020d4:	4322      	orrs	r2, r4
 80020d6:	4c10      	ldr	r4, [pc, #64]	; (8002118 <__aeabi_i2d+0x80>)
 80020d8:	051b      	lsls	r3, r3, #20
 80020da:	4022      	ands	r2, r4
 80020dc:	4313      	orrs	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	07ed      	lsls	r5, r5, #31
 80020e2:	085b      	lsrs	r3, r3, #1
 80020e4:	432b      	orrs	r3, r5
 80020e6:	0019      	movs	r1, r3
 80020e8:	bd70      	pop	{r4, r5, r6, pc}
 80020ea:	0021      	movs	r1, r4
 80020ec:	4091      	lsls	r1, r2
 80020ee:	000a      	movs	r2, r1
 80020f0:	210b      	movs	r1, #11
 80020f2:	1a08      	subs	r0, r1, r0
 80020f4:	40c4      	lsrs	r4, r0
 80020f6:	055b      	lsls	r3, r3, #21
 80020f8:	0324      	lsls	r4, r4, #12
 80020fa:	0b24      	lsrs	r4, r4, #12
 80020fc:	0d5b      	lsrs	r3, r3, #21
 80020fe:	e7e3      	b.n	80020c8 <__aeabi_i2d+0x30>
 8002100:	2500      	movs	r5, #0
 8002102:	2300      	movs	r3, #0
 8002104:	2400      	movs	r4, #0
 8002106:	2200      	movs	r2, #0
 8002108:	e7de      	b.n	80020c8 <__aeabi_i2d+0x30>
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	0000041e 	.word	0x0000041e
 8002110:	00000433 	.word	0x00000433
 8002114:	00000413 	.word	0x00000413
 8002118:	800fffff 	.word	0x800fffff

0800211c <__aeabi_ui2d>:
 800211c:	b510      	push	{r4, lr}
 800211e:	1e04      	subs	r4, r0, #0
 8002120:	d028      	beq.n	8002174 <__aeabi_ui2d+0x58>
 8002122:	f000 f833 	bl	800218c <__clzsi2>
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <__aeabi_ui2d+0x60>)
 8002128:	4a15      	ldr	r2, [pc, #84]	; (8002180 <__aeabi_ui2d+0x64>)
 800212a:	1a1b      	subs	r3, r3, r0
 800212c:	1ad2      	subs	r2, r2, r3
 800212e:	2a1f      	cmp	r2, #31
 8002130:	dd15      	ble.n	800215e <__aeabi_ui2d+0x42>
 8002132:	4a14      	ldr	r2, [pc, #80]	; (8002184 <__aeabi_ui2d+0x68>)
 8002134:	1ad2      	subs	r2, r2, r3
 8002136:	4094      	lsls	r4, r2
 8002138:	2200      	movs	r2, #0
 800213a:	0324      	lsls	r4, r4, #12
 800213c:	055b      	lsls	r3, r3, #21
 800213e:	0b24      	lsrs	r4, r4, #12
 8002140:	0d5b      	lsrs	r3, r3, #21
 8002142:	2100      	movs	r1, #0
 8002144:	0010      	movs	r0, r2
 8002146:	0324      	lsls	r4, r4, #12
 8002148:	0d0a      	lsrs	r2, r1, #20
 800214a:	0b24      	lsrs	r4, r4, #12
 800214c:	0512      	lsls	r2, r2, #20
 800214e:	4322      	orrs	r2, r4
 8002150:	4c0d      	ldr	r4, [pc, #52]	; (8002188 <__aeabi_ui2d+0x6c>)
 8002152:	051b      	lsls	r3, r3, #20
 8002154:	4022      	ands	r2, r4
 8002156:	4313      	orrs	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	0859      	lsrs	r1, r3, #1
 800215c:	bd10      	pop	{r4, pc}
 800215e:	0021      	movs	r1, r4
 8002160:	4091      	lsls	r1, r2
 8002162:	000a      	movs	r2, r1
 8002164:	210b      	movs	r1, #11
 8002166:	1a08      	subs	r0, r1, r0
 8002168:	40c4      	lsrs	r4, r0
 800216a:	055b      	lsls	r3, r3, #21
 800216c:	0324      	lsls	r4, r4, #12
 800216e:	0b24      	lsrs	r4, r4, #12
 8002170:	0d5b      	lsrs	r3, r3, #21
 8002172:	e7e6      	b.n	8002142 <__aeabi_ui2d+0x26>
 8002174:	2300      	movs	r3, #0
 8002176:	2400      	movs	r4, #0
 8002178:	2200      	movs	r2, #0
 800217a:	e7e2      	b.n	8002142 <__aeabi_ui2d+0x26>
 800217c:	0000041e 	.word	0x0000041e
 8002180:	00000433 	.word	0x00000433
 8002184:	00000413 	.word	0x00000413
 8002188:	800fffff 	.word	0x800fffff

0800218c <__clzsi2>:
 800218c:	211c      	movs	r1, #28
 800218e:	2301      	movs	r3, #1
 8002190:	041b      	lsls	r3, r3, #16
 8002192:	4298      	cmp	r0, r3
 8002194:	d301      	bcc.n	800219a <__clzsi2+0xe>
 8002196:	0c00      	lsrs	r0, r0, #16
 8002198:	3910      	subs	r1, #16
 800219a:	0a1b      	lsrs	r3, r3, #8
 800219c:	4298      	cmp	r0, r3
 800219e:	d301      	bcc.n	80021a4 <__clzsi2+0x18>
 80021a0:	0a00      	lsrs	r0, r0, #8
 80021a2:	3908      	subs	r1, #8
 80021a4:	091b      	lsrs	r3, r3, #4
 80021a6:	4298      	cmp	r0, r3
 80021a8:	d301      	bcc.n	80021ae <__clzsi2+0x22>
 80021aa:	0900      	lsrs	r0, r0, #4
 80021ac:	3904      	subs	r1, #4
 80021ae:	a202      	add	r2, pc, #8	; (adr r2, 80021b8 <__clzsi2+0x2c>)
 80021b0:	5c10      	ldrb	r0, [r2, r0]
 80021b2:	1840      	adds	r0, r0, r1
 80021b4:	4770      	bx	lr
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	02020304 	.word	0x02020304
 80021bc:	01010101 	.word	0x01010101
	...

080021c8 <__clzdi2>:
 80021c8:	b510      	push	{r4, lr}
 80021ca:	2900      	cmp	r1, #0
 80021cc:	d103      	bne.n	80021d6 <__clzdi2+0xe>
 80021ce:	f7ff ffdd 	bl	800218c <__clzsi2>
 80021d2:	3020      	adds	r0, #32
 80021d4:	e002      	b.n	80021dc <__clzdi2+0x14>
 80021d6:	1c08      	adds	r0, r1, #0
 80021d8:	f7ff ffd8 	bl	800218c <__clzsi2>
 80021dc:	bd10      	pop	{r4, pc}
 80021de:	46c0      	nop			; (mov r8, r8)

080021e0 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	0002      	movs	r2, r0
 80021e8:	1dfb      	adds	r3, r7, #7
 80021ea:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 80021ec:	1dfb      	adds	r3, r7, #7
 80021ee:	781a      	ldrb	r2, [r3, #0]
 80021f0:	4b07      	ldr	r3, [pc, #28]	; (8002210 <BSP_LED_On+0x30>)
 80021f2:	0092      	lsls	r2, r2, #2
 80021f4:	58d0      	ldr	r0, [r2, r3]
 80021f6:	1dfb      	adds	r3, r7, #7
 80021f8:	781a      	ldrb	r2, [r3, #0]
 80021fa:	4b06      	ldr	r3, [pc, #24]	; (8002214 <BSP_LED_On+0x34>)
 80021fc:	0052      	lsls	r2, r2, #1
 80021fe:	5ad3      	ldrh	r3, [r2, r3]
 8002200:	2201      	movs	r2, #1
 8002202:	0019      	movs	r1, r3
 8002204:	f003 ff7e 	bl	8006104 <HAL_GPIO_WritePin>
}
 8002208:	46c0      	nop			; (mov r8, r8)
 800220a:	46bd      	mov	sp, r7
 800220c:	b002      	add	sp, #8
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000000 	.word	0x20000000
 8002214:	0800d100 	.word	0x0800d100

08002218 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	0002      	movs	r2, r0
 8002220:	1dfb      	adds	r3, r7, #7
 8002222:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8002224:	1dfb      	adds	r3, r7, #7
 8002226:	781a      	ldrb	r2, [r3, #0]
 8002228:	4b07      	ldr	r3, [pc, #28]	; (8002248 <BSP_LED_Off+0x30>)
 800222a:	0092      	lsls	r2, r2, #2
 800222c:	58d0      	ldr	r0, [r2, r3]
 800222e:	1dfb      	adds	r3, r7, #7
 8002230:	781a      	ldrb	r2, [r3, #0]
 8002232:	4b06      	ldr	r3, [pc, #24]	; (800224c <BSP_LED_Off+0x34>)
 8002234:	0052      	lsls	r2, r2, #1
 8002236:	5ad3      	ldrh	r3, [r2, r3]
 8002238:	2200      	movs	r2, #0
 800223a:	0019      	movs	r1, r3
 800223c:	f003 ff62 	bl	8006104 <HAL_GPIO_WritePin>
}
 8002240:	46c0      	nop			; (mov r8, r8)
 8002242:	46bd      	mov	sp, r7
 8002244:	b002      	add	sp, #8
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000000 	.word	0x20000000
 800224c:	0800d100 	.word	0x0800d100

08002250 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	0002      	movs	r2, r0
 8002258:	1dfb      	adds	r3, r7, #7
 800225a:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800225c:	1dfb      	adds	r3, r7, #7
 800225e:	781a      	ldrb	r2, [r3, #0]
 8002260:	4b07      	ldr	r3, [pc, #28]	; (8002280 <BSP_LED_Toggle+0x30>)
 8002262:	0092      	lsls	r2, r2, #2
 8002264:	58d0      	ldr	r0, [r2, r3]
 8002266:	1dfb      	adds	r3, r7, #7
 8002268:	781a      	ldrb	r2, [r3, #0]
 800226a:	4b06      	ldr	r3, [pc, #24]	; (8002284 <BSP_LED_Toggle+0x34>)
 800226c:	0052      	lsls	r2, r2, #1
 800226e:	5ad3      	ldrh	r3, [r2, r3]
 8002270:	0019      	movs	r1, r3
 8002272:	f003 ff64 	bl	800613e <HAL_GPIO_TogglePin>
}
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	46bd      	mov	sp, r7
 800227a:	b002      	add	sp, #8
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	20000000 	.word	0x20000000
 8002284:	0800d100 	.word	0x0800d100

08002288 <SX1276Init>:
/*
 * Radio driver functions implementation
 */

uint32_t SX1276Init( RadioEvents_t *events )
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 8002290:	4b32      	ldr	r3, [pc, #200]	; (800235c <SX1276Init+0xd4>)
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	601a      	str	r2, [r3, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8002296:	4a32      	ldr	r2, [pc, #200]	; (8002360 <SX1276Init+0xd8>)
 8002298:	4b32      	ldr	r3, [pc, #200]	; (8002364 <SX1276Init+0xdc>)
 800229a:	0011      	movs	r1, r2
 800229c:	0018      	movs	r0, r3
 800229e:	f007 fd93 	bl	8009dc8 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 80022a2:	4a2f      	ldr	r2, [pc, #188]	; (8002360 <SX1276Init+0xd8>)
 80022a4:	4b30      	ldr	r3, [pc, #192]	; (8002368 <SX1276Init+0xe0>)
 80022a6:	0011      	movs	r1, r2
 80022a8:	0018      	movs	r0, r3
 80022aa:	f007 fd8d 	bl	8009dc8 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 80022ae:	4a2c      	ldr	r2, [pc, #176]	; (8002360 <SX1276Init+0xd8>)
 80022b0:	4b2e      	ldr	r3, [pc, #184]	; (800236c <SX1276Init+0xe4>)
 80022b2:	0011      	movs	r1, r2
 80022b4:	0018      	movs	r0, r3
 80022b6:	f007 fd87 	bl	8009dc8 <TimerInit>
  
    MLM_TCXO_ON(); //TCXO ON
 80022ba:	2380      	movs	r3, #128	; 0x80
 80022bc:	0159      	lsls	r1, r3, #5
 80022be:	23a0      	movs	r3, #160	; 0xa0
 80022c0:	05db      	lsls	r3, r3, #23
 80022c2:	2201      	movs	r2, #1
 80022c4:	0018      	movs	r0, r3
 80022c6:	f008 fadd 	bl	800a884 <HW_GPIO_Write>
  
    SX1276Reset( );
 80022ca:	f001 fb75 	bl	80039b8 <SX1276Reset>

    RxChainCalibration( );
 80022ce:	f000 f90d 	bl	80024ec <RxChainCalibration>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 80022d2:	2000      	movs	r0, #0
 80022d4:	f001 fba4 	bl	8003a20 <SX1276SetOpMode>

    SX1276IoIrqInit( DioIrq );
 80022d8:	4b25      	ldr	r3, [pc, #148]	; (8002370 <SX1276Init+0xe8>)
 80022da:	0018      	movs	r0, r3
 80022dc:	f002 fa0e 	bl	80046fc <SX1276IoIrqInit>

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80022e0:	230f      	movs	r3, #15
 80022e2:	18fb      	adds	r3, r7, r3
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
 80022e8:	e028      	b.n	800233c <SX1276Init+0xb4>
    {
        SX1276SetModem( RadioRegsInit[i].Modem );
 80022ea:	230f      	movs	r3, #15
 80022ec:	18fb      	adds	r3, r7, r3
 80022ee:	781a      	ldrb	r2, [r3, #0]
 80022f0:	4920      	ldr	r1, [pc, #128]	; (8002374 <SX1276Init+0xec>)
 80022f2:	0013      	movs	r3, r2
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	189b      	adds	r3, r3, r2
 80022f8:	5c5b      	ldrb	r3, [r3, r1]
 80022fa:	0018      	movs	r0, r3
 80022fc:	f001 fbbc 	bl	8003a78 <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8002300:	230f      	movs	r3, #15
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	781a      	ldrb	r2, [r3, #0]
 8002306:	491b      	ldr	r1, [pc, #108]	; (8002374 <SX1276Init+0xec>)
 8002308:	0013      	movs	r3, r2
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	189b      	adds	r3, r3, r2
 800230e:	18cb      	adds	r3, r1, r3
 8002310:	3301      	adds	r3, #1
 8002312:	7818      	ldrb	r0, [r3, #0]
 8002314:	230f      	movs	r3, #15
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	781a      	ldrb	r2, [r3, #0]
 800231a:	4916      	ldr	r1, [pc, #88]	; (8002374 <SX1276Init+0xec>)
 800231c:	0013      	movs	r3, r2
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	189b      	adds	r3, r3, r2
 8002322:	18cb      	adds	r3, r1, r3
 8002324:	3302      	adds	r3, #2
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	0019      	movs	r1, r3
 800232a:	f001 fc04 	bl	8003b36 <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800232e:	230f      	movs	r3, #15
 8002330:	18fb      	adds	r3, r7, r3
 8002332:	781a      	ldrb	r2, [r3, #0]
 8002334:	230f      	movs	r3, #15
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	3201      	adds	r2, #1
 800233a:	701a      	strb	r2, [r3, #0]
 800233c:	230f      	movs	r3, #15
 800233e:	18fb      	adds	r3, r7, r3
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2b0f      	cmp	r3, #15
 8002344:	d9d1      	bls.n	80022ea <SX1276Init+0x62>
    }

    SX1276SetModem( MODEM_FSK );
 8002346:	2000      	movs	r0, #0
 8002348:	f001 fb96 	bl	8003a78 <SX1276SetModem>

    SX1276.Settings.State = RF_IDLE;
 800234c:	4b0a      	ldr	r3, [pc, #40]	; (8002378 <SX1276Init+0xf0>)
 800234e:	2200      	movs	r2, #0
 8002350:	711a      	strb	r2, [r3, #4]
    
    return RADIO_WAKEUP_TIME + BOARD_WAKEUP_TIME;
 8002352:	2305      	movs	r3, #5
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b004      	add	sp, #16
 800235a:	bd80      	pop	{r7, pc}
 800235c:	200000f4 	.word	0x200000f4
 8002360:	08003d4d 	.word	0x08003d4d
 8002364:	20000558 	.word	0x20000558
 8002368:	200005e0 	.word	0x200005e0
 800236c:	2000056c 	.word	0x2000056c
 8002370:	20000010 	.word	0x20000010
 8002374:	0800d108 	.word	0x0800d108
 8002378:	20000580 	.word	0x20000580

0800237c <SX1276GetStatus>:

RadioState_t SX1276GetStatus( void )
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
    return SX1276.Settings.State;
 8002380:	4b02      	ldr	r3, [pc, #8]	; (800238c <SX1276GetStatus+0x10>)
 8002382:	791b      	ldrb	r3, [r3, #4]
}
 8002384:	0018      	movs	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	46c0      	nop			; (mov r8, r8)
 800238c:	20000580 	.word	0x20000580

08002390 <SX1276SetChannel>:

void SX1276SetChannel( uint32_t freq )
{
 8002390:	b590      	push	{r4, r7, lr}
 8002392:	b087      	sub	sp, #28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
    uint32_t channel;
    
    SX1276.Settings.Channel = freq;
 8002398:	4b1a      	ldr	r3, [pc, #104]	; (8002404 <SX1276SetChannel+0x74>)
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	609a      	str	r2, [r3, #8]
    
    SX_FREQ_TO_CHANNEL(channel, freq);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4919      	ldr	r1, [pc, #100]	; (8002408 <SX1276SetChannel+0x78>)
 80023a2:	0018      	movs	r0, r3
 80023a4:	f7fd feb8 	bl	8000118 <__udivsi3>
 80023a8:	0003      	movs	r3, r0
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	4a16      	ldr	r2, [pc, #88]	; (8002408 <SX1276SetChannel+0x78>)
 80023b0:	4353      	muls	r3, r2
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	021c      	lsls	r4, r3, #8
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	021b      	lsls	r3, r3, #8
 80023c0:	4a12      	ldr	r2, [pc, #72]	; (800240c <SX1276SetChannel+0x7c>)
 80023c2:	4694      	mov	ip, r2
 80023c4:	4463      	add	r3, ip
 80023c6:	4910      	ldr	r1, [pc, #64]	; (8002408 <SX1276SetChannel+0x78>)
 80023c8:	0018      	movs	r0, r3
 80023ca:	f7fd fea5 	bl	8000118 <__udivsi3>
 80023ce:	0003      	movs	r3, r0
 80023d0:	18e3      	adds	r3, r4, r3
 80023d2:	60fb      	str	r3, [r7, #12]
    
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	0c1b      	lsrs	r3, r3, #16
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	0019      	movs	r1, r3
 80023dc:	2006      	movs	r0, #6
 80023de:	f001 fbaa 	bl	8003b36 <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	0a1b      	lsrs	r3, r3, #8
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	0019      	movs	r1, r3
 80023ea:	2007      	movs	r0, #7
 80023ec:	f001 fba3 	bl	8003b36 <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	0019      	movs	r1, r3
 80023f6:	2008      	movs	r0, #8
 80023f8:	f001 fb9d 	bl	8003b36 <SX1276Write>
}
 80023fc:	46c0      	nop			; (mov r8, r8)
 80023fe:	46bd      	mov	sp, r7
 8002400:	b007      	add	sp, #28
 8002402:	bd90      	pop	{r4, r7, pc}
 8002404:	20000580 	.word	0x20000580
 8002408:	00003d09 	.word	0x00003d09
 800240c:	00001e84 	.word	0x00001e84

08002410 <SX1276IsChannelFree>:

bool SX1276IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh )
{
 8002410:	b590      	push	{r4, r7, lr}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6039      	str	r1, [r7, #0]
 8002418:	0011      	movs	r1, r2
 800241a:	1dfb      	adds	r3, r7, #7
 800241c:	1c02      	adds	r2, r0, #0
 800241e:	701a      	strb	r2, [r3, #0]
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	1c0a      	adds	r2, r1, #0
 8002424:	801a      	strh	r2, [r3, #0]
    int16_t rssi = 0;
 8002426:	230e      	movs	r3, #14
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	2200      	movs	r2, #0
 800242c:	801a      	strh	r2, [r3, #0]

    SX1276SetModem( modem );
 800242e:	1dfb      	adds	r3, r7, #7
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	0018      	movs	r0, r3
 8002434:	f001 fb20 	bl	8003a78 <SX1276SetModem>

    SX1276SetChannel( freq );
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	0018      	movs	r0, r3
 800243c:	f7ff ffa8 	bl	8002390 <SX1276SetChannel>

    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8002440:	2005      	movs	r0, #5
 8002442:	f001 faed 	bl	8003a20 <SX1276SetOpMode>

    DelayMs( 1 );
 8002446:	2001      	movs	r0, #1
 8002448:	f007 fc6a 	bl	8009d20 <DelayMs>

    rssi = SX1276ReadRssi( modem );
 800244c:	230e      	movs	r3, #14
 800244e:	18fc      	adds	r4, r7, r3
 8002450:	1dfb      	adds	r3, r7, #7
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	0018      	movs	r0, r3
 8002456:	f001 fa63 	bl	8003920 <SX1276ReadRssi>
 800245a:	0003      	movs	r3, r0
 800245c:	8023      	strh	r3, [r4, #0]

    SX1276SetSleep( );
 800245e:	f000 ff35 	bl	80032cc <SX1276SetSleep>

    if( rssi > rssiThresh )
 8002462:	230e      	movs	r3, #14
 8002464:	18fa      	adds	r2, r7, r3
 8002466:	1d3b      	adds	r3, r7, #4
 8002468:	2100      	movs	r1, #0
 800246a:	5e52      	ldrsh	r2, [r2, r1]
 800246c:	2100      	movs	r1, #0
 800246e:	5e5b      	ldrsh	r3, [r3, r1]
 8002470:	429a      	cmp	r2, r3
 8002472:	dd01      	ble.n	8002478 <SX1276IsChannelFree+0x68>
    {
        return false;
 8002474:	2300      	movs	r3, #0
 8002476:	e000      	b.n	800247a <SX1276IsChannelFree+0x6a>
    }
    return true;
 8002478:	2301      	movs	r3, #1
}
 800247a:	0018      	movs	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	b005      	add	sp, #20
 8002480:	bd90      	pop	{r4, r7, pc}

08002482 <SX1276Random>:

uint32_t SX1276Random( void )
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1276SetModem( MODEM_LORA );
 800248c:	2001      	movs	r0, #1
 800248e:	f001 faf3 	bl	8003a78 <SX1276SetModem>

    // Disable LoRa modem interrupts
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8002492:	21ff      	movs	r1, #255	; 0xff
 8002494:	2011      	movs	r0, #17
 8002496:	f001 fb4e 	bl	8003b36 <SX1276Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800249a:	2005      	movs	r0, #5
 800249c:	f001 fac0 	bl	8003a20 <SX1276SetOpMode>

    for( i = 0; i < 32; i++ )
 80024a0:	1dfb      	adds	r3, r7, #7
 80024a2:	2200      	movs	r2, #0
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	e015      	b.n	80024d4 <SX1276Random+0x52>
    {
        DelayMs( 1 );
 80024a8:	2001      	movs	r0, #1
 80024aa:	f007 fc39 	bl	8009d20 <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80024ae:	202c      	movs	r0, #44	; 0x2c
 80024b0:	f001 fb55 	bl	8003b5e <SX1276Read>
 80024b4:	0003      	movs	r3, r0
 80024b6:	001a      	movs	r2, r3
 80024b8:	2301      	movs	r3, #1
 80024ba:	401a      	ands	r2, r3
 80024bc:	1dfb      	adds	r3, r7, #7
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	409a      	lsls	r2, r3
 80024c2:	0013      	movs	r3, r2
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 80024ca:	1dfb      	adds	r3, r7, #7
 80024cc:	781a      	ldrb	r2, [r3, #0]
 80024ce:	1dfb      	adds	r3, r7, #7
 80024d0:	3201      	adds	r2, #1
 80024d2:	701a      	strb	r2, [r3, #0]
 80024d4:	1dfb      	adds	r3, r7, #7
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b1f      	cmp	r3, #31
 80024da:	d9e5      	bls.n	80024a8 <SX1276Random+0x26>
    }

    SX1276SetSleep( );
 80024dc:	f000 fef6 	bl	80032cc <SX1276SetSleep>

    return rnd;
 80024e0:	683b      	ldr	r3, [r7, #0]
}
 80024e2:	0018      	movs	r0, r3
 80024e4:	46bd      	mov	sp, r7
 80024e6:	b002      	add	sp, #8
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <RxChainCalibration>:
 * Performs the Rx chain calibration for LF and HF bands
 * \remark Must be called just after the reset so all registers are at their
 *         default values
 */
static void RxChainCalibration( void )
{
 80024ec:	b590      	push	{r4, r7, lr}
 80024ee:	b087      	sub	sp, #28
 80024f0:	af00      	add	r7, sp, #0
    uint8_t regPaConfigInitVal;
    uint32_t initialFreq;
    uint32_t channel;

    // Save context
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 80024f2:	2317      	movs	r3, #23
 80024f4:	18fc      	adds	r4, r7, r3
 80024f6:	2009      	movs	r0, #9
 80024f8:	f001 fb31 	bl	8003b5e <SX1276Read>
 80024fc:	0003      	movs	r3, r0
 80024fe:	7023      	strb	r3, [r4, #0]
    
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8002500:	2006      	movs	r0, #6
 8002502:	f001 fb2c 	bl	8003b5e <SX1276Read>
 8002506:	0003      	movs	r3, r0
 8002508:	041c      	lsls	r4, r3, #16
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 800250a:	2007      	movs	r0, #7
 800250c:	f001 fb27 	bl	8003b5e <SX1276Read>
 8002510:	0003      	movs	r3, r0
 8002512:	021b      	lsls	r3, r3, #8
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8002514:	431c      	orrs	r4, r3
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 8002516:	2008      	movs	r0, #8
 8002518:	f001 fb21 	bl	8003b5e <SX1276Read>
 800251c:	0003      	movs	r3, r0
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 800251e:	4323      	orrs	r3, r4
 8002520:	613b      	str	r3, [r7, #16]
    
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	0a1b      	lsrs	r3, r3, #8
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	021b      	lsls	r3, r3, #8
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	60bb      	str	r3, [r7, #8]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	4a25      	ldr	r2, [pc, #148]	; (80025cc <RxChainCalibration+0xe0>)
 8002536:	435a      	muls	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	4924      	ldr	r1, [pc, #144]	; (80025cc <RxChainCalibration+0xe0>)
 800253c:	434b      	muls	r3, r1
 800253e:	3380      	adds	r3, #128	; 0x80
 8002540:	0a1b      	lsrs	r3, r3, #8
 8002542:	18d3      	adds	r3, r2, r3
 8002544:	607b      	str	r3, [r7, #4]
    
    // Cut the PA just in case, RFO output, power = -1 dBm
    SX1276Write( REG_PACONFIG, 0x00 );
 8002546:	2100      	movs	r1, #0
 8002548:	2009      	movs	r0, #9
 800254a:	f001 faf4 	bl	8003b36 <SX1276Write>

    // Launch Rx chain calibration for LF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 800254e:	203b      	movs	r0, #59	; 0x3b
 8002550:	f001 fb05 	bl	8003b5e <SX1276Read>
 8002554:	0003      	movs	r3, r0
 8002556:	001a      	movs	r2, r3
 8002558:	2340      	movs	r3, #64	; 0x40
 800255a:	4313      	orrs	r3, r2
 800255c:	b2db      	uxtb	r3, r3
 800255e:	0019      	movs	r1, r3
 8002560:	203b      	movs	r0, #59	; 0x3b
 8002562:	f001 fae8 	bl	8003b36 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	203b      	movs	r0, #59	; 0x3b
 800256a:	f001 faf8 	bl	8003b5e <SX1276Read>
 800256e:	0003      	movs	r3, r0
 8002570:	001a      	movs	r2, r3
 8002572:	2320      	movs	r3, #32
 8002574:	4013      	ands	r3, r2
 8002576:	2b20      	cmp	r3, #32
 8002578:	d0f6      	beq.n	8002568 <RxChainCalibration+0x7c>
    {
    }

    // Sets a Frequency in HF band
    SX1276SetChannel( 868000000 );
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <RxChainCalibration+0xe4>)
 800257c:	0018      	movs	r0, r3
 800257e:	f7ff ff07 	bl	8002390 <SX1276SetChannel>

    // Launch Rx chain calibration for HF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8002582:	203b      	movs	r0, #59	; 0x3b
 8002584:	f001 faeb 	bl	8003b5e <SX1276Read>
 8002588:	0003      	movs	r3, r0
 800258a:	001a      	movs	r2, r3
 800258c:	2340      	movs	r3, #64	; 0x40
 800258e:	4313      	orrs	r3, r2
 8002590:	b2db      	uxtb	r3, r3
 8002592:	0019      	movs	r1, r3
 8002594:	203b      	movs	r0, #59	; 0x3b
 8002596:	f001 face 	bl	8003b36 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	203b      	movs	r0, #59	; 0x3b
 800259e:	f001 fade 	bl	8003b5e <SX1276Read>
 80025a2:	0003      	movs	r3, r0
 80025a4:	001a      	movs	r2, r3
 80025a6:	2320      	movs	r3, #32
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b20      	cmp	r3, #32
 80025ac:	d0f6      	beq.n	800259c <RxChainCalibration+0xb0>
    {
    }

    // Restore context
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 80025ae:	2317      	movs	r3, #23
 80025b0:	18fb      	adds	r3, r7, r3
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	0019      	movs	r1, r3
 80025b6:	2009      	movs	r0, #9
 80025b8:	f001 fabd 	bl	8003b36 <SX1276Write>
    SX1276SetChannel( initialFreq );
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	0018      	movs	r0, r3
 80025c0:	f7ff fee6 	bl	8002390 <SX1276SetChannel>
}
 80025c4:	46c0      	nop			; (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b007      	add	sp, #28
 80025ca:	bd90      	pop	{r4, r7, pc}
 80025cc:	00003d09 	.word	0x00003d09
 80025d0:	33bca100 	.word	0x33bca100

080025d4 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80025dc:	230f      	movs	r3, #15
 80025de:	18fb      	adds	r3, r7, r3
 80025e0:	2200      	movs	r2, #0
 80025e2:	701a      	strb	r2, [r3, #0]
 80025e4:	e022      	b.n	800262c <GetFskBandwidthRegValue+0x58>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 80025e6:	230f      	movs	r3, #15
 80025e8:	18fb      	adds	r3, r7, r3
 80025ea:	781a      	ldrb	r2, [r3, #0]
 80025ec:	4b14      	ldr	r3, [pc, #80]	; (8002640 <GetFskBandwidthRegValue+0x6c>)
 80025ee:	00d2      	lsls	r2, r2, #3
 80025f0:	58d2      	ldr	r2, [r2, r3]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d812      	bhi.n	800261e <GetFskBandwidthRegValue+0x4a>
 80025f8:	230f      	movs	r3, #15
 80025fa:	18fb      	adds	r3, r7, r3
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	1c5a      	adds	r2, r3, #1
 8002600:	4b0f      	ldr	r3, [pc, #60]	; (8002640 <GetFskBandwidthRegValue+0x6c>)
 8002602:	00d2      	lsls	r2, r2, #3
 8002604:	58d2      	ldr	r2, [r2, r3]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	429a      	cmp	r2, r3
 800260a:	d908      	bls.n	800261e <GetFskBandwidthRegValue+0x4a>
        {
            return FskBandwidths[i].RegValue;
 800260c:	230f      	movs	r3, #15
 800260e:	18fb      	adds	r3, r7, r3
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	4a0b      	ldr	r2, [pc, #44]	; (8002640 <GetFskBandwidthRegValue+0x6c>)
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	18d3      	adds	r3, r2, r3
 8002618:	3304      	adds	r3, #4
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	e00c      	b.n	8002638 <GetFskBandwidthRegValue+0x64>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800261e:	230f      	movs	r3, #15
 8002620:	18fb      	adds	r3, r7, r3
 8002622:	781a      	ldrb	r2, [r3, #0]
 8002624:	230f      	movs	r3, #15
 8002626:	18fb      	adds	r3, r7, r3
 8002628:	3201      	adds	r2, #1
 800262a:	701a      	strb	r2, [r3, #0]
 800262c:	230f      	movs	r3, #15
 800262e:	18fb      	adds	r3, r7, r3
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b14      	cmp	r3, #20
 8002634:	d9d7      	bls.n	80025e6 <GetFskBandwidthRegValue+0x12>
        }
    }
    // ERROR: Value not found
    while( 1 );
 8002636:	e7fe      	b.n	8002636 <GetFskBandwidthRegValue+0x62>
}
 8002638:	0018      	movs	r0, r3
 800263a:	46bd      	mov	sp, r7
 800263c:	b004      	add	sp, #16
 800263e:	bd80      	pop	{r7, pc}
 8002640:	0800d138 	.word	0x0800d138

08002644 <SX1276SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 8002644:	b590      	push	{r4, r7, lr}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
 800264e:	0019      	movs	r1, r3
 8002650:	230f      	movs	r3, #15
 8002652:	18fb      	adds	r3, r7, r3
 8002654:	1c02      	adds	r2, r0, #0
 8002656:	701a      	strb	r2, [r3, #0]
 8002658:	230e      	movs	r3, #14
 800265a:	18fb      	adds	r3, r7, r3
 800265c:	1c0a      	adds	r2, r1, #0
 800265e:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 8002660:	230f      	movs	r3, #15
 8002662:	18fb      	adds	r3, r7, r3
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	0018      	movs	r0, r3
 8002668:	f001 fa06 	bl	8003a78 <SX1276SetModem>

    switch( modem )
 800266c:	230f      	movs	r3, #15
 800266e:	18fb      	adds	r3, r7, r3
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <SX1276SetRxConfig+0x3a>
 8002676:	2b01      	cmp	r3, #1
 8002678:	d100      	bne.n	800267c <SX1276SetRxConfig+0x38>
 800267a:	e0b4      	b.n	80027e6 <SX1276SetRxConfig+0x1a2>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 800267c:	e201      	b.n	8002a82 <SX1276SetRxConfig+0x43e>
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 800267e:	4be5      	ldr	r3, [pc, #916]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.Datarate = datarate;
 8002684:	4be3      	ldr	r3, [pc, #908]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	61da      	str	r2, [r3, #28]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 800268a:	4be2      	ldr	r3, [pc, #904]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 800268c:	6a3a      	ldr	r2, [r7, #32]
 800268e:	619a      	str	r2, [r3, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8002690:	4be0      	ldr	r3, [pc, #896]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002692:	222c      	movs	r2, #44	; 0x2c
 8002694:	18ba      	adds	r2, r7, r2
 8002696:	2122      	movs	r1, #34	; 0x22
 8002698:	7812      	ldrb	r2, [r2, #0]
 800269a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 800269c:	4bdd      	ldr	r3, [pc, #884]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 800269e:	2230      	movs	r2, #48	; 0x30
 80026a0:	18ba      	adds	r2, r7, r2
 80026a2:	2123      	movs	r1, #35	; 0x23
 80026a4:	7812      	ldrb	r2, [r2, #0]
 80026a6:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80026a8:	4bda      	ldr	r3, [pc, #872]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80026aa:	2234      	movs	r2, #52	; 0x34
 80026ac:	18ba      	adds	r2, r7, r2
 80026ae:	2124      	movs	r1, #36	; 0x24
 80026b0:	7812      	ldrb	r2, [r2, #0]
 80026b2:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80026b4:	4bd7      	ldr	r3, [pc, #860]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80026b6:	2220      	movs	r2, #32
 80026b8:	2120      	movs	r1, #32
 80026ba:	468c      	mov	ip, r1
 80026bc:	44bc      	add	ip, r7
 80026be:	4462      	add	r2, ip
 80026c0:	2125      	movs	r1, #37	; 0x25
 80026c2:	7812      	ldrb	r2, [r2, #0]
 80026c4:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 80026c6:	4bd3      	ldr	r3, [pc, #844]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80026c8:	2224      	movs	r2, #36	; 0x24
 80026ca:	2120      	movs	r1, #32
 80026cc:	468c      	mov	ip, r1
 80026ce:	44bc      	add	ip, r7
 80026d0:	4462      	add	r2, ip
 80026d2:	2126      	movs	r1, #38	; 0x26
 80026d4:	7812      	ldrb	r2, [r2, #0]
 80026d6:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80026d8:	4bce      	ldr	r3, [pc, #824]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80026da:	2224      	movs	r2, #36	; 0x24
 80026dc:	18ba      	adds	r2, r7, r2
 80026de:	8812      	ldrh	r2, [r2, #0]
 80026e0:	841a      	strh	r2, [r3, #32]
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f7ff fd1a 	bl	800211c <__aeabi_ui2d>
 80026e8:	0003      	movs	r3, r0
 80026ea:	000c      	movs	r4, r1
 80026ec:	001a      	movs	r2, r3
 80026ee:	0023      	movs	r3, r4
 80026f0:	2000      	movs	r0, #0
 80026f2:	49c9      	ldr	r1, [pc, #804]	; (8002a18 <SX1276SetRxConfig+0x3d4>)
 80026f4:	f7fe fad2 	bl	8000c9c <__aeabi_ddiv>
 80026f8:	0003      	movs	r3, r0
 80026fa:	000c      	movs	r4, r1
 80026fc:	0018      	movs	r0, r3
 80026fe:	0021      	movs	r1, r4
 8002700:	f7fd fede 	bl	80004c0 <__aeabi_d2uiz>
 8002704:	0003      	movs	r3, r0
 8002706:	b29b      	uxth	r3, r3
 8002708:	607b      	str	r3, [r7, #4]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	0a1b      	lsrs	r3, r3, #8
 800270e:	b2db      	uxtb	r3, r3
 8002710:	0019      	movs	r1, r3
 8002712:	2002      	movs	r0, #2
 8002714:	f001 fa0f 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	b2db      	uxtb	r3, r3
 800271c:	0019      	movs	r1, r3
 800271e:	2003      	movs	r0, #3
 8002720:	f001 fa09 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	0018      	movs	r0, r3
 8002728:	f7ff ff54 	bl	80025d4 <GetFskBandwidthRegValue>
 800272c:	0003      	movs	r3, r0
 800272e:	0019      	movs	r1, r3
 8002730:	2012      	movs	r0, #18
 8002732:	f001 fa00 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	0018      	movs	r0, r3
 800273a:	f7ff ff4b 	bl	80025d4 <GetFskBandwidthRegValue>
 800273e:	0003      	movs	r3, r0
 8002740:	0019      	movs	r1, r3
 8002742:	2013      	movs	r0, #19
 8002744:	f001 f9f7 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8002748:	2324      	movs	r3, #36	; 0x24
 800274a:	18fb      	adds	r3, r7, r3
 800274c:	881b      	ldrh	r3, [r3, #0]
 800274e:	0a1b      	lsrs	r3, r3, #8
 8002750:	b29b      	uxth	r3, r3
 8002752:	b2db      	uxtb	r3, r3
 8002754:	0019      	movs	r1, r3
 8002756:	2025      	movs	r0, #37	; 0x25
 8002758:	f001 f9ed 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 800275c:	2324      	movs	r3, #36	; 0x24
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	b2db      	uxtb	r3, r3
 8002764:	0019      	movs	r1, r3
 8002766:	2026      	movs	r0, #38	; 0x26
 8002768:	f001 f9e5 	bl	8003b36 <SX1276Write>
            if( fixLen == 1 )
 800276c:	232c      	movs	r3, #44	; 0x2c
 800276e:	18fb      	adds	r3, r7, r3
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d007      	beq.n	8002786 <SX1276SetRxConfig+0x142>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8002776:	2330      	movs	r3, #48	; 0x30
 8002778:	18fb      	adds	r3, r7, r3
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	0019      	movs	r1, r3
 800277e:	2032      	movs	r0, #50	; 0x32
 8002780:	f001 f9d9 	bl	8003b36 <SX1276Write>
 8002784:	e003      	b.n	800278e <SX1276SetRxConfig+0x14a>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8002786:	21ff      	movs	r1, #255	; 0xff
 8002788:	2032      	movs	r0, #50	; 0x32
 800278a:	f001 f9d4 	bl	8003b36 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 800278e:	2030      	movs	r0, #48	; 0x30
 8002790:	f001 f9e5 	bl	8003b5e <SX1276Read>
 8002794:	0003      	movs	r3, r0
 8002796:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8002798:	226f      	movs	r2, #111	; 0x6f
 800279a:	4013      	ands	r3, r2
 800279c:	b25a      	sxtb	r2, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 800279e:	232c      	movs	r3, #44	; 0x2c
 80027a0:	18fb      	adds	r3, r7, r3
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <SX1276SetRxConfig+0x168>
 80027a8:	2300      	movs	r3, #0
 80027aa:	e001      	b.n	80027b0 <SX1276SetRxConfig+0x16c>
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	425b      	negs	r3, r3
 80027b0:	4313      	orrs	r3, r2
 80027b2:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 80027b4:	2334      	movs	r3, #52	; 0x34
 80027b6:	18fb      	adds	r3, r7, r3
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80027bc:	b25b      	sxtb	r3, r3
 80027be:	4313      	orrs	r3, r2
 80027c0:	b25b      	sxtb	r3, r3
            SX1276Write( REG_PACKETCONFIG1,
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	0019      	movs	r1, r3
 80027c6:	2030      	movs	r0, #48	; 0x30
 80027c8:	f001 f9b5 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 80027cc:	2031      	movs	r0, #49	; 0x31
 80027ce:	f001 f9c6 	bl	8003b5e <SX1276Read>
 80027d2:	0003      	movs	r3, r0
 80027d4:	001a      	movs	r2, r3
 80027d6:	2340      	movs	r3, #64	; 0x40
 80027d8:	4313      	orrs	r3, r2
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	0019      	movs	r1, r3
 80027de:	2031      	movs	r0, #49	; 0x31
 80027e0:	f001 f9a9 	bl	8003b36 <SX1276Write>
        break;
 80027e4:	e14d      	b.n	8002a82 <SX1276SetRxConfig+0x43e>
            if( bandwidth > 2 )
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d900      	bls.n	80027ee <SX1276SetRxConfig+0x1aa>
                while( 1 );
 80027ec:	e7fe      	b.n	80027ec <SX1276SetRxConfig+0x1a8>
            bandwidth += 7;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3307      	adds	r3, #7
 80027f2:	60bb      	str	r3, [r7, #8]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80027f4:	4b87      	ldr	r3, [pc, #540]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	641a      	str	r2, [r3, #64]	; 0x40
            SX1276.Settings.LoRa.Datarate = datarate;
 80027fa:	4b86      	ldr	r3, [pc, #536]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	645a      	str	r2, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8002800:	4b84      	ldr	r3, [pc, #528]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002802:	220e      	movs	r2, #14
 8002804:	18ba      	adds	r2, r7, r2
 8002806:	2149      	movs	r1, #73	; 0x49
 8002808:	7812      	ldrb	r2, [r2, #0]
 800280a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 800280c:	4b81      	ldr	r3, [pc, #516]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 800280e:	2224      	movs	r2, #36	; 0x24
 8002810:	18ba      	adds	r2, r7, r2
 8002812:	214a      	movs	r1, #74	; 0x4a
 8002814:	8812      	ldrh	r2, [r2, #0]
 8002816:	525a      	strh	r2, [r3, r1]
            SX1276.Settings.LoRa.FixLen = fixLen;
 8002818:	4b7e      	ldr	r3, [pc, #504]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 800281a:	222c      	movs	r2, #44	; 0x2c
 800281c:	18ba      	adds	r2, r7, r2
 800281e:	214c      	movs	r1, #76	; 0x4c
 8002820:	7812      	ldrb	r2, [r2, #0]
 8002822:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8002824:	4b7b      	ldr	r3, [pc, #492]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002826:	2230      	movs	r2, #48	; 0x30
 8002828:	18ba      	adds	r2, r7, r2
 800282a:	214d      	movs	r1, #77	; 0x4d
 800282c:	7812      	ldrb	r2, [r2, #0]
 800282e:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8002830:	4b78      	ldr	r3, [pc, #480]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002832:	2234      	movs	r2, #52	; 0x34
 8002834:	18ba      	adds	r2, r7, r2
 8002836:	214e      	movs	r1, #78	; 0x4e
 8002838:	7812      	ldrb	r2, [r2, #0]
 800283a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 800283c:	4b75      	ldr	r3, [pc, #468]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 800283e:	2238      	movs	r2, #56	; 0x38
 8002840:	18ba      	adds	r2, r7, r2
 8002842:	214f      	movs	r1, #79	; 0x4f
 8002844:	7812      	ldrb	r2, [r2, #0]
 8002846:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8002848:	4b72      	ldr	r3, [pc, #456]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 800284a:	223c      	movs	r2, #60	; 0x3c
 800284c:	18ba      	adds	r2, r7, r2
 800284e:	2150      	movs	r1, #80	; 0x50
 8002850:	7812      	ldrb	r2, [r2, #0]
 8002852:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8002854:	4b6f      	ldr	r3, [pc, #444]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002856:	2220      	movs	r2, #32
 8002858:	2120      	movs	r1, #32
 800285a:	468c      	mov	ip, r1
 800285c:	44bc      	add	ip, r7
 800285e:	4462      	add	r2, ip
 8002860:	2151      	movs	r1, #81	; 0x51
 8002862:	7812      	ldrb	r2, [r2, #0]
 8002864:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8002866:	4b6b      	ldr	r3, [pc, #428]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002868:	2224      	movs	r2, #36	; 0x24
 800286a:	2120      	movs	r1, #32
 800286c:	468c      	mov	ip, r1
 800286e:	44bc      	add	ip, r7
 8002870:	4462      	add	r2, ip
 8002872:	2152      	movs	r1, #82	; 0x52
 8002874:	7812      	ldrb	r2, [r2, #0]
 8002876:	545a      	strb	r2, [r3, r1]
            if( datarate > 12 )
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2b0c      	cmp	r3, #12
 800287c:	d902      	bls.n	8002884 <SX1276SetRxConfig+0x240>
                datarate = 12;
 800287e:	230c      	movs	r3, #12
 8002880:	607b      	str	r3, [r7, #4]
 8002882:	e004      	b.n	800288e <SX1276SetRxConfig+0x24a>
            else if( datarate < 6 )
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b05      	cmp	r3, #5
 8002888:	d801      	bhi.n	800288e <SX1276SetRxConfig+0x24a>
                datarate = 6;
 800288a:	2306      	movs	r3, #6
 800288c:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	2b07      	cmp	r3, #7
 8002892:	d105      	bne.n	80028a0 <SX1276SetRxConfig+0x25c>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b0b      	cmp	r3, #11
 8002898:	d008      	beq.n	80028ac <SX1276SetRxConfig+0x268>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2b0c      	cmp	r3, #12
 800289e:	d005      	beq.n	80028ac <SX1276SetRxConfig+0x268>
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d107      	bne.n	80028b6 <SX1276SetRxConfig+0x272>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b0c      	cmp	r3, #12
 80028aa:	d104      	bne.n	80028b6 <SX1276SetRxConfig+0x272>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80028ac:	4b59      	ldr	r3, [pc, #356]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80028ae:	2248      	movs	r2, #72	; 0x48
 80028b0:	2101      	movs	r1, #1
 80028b2:	5499      	strb	r1, [r3, r2]
 80028b4:	e003      	b.n	80028be <SX1276SetRxConfig+0x27a>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80028b6:	4b57      	ldr	r3, [pc, #348]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80028b8:	2248      	movs	r2, #72	; 0x48
 80028ba:	2100      	movs	r1, #0
 80028bc:	5499      	strb	r1, [r3, r2]
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80028be:	201d      	movs	r0, #29
 80028c0:	f001 f94d 	bl	8003b5e <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	230e      	movs	r3, #14
 80028ce:	18fb      	adds	r3, r7, r3
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	18db      	adds	r3, r3, r3
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	4313      	orrs	r3, r2
 80028d8:	b2da      	uxtb	r2, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 80028da:	232c      	movs	r3, #44	; 0x2c
 80028dc:	18fb      	adds	r3, r7, r3
 80028de:	781b      	ldrb	r3, [r3, #0]
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80028e0:	4313      	orrs	r3, r2
 80028e2:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 80028e4:	0019      	movs	r1, r3
 80028e6:	201d      	movs	r0, #29
 80028e8:	f001 f925 	bl	8003b36 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 80028ec:	201e      	movs	r0, #30
 80028ee:	f001 f936 	bl	8003b5e <SX1276Read>
 80028f2:	0003      	movs	r3, r0
 80028f4:	001a      	movs	r2, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 80028f6:	2308      	movs	r3, #8
 80028f8:	4013      	ands	r3, r2
 80028fa:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8002904:	4313      	orrs	r3, r2
 8002906:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8002908:	2334      	movs	r3, #52	; 0x34
 800290a:	18fb      	adds	r3, r7, r3
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	b2db      	uxtb	r3, r3
 8002912:	4313      	orrs	r3, r2
 8002914:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8002916:	2328      	movs	r3, #40	; 0x28
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	881b      	ldrh	r3, [r3, #0]
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	b29b      	uxth	r3, r3
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2103      	movs	r1, #3
 8002924:	400b      	ands	r3, r1
 8002926:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8002928:	4313      	orrs	r3, r2
 800292a:	b2db      	uxtb	r3, r3
 800292c:	0019      	movs	r1, r3
 800292e:	201e      	movs	r0, #30
 8002930:	f001 f901 	bl	8003b36 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8002934:	2026      	movs	r0, #38	; 0x26
 8002936:	f001 f912 	bl	8003b5e <SX1276Read>
 800293a:	0003      	movs	r3, r0
 800293c:	b25b      	sxtb	r3, r3
 800293e:	2208      	movs	r2, #8
 8002940:	4393      	bics	r3, r2
 8002942:	b25a      	sxtb	r2, r3
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8002944:	4b33      	ldr	r3, [pc, #204]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 8002946:	2148      	movs	r1, #72	; 0x48
 8002948:	5c5b      	ldrb	r3, [r3, r1]
 800294a:	00db      	lsls	r3, r3, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 800294c:	b25b      	sxtb	r3, r3
 800294e:	4313      	orrs	r3, r2
 8002950:	b25b      	sxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8002952:	b2db      	uxtb	r3, r3
 8002954:	0019      	movs	r1, r3
 8002956:	2026      	movs	r0, #38	; 0x26
 8002958:	f001 f8ed 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 800295c:	2328      	movs	r3, #40	; 0x28
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	0019      	movs	r1, r3
 8002966:	201f      	movs	r0, #31
 8002968:	f001 f8e5 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 800296c:	2324      	movs	r3, #36	; 0x24
 800296e:	18fb      	adds	r3, r7, r3
 8002970:	881b      	ldrh	r3, [r3, #0]
 8002972:	0a1b      	lsrs	r3, r3, #8
 8002974:	b29b      	uxth	r3, r3
 8002976:	b2db      	uxtb	r3, r3
 8002978:	0019      	movs	r1, r3
 800297a:	2020      	movs	r0, #32
 800297c:	f001 f8db 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8002980:	2324      	movs	r3, #36	; 0x24
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	881b      	ldrh	r3, [r3, #0]
 8002986:	b2db      	uxtb	r3, r3
 8002988:	0019      	movs	r1, r3
 800298a:	2021      	movs	r0, #33	; 0x21
 800298c:	f001 f8d3 	bl	8003b36 <SX1276Write>
            if( fixLen == 1 )
 8002990:	232c      	movs	r3, #44	; 0x2c
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d006      	beq.n	80029a8 <SX1276SetRxConfig+0x364>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 800299a:	2330      	movs	r3, #48	; 0x30
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	0019      	movs	r1, r3
 80029a2:	2022      	movs	r0, #34	; 0x22
 80029a4:	f001 f8c7 	bl	8003b36 <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80029a8:	4b1a      	ldr	r3, [pc, #104]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80029aa:	224f      	movs	r2, #79	; 0x4f
 80029ac:	5c9b      	ldrb	r3, [r3, r2]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d013      	beq.n	80029da <SX1276SetRxConfig+0x396>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80029b2:	2044      	movs	r0, #68	; 0x44
 80029b4:	f001 f8d3 	bl	8003b5e <SX1276Read>
 80029b8:	0003      	movs	r3, r0
 80029ba:	001a      	movs	r2, r3
 80029bc:	2380      	movs	r3, #128	; 0x80
 80029be:	425b      	negs	r3, r3
 80029c0:	4313      	orrs	r3, r2
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	0019      	movs	r1, r3
 80029c6:	2044      	movs	r0, #68	; 0x44
 80029c8:	f001 f8b5 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 80029cc:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80029ce:	2250      	movs	r2, #80	; 0x50
 80029d0:	5c9b      	ldrb	r3, [r3, r2]
 80029d2:	0019      	movs	r1, r3
 80029d4:	2024      	movs	r0, #36	; 0x24
 80029d6:	f001 f8ae 	bl	8003b36 <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b09      	cmp	r3, #9
 80029de:	d10d      	bne.n	80029fc <SX1276SetRxConfig+0x3b8>
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <SX1276SetRxConfig+0x3d0>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	4a0d      	ldr	r2, [pc, #52]	; (8002a1c <SX1276SetRxConfig+0x3d8>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d908      	bls.n	80029fc <SX1276SetRxConfig+0x3b8>
                SX1276Write( REG_LR_TEST36, 0x02 );
 80029ea:	2102      	movs	r1, #2
 80029ec:	2036      	movs	r0, #54	; 0x36
 80029ee:	f001 f8a2 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_TEST3A, 0x64 );
 80029f2:	2164      	movs	r1, #100	; 0x64
 80029f4:	203a      	movs	r0, #58	; 0x3a
 80029f6:	f001 f89e 	bl	8003b36 <SX1276Write>
 80029fa:	e015      	b.n	8002a28 <SX1276SetRxConfig+0x3e4>
            else if( bandwidth == 9 )
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	2b09      	cmp	r3, #9
 8002a00:	d10e      	bne.n	8002a20 <SX1276SetRxConfig+0x3dc>
                SX1276Write( REG_LR_TEST36, 0x02 );
 8002a02:	2102      	movs	r1, #2
 8002a04:	2036      	movs	r0, #54	; 0x36
 8002a06:	f001 f896 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_TEST3A, 0x7F );
 8002a0a:	217f      	movs	r1, #127	; 0x7f
 8002a0c:	203a      	movs	r0, #58	; 0x3a
 8002a0e:	f001 f892 	bl	8003b36 <SX1276Write>
 8002a12:	e009      	b.n	8002a28 <SX1276SetRxConfig+0x3e4>
 8002a14:	20000580 	.word	0x20000580
 8002a18:	417e8480 	.word	0x417e8480
 8002a1c:	1f4add40 	.word	0x1f4add40
                SX1276Write( REG_LR_TEST36, 0x03 );
 8002a20:	2103      	movs	r1, #3
 8002a22:	2036      	movs	r0, #54	; 0x36
 8002a24:	f001 f887 	bl	8003b36 <SX1276Write>
            if( datarate == 6 )
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d114      	bne.n	8002a58 <SX1276SetRxConfig+0x414>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002a2e:	2031      	movs	r0, #49	; 0x31
 8002a30:	f001 f895 	bl	8003b5e <SX1276Read>
 8002a34:	0003      	movs	r3, r0
 8002a36:	b25b      	sxtb	r3, r3
 8002a38:	2207      	movs	r2, #7
 8002a3a:	4393      	bics	r3, r2
 8002a3c:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002a3e:	2205      	movs	r2, #5
 8002a40:	4313      	orrs	r3, r2
 8002a42:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	0019      	movs	r1, r3
 8002a48:	2031      	movs	r0, #49	; 0x31
 8002a4a:	f001 f874 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002a4e:	210c      	movs	r1, #12
 8002a50:	2037      	movs	r0, #55	; 0x37
 8002a52:	f001 f870 	bl	8003b36 <SX1276Write>
        break;
 8002a56:	e013      	b.n	8002a80 <SX1276SetRxConfig+0x43c>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002a58:	2031      	movs	r0, #49	; 0x31
 8002a5a:	f001 f880 	bl	8003b5e <SX1276Read>
 8002a5e:	0003      	movs	r3, r0
 8002a60:	b25b      	sxtb	r3, r3
 8002a62:	2207      	movs	r2, #7
 8002a64:	4393      	bics	r3, r2
 8002a66:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002a68:	2203      	movs	r2, #3
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	0019      	movs	r1, r3
 8002a72:	2031      	movs	r0, #49	; 0x31
 8002a74:	f001 f85f 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002a78:	210a      	movs	r1, #10
 8002a7a:	2037      	movs	r0, #55	; 0x37
 8002a7c:	f001 f85b 	bl	8003b36 <SX1276Write>
        break;
 8002a80:	46c0      	nop			; (mov r8, r8)
}
 8002a82:	46c0      	nop			; (mov r8, r8)
 8002a84:	46bd      	mov	sp, r7
 8002a86:	b005      	add	sp, #20
 8002a88:	bd90      	pop	{r4, r7, pc}
 8002a8a:	46c0      	nop			; (mov r8, r8)

08002a8c <SX1276SetTxConfig>:
void SX1276SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8002a8c:	b590      	push	{r4, r7, lr}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60ba      	str	r2, [r7, #8]
 8002a94:	607b      	str	r3, [r7, #4]
 8002a96:	230f      	movs	r3, #15
 8002a98:	18fb      	adds	r3, r7, r3
 8002a9a:	1c02      	adds	r2, r0, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
 8002a9e:	230e      	movs	r3, #14
 8002aa0:	18fb      	adds	r3, r7, r3
 8002aa2:	1c0a      	adds	r2, r1, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 8002aa6:	230f      	movs	r3, #15
 8002aa8:	18fb      	adds	r3, r7, r3
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	0018      	movs	r0, r3
 8002aae:	f000 ffe3 	bl	8003a78 <SX1276SetModem>

    SX1276SetRfTxPower( power );
 8002ab2:	230e      	movs	r3, #14
 8002ab4:	18fb      	adds	r3, r7, r3
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	b25b      	sxtb	r3, r3
 8002aba:	0018      	movs	r0, r3
 8002abc:	f001 fe80 	bl	80047c0 <SX1276SetRfTxPower>

    switch( modem )
 8002ac0:	230f      	movs	r3, #15
 8002ac2:	18fb      	adds	r3, r7, r3
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <SX1276SetTxConfig+0x46>
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d100      	bne.n	8002ad0 <SX1276SetTxConfig+0x44>
 8002ace:	e0a4      	b.n	8002c1a <SX1276SetTxConfig+0x18e>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8002ad0:	e1a2      	b.n	8002e18 <SX1276SetTxConfig+0x38c>
            SX1276.Settings.Fsk.Power = power;
 8002ad2:	4bd3      	ldr	r3, [pc, #844]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002ad4:	220e      	movs	r2, #14
 8002ad6:	18ba      	adds	r2, r7, r2
 8002ad8:	7812      	ldrb	r2, [r2, #0]
 8002ada:	731a      	strb	r2, [r3, #12]
            SX1276.Settings.Fsk.Fdev = fdev;
 8002adc:	4bd0      	ldr	r3, [pc, #832]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	611a      	str	r2, [r3, #16]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8002ae2:	4bcf      	ldr	r3, [pc, #828]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.Datarate = datarate;
 8002ae8:	4bcd      	ldr	r3, [pc, #820]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002aea:	6a3a      	ldr	r2, [r7, #32]
 8002aec:	61da      	str	r2, [r3, #28]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8002aee:	4bcc      	ldr	r3, [pc, #816]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002af0:	2228      	movs	r2, #40	; 0x28
 8002af2:	18ba      	adds	r2, r7, r2
 8002af4:	8812      	ldrh	r2, [r2, #0]
 8002af6:	841a      	strh	r2, [r3, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8002af8:	4bc9      	ldr	r3, [pc, #804]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002afa:	222c      	movs	r2, #44	; 0x2c
 8002afc:	18ba      	adds	r2, r7, r2
 8002afe:	2122      	movs	r1, #34	; 0x22
 8002b00:	7812      	ldrb	r2, [r2, #0]
 8002b02:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8002b04:	4bc6      	ldr	r3, [pc, #792]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002b06:	2230      	movs	r2, #48	; 0x30
 8002b08:	18ba      	adds	r2, r7, r2
 8002b0a:	2124      	movs	r1, #36	; 0x24
 8002b0c:	7812      	ldrb	r2, [r2, #0]
 8002b0e:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8002b10:	4bc3      	ldr	r3, [pc, #780]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002b12:	223c      	movs	r2, #60	; 0x3c
 8002b14:	18ba      	adds	r2, r7, r2
 8002b16:	2125      	movs	r1, #37	; 0x25
 8002b18:	7812      	ldrb	r2, [r2, #0]
 8002b1a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8002b1c:	4bc0      	ldr	r3, [pc, #768]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002b1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b20:	629a      	str	r2, [r3, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8002b22:	68b8      	ldr	r0, [r7, #8]
 8002b24:	f7ff fafa 	bl	800211c <__aeabi_ui2d>
 8002b28:	2200      	movs	r2, #0
 8002b2a:	4bbe      	ldr	r3, [pc, #760]	; (8002e24 <SX1276SetTxConfig+0x398>)
 8002b2c:	f7fe f8b6 	bl	8000c9c <__aeabi_ddiv>
 8002b30:	0003      	movs	r3, r0
 8002b32:	000c      	movs	r4, r1
 8002b34:	0018      	movs	r0, r3
 8002b36:	0021      	movs	r1, r4
 8002b38:	f7fd fcc2 	bl	80004c0 <__aeabi_d2uiz>
 8002b3c:	0003      	movs	r3, r0
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	60bb      	str	r3, [r7, #8]
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	0019      	movs	r1, r3
 8002b4a:	2004      	movs	r0, #4
 8002b4c:	f000 fff3 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	0019      	movs	r1, r3
 8002b56:	2005      	movs	r0, #5
 8002b58:	f000 ffed 	bl	8003b36 <SX1276Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8002b5c:	6a38      	ldr	r0, [r7, #32]
 8002b5e:	f7ff fadd 	bl	800211c <__aeabi_ui2d>
 8002b62:	0003      	movs	r3, r0
 8002b64:	000c      	movs	r4, r1
 8002b66:	001a      	movs	r2, r3
 8002b68:	0023      	movs	r3, r4
 8002b6a:	2000      	movs	r0, #0
 8002b6c:	49ae      	ldr	r1, [pc, #696]	; (8002e28 <SX1276SetTxConfig+0x39c>)
 8002b6e:	f7fe f895 	bl	8000c9c <__aeabi_ddiv>
 8002b72:	0003      	movs	r3, r0
 8002b74:	000c      	movs	r4, r1
 8002b76:	0018      	movs	r0, r3
 8002b78:	0021      	movs	r1, r4
 8002b7a:	f7fd fca1 	bl	80004c0 <__aeabi_d2uiz>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	623b      	str	r3, [r7, #32]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	0a1b      	lsrs	r3, r3, #8
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	2002      	movs	r0, #2
 8002b8e:	f000 ffd2 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	0019      	movs	r1, r3
 8002b98:	2003      	movs	r0, #3
 8002b9a:	f000 ffcc 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002b9e:	2328      	movs	r3, #40	; 0x28
 8002ba0:	18fb      	adds	r3, r7, r3
 8002ba2:	881b      	ldrh	r3, [r3, #0]
 8002ba4:	0a1b      	lsrs	r3, r3, #8
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	0019      	movs	r1, r3
 8002bac:	2025      	movs	r0, #37	; 0x25
 8002bae:	f000 ffc2 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8002bb2:	2328      	movs	r3, #40	; 0x28
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	0019      	movs	r1, r3
 8002bbc:	2026      	movs	r0, #38	; 0x26
 8002bbe:	f000 ffba 	bl	8003b36 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8002bc2:	2030      	movs	r0, #48	; 0x30
 8002bc4:	f000 ffcb 	bl	8003b5e <SX1276Read>
 8002bc8:	0003      	movs	r3, r0
 8002bca:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8002bcc:	226f      	movs	r2, #111	; 0x6f
 8002bce:	4013      	ands	r3, r2
 8002bd0:	b25a      	sxtb	r2, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8002bd2:	232c      	movs	r3, #44	; 0x2c
 8002bd4:	18fb      	adds	r3, r7, r3
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <SX1276SetTxConfig+0x154>
 8002bdc:	2300      	movs	r3, #0
 8002bde:	e001      	b.n	8002be4 <SX1276SetTxConfig+0x158>
 8002be0:	2380      	movs	r3, #128	; 0x80
 8002be2:	425b      	negs	r3, r3
 8002be4:	4313      	orrs	r3, r2
 8002be6:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8002be8:	2330      	movs	r3, #48	; 0x30
 8002bea:	18fb      	adds	r3, r7, r3
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002bf0:	b25b      	sxtb	r3, r3
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	b25b      	sxtb	r3, r3
            SX1276Write( REG_PACKETCONFIG1,
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	0019      	movs	r1, r3
 8002bfa:	2030      	movs	r0, #48	; 0x30
 8002bfc:	f000 ff9b 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002c00:	2031      	movs	r0, #49	; 0x31
 8002c02:	f000 ffac 	bl	8003b5e <SX1276Read>
 8002c06:	0003      	movs	r3, r0
 8002c08:	001a      	movs	r2, r3
 8002c0a:	2340      	movs	r3, #64	; 0x40
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	0019      	movs	r1, r3
 8002c12:	2031      	movs	r0, #49	; 0x31
 8002c14:	f000 ff8f 	bl	8003b36 <SX1276Write>
        break;
 8002c18:	e0fe      	b.n	8002e18 <SX1276SetTxConfig+0x38c>
            SX1276.Settings.LoRa.Power = power;
 8002c1a:	4b81      	ldr	r3, [pc, #516]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c1c:	220e      	movs	r2, #14
 8002c1e:	18ba      	adds	r2, r7, r2
 8002c20:	213c      	movs	r1, #60	; 0x3c
 8002c22:	7812      	ldrb	r2, [r2, #0]
 8002c24:	545a      	strb	r2, [r3, r1]
            if( bandwidth > 2 )
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d900      	bls.n	8002c2e <SX1276SetTxConfig+0x1a2>
                while( 1 );
 8002c2c:	e7fe      	b.n	8002c2c <SX1276SetTxConfig+0x1a0>
            bandwidth += 7;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	3307      	adds	r3, #7
 8002c32:	607b      	str	r3, [r7, #4]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8002c34:	4b7a      	ldr	r3, [pc, #488]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	641a      	str	r2, [r3, #64]	; 0x40
            SX1276.Settings.LoRa.Datarate = datarate;
 8002c3a:	4b79      	ldr	r3, [pc, #484]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c3c:	6a3a      	ldr	r2, [r7, #32]
 8002c3e:	645a      	str	r2, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8002c40:	4b77      	ldr	r3, [pc, #476]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c42:	2224      	movs	r2, #36	; 0x24
 8002c44:	18ba      	adds	r2, r7, r2
 8002c46:	2149      	movs	r1, #73	; 0x49
 8002c48:	7812      	ldrb	r2, [r2, #0]
 8002c4a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8002c4c:	4b74      	ldr	r3, [pc, #464]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c4e:	2228      	movs	r2, #40	; 0x28
 8002c50:	18ba      	adds	r2, r7, r2
 8002c52:	214a      	movs	r1, #74	; 0x4a
 8002c54:	8812      	ldrh	r2, [r2, #0]
 8002c56:	525a      	strh	r2, [r3, r1]
            SX1276.Settings.LoRa.FixLen = fixLen;
 8002c58:	4b71      	ldr	r3, [pc, #452]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c5a:	222c      	movs	r2, #44	; 0x2c
 8002c5c:	18ba      	adds	r2, r7, r2
 8002c5e:	214c      	movs	r1, #76	; 0x4c
 8002c60:	7812      	ldrb	r2, [r2, #0]
 8002c62:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8002c64:	4b6e      	ldr	r3, [pc, #440]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c66:	2234      	movs	r2, #52	; 0x34
 8002c68:	18ba      	adds	r2, r7, r2
 8002c6a:	214f      	movs	r1, #79	; 0x4f
 8002c6c:	7812      	ldrb	r2, [r2, #0]
 8002c6e:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8002c70:	4b6b      	ldr	r3, [pc, #428]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c72:	2238      	movs	r2, #56	; 0x38
 8002c74:	18ba      	adds	r2, r7, r2
 8002c76:	2150      	movs	r1, #80	; 0x50
 8002c78:	7812      	ldrb	r2, [r2, #0]
 8002c7a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8002c7c:	4b68      	ldr	r3, [pc, #416]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c7e:	2230      	movs	r2, #48	; 0x30
 8002c80:	18ba      	adds	r2, r7, r2
 8002c82:	214e      	movs	r1, #78	; 0x4e
 8002c84:	7812      	ldrb	r2, [r2, #0]
 8002c86:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8002c88:	4b65      	ldr	r3, [pc, #404]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c8a:	223c      	movs	r2, #60	; 0x3c
 8002c8c:	18ba      	adds	r2, r7, r2
 8002c8e:	2151      	movs	r1, #81	; 0x51
 8002c90:	7812      	ldrb	r2, [r2, #0]
 8002c92:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8002c94:	4b62      	ldr	r3, [pc, #392]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002c96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c98:	655a      	str	r2, [r3, #84]	; 0x54
            if( datarate > 12 )
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	2b0c      	cmp	r3, #12
 8002c9e:	d902      	bls.n	8002ca6 <SX1276SetTxConfig+0x21a>
                datarate = 12;
 8002ca0:	230c      	movs	r3, #12
 8002ca2:	623b      	str	r3, [r7, #32]
 8002ca4:	e004      	b.n	8002cb0 <SX1276SetTxConfig+0x224>
            else if( datarate < 6 )
 8002ca6:	6a3b      	ldr	r3, [r7, #32]
 8002ca8:	2b05      	cmp	r3, #5
 8002caa:	d801      	bhi.n	8002cb0 <SX1276SetTxConfig+0x224>
                datarate = 6;
 8002cac:	2306      	movs	r3, #6
 8002cae:	623b      	str	r3, [r7, #32]
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b07      	cmp	r3, #7
 8002cb4:	d105      	bne.n	8002cc2 <SX1276SetTxConfig+0x236>
 8002cb6:	6a3b      	ldr	r3, [r7, #32]
 8002cb8:	2b0b      	cmp	r3, #11
 8002cba:	d008      	beq.n	8002cce <SX1276SetTxConfig+0x242>
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d005      	beq.n	8002cce <SX1276SetTxConfig+0x242>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d107      	bne.n	8002cd8 <SX1276SetTxConfig+0x24c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	2b0c      	cmp	r3, #12
 8002ccc:	d104      	bne.n	8002cd8 <SX1276SetTxConfig+0x24c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002cce:	4b54      	ldr	r3, [pc, #336]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002cd0:	2248      	movs	r2, #72	; 0x48
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	5499      	strb	r1, [r3, r2]
 8002cd6:	e003      	b.n	8002ce0 <SX1276SetTxConfig+0x254>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002cd8:	4b51      	ldr	r3, [pc, #324]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002cda:	2248      	movs	r2, #72	; 0x48
 8002cdc:	2100      	movs	r1, #0
 8002cde:	5499      	strb	r1, [r3, r2]
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8002ce0:	4b4f      	ldr	r3, [pc, #316]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002ce2:	224f      	movs	r2, #79	; 0x4f
 8002ce4:	5c9b      	ldrb	r3, [r3, r2]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d013      	beq.n	8002d12 <SX1276SetTxConfig+0x286>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002cea:	2044      	movs	r0, #68	; 0x44
 8002cec:	f000 ff37 	bl	8003b5e <SX1276Read>
 8002cf0:	0003      	movs	r3, r0
 8002cf2:	001a      	movs	r2, r3
 8002cf4:	2380      	movs	r3, #128	; 0x80
 8002cf6:	425b      	negs	r3, r3
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	0019      	movs	r1, r3
 8002cfe:	2044      	movs	r0, #68	; 0x44
 8002d00:	f000 ff19 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8002d04:	4b46      	ldr	r3, [pc, #280]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002d06:	2250      	movs	r2, #80	; 0x50
 8002d08:	5c9b      	ldrb	r3, [r3, r2]
 8002d0a:	0019      	movs	r1, r3
 8002d0c:	2024      	movs	r0, #36	; 0x24
 8002d0e:	f000 ff12 	bl	8003b36 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8002d12:	201d      	movs	r0, #29
 8002d14:	f000 ff23 	bl	8003b5e <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	2324      	movs	r3, #36	; 0x24
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	18db      	adds	r3, r3, r3
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	b2da      	uxtb	r2, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8002d2e:	232c      	movs	r3, #44	; 0x2c
 8002d30:	18fb      	adds	r3, r7, r3
 8002d32:	781b      	ldrb	r3, [r3, #0]
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8002d34:	4313      	orrs	r3, r2
 8002d36:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8002d38:	0019      	movs	r1, r3
 8002d3a:	201d      	movs	r0, #29
 8002d3c:	f000 fefb 	bl	8003b36 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8002d40:	201e      	movs	r0, #30
 8002d42:	f000 ff0c 	bl	8003b5e <SX1276Read>
 8002d46:	0003      	movs	r3, r0
 8002d48:	001a      	movs	r2, r3
                           RFLR_MODEMCONFIG2_SF_MASK &
 8002d4a:	230b      	movs	r3, #11
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8002d5c:	2330      	movs	r3, #48	; 0x30
 8002d5e:	18fb      	adds	r3, r7, r3
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8002d66:	4313      	orrs	r3, r2
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	0019      	movs	r1, r3
 8002d6c:	201e      	movs	r0, #30
 8002d6e:	f000 fee2 	bl	8003b36 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8002d72:	2026      	movs	r0, #38	; 0x26
 8002d74:	f000 fef3 	bl	8003b5e <SX1276Read>
 8002d78:	0003      	movs	r3, r0
 8002d7a:	b25b      	sxtb	r3, r3
 8002d7c:	2208      	movs	r2, #8
 8002d7e:	4393      	bics	r3, r2
 8002d80:	b25a      	sxtb	r2, r3
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8002d82:	4b27      	ldr	r3, [pc, #156]	; (8002e20 <SX1276SetTxConfig+0x394>)
 8002d84:	2148      	movs	r1, #72	; 0x48
 8002d86:	5c5b      	ldrb	r3, [r3, r1]
 8002d88:	00db      	lsls	r3, r3, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8002d8a:	b25b      	sxtb	r3, r3
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	b25b      	sxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	0019      	movs	r1, r3
 8002d94:	2026      	movs	r0, #38	; 0x26
 8002d96:	f000 fece 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002d9a:	2328      	movs	r3, #40	; 0x28
 8002d9c:	18fb      	adds	r3, r7, r3
 8002d9e:	881b      	ldrh	r3, [r3, #0]
 8002da0:	0a1b      	lsrs	r3, r3, #8
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	0019      	movs	r1, r3
 8002da8:	2020      	movs	r0, #32
 8002daa:	f000 fec4 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8002dae:	2328      	movs	r3, #40	; 0x28
 8002db0:	18fb      	adds	r3, r7, r3
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	0019      	movs	r1, r3
 8002db8:	2021      	movs	r0, #33	; 0x21
 8002dba:	f000 febc 	bl	8003b36 <SX1276Write>
            if( datarate == 6 )
 8002dbe:	6a3b      	ldr	r3, [r7, #32]
 8002dc0:	2b06      	cmp	r3, #6
 8002dc2:	d114      	bne.n	8002dee <SX1276SetTxConfig+0x362>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002dc4:	2031      	movs	r0, #49	; 0x31
 8002dc6:	f000 feca 	bl	8003b5e <SX1276Read>
 8002dca:	0003      	movs	r3, r0
 8002dcc:	b25b      	sxtb	r3, r3
 8002dce:	2207      	movs	r2, #7
 8002dd0:	4393      	bics	r3, r2
 8002dd2:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002dd4:	2205      	movs	r2, #5
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	0019      	movs	r1, r3
 8002dde:	2031      	movs	r0, #49	; 0x31
 8002de0:	f000 fea9 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002de4:	210c      	movs	r1, #12
 8002de6:	2037      	movs	r0, #55	; 0x37
 8002de8:	f000 fea5 	bl	8003b36 <SX1276Write>
        break;
 8002dec:	e013      	b.n	8002e16 <SX1276SetTxConfig+0x38a>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002dee:	2031      	movs	r0, #49	; 0x31
 8002df0:	f000 feb5 	bl	8003b5e <SX1276Read>
 8002df4:	0003      	movs	r3, r0
 8002df6:	b25b      	sxtb	r3, r3
 8002df8:	2207      	movs	r2, #7
 8002dfa:	4393      	bics	r3, r2
 8002dfc:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002dfe:	2203      	movs	r2, #3
 8002e00:	4313      	orrs	r3, r2
 8002e02:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	0019      	movs	r1, r3
 8002e08:	2031      	movs	r0, #49	; 0x31
 8002e0a:	f000 fe94 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002e0e:	210a      	movs	r1, #10
 8002e10:	2037      	movs	r0, #55	; 0x37
 8002e12:	f000 fe90 	bl	8003b36 <SX1276Write>
        break;
 8002e16:	46c0      	nop			; (mov r8, r8)
}
 8002e18:	46c0      	nop			; (mov r8, r8)
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	b005      	add	sp, #20
 8002e1e:	bd90      	pop	{r4, r7, pc}
 8002e20:	20000580 	.word	0x20000580
 8002e24:	404e8480 	.word	0x404e8480
 8002e28:	417e8480 	.word	0x417e8480

08002e2c <SX1276GetTimeOnAir>:

uint32_t SX1276GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8002e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e2e:	b095      	sub	sp, #84	; 0x54
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	0002      	movs	r2, r0
 8002e34:	1dfb      	adds	r3, r7, #7
 8002e36:	701a      	strb	r2, [r3, #0]
 8002e38:	1dbb      	adds	r3, r7, #6
 8002e3a:	1c0a      	adds	r2, r1, #0
 8002e3c:	701a      	strb	r2, [r3, #0]
    double airTime = 0;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	2400      	movs	r4, #0
 8002e42:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e44:	64fc      	str	r4, [r7, #76]	; 0x4c

    switch( modem )
 8002e46:	1dfb      	adds	r3, r7, #7
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d003      	beq.n	8002e56 <SX1276GetTimeOnAir+0x2a>
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d100      	bne.n	8002e54 <SX1276GetTimeOnAir+0x28>
 8002e52:	e082      	b.n	8002f5a <SX1276GetTimeOnAir+0x12e>
 8002e54:	e15c      	b.n	8003110 <SX1276GetTimeOnAir+0x2e4>
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002e56:	4bb3      	ldr	r3, [pc, #716]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8002e58:	8c1b      	ldrh	r3, [r3, #32]
 8002e5a:	001c      	movs	r4, r3
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002e5c:	2027      	movs	r0, #39	; 0x27
 8002e5e:	f000 fe7e 	bl	8003b5e <SX1276Read>
 8002e62:	0003      	movs	r3, r0
 8002e64:	001a      	movs	r2, r3
 8002e66:	23f8      	movs	r3, #248	; 0xf8
 8002e68:	439a      	bics	r2, r3
 8002e6a:	0013      	movs	r3, r2
 8002e6c:	3301      	adds	r3, #1
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002e6e:	18e3      	adds	r3, r4, r3
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002e70:	0018      	movs	r0, r3
 8002e72:	f7ff f911 	bl	8002098 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002e76:	4bab      	ldr	r3, [pc, #684]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8002e78:	2222      	movs	r2, #34	; 0x22
 8002e7a:	5c9b      	ldrb	r3, [r3, r2]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d002      	beq.n	8002e86 <SX1276GetTimeOnAir+0x5a>
 8002e80:	2300      	movs	r3, #0
 8002e82:	2400      	movs	r4, #0
 8002e84:	e001      	b.n	8002e8a <SX1276GetTimeOnAir+0x5e>
 8002e86:	2300      	movs	r3, #0
 8002e88:	4ca7      	ldr	r4, [pc, #668]	; (8003128 <SX1276GetTimeOnAir+0x2fc>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002e8a:	001a      	movs	r2, r3
 8002e8c:	0023      	movs	r3, r4
 8002e8e:	f7fd fbf5 	bl	800067c <__aeabi_dadd>
 8002e92:	0003      	movs	r3, r0
 8002e94:	000c      	movs	r4, r1
 8002e96:	001d      	movs	r5, r3
 8002e98:	0026      	movs	r6, r4
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002e9a:	2030      	movs	r0, #48	; 0x30
 8002e9c:	f000 fe5f 	bl	8003b5e <SX1276Read>
 8002ea0:	0003      	movs	r3, r0
 8002ea2:	001a      	movs	r2, r3
 8002ea4:	23f9      	movs	r3, #249	; 0xf9
 8002ea6:	439a      	bics	r2, r3
 8002ea8:	1e13      	subs	r3, r2, #0
 8002eaa:	d002      	beq.n	8002eb2 <SX1276GetTimeOnAir+0x86>
 8002eac:	2300      	movs	r3, #0
 8002eae:	4c9e      	ldr	r4, [pc, #632]	; (8003128 <SX1276GetTimeOnAir+0x2fc>)
 8002eb0:	e001      	b.n	8002eb6 <SX1276GetTimeOnAir+0x8a>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	2400      	movs	r4, #0
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002eb6:	001a      	movs	r2, r3
 8002eb8:	0023      	movs	r3, r4
 8002eba:	0028      	movs	r0, r5
 8002ebc:	0031      	movs	r1, r6
 8002ebe:	f7fd fbdd 	bl	800067c <__aeabi_dadd>
 8002ec2:	0003      	movs	r3, r0
 8002ec4:	000c      	movs	r4, r1
 8002ec6:	0025      	movs	r5, r4
 8002ec8:	001c      	movs	r4, r3
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002eca:	1dbb      	adds	r3, r7, #6
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f7ff f8e2 	bl	8002098 <__aeabi_i2d>
 8002ed4:	0002      	movs	r2, r0
 8002ed6:	000b      	movs	r3, r1
 8002ed8:	0020      	movs	r0, r4
 8002eda:	0029      	movs	r1, r5
 8002edc:	f7fd fbce 	bl	800067c <__aeabi_dadd>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	000c      	movs	r4, r1
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	0021      	movs	r1, r4
                                     pktLen +
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002ee8:	4b8e      	ldr	r3, [pc, #568]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8002eea:	2224      	movs	r2, #36	; 0x24
 8002eec:	5c9b      	ldrb	r3, [r3, r2]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <SX1276GetTimeOnAir+0xce>
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	2480      	movs	r4, #128	; 0x80
 8002ef6:	05e4      	lsls	r4, r4, #23
 8002ef8:	e001      	b.n	8002efe <SX1276GetTimeOnAir+0xd2>
 8002efa:	2300      	movs	r3, #0
 8002efc:	2400      	movs	r4, #0
                                     pktLen +
 8002efe:	001a      	movs	r2, r3
 8002f00:	0023      	movs	r3, r4
 8002f02:	f7fd fbbb 	bl	800067c <__aeabi_dadd>
 8002f06:	0003      	movs	r3, r0
 8002f08:	000c      	movs	r4, r1
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	0021      	movs	r1, r4
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002f0e:	2200      	movs	r2, #0
 8002f10:	4b86      	ldr	r3, [pc, #536]	; (800312c <SX1276GetTimeOnAir+0x300>)
 8002f12:	f7fe faf7 	bl	8001504 <__aeabi_dmul>
 8002f16:	0003      	movs	r3, r0
 8002f18:	000c      	movs	r4, r1
 8002f1a:	0025      	movs	r5, r4
 8002f1c:	001c      	movs	r4, r3
                                     SX1276.Settings.Fsk.Datarate ) * 1e3 );
 8002f1e:	4b81      	ldr	r3, [pc, #516]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8002f20:	69db      	ldr	r3, [r3, #28]
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002f22:	0018      	movs	r0, r3
 8002f24:	f7ff f8fa 	bl	800211c <__aeabi_ui2d>
 8002f28:	0002      	movs	r2, r0
 8002f2a:	000b      	movs	r3, r1
 8002f2c:	0020      	movs	r0, r4
 8002f2e:	0029      	movs	r1, r5
 8002f30:	f7fd feb4 	bl	8000c9c <__aeabi_ddiv>
 8002f34:	0003      	movs	r3, r0
 8002f36:	000c      	movs	r4, r1
 8002f38:	0018      	movs	r0, r3
 8002f3a:	0021      	movs	r1, r4
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	4b7c      	ldr	r3, [pc, #496]	; (8003130 <SX1276GetTimeOnAir+0x304>)
 8002f40:	f7fe fae0 	bl	8001504 <__aeabi_dmul>
 8002f44:	0003      	movs	r3, r0
 8002f46:	000c      	movs	r4, r1
 8002f48:	0018      	movs	r0, r3
 8002f4a:	0021      	movs	r1, r4
 8002f4c:	f009 ffdc 	bl	800cf08 <round>
 8002f50:	0003      	movs	r3, r0
 8002f52:	000c      	movs	r4, r1
 8002f54:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f56:	64fc      	str	r4, [r7, #76]	; 0x4c
        }
        break;
 8002f58:	e0da      	b.n	8003110 <SX1276GetTimeOnAir+0x2e4>
    case MODEM_LORA:
        {
            double bw = 0.0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	2400      	movs	r4, #0
 8002f5e:	643b      	str	r3, [r7, #64]	; 0x40
 8002f60:	647c      	str	r4, [r7, #68]	; 0x44
            // REMARK: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supported
            switch( SX1276.Settings.LoRa.Bandwidth )
 8002f62:	4b70      	ldr	r3, [pc, #448]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	2b08      	cmp	r3, #8
 8002f68:	d008      	beq.n	8002f7c <SX1276GetTimeOnAir+0x150>
 8002f6a:	2b09      	cmp	r3, #9
 8002f6c:	d00b      	beq.n	8002f86 <SX1276GetTimeOnAir+0x15a>
 8002f6e:	2b07      	cmp	r3, #7
 8002f70:	d10e      	bne.n	8002f90 <SX1276GetTimeOnAir+0x164>
            //    break;
            //case 6: // 62.5 kHz
            //    bw = 625e2;
            //    break;
            case 7: // 125 kHz
                bw = 125e3;
 8002f72:	2300      	movs	r3, #0
 8002f74:	4c6f      	ldr	r4, [pc, #444]	; (8003134 <SX1276GetTimeOnAir+0x308>)
 8002f76:	643b      	str	r3, [r7, #64]	; 0x40
 8002f78:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002f7a:	e009      	b.n	8002f90 <SX1276GetTimeOnAir+0x164>
            case 8: // 250 kHz
                bw = 250e3;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	4c6e      	ldr	r4, [pc, #440]	; (8003138 <SX1276GetTimeOnAir+0x30c>)
 8002f80:	643b      	str	r3, [r7, #64]	; 0x40
 8002f82:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002f84:	e004      	b.n	8002f90 <SX1276GetTimeOnAir+0x164>
            case 9: // 500 kHz
                bw = 500e3;
 8002f86:	2300      	movs	r3, #0
 8002f88:	4c6c      	ldr	r4, [pc, #432]	; (800313c <SX1276GetTimeOnAir+0x310>)
 8002f8a:	643b      	str	r3, [r7, #64]	; 0x40
 8002f8c:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002f8e:	46c0      	nop			; (mov r8, r8)
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 8002f90:	4b64      	ldr	r3, [pc, #400]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8002f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f94:	2201      	movs	r2, #1
 8002f96:	409a      	lsls	r2, r3
 8002f98:	0013      	movs	r3, r2
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f7ff f87c 	bl	8002098 <__aeabi_i2d>
 8002fa0:	0003      	movs	r3, r0
 8002fa2:	000c      	movs	r4, r1
 8002fa4:	001a      	movs	r2, r3
 8002fa6:	0023      	movs	r3, r4
 8002fa8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002faa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002fac:	f7fd fe76 	bl	8000c9c <__aeabi_ddiv>
 8002fb0:	0003      	movs	r3, r0
 8002fb2:	000c      	movs	r4, r1
 8002fb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8002fb6:	63fc      	str	r4, [r7, #60]	; 0x3c
            double ts = 1 / rs;
 8002fb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	495a      	ldr	r1, [pc, #360]	; (8003128 <SX1276GetTimeOnAir+0x2fc>)
 8002fc0:	f7fd fe6c 	bl	8000c9c <__aeabi_ddiv>
 8002fc4:	0003      	movs	r3, r0
 8002fc6:	000c      	movs	r4, r1
 8002fc8:	633b      	str	r3, [r7, #48]	; 0x30
 8002fca:	637c      	str	r4, [r7, #52]	; 0x34
            // time of preamble
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8002fcc:	4b55      	ldr	r3, [pc, #340]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8002fce:	224a      	movs	r2, #74	; 0x4a
 8002fd0:	5a9b      	ldrh	r3, [r3, r2]
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f7ff f860 	bl	8002098 <__aeabi_i2d>
 8002fd8:	2200      	movs	r2, #0
 8002fda:	4b59      	ldr	r3, [pc, #356]	; (8003140 <SX1276GetTimeOnAir+0x314>)
 8002fdc:	f7fd fb4e 	bl	800067c <__aeabi_dadd>
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	000c      	movs	r4, r1
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	0021      	movs	r1, r4
 8002fe8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fec:	f7fe fa8a 	bl	8001504 <__aeabi_dmul>
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	000c      	movs	r4, r1
 8002ff4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ff6:	62fc      	str	r4, [r7, #44]	; 0x2c
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8002ff8:	1dbb      	adds	r3, r7, #6
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	001a      	movs	r2, r3
 8003000:	4b48      	ldr	r3, [pc, #288]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8003002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8003008:	4a46      	ldr	r2, [pc, #280]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 800300a:	214e      	movs	r1, #78	; 0x4e
 800300c:	5c52      	ldrb	r2, [r2, r1]
 800300e:	0112      	lsls	r2, r2, #4
 8003010:	189a      	adds	r2, r3, r2
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8003012:	4b44      	ldr	r3, [pc, #272]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8003014:	214c      	movs	r1, #76	; 0x4c
 8003016:	5c5b      	ldrb	r3, [r3, r1]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <SX1276GetTimeOnAir+0x1f4>
 800301c:	2314      	movs	r3, #20
 800301e:	e000      	b.n	8003022 <SX1276GetTimeOnAir+0x1f6>
 8003020:	2300      	movs	r3, #0
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8003026:	0018      	movs	r0, r3
 8003028:	f7ff f878 	bl	800211c <__aeabi_ui2d>
 800302c:	0004      	movs	r4, r0
 800302e:	000d      	movs	r5, r1
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8003030:	4b3c      	ldr	r3, [pc, #240]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8003032:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8003034:	4b3b      	ldr	r3, [pc, #236]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 8003036:	2148      	movs	r1, #72	; 0x48
 8003038:	5c5b      	ldrb	r3, [r3, r1]
 800303a:	2b00      	cmp	r3, #0
 800303c:	dd01      	ble.n	8003042 <SX1276GetTimeOnAir+0x216>
 800303e:	2302      	movs	r3, #2
 8003040:	e000      	b.n	8003044 <SX1276GetTimeOnAir+0x218>
 8003042:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	0018      	movs	r0, r3
 800304a:	f7ff f867 	bl	800211c <__aeabi_ui2d>
 800304e:	0002      	movs	r2, r0
 8003050:	000b      	movs	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8003052:	0020      	movs	r0, r4
 8003054:	0029      	movs	r1, r5
 8003056:	f7fd fe21 	bl	8000c9c <__aeabi_ddiv>
 800305a:	0003      	movs	r3, r0
 800305c:	000c      	movs	r4, r1
 800305e:	0018      	movs	r0, r3
 8003060:	0021      	movs	r1, r4
 8003062:	f009 fe4d 	bl	800cd00 <ceil>
 8003066:	0004      	movs	r4, r0
 8003068:	000d      	movs	r5, r1
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 800306a:	4b2e      	ldr	r3, [pc, #184]	; (8003124 <SX1276GetTimeOnAir+0x2f8>)
 800306c:	2249      	movs	r2, #73	; 0x49
 800306e:	5c9b      	ldrb	r3, [r3, r2]
 8003070:	3304      	adds	r3, #4
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8003072:	0018      	movs	r0, r3
 8003074:	f7ff f810 	bl	8002098 <__aeabi_i2d>
 8003078:	0002      	movs	r2, r0
 800307a:	000b      	movs	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 800307c:	0020      	movs	r0, r4
 800307e:	0029      	movs	r1, r5
 8003080:	f7fe fa40 	bl	8001504 <__aeabi_dmul>
 8003084:	0003      	movs	r3, r0
 8003086:	000c      	movs	r4, r1
 8003088:	623b      	str	r3, [r7, #32]
 800308a:	627c      	str	r4, [r7, #36]	; 0x24
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 800308c:	2200      	movs	r2, #0
 800308e:	2300      	movs	r3, #0
 8003090:	6a38      	ldr	r0, [r7, #32]
 8003092:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003094:	f7fd f9e0 	bl	8000458 <__aeabi_dcmpgt>
 8003098:	1e03      	subs	r3, r0, #0
 800309a:	d008      	beq.n	80030ae <SX1276GetTimeOnAir+0x282>
 800309c:	2200      	movs	r2, #0
 800309e:	4b23      	ldr	r3, [pc, #140]	; (800312c <SX1276GetTimeOnAir+0x300>)
 80030a0:	6a38      	ldr	r0, [r7, #32]
 80030a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030a4:	f7fd faea 	bl	800067c <__aeabi_dadd>
 80030a8:	0003      	movs	r3, r0
 80030aa:	000c      	movs	r4, r1
 80030ac:	e001      	b.n	80030b2 <SX1276GetTimeOnAir+0x286>
 80030ae:	2300      	movs	r3, #0
 80030b0:	4c1e      	ldr	r4, [pc, #120]	; (800312c <SX1276GetTimeOnAir+0x300>)
 80030b2:	61bb      	str	r3, [r7, #24]
 80030b4:	61fc      	str	r4, [r7, #28]
            double tPayload = nPayload * ts;
 80030b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ba:	69b8      	ldr	r0, [r7, #24]
 80030bc:	69f9      	ldr	r1, [r7, #28]
 80030be:	f7fe fa21 	bl	8001504 <__aeabi_dmul>
 80030c2:	0003      	movs	r3, r0
 80030c4:	000c      	movs	r4, r1
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	617c      	str	r4, [r7, #20]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030d2:	f7fd fad3 	bl	800067c <__aeabi_dadd>
 80030d6:	0003      	movs	r3, r0
 80030d8:	000c      	movs	r4, r1
 80030da:	60bb      	str	r3, [r7, #8]
 80030dc:	60fc      	str	r4, [r7, #12]
            // return ms secs
            airTime = floor( tOnAir * 1e3 + 0.999 );
 80030de:	2200      	movs	r2, #0
 80030e0:	4b13      	ldr	r3, [pc, #76]	; (8003130 <SX1276GetTimeOnAir+0x304>)
 80030e2:	68b8      	ldr	r0, [r7, #8]
 80030e4:	68f9      	ldr	r1, [r7, #12]
 80030e6:	f7fe fa0d 	bl	8001504 <__aeabi_dmul>
 80030ea:	0003      	movs	r3, r0
 80030ec:	000c      	movs	r4, r1
 80030ee:	0018      	movs	r0, r3
 80030f0:	0021      	movs	r1, r4
 80030f2:	4a14      	ldr	r2, [pc, #80]	; (8003144 <SX1276GetTimeOnAir+0x318>)
 80030f4:	4b14      	ldr	r3, [pc, #80]	; (8003148 <SX1276GetTimeOnAir+0x31c>)
 80030f6:	f7fd fac1 	bl	800067c <__aeabi_dadd>
 80030fa:	0003      	movs	r3, r0
 80030fc:	000c      	movs	r4, r1
 80030fe:	0018      	movs	r0, r3
 8003100:	0021      	movs	r1, r4
 8003102:	f009 fe7f 	bl	800ce04 <floor>
 8003106:	0003      	movs	r3, r0
 8003108:	000c      	movs	r4, r1
 800310a:	64bb      	str	r3, [r7, #72]	; 0x48
 800310c:	64fc      	str	r4, [r7, #76]	; 0x4c
        }
        break;
 800310e:	46c0      	nop			; (mov r8, r8)
    }
    return (uint32_t) airTime;
 8003110:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003112:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003114:	f7fd f9d4 	bl	80004c0 <__aeabi_d2uiz>
 8003118:	0003      	movs	r3, r0
}
 800311a:	0018      	movs	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	b015      	add	sp, #84	; 0x54
 8003120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	20000580 	.word	0x20000580
 8003128:	3ff00000 	.word	0x3ff00000
 800312c:	40200000 	.word	0x40200000
 8003130:	408f4000 	.word	0x408f4000
 8003134:	40fe8480 	.word	0x40fe8480
 8003138:	410e8480 	.word	0x410e8480
 800313c:	411e8480 	.word	0x411e8480
 8003140:	40110000 	.word	0x40110000
 8003144:	d916872b 	.word	0xd916872b
 8003148:	3feff7ce 	.word	0x3feff7ce

0800314c <SX1276Send>:

void SX1276Send( uint8_t *buffer, uint8_t size )
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	000a      	movs	r2, r1
 8003156:	1cfb      	adds	r3, r7, #3
 8003158:	701a      	strb	r2, [r3, #0]
    uint32_t txTimeout = 0;
 800315a:	2300      	movs	r3, #0
 800315c:	60fb      	str	r3, [r7, #12]

    switch( SX1276.Settings.Modem )
 800315e:	4b59      	ldr	r3, [pc, #356]	; (80032c4 <SX1276Send+0x178>)
 8003160:	795b      	ldrb	r3, [r3, #5]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d002      	beq.n	800316c <SX1276Send+0x20>
 8003166:	2b01      	cmp	r3, #1
 8003168:	d04c      	beq.n	8003204 <SX1276Send+0xb8>
 800316a:	e0a2      	b.n	80032b2 <SX1276Send+0x166>
    {
    case MODEM_FSK:
        {
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800316c:	4b55      	ldr	r3, [pc, #340]	; (80032c4 <SX1276Send+0x178>)
 800316e:	2200      	movs	r2, #0
 8003170:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = size;
 8003172:	1cfb      	adds	r3, r7, #3
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	b29a      	uxth	r2, r3
 8003178:	4b52      	ldr	r3, [pc, #328]	; (80032c4 <SX1276Send+0x178>)
 800317a:	86da      	strh	r2, [r3, #54]	; 0x36

            if( SX1276.Settings.Fsk.FixLen == false )
 800317c:	4b51      	ldr	r3, [pc, #324]	; (80032c4 <SX1276Send+0x178>)
 800317e:	2222      	movs	r2, #34	; 0x22
 8003180:	5c9b      	ldrb	r3, [r3, r2]
 8003182:	2201      	movs	r2, #1
 8003184:	4053      	eors	r3, r2
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <SX1276Send+0x4c>
            {
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 800318c:	1cfb      	adds	r3, r7, #3
 800318e:	2101      	movs	r1, #1
 8003190:	0018      	movs	r0, r3
 8003192:	f000 fd85 	bl	8003ca0 <SX1276WriteFifo>
 8003196:	e005      	b.n	80031a4 <SX1276Send+0x58>
            }
            else
            {
                SX1276Write( REG_PAYLOADLENGTH, size );
 8003198:	1cfb      	adds	r3, r7, #3
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	0019      	movs	r1, r3
 800319e:	2032      	movs	r0, #50	; 0x32
 80031a0:	f000 fcc9 	bl	8003b36 <SX1276Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 80031a4:	1cfb      	adds	r3, r7, #3
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d009      	beq.n	80031c0 <SX1276Send+0x74>
 80031ac:	1cfb      	adds	r3, r7, #3
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	2b40      	cmp	r3, #64	; 0x40
 80031b2:	d805      	bhi.n	80031c0 <SX1276Send+0x74>
            {
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 80031b4:	1cfb      	adds	r3, r7, #3
 80031b6:	7819      	ldrb	r1, [r3, #0]
 80031b8:	4b42      	ldr	r3, [pc, #264]	; (80032c4 <SX1276Send+0x178>)
 80031ba:	223b      	movs	r2, #59	; 0x3b
 80031bc:	5499      	strb	r1, [r3, r2]
 80031be:	e00b      	b.n	80031d8 <SX1276Send+0x8c>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 80031c0:	1cfb      	adds	r3, r7, #3
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4b3f      	ldr	r3, [pc, #252]	; (80032c8 <SX1276Send+0x17c>)
 80031ca:	0018      	movs	r0, r3
 80031cc:	f007 f807 	bl	800a1de <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 80031d0:	4b3c      	ldr	r3, [pc, #240]	; (80032c4 <SX1276Send+0x178>)
 80031d2:	223b      	movs	r2, #59	; 0x3b
 80031d4:	2120      	movs	r1, #32
 80031d6:	5499      	strb	r1, [r3, r2]
            }

            // Write payload buffer
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 80031d8:	4b3a      	ldr	r3, [pc, #232]	; (80032c4 <SX1276Send+0x178>)
 80031da:	223b      	movs	r2, #59	; 0x3b
 80031dc:	5c9a      	ldrb	r2, [r3, r2]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	0011      	movs	r1, r2
 80031e2:	0018      	movs	r0, r3
 80031e4:	f000 fd5c 	bl	8003ca0 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80031e8:	4b36      	ldr	r3, [pc, #216]	; (80032c4 <SX1276Send+0x178>)
 80031ea:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 80031ec:	4b35      	ldr	r3, [pc, #212]	; (80032c4 <SX1276Send+0x178>)
 80031ee:	213b      	movs	r1, #59	; 0x3b
 80031f0:	5c5b      	ldrb	r3, [r3, r1]
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	18d3      	adds	r3, r2, r3
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	4b32      	ldr	r3, [pc, #200]	; (80032c4 <SX1276Send+0x178>)
 80031fa:	871a      	strh	r2, [r3, #56]	; 0x38
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 80031fc:	4b31      	ldr	r3, [pc, #196]	; (80032c4 <SX1276Send+0x178>)
 80031fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003200:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003202:	e056      	b.n	80032b2 <SX1276Send+0x166>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 8003204:	4b2f      	ldr	r3, [pc, #188]	; (80032c4 <SX1276Send+0x178>)
 8003206:	2251      	movs	r2, #81	; 0x51
 8003208:	5c9b      	ldrb	r3, [r3, r2]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d011      	beq.n	8003232 <SX1276Send+0xe6>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 800320e:	2033      	movs	r0, #51	; 0x33
 8003210:	f000 fca5 	bl	8003b5e <SX1276Read>
 8003214:	0003      	movs	r3, r0
 8003216:	001a      	movs	r2, r3
 8003218:	2341      	movs	r3, #65	; 0x41
 800321a:	439a      	bics	r2, r3
 800321c:	0013      	movs	r3, r2
 800321e:	b2db      	uxtb	r3, r3
 8003220:	0019      	movs	r1, r3
 8003222:	2033      	movs	r0, #51	; 0x33
 8003224:	f000 fc87 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8003228:	2119      	movs	r1, #25
 800322a:	203b      	movs	r0, #59	; 0x3b
 800322c:	f000 fc83 	bl	8003b36 <SX1276Write>
 8003230:	e013      	b.n	800325a <SX1276Send+0x10e>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8003232:	2033      	movs	r0, #51	; 0x33
 8003234:	f000 fc93 	bl	8003b5e <SX1276Read>
 8003238:	0003      	movs	r3, r0
 800323a:	b25b      	sxtb	r3, r3
 800323c:	2241      	movs	r2, #65	; 0x41
 800323e:	4393      	bics	r3, r2
 8003240:	b25b      	sxtb	r3, r3
 8003242:	2201      	movs	r2, #1
 8003244:	4313      	orrs	r3, r2
 8003246:	b25b      	sxtb	r3, r3
 8003248:	b2db      	uxtb	r3, r3
 800324a:	0019      	movs	r1, r3
 800324c:	2033      	movs	r0, #51	; 0x33
 800324e:	f000 fc72 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8003252:	211d      	movs	r1, #29
 8003254:	203b      	movs	r0, #59	; 0x3b
 8003256:	f000 fc6e 	bl	8003b36 <SX1276Write>
            }

            SX1276.Settings.LoRaPacketHandler.Size = size;
 800325a:	1cfb      	adds	r3, r7, #3
 800325c:	7819      	ldrb	r1, [r3, #0]
 800325e:	4b19      	ldr	r3, [pc, #100]	; (80032c4 <SX1276Send+0x178>)
 8003260:	225c      	movs	r2, #92	; 0x5c
 8003262:	5499      	strb	r1, [r3, r2]

            // Initializes the payload size
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8003264:	1cfb      	adds	r3, r7, #3
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	0019      	movs	r1, r3
 800326a:	2022      	movs	r0, #34	; 0x22
 800326c:	f000 fc63 	bl	8003b36 <SX1276Write>

            // Full buffer used for Tx
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8003270:	2100      	movs	r1, #0
 8003272:	200e      	movs	r0, #14
 8003274:	f000 fc5f 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8003278:	2100      	movs	r1, #0
 800327a:	200d      	movs	r0, #13
 800327c:	f000 fc5b 	bl	8003b36 <SX1276Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8003280:	2001      	movs	r0, #1
 8003282:	f000 fc6c 	bl	8003b5e <SX1276Read>
 8003286:	0003      	movs	r3, r0
 8003288:	001a      	movs	r2, r3
 800328a:	23f8      	movs	r3, #248	; 0xf8
 800328c:	439a      	bics	r2, r3
 800328e:	1e13      	subs	r3, r2, #0
 8003290:	d104      	bne.n	800329c <SX1276Send+0x150>
            {
                SX1276SetStby( );
 8003292:	f000 f835 	bl	8003300 <SX1276SetStby>
                DelayMs( 1 );
 8003296:	2001      	movs	r0, #1
 8003298:	f006 fd42 	bl	8009d20 <DelayMs>
            }
            // Write payload buffer
            SX1276WriteFifo( buffer, size );
 800329c:	1cfb      	adds	r3, r7, #3
 800329e:	781a      	ldrb	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	0011      	movs	r1, r2
 80032a4:	0018      	movs	r0, r3
 80032a6:	f000 fcfb 	bl	8003ca0 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 80032aa:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <SX1276Send+0x178>)
 80032ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ae:	60fb      	str	r3, [r7, #12]
        }
        break;
 80032b0:	46c0      	nop			; (mov r8, r8)
    }

    SX1276SetTx( txTimeout );
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	0018      	movs	r0, r3
 80032b6:	f000 fa25 	bl	8003704 <SX1276SetTx>
}
 80032ba:	46c0      	nop			; (mov r8, r8)
 80032bc:	46bd      	mov	sp, r7
 80032be:	b004      	add	sp, #16
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	46c0      	nop			; (mov r8, r8)
 80032c4:	20000580 	.word	0x20000580
 80032c8:	200000f8 	.word	0x200000f8

080032cc <SX1276SetSleep>:

void SX1276SetSleep( void )
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 80032d0:	4b08      	ldr	r3, [pc, #32]	; (80032f4 <SX1276SetSleep+0x28>)
 80032d2:	0018      	movs	r0, r3
 80032d4:	f006 fea6 	bl	800a024 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 80032d8:	4b07      	ldr	r3, [pc, #28]	; (80032f8 <SX1276SetSleep+0x2c>)
 80032da:	0018      	movs	r0, r3
 80032dc:	f006 fea2 	bl	800a024 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 80032e0:	2000      	movs	r0, #0
 80032e2:	f000 fb9d 	bl	8003a20 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 80032e6:	4b05      	ldr	r3, [pc, #20]	; (80032fc <SX1276SetSleep+0x30>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	711a      	strb	r2, [r3, #4]
}
 80032ec:	46c0      	nop			; (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	200005e0 	.word	0x200005e0
 80032f8:	20000558 	.word	0x20000558
 80032fc:	20000580 	.word	0x20000580

08003300 <SX1276SetStby>:

void SX1276SetStby( void )
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8003304:	4b08      	ldr	r3, [pc, #32]	; (8003328 <SX1276SetStby+0x28>)
 8003306:	0018      	movs	r0, r3
 8003308:	f006 fe8c 	bl	800a024 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 800330c:	4b07      	ldr	r3, [pc, #28]	; (800332c <SX1276SetStby+0x2c>)
 800330e:	0018      	movs	r0, r3
 8003310:	f006 fe88 	bl	800a024 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8003314:	2001      	movs	r0, #1
 8003316:	f000 fb83 	bl	8003a20 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 800331a:	4b05      	ldr	r3, [pc, #20]	; (8003330 <SX1276SetStby+0x30>)
 800331c:	2200      	movs	r2, #0
 800331e:	711a      	strb	r2, [r3, #4]
}
 8003320:	46c0      	nop			; (mov r8, r8)
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	200005e0 	.word	0x200005e0
 800332c:	20000558 	.word	0x20000558
 8003330:	20000580 	.word	0x20000580

08003334 <SX1276SetRx>:

void SX1276SetRx( uint32_t timeout )
{
 8003334:	b5b0      	push	{r4, r5, r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 800333c:	230f      	movs	r3, #15
 800333e:	18fb      	adds	r3, r7, r3
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]

    switch( SX1276.Settings.Modem )
 8003344:	4be0      	ldr	r3, [pc, #896]	; (80036c8 <SX1276SetRx+0x394>)
 8003346:	795b      	ldrb	r3, [r3, #5]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d002      	beq.n	8003352 <SX1276SetRx+0x1e>
 800334c:	2b01      	cmp	r3, #1
 800334e:	d041      	beq.n	80033d4 <SX1276SetRx+0xa0>
 8003350:	e128      	b.n	80035a4 <SX1276SetRx+0x270>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8003352:	230f      	movs	r3, #15
 8003354:	18fb      	adds	r3, r7, r3
 8003356:	4adc      	ldr	r2, [pc, #880]	; (80036c8 <SX1276SetRx+0x394>)
 8003358:	2126      	movs	r1, #38	; 0x26
 800335a:	5c52      	ldrb	r2, [r2, r1]
 800335c:	701a      	strb	r2, [r3, #0]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800335e:	2040      	movs	r0, #64	; 0x40
 8003360:	f000 fbfd 	bl	8003b5e <SX1276Read>
 8003364:	0003      	movs	r3, r0
 8003366:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8003368:	2203      	movs	r2, #3
 800336a:	4013      	ands	r3, r2
 800336c:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 800336e:	220c      	movs	r2, #12
 8003370:	4313      	orrs	r3, r2
 8003372:	b25b      	sxtb	r3, r3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003374:	b2db      	uxtb	r3, r3
 8003376:	0019      	movs	r1, r3
 8003378:	2040      	movs	r0, #64	; 0x40
 800337a:	f000 fbdc 	bl	8003b36 <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 800337e:	2041      	movs	r0, #65	; 0x41
 8003380:	f000 fbed 	bl	8003b5e <SX1276Read>
 8003384:	0003      	movs	r3, r0
 8003386:	001a      	movs	r2, r3
 8003388:	233f      	movs	r3, #63	; 0x3f
 800338a:	425b      	negs	r3, r3
 800338c:	4313      	orrs	r3, r2
 800338e:	b2db      	uxtb	r3, r3
 8003390:	0019      	movs	r1, r3
 8003392:	2041      	movs	r0, #65	; 0x41
 8003394:	f000 fbcf 	bl	8003b36 <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8003398:	2035      	movs	r0, #53	; 0x35
 800339a:	f000 fbe0 	bl	8003b5e <SX1276Read>
 800339e:	0003      	movs	r3, r0
 80033a0:	001a      	movs	r2, r3
 80033a2:	233f      	movs	r3, #63	; 0x3f
 80033a4:	4013      	ands	r3, r2
 80033a6:	b2d9      	uxtb	r1, r3
 80033a8:	4bc7      	ldr	r3, [pc, #796]	; (80036c8 <SX1276SetRx+0x394>)
 80033aa:	223a      	movs	r2, #58	; 0x3a
 80033ac:	5499      	strb	r1, [r3, r2]

            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 80033ae:	211e      	movs	r1, #30
 80033b0:	200d      	movs	r0, #13
 80033b2:	f000 fbc0 	bl	8003b36 <SX1276Write>

            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80033b6:	4bc4      	ldr	r3, [pc, #784]	; (80036c8 <SX1276SetRx+0x394>)
 80033b8:	222c      	movs	r2, #44	; 0x2c
 80033ba:	2100      	movs	r1, #0
 80033bc:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 80033be:	4bc2      	ldr	r3, [pc, #776]	; (80036c8 <SX1276SetRx+0x394>)
 80033c0:	222d      	movs	r2, #45	; 0x2d
 80033c2:	2100      	movs	r1, #0
 80033c4:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80033c6:	4bc0      	ldr	r3, [pc, #768]	; (80036c8 <SX1276SetRx+0x394>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = 0;
 80033cc:	4bbe      	ldr	r3, [pc, #760]	; (80036c8 <SX1276SetRx+0x394>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	86da      	strh	r2, [r3, #54]	; 0x36
        }
        break;
 80033d2:	e0e7      	b.n	80035a4 <SX1276SetRx+0x270>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 80033d4:	4bbc      	ldr	r3, [pc, #752]	; (80036c8 <SX1276SetRx+0x394>)
 80033d6:	2251      	movs	r2, #81	; 0x51
 80033d8:	5c9b      	ldrb	r3, [r3, r2]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d010      	beq.n	8003400 <SX1276SetRx+0xcc>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80033de:	2033      	movs	r0, #51	; 0x33
 80033e0:	f000 fbbd 	bl	8003b5e <SX1276Read>
 80033e4:	0003      	movs	r3, r0
 80033e6:	001a      	movs	r2, r3
 80033e8:	2341      	movs	r3, #65	; 0x41
 80033ea:	4313      	orrs	r3, r2
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	0019      	movs	r1, r3
 80033f0:	2033      	movs	r0, #51	; 0x33
 80033f2:	f000 fba0 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80033f6:	2119      	movs	r1, #25
 80033f8:	203b      	movs	r0, #59	; 0x3b
 80033fa:	f000 fb9c 	bl	8003b36 <SX1276Write>
 80033fe:	e013      	b.n	8003428 <SX1276SetRx+0xf4>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8003400:	2033      	movs	r0, #51	; 0x33
 8003402:	f000 fbac 	bl	8003b5e <SX1276Read>
 8003406:	0003      	movs	r3, r0
 8003408:	b25b      	sxtb	r3, r3
 800340a:	2241      	movs	r2, #65	; 0x41
 800340c:	4393      	bics	r3, r2
 800340e:	b25b      	sxtb	r3, r3
 8003410:	2201      	movs	r2, #1
 8003412:	4313      	orrs	r3, r2
 8003414:	b25b      	sxtb	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	0019      	movs	r1, r3
 800341a:	2033      	movs	r0, #51	; 0x33
 800341c:	f000 fb8b 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8003420:	211d      	movs	r1, #29
 8003422:	203b      	movs	r0, #59	; 0x3b
 8003424:	f000 fb87 	bl	8003b36 <SX1276Write>
            }

            // ERRATA 2.3 - Receiver Spurious Reception of a LoRa Signal
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8003428:	4ba7      	ldr	r3, [pc, #668]	; (80036c8 <SX1276SetRx+0x394>)
 800342a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342c:	2b08      	cmp	r3, #8
 800342e:	d900      	bls.n	8003432 <SX1276SetRx+0xfe>
 8003430:	e076      	b.n	8003520 <SX1276SetRx+0x1ec>
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8003432:	2031      	movs	r0, #49	; 0x31
 8003434:	f000 fb93 	bl	8003b5e <SX1276Read>
 8003438:	0003      	movs	r3, r0
 800343a:	001a      	movs	r2, r3
 800343c:	237f      	movs	r3, #127	; 0x7f
 800343e:	4013      	ands	r3, r2
 8003440:	b2db      	uxtb	r3, r3
 8003442:	0019      	movs	r1, r3
 8003444:	2031      	movs	r0, #49	; 0x31
 8003446:	f000 fb76 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_LR_TEST30, 0x00 );
 800344a:	2100      	movs	r1, #0
 800344c:	2030      	movs	r0, #48	; 0x30
 800344e:	f000 fb72 	bl	8003b36 <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8003452:	4b9d      	ldr	r3, [pc, #628]	; (80036c8 <SX1276SetRx+0x394>)
 8003454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003456:	2b08      	cmp	r3, #8
 8003458:	d86f      	bhi.n	800353a <SX1276SetRx+0x206>
 800345a:	009a      	lsls	r2, r3, #2
 800345c:	4b9b      	ldr	r3, [pc, #620]	; (80036cc <SX1276SetRx+0x398>)
 800345e:	18d3      	adds	r3, r2, r3
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	469f      	mov	pc, r3
                {
                case 0: // 7.8 kHz
                    SX1276Write( REG_LR_TEST2F, 0x48 );
 8003464:	2148      	movs	r1, #72	; 0x48
 8003466:	202f      	movs	r0, #47	; 0x2f
 8003468:	f000 fb65 	bl	8003b36 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 800346c:	4b96      	ldr	r3, [pc, #600]	; (80036c8 <SX1276SetRx+0x394>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	4a97      	ldr	r2, [pc, #604]	; (80036d0 <SX1276SetRx+0x39c>)
 8003472:	4694      	mov	ip, r2
 8003474:	4463      	add	r3, ip
 8003476:	0018      	movs	r0, r3
 8003478:	f7fe ff8a 	bl	8002390 <SX1276SetChannel>
                    break;
 800347c:	e05d      	b.n	800353a <SX1276SetRx+0x206>
                case 1: // 10.4 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 800347e:	2144      	movs	r1, #68	; 0x44
 8003480:	202f      	movs	r0, #47	; 0x2f
 8003482:	f000 fb58 	bl	8003b36 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8003486:	4b90      	ldr	r3, [pc, #576]	; (80036c8 <SX1276SetRx+0x394>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	4a92      	ldr	r2, [pc, #584]	; (80036d4 <SX1276SetRx+0x3a0>)
 800348c:	4694      	mov	ip, r2
 800348e:	4463      	add	r3, ip
 8003490:	0018      	movs	r0, r3
 8003492:	f7fe ff7d 	bl	8002390 <SX1276SetChannel>
                    break;
 8003496:	e050      	b.n	800353a <SX1276SetRx+0x206>
                case 2: // 15.6 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 8003498:	2144      	movs	r1, #68	; 0x44
 800349a:	202f      	movs	r0, #47	; 0x2f
 800349c:	f000 fb4b 	bl	8003b36 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 80034a0:	4b89      	ldr	r3, [pc, #548]	; (80036c8 <SX1276SetRx+0x394>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	4a8c      	ldr	r2, [pc, #560]	; (80036d8 <SX1276SetRx+0x3a4>)
 80034a6:	4694      	mov	ip, r2
 80034a8:	4463      	add	r3, ip
 80034aa:	0018      	movs	r0, r3
 80034ac:	f7fe ff70 	bl	8002390 <SX1276SetChannel>
                    break;
 80034b0:	e043      	b.n	800353a <SX1276SetRx+0x206>
                case 3: // 20.8 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 80034b2:	2144      	movs	r1, #68	; 0x44
 80034b4:	202f      	movs	r0, #47	; 0x2f
 80034b6:	f000 fb3e 	bl	8003b36 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 80034ba:	4b83      	ldr	r3, [pc, #524]	; (80036c8 <SX1276SetRx+0x394>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	4a87      	ldr	r2, [pc, #540]	; (80036dc <SX1276SetRx+0x3a8>)
 80034c0:	4694      	mov	ip, r2
 80034c2:	4463      	add	r3, ip
 80034c4:	0018      	movs	r0, r3
 80034c6:	f7fe ff63 	bl	8002390 <SX1276SetChannel>
                    break;
 80034ca:	e036      	b.n	800353a <SX1276SetRx+0x206>
                case 4: // 31.2 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 80034cc:	2144      	movs	r1, #68	; 0x44
 80034ce:	202f      	movs	r0, #47	; 0x2f
 80034d0:	f000 fb31 	bl	8003b36 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 80034d4:	4b7c      	ldr	r3, [pc, #496]	; (80036c8 <SX1276SetRx+0x394>)
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	4a81      	ldr	r2, [pc, #516]	; (80036e0 <SX1276SetRx+0x3ac>)
 80034da:	4694      	mov	ip, r2
 80034dc:	4463      	add	r3, ip
 80034de:	0018      	movs	r0, r3
 80034e0:	f7fe ff56 	bl	8002390 <SX1276SetChannel>
                    break;
 80034e4:	e029      	b.n	800353a <SX1276SetRx+0x206>
                case 5: // 41.4 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 80034e6:	2144      	movs	r1, #68	; 0x44
 80034e8:	202f      	movs	r0, #47	; 0x2f
 80034ea:	f000 fb24 	bl	8003b36 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 80034ee:	4b76      	ldr	r3, [pc, #472]	; (80036c8 <SX1276SetRx+0x394>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	4a7c      	ldr	r2, [pc, #496]	; (80036e4 <SX1276SetRx+0x3b0>)
 80034f4:	4694      	mov	ip, r2
 80034f6:	4463      	add	r3, ip
 80034f8:	0018      	movs	r0, r3
 80034fa:	f7fe ff49 	bl	8002390 <SX1276SetChannel>
                    break;
 80034fe:	e01c      	b.n	800353a <SX1276SetRx+0x206>
                case 6: // 62.5 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 8003500:	2140      	movs	r1, #64	; 0x40
 8003502:	202f      	movs	r0, #47	; 0x2f
 8003504:	f000 fb17 	bl	8003b36 <SX1276Write>
                    break;
 8003508:	e017      	b.n	800353a <SX1276SetRx+0x206>
                case 7: // 125 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 800350a:	2140      	movs	r1, #64	; 0x40
 800350c:	202f      	movs	r0, #47	; 0x2f
 800350e:	f000 fb12 	bl	8003b36 <SX1276Write>
                    break;
 8003512:	e012      	b.n	800353a <SX1276SetRx+0x206>
                case 8: // 250 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 8003514:	2140      	movs	r1, #64	; 0x40
 8003516:	202f      	movs	r0, #47	; 0x2f
 8003518:	f000 fb0d 	bl	8003b36 <SX1276Write>
                    break;
 800351c:	46c0      	nop			; (mov r8, r8)
 800351e:	e00c      	b.n	800353a <SX1276SetRx+0x206>
                }
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8003520:	2031      	movs	r0, #49	; 0x31
 8003522:	f000 fb1c 	bl	8003b5e <SX1276Read>
 8003526:	0003      	movs	r3, r0
 8003528:	001a      	movs	r2, r3
 800352a:	2380      	movs	r3, #128	; 0x80
 800352c:	425b      	negs	r3, r3
 800352e:	4313      	orrs	r3, r2
 8003530:	b2db      	uxtb	r3, r3
 8003532:	0019      	movs	r1, r3
 8003534:	2031      	movs	r0, #49	; 0x31
 8003536:	f000 fafe 	bl	8003b36 <SX1276Write>
            }

            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 800353a:	230f      	movs	r3, #15
 800353c:	18fb      	adds	r3, r7, r3
 800353e:	4a62      	ldr	r2, [pc, #392]	; (80036c8 <SX1276SetRx+0x394>)
 8003540:	2152      	movs	r1, #82	; 0x52
 8003542:	5c52      	ldrb	r2, [r2, r1]
 8003544:	701a      	strb	r2, [r3, #0]

            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8003546:	4b60      	ldr	r3, [pc, #384]	; (80036c8 <SX1276SetRx+0x394>)
 8003548:	224f      	movs	r2, #79	; 0x4f
 800354a:	5c9b      	ldrb	r3, [r3, r2]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d010      	beq.n	8003572 <SX1276SetRx+0x23e>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8003550:	211d      	movs	r1, #29
 8003552:	2011      	movs	r0, #17
 8003554:	f000 faef 	bl	8003b36 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8003558:	2040      	movs	r0, #64	; 0x40
 800355a:	f000 fb00 	bl	8003b5e <SX1276Read>
 800355e:	0003      	movs	r3, r0
 8003560:	001a      	movs	r2, r3
 8003562:	2333      	movs	r3, #51	; 0x33
 8003564:	4013      	ands	r3, r2
 8003566:	b2db      	uxtb	r3, r3
 8003568:	0019      	movs	r1, r3
 800356a:	2040      	movs	r0, #64	; 0x40
 800356c:	f000 fae3 	bl	8003b36 <SX1276Write>
 8003570:	e00f      	b.n	8003592 <SX1276SetRx+0x25e>
            }
            else
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8003572:	211f      	movs	r1, #31
 8003574:	2011      	movs	r0, #17
 8003576:	f000 fade 	bl	8003b36 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 800357a:	2040      	movs	r0, #64	; 0x40
 800357c:	f000 faef 	bl	8003b5e <SX1276Read>
 8003580:	0003      	movs	r3, r0
 8003582:	001a      	movs	r2, r3
 8003584:	233f      	movs	r3, #63	; 0x3f
 8003586:	4013      	ands	r3, r2
 8003588:	b2db      	uxtb	r3, r3
 800358a:	0019      	movs	r1, r3
 800358c:	2040      	movs	r0, #64	; 0x40
 800358e:	f000 fad2 	bl	8003b36 <SX1276Write>
            }
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8003592:	2100      	movs	r1, #0
 8003594:	200f      	movs	r0, #15
 8003596:	f000 face 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 800359a:	2100      	movs	r1, #0
 800359c:	200d      	movs	r0, #13
 800359e:	f000 faca 	bl	8003b36 <SX1276Write>
        }
        break;
 80035a2:	46c0      	nop			; (mov r8, r8)
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 80035a4:	2380      	movs	r3, #128	; 0x80
 80035a6:	005a      	lsls	r2, r3, #1
 80035a8:	4b4f      	ldr	r3, [pc, #316]	; (80036e8 <SX1276SetRx+0x3b4>)
 80035aa:	2100      	movs	r1, #0
 80035ac:	0018      	movs	r0, r3
 80035ae:	f008 ff84 	bl	800c4ba <memset>

    SX1276.Settings.State = RF_RX_RUNNING;
 80035b2:	4b45      	ldr	r3, [pc, #276]	; (80036c8 <SX1276SetRx+0x394>)
 80035b4:	2201      	movs	r2, #1
 80035b6:	711a      	strb	r2, [r3, #4]
    if( timeout != 0 )
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d009      	beq.n	80035d2 <SX1276SetRx+0x29e>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	4b4a      	ldr	r3, [pc, #296]	; (80036ec <SX1276SetRx+0x3b8>)
 80035c2:	0011      	movs	r1, r2
 80035c4:	0018      	movs	r0, r3
 80035c6:	f006 fdc1 	bl	800a14c <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80035ca:	4b48      	ldr	r3, [pc, #288]	; (80036ec <SX1276SetRx+0x3b8>)
 80035cc:	0018      	movs	r0, r3
 80035ce:	f006 fc13 	bl	8009df8 <TimerStart>
    }

    if( SX1276.Settings.Modem == MODEM_FSK )
 80035d2:	4b3d      	ldr	r3, [pc, #244]	; (80036c8 <SX1276SetRx+0x394>)
 80035d4:	795b      	ldrb	r3, [r3, #5]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d165      	bne.n	80036a6 <SX1276SetRx+0x372>
    {
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80035da:	2005      	movs	r0, #5
 80035dc:	f000 fa20 	bl	8003a20 <SX1276SetOpMode>

        if( rxContinuous == false )
 80035e0:	230f      	movs	r3, #15
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	2201      	movs	r2, #1
 80035e8:	4053      	eors	r3, r2
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d066      	beq.n	80036be <SX1276SetRx+0x38a>
        {
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 80035f0:	4b35      	ldr	r3, [pc, #212]	; (80036c8 <SX1276SetRx+0x394>)
 80035f2:	8c1b      	ldrh	r3, [r3, #32]
 80035f4:	0018      	movs	r0, r3
 80035f6:	f7fe fd4f 	bl	8002098 <__aeabi_i2d>
 80035fa:	0004      	movs	r4, r0
 80035fc:	000d      	movs	r5, r1
                                                             ( ( SX1276Read( REG_SYNCCONFIG ) &
 80035fe:	2027      	movs	r0, #39	; 0x27
 8003600:	f000 faad 	bl	8003b5e <SX1276Read>
 8003604:	0003      	movs	r3, r0
 8003606:	001a      	movs	r2, r3
 8003608:	23f8      	movs	r3, #248	; 0xf8
 800360a:	439a      	bics	r2, r3
 800360c:	0013      	movs	r3, r2
                                                                ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
 800360e:	0018      	movs	r0, r3
 8003610:	f7fe fd42 	bl	8002098 <__aeabi_i2d>
 8003614:	2200      	movs	r2, #0
 8003616:	4b36      	ldr	r3, [pc, #216]	; (80036f0 <SX1276SetRx+0x3bc>)
 8003618:	f7fd f830 	bl	800067c <__aeabi_dadd>
 800361c:	0002      	movs	r2, r0
 800361e:	000b      	movs	r3, r1
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 8003620:	0020      	movs	r0, r4
 8003622:	0029      	movs	r1, r5
 8003624:	f7fd f82a 	bl	800067c <__aeabi_dadd>
 8003628:	0003      	movs	r3, r0
 800362a:	000c      	movs	r4, r1
 800362c:	0018      	movs	r0, r3
 800362e:	0021      	movs	r1, r4
                                                                1.0 ) + 10.0 ) /
 8003630:	2200      	movs	r2, #0
 8003632:	4b30      	ldr	r3, [pc, #192]	; (80036f4 <SX1276SetRx+0x3c0>)
 8003634:	f7fd f822 	bl	800067c <__aeabi_dadd>
 8003638:	0003      	movs	r3, r0
 800363a:	000c      	movs	r4, r1
 800363c:	0018      	movs	r0, r3
 800363e:	0021      	movs	r1, r4
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 8003640:	2200      	movs	r2, #0
 8003642:	4b2d      	ldr	r3, [pc, #180]	; (80036f8 <SX1276SetRx+0x3c4>)
 8003644:	f7fd ff5e 	bl	8001504 <__aeabi_dmul>
 8003648:	0003      	movs	r3, r0
 800364a:	000c      	movs	r4, r1
 800364c:	0025      	movs	r5, r4
 800364e:	001c      	movs	r4, r3
                                                             ( double )SX1276.Settings.Fsk.Datarate ) * 1e3 ) + 4 );
 8003650:	4b1d      	ldr	r3, [pc, #116]	; (80036c8 <SX1276SetRx+0x394>)
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	0018      	movs	r0, r3
 8003656:	f7fe fd61 	bl	800211c <__aeabi_ui2d>
 800365a:	0002      	movs	r2, r0
 800365c:	000b      	movs	r3, r1
                                                                1.0 ) + 10.0 ) /
 800365e:	0020      	movs	r0, r4
 8003660:	0029      	movs	r1, r5
 8003662:	f7fd fb1b 	bl	8000c9c <__aeabi_ddiv>
 8003666:	0003      	movs	r3, r0
 8003668:	000c      	movs	r4, r1
 800366a:	0018      	movs	r0, r3
 800366c:	0021      	movs	r1, r4
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 800366e:	2200      	movs	r2, #0
 8003670:	4b22      	ldr	r3, [pc, #136]	; (80036fc <SX1276SetRx+0x3c8>)
 8003672:	f7fd ff47 	bl	8001504 <__aeabi_dmul>
 8003676:	0003      	movs	r3, r0
 8003678:	000c      	movs	r4, r1
 800367a:	0018      	movs	r0, r3
 800367c:	0021      	movs	r1, r4
 800367e:	f009 fb3f 	bl	800cd00 <ceil>
 8003682:	0003      	movs	r3, r0
 8003684:	000c      	movs	r4, r1
 8003686:	0018      	movs	r0, r3
 8003688:	0021      	movs	r1, r4
 800368a:	f7fc ff19 	bl	80004c0 <__aeabi_d2uiz>
 800368e:	0003      	movs	r3, r0
 8003690:	1d1a      	adds	r2, r3, #4
 8003692:	4b1b      	ldr	r3, [pc, #108]	; (8003700 <SX1276SetRx+0x3cc>)
 8003694:	0011      	movs	r1, r2
 8003696:	0018      	movs	r0, r3
 8003698:	f006 fd58 	bl	800a14c <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 800369c:	4b18      	ldr	r3, [pc, #96]	; (8003700 <SX1276SetRx+0x3cc>)
 800369e:	0018      	movs	r0, r3
 80036a0:	f006 fbaa 	bl	8009df8 <TimerStart>
        else
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 80036a4:	e00b      	b.n	80036be <SX1276SetRx+0x38a>
        if( rxContinuous == true )
 80036a6:	230f      	movs	r3, #15
 80036a8:	18fb      	adds	r3, r7, r3
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <SX1276SetRx+0x384>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 80036b0:	2005      	movs	r0, #5
 80036b2:	f000 f9b5 	bl	8003a20 <SX1276SetOpMode>
}
 80036b6:	e002      	b.n	80036be <SX1276SetRx+0x38a>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 80036b8:	2006      	movs	r0, #6
 80036ba:	f000 f9b1 	bl	8003a20 <SX1276SetOpMode>
}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b004      	add	sp, #16
 80036c4:	bdb0      	pop	{r4, r5, r7, pc}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	20000580 	.word	0x20000580
 80036cc:	0800d1e8 	.word	0x0800d1e8
 80036d0:	00001e82 	.word	0x00001e82
 80036d4:	000028b4 	.word	0x000028b4
 80036d8:	00003d04 	.word	0x00003d04
 80036dc:	0000515e 	.word	0x0000515e
 80036e0:	00007a12 	.word	0x00007a12
 80036e4:	0000a2c6 	.word	0x0000a2c6
 80036e8:	200000f8 	.word	0x200000f8
 80036ec:	200005e0 	.word	0x200005e0
 80036f0:	3ff00000 	.word	0x3ff00000
 80036f4:	40240000 	.word	0x40240000
 80036f8:	40200000 	.word	0x40200000
 80036fc:	408f4000 	.word	0x408f4000
 8003700:	2000056c 	.word	0x2000056c

08003704 <SX1276SetTx>:

void SX1276SetTx( uint32_t timeout )
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
    TimerSetValue( &TxTimeoutTimer, timeout );
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	4b38      	ldr	r3, [pc, #224]	; (80037f0 <SX1276SetTx+0xec>)
 8003710:	0011      	movs	r1, r2
 8003712:	0018      	movs	r0, r3
 8003714:	f006 fd1a 	bl	800a14c <TimerSetValue>

    switch( SX1276.Settings.Modem )
 8003718:	4b36      	ldr	r3, [pc, #216]	; (80037f4 <SX1276SetTx+0xf0>)
 800371a:	795b      	ldrb	r3, [r3, #5]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <SX1276SetTx+0x22>
 8003720:	2b01      	cmp	r3, #1
 8003722:	d028      	beq.n	8003776 <SX1276SetTx+0x72>
 8003724:	e056      	b.n	80037d4 <SX1276SetTx+0xd0>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003726:	2040      	movs	r0, #64	; 0x40
 8003728:	f000 fa19 	bl	8003b5e <SX1276Read>
 800372c:	0003      	movs	r3, r0
 800372e:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8003730:	2203      	movs	r2, #3
 8003732:	4013      	ands	r3, r2
 8003734:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 8003736:	2210      	movs	r2, #16
 8003738:	4313      	orrs	r3, r2
 800373a:	b25b      	sxtb	r3, r3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800373c:	b2db      	uxtb	r3, r3
 800373e:	0019      	movs	r1, r3
 8003740:	2040      	movs	r0, #64	; 0x40
 8003742:	f000 f9f8 	bl	8003b36 <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8003746:	2041      	movs	r0, #65	; 0x41
 8003748:	f000 fa09 	bl	8003b5e <SX1276Read>
 800374c:	0003      	movs	r3, r0
 800374e:	001a      	movs	r2, r3
 8003750:	233e      	movs	r3, #62	; 0x3e
 8003752:	4013      	ands	r3, r2
 8003754:	b2db      	uxtb	r3, r3
 8003756:	0019      	movs	r1, r3
 8003758:	2041      	movs	r0, #65	; 0x41
 800375a:	f000 f9ec 	bl	8003b36 <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 800375e:	2035      	movs	r0, #53	; 0x35
 8003760:	f000 f9fd 	bl	8003b5e <SX1276Read>
 8003764:	0003      	movs	r3, r0
 8003766:	001a      	movs	r2, r3
 8003768:	233f      	movs	r3, #63	; 0x3f
 800376a:	4013      	ands	r3, r2
 800376c:	b2d9      	uxtb	r1, r3
 800376e:	4b21      	ldr	r3, [pc, #132]	; (80037f4 <SX1276SetTx+0xf0>)
 8003770:	223a      	movs	r2, #58	; 0x3a
 8003772:	5499      	strb	r1, [r3, r2]
        }
        break;
 8003774:	e02e      	b.n	80037d4 <SX1276SetTx+0xd0>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8003776:	4b1f      	ldr	r3, [pc, #124]	; (80037f4 <SX1276SetTx+0xf0>)
 8003778:	224f      	movs	r2, #79	; 0x4f
 800377a:	5c9b      	ldrb	r3, [r3, r2]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d014      	beq.n	80037aa <SX1276SetTx+0xa6>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003780:	21f5      	movs	r1, #245	; 0xf5
 8003782:	2011      	movs	r0, #17
 8003784:	f000 f9d7 	bl	8003b36 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8003788:	2040      	movs	r0, #64	; 0x40
 800378a:	f000 f9e8 	bl	8003b5e <SX1276Read>
 800378e:	0003      	movs	r3, r0
 8003790:	b25b      	sxtb	r3, r3
 8003792:	2233      	movs	r2, #51	; 0x33
 8003794:	4013      	ands	r3, r2
 8003796:	b25b      	sxtb	r3, r3
 8003798:	2240      	movs	r2, #64	; 0x40
 800379a:	4313      	orrs	r3, r2
 800379c:	b25b      	sxtb	r3, r3
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	0019      	movs	r1, r3
 80037a2:	2040      	movs	r0, #64	; 0x40
 80037a4:	f000 f9c7 	bl	8003b36 <SX1276Write>

                // DIO0=TxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 80037a8:	e013      	b.n	80037d2 <SX1276SetTx+0xce>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80037aa:	21f7      	movs	r1, #247	; 0xf7
 80037ac:	2011      	movs	r0, #17
 80037ae:	f000 f9c2 	bl	8003b36 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 80037b2:	2040      	movs	r0, #64	; 0x40
 80037b4:	f000 f9d3 	bl	8003b5e <SX1276Read>
 80037b8:	0003      	movs	r3, r0
 80037ba:	b25b      	sxtb	r3, r3
 80037bc:	223f      	movs	r2, #63	; 0x3f
 80037be:	4013      	ands	r3, r2
 80037c0:	b25b      	sxtb	r3, r3
 80037c2:	2240      	movs	r2, #64	; 0x40
 80037c4:	4313      	orrs	r3, r2
 80037c6:	b25b      	sxtb	r3, r3
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	0019      	movs	r1, r3
 80037cc:	2040      	movs	r0, #64	; 0x40
 80037ce:	f000 f9b2 	bl	8003b36 <SX1276Write>
        break;
 80037d2:	46c0      	nop			; (mov r8, r8)
    }

    SX1276.Settings.State = RF_TX_RUNNING;
 80037d4:	4b07      	ldr	r3, [pc, #28]	; (80037f4 <SX1276SetTx+0xf0>)
 80037d6:	2202      	movs	r2, #2
 80037d8:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 80037da:	4b05      	ldr	r3, [pc, #20]	; (80037f0 <SX1276SetTx+0xec>)
 80037dc:	0018      	movs	r0, r3
 80037de:	f006 fb0b 	bl	8009df8 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 80037e2:	2003      	movs	r0, #3
 80037e4:	f000 f91c 	bl	8003a20 <SX1276SetOpMode>
}
 80037e8:	46c0      	nop			; (mov r8, r8)
 80037ea:	46bd      	mov	sp, r7
 80037ec:	b002      	add	sp, #8
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	20000558 	.word	0x20000558
 80037f4:	20000580 	.word	0x20000580

080037f8 <SX1276StartCad>:

void SX1276StartCad( void )
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 80037fc:	4b11      	ldr	r3, [pc, #68]	; (8003844 <SX1276StartCad+0x4c>)
 80037fe:	795b      	ldrb	r3, [r3, #5]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d01a      	beq.n	800383a <SX1276StartCad+0x42>
 8003804:	2b01      	cmp	r3, #1
 8003806:	d000      	beq.n	800380a <SX1276StartCad+0x12>
            SX1276.Settings.State = RF_CAD;
            SX1276SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8003808:	e018      	b.n	800383c <SX1276StartCad+0x44>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800380a:	21fa      	movs	r1, #250	; 0xfa
 800380c:	2011      	movs	r0, #17
 800380e:	f000 f992 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8003812:	2040      	movs	r0, #64	; 0x40
 8003814:	f000 f9a3 	bl	8003b5e <SX1276Read>
 8003818:	0003      	movs	r3, r0
 800381a:	001a      	movs	r2, r3
 800381c:	2303      	movs	r3, #3
 800381e:	439a      	bics	r2, r3
 8003820:	0013      	movs	r3, r2
 8003822:	b2db      	uxtb	r3, r3
 8003824:	0019      	movs	r1, r3
 8003826:	2040      	movs	r0, #64	; 0x40
 8003828:	f000 f985 	bl	8003b36 <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 800382c:	4b05      	ldr	r3, [pc, #20]	; (8003844 <SX1276StartCad+0x4c>)
 800382e:	2203      	movs	r2, #3
 8003830:	711a      	strb	r2, [r3, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8003832:	2007      	movs	r0, #7
 8003834:	f000 f8f4 	bl	8003a20 <SX1276SetOpMode>
        break;
 8003838:	e000      	b.n	800383c <SX1276StartCad+0x44>
        break;
 800383a:	46c0      	nop			; (mov r8, r8)
    }
}
 800383c:	46c0      	nop			; (mov r8, r8)
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	46c0      	nop			; (mov r8, r8)
 8003844:	20000580 	.word	0x20000580

08003848 <SX1276SetTxContinuousWave>:

void SX1276SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8003848:	b590      	push	{r4, r7, lr}
 800384a:	b08f      	sub	sp, #60	; 0x3c
 800384c:	af0a      	add	r7, sp, #40	; 0x28
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	0008      	movs	r0, r1
 8003852:	0011      	movs	r1, r2
 8003854:	1cfb      	adds	r3, r7, #3
 8003856:	1c02      	adds	r2, r0, #0
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	003b      	movs	r3, r7
 800385c:	1c0a      	adds	r2, r1, #0
 800385e:	801a      	strh	r2, [r3, #0]
    uint32_t timeout = ( uint32_t )( time * 1e3 );
 8003860:	003b      	movs	r3, r7
 8003862:	881b      	ldrh	r3, [r3, #0]
 8003864:	0018      	movs	r0, r3
 8003866:	f7fe fc17 	bl	8002098 <__aeabi_i2d>
 800386a:	2200      	movs	r2, #0
 800386c:	4b29      	ldr	r3, [pc, #164]	; (8003914 <SX1276SetTxContinuousWave+0xcc>)
 800386e:	f7fd fe49 	bl	8001504 <__aeabi_dmul>
 8003872:	0003      	movs	r3, r0
 8003874:	000c      	movs	r4, r1
 8003876:	0018      	movs	r0, r3
 8003878:	0021      	movs	r1, r4
 800387a:	f7fc fe21 	bl	80004c0 <__aeabi_d2uiz>
 800387e:	0003      	movs	r3, r0
 8003880:	60fb      	str	r3, [r7, #12]

    SX1276SetChannel( freq );
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	0018      	movs	r0, r3
 8003886:	f7fe fd83 	bl	8002390 <SX1276SetChannel>

    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 800388a:	1cfb      	adds	r3, r7, #3
 800388c:	2100      	movs	r1, #0
 800388e:	5659      	ldrsb	r1, [r3, r1]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	9308      	str	r3, [sp, #32]
 8003894:	2300      	movs	r3, #0
 8003896:	9307      	str	r3, [sp, #28]
 8003898:	2300      	movs	r3, #0
 800389a:	9306      	str	r3, [sp, #24]
 800389c:	2300      	movs	r3, #0
 800389e:	9305      	str	r3, [sp, #20]
 80038a0:	2300      	movs	r3, #0
 80038a2:	9304      	str	r3, [sp, #16]
 80038a4:	2300      	movs	r3, #0
 80038a6:	9303      	str	r3, [sp, #12]
 80038a8:	2305      	movs	r3, #5
 80038aa:	9302      	str	r3, [sp, #8]
 80038ac:	2300      	movs	r3, #0
 80038ae:	9301      	str	r3, [sp, #4]
 80038b0:	2396      	movs	r3, #150	; 0x96
 80038b2:	015b      	lsls	r3, r3, #5
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	2300      	movs	r3, #0
 80038b8:	2200      	movs	r2, #0
 80038ba:	2000      	movs	r0, #0
 80038bc:	f7ff f8e6 	bl	8002a8c <SX1276SetTxConfig>

    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80038c0:	2031      	movs	r0, #49	; 0x31
 80038c2:	f000 f94c 	bl	8003b5e <SX1276Read>
 80038c6:	0003      	movs	r3, r0
 80038c8:	001a      	movs	r2, r3
 80038ca:	2340      	movs	r3, #64	; 0x40
 80038cc:	439a      	bics	r2, r3
 80038ce:	0013      	movs	r3, r2
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	0019      	movs	r1, r3
 80038d4:	2031      	movs	r0, #49	; 0x31
 80038d6:	f000 f92e 	bl	8003b36 <SX1276Write>
    // Disable radio interrupts
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 80038da:	21f0      	movs	r1, #240	; 0xf0
 80038dc:	2040      	movs	r0, #64	; 0x40
 80038de:	f000 f92a 	bl	8003b36 <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 80038e2:	21a0      	movs	r1, #160	; 0xa0
 80038e4:	2041      	movs	r0, #65	; 0x41
 80038e6:	f000 f926 	bl	8003b36 <SX1276Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4b0a      	ldr	r3, [pc, #40]	; (8003918 <SX1276SetTxContinuousWave+0xd0>)
 80038ee:	0011      	movs	r1, r2
 80038f0:	0018      	movs	r0, r3
 80038f2:	f006 fc2b 	bl	800a14c <TimerSetValue>

    SX1276.Settings.State = RF_TX_RUNNING;
 80038f6:	4b09      	ldr	r3, [pc, #36]	; (800391c <SX1276SetTxContinuousWave+0xd4>)
 80038f8:	2202      	movs	r2, #2
 80038fa:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 80038fc:	4b06      	ldr	r3, [pc, #24]	; (8003918 <SX1276SetTxContinuousWave+0xd0>)
 80038fe:	0018      	movs	r0, r3
 8003900:	f006 fa7a 	bl	8009df8 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8003904:	2003      	movs	r0, #3
 8003906:	f000 f88b 	bl	8003a20 <SX1276SetOpMode>
}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	46bd      	mov	sp, r7
 800390e:	b005      	add	sp, #20
 8003910:	bd90      	pop	{r4, r7, pc}
 8003912:	46c0      	nop			; (mov r8, r8)
 8003914:	408f4000 	.word	0x408f4000
 8003918:	20000558 	.word	0x20000558
 800391c:	20000580 	.word	0x20000580

08003920 <SX1276ReadRssi>:

int16_t SX1276ReadRssi( RadioModems_t modem )
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	0002      	movs	r2, r0
 8003928:	1dfb      	adds	r3, r7, #7
 800392a:	701a      	strb	r2, [r3, #0]
    int16_t rssi = 0;
 800392c:	230e      	movs	r3, #14
 800392e:	18fb      	adds	r3, r7, r3
 8003930:	2200      	movs	r2, #0
 8003932:	801a      	strh	r2, [r3, #0]

    switch( modem )
 8003934:	1dfb      	adds	r3, r7, #7
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <SX1276ReadRssi+0x22>
 800393c:	2b01      	cmp	r3, #1
 800393e:	d00d      	beq.n	800395c <SX1276ReadRssi+0x3c>
 8003940:	e027      	b.n	8003992 <SX1276ReadRssi+0x72>
    {
    case MODEM_FSK:
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8003942:	2011      	movs	r0, #17
 8003944:	f000 f90b 	bl	8003b5e <SX1276Read>
 8003948:	0003      	movs	r3, r0
 800394a:	085b      	lsrs	r3, r3, #1
 800394c:	b2db      	uxtb	r3, r3
 800394e:	b29b      	uxth	r3, r3
 8003950:	425b      	negs	r3, r3
 8003952:	b29a      	uxth	r2, r3
 8003954:	230e      	movs	r3, #14
 8003956:	18fb      	adds	r3, r7, r3
 8003958:	801a      	strh	r2, [r3, #0]
        break;
 800395a:	e020      	b.n	800399e <SX1276ReadRssi+0x7e>
    case MODEM_LORA:
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 800395c:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <SX1276ReadRssi+0x90>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	4a14      	ldr	r2, [pc, #80]	; (80039b4 <SX1276ReadRssi+0x94>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d90a      	bls.n	800397c <SX1276ReadRssi+0x5c>
        {
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8003966:	201b      	movs	r0, #27
 8003968:	f000 f8f9 	bl	8003b5e <SX1276Read>
 800396c:	0003      	movs	r3, r0
 800396e:	b29b      	uxth	r3, r3
 8003970:	3b9d      	subs	r3, #157	; 0x9d
 8003972:	b29a      	uxth	r2, r3
 8003974:	230e      	movs	r3, #14
 8003976:	18fb      	adds	r3, r7, r3
 8003978:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
        }
        break;
 800397a:	e010      	b.n	800399e <SX1276ReadRssi+0x7e>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 800397c:	201b      	movs	r0, #27
 800397e:	f000 f8ee 	bl	8003b5e <SX1276Read>
 8003982:	0003      	movs	r3, r0
 8003984:	b29b      	uxth	r3, r3
 8003986:	3ba4      	subs	r3, #164	; 0xa4
 8003988:	b29a      	uxth	r2, r3
 800398a:	230e      	movs	r3, #14
 800398c:	18fb      	adds	r3, r7, r3
 800398e:	801a      	strh	r2, [r3, #0]
        break;
 8003990:	e005      	b.n	800399e <SX1276ReadRssi+0x7e>
    default:
        rssi = -1;
 8003992:	230e      	movs	r3, #14
 8003994:	18fb      	adds	r3, r7, r3
 8003996:	2201      	movs	r2, #1
 8003998:	4252      	negs	r2, r2
 800399a:	801a      	strh	r2, [r3, #0]
        break;
 800399c:	46c0      	nop			; (mov r8, r8)
    }
    return rssi;
 800399e:	230e      	movs	r3, #14
 80039a0:	18fb      	adds	r3, r7, r3
 80039a2:	2200      	movs	r2, #0
 80039a4:	5e9b      	ldrsh	r3, [r3, r2]
}
 80039a6:	0018      	movs	r0, r3
 80039a8:	46bd      	mov	sp, r7
 80039aa:	b004      	add	sp, #16
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	20000580 	.word	0x20000580
 80039b4:	1f4add40 	.word	0x1f4add40

080039b8 <SX1276Reset>:

void SX1276Reset( void )
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef initStruct={0};
 80039be:	1d3b      	adds	r3, r7, #4
 80039c0:	0018      	movs	r0, r3
 80039c2:	2314      	movs	r3, #20
 80039c4:	001a      	movs	r2, r3
 80039c6:	2100      	movs	r1, #0
 80039c8:	f008 fd77 	bl	800c4ba <memset>

    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80039cc:	1d3b      	adds	r3, r7, #4
 80039ce:	2201      	movs	r2, #1
 80039d0:	605a      	str	r2, [r3, #4]
    initStruct.Pull = GPIO_NOPULL;
 80039d2:	1d3b      	adds	r3, r7, #4
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
    initStruct.Speed = GPIO_SPEED_HIGH;
 80039d8:	1d3b      	adds	r3, r7, #4
 80039da:	2203      	movs	r2, #3
 80039dc:	60da      	str	r2, [r3, #12]

    // Set RESET pin to 0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct);
 80039de:	1d3b      	adds	r3, r7, #4
 80039e0:	480e      	ldr	r0, [pc, #56]	; (8003a1c <SX1276Reset+0x64>)
 80039e2:	001a      	movs	r2, r3
 80039e4:	2101      	movs	r1, #1
 80039e6:	f006 fe81 	bl	800a6ec <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 80039ea:	4b0c      	ldr	r3, [pc, #48]	; (8003a1c <SX1276Reset+0x64>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	2101      	movs	r1, #1
 80039f0:	0018      	movs	r0, r3
 80039f2:	f006 ff47 	bl	800a884 <HW_GPIO_Write>


    // Wait 1 ms
    DelayMs( 1 );
 80039f6:	2001      	movs	r0, #1
 80039f8:	f006 f992 	bl	8009d20 <DelayMs>

    // Configure RESET as input
    initStruct.Mode = GPIO_NOPULL;
 80039fc:	1d3b      	adds	r3, r7, #4
 80039fe:	2200      	movs	r2, #0
 8003a00:	605a      	str	r2, [r3, #4]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct);
 8003a02:	1d3b      	adds	r3, r7, #4
 8003a04:	4805      	ldr	r0, [pc, #20]	; (8003a1c <SX1276Reset+0x64>)
 8003a06:	001a      	movs	r2, r3
 8003a08:	2101      	movs	r1, #1
 8003a0a:	f006 fe6f 	bl	800a6ec <HW_GPIO_Init>

    // Wait 6 ms
    DelayMs( 6 );
 8003a0e:	2006      	movs	r0, #6
 8003a10:	f006 f986 	bl	8009d20 <DelayMs>
}
 8003a14:	46c0      	nop			; (mov r8, r8)
 8003a16:	46bd      	mov	sp, r7
 8003a18:	b006      	add	sp, #24
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	50000800 	.word	0x50000800

08003a20 <SX1276SetOpMode>:

void SX1276SetOpMode( uint8_t opMode )
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	0002      	movs	r2, r0
 8003a28:	1dfb      	adds	r3, r7, #7
 8003a2a:	701a      	strb	r2, [r3, #0]
    if( opMode == RF_OPMODE_SLEEP )
 8003a2c:	1dfb      	adds	r3, r7, #7
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d103      	bne.n	8003a3c <SX1276SetOpMode+0x1c>
    {
        SX1276SetAntSwLowPower( true );
 8003a34:	2001      	movs	r0, #1
 8003a36:	f000 ffaf 	bl	8004998 <SX1276SetAntSwLowPower>
 8003a3a:	e007      	b.n	8003a4c <SX1276SetOpMode+0x2c>
    }
    else
    {
        SX1276SetAntSwLowPower( false );
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f000 ffab 	bl	8004998 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 8003a42:	1dfb      	adds	r3, r7, #7
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	0018      	movs	r0, r3
 8003a48:	f001 f86a 	bl	8004b20 <SX1276SetAntSw>
    }
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8003a4c:	2001      	movs	r0, #1
 8003a4e:	f000 f886 	bl	8003b5e <SX1276Read>
 8003a52:	0003      	movs	r3, r0
 8003a54:	b25b      	sxtb	r3, r3
 8003a56:	2207      	movs	r2, #7
 8003a58:	4393      	bics	r3, r2
 8003a5a:	b25a      	sxtb	r2, r3
 8003a5c:	1dfb      	adds	r3, r7, #7
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	b25b      	sxtb	r3, r3
 8003a62:	4313      	orrs	r3, r2
 8003a64:	b25b      	sxtb	r3, r3
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	0019      	movs	r1, r3
 8003a6a:	2001      	movs	r0, #1
 8003a6c:	f000 f863 	bl	8003b36 <SX1276Write>
}
 8003a70:	46c0      	nop			; (mov r8, r8)
 8003a72:	46bd      	mov	sp, r7
 8003a74:	b002      	add	sp, #8
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <SX1276SetModem>:

void SX1276SetModem( RadioModems_t modem )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	0002      	movs	r2, r0
 8003a80:	1dfb      	adds	r3, r7, #7
 8003a82:	701a      	strb	r2, [r3, #0]

    if( SX1276.Settings.Modem == modem )
 8003a84:	4b21      	ldr	r3, [pc, #132]	; (8003b0c <SX1276SetModem+0x94>)
 8003a86:	795b      	ldrb	r3, [r3, #5]
 8003a88:	1dfa      	adds	r2, r7, #7
 8003a8a:	7812      	ldrb	r2, [r2, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d039      	beq.n	8003b04 <SX1276SetModem+0x8c>
    {
        return;
    }

    SX1276.Settings.Modem = modem;
 8003a90:	4b1e      	ldr	r3, [pc, #120]	; (8003b0c <SX1276SetModem+0x94>)
 8003a92:	1dfa      	adds	r2, r7, #7
 8003a94:	7812      	ldrb	r2, [r2, #0]
 8003a96:	715a      	strb	r2, [r3, #5]
    switch( SX1276.Settings.Modem )
 8003a98:	4b1c      	ldr	r3, [pc, #112]	; (8003b0c <SX1276SetModem+0x94>)
 8003a9a:	795b      	ldrb	r3, [r3, #5]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d017      	beq.n	8003ad0 <SX1276SetModem+0x58>
    {
    default:
    case MODEM_FSK:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	f7ff ffbd 	bl	8003a20 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8003aa6:	2001      	movs	r0, #1
 8003aa8:	f000 f859 	bl	8003b5e <SX1276Read>
 8003aac:	0003      	movs	r3, r0
 8003aae:	001a      	movs	r2, r3
 8003ab0:	237f      	movs	r3, #127	; 0x7f
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	0019      	movs	r1, r3
 8003ab8:	2001      	movs	r0, #1
 8003aba:	f000 f83c 	bl	8003b36 <SX1276Write>
    
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8003abe:	2100      	movs	r1, #0
 8003ac0:	2040      	movs	r0, #64	; 0x40
 8003ac2:	f000 f838 	bl	8003b36 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8003ac6:	2130      	movs	r1, #48	; 0x30
 8003ac8:	2041      	movs	r0, #65	; 0x41
 8003aca:	f000 f834 	bl	8003b36 <SX1276Write>
        break;
 8003ace:	e01a      	b.n	8003b06 <SX1276SetModem+0x8e>
    case MODEM_LORA:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	f7ff ffa5 	bl	8003a20 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8003ad6:	2001      	movs	r0, #1
 8003ad8:	f000 f841 	bl	8003b5e <SX1276Read>
 8003adc:	0003      	movs	r3, r0
 8003ade:	001a      	movs	r2, r3
 8003ae0:	2380      	movs	r3, #128	; 0x80
 8003ae2:	425b      	negs	r3, r3
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	0019      	movs	r1, r3
 8003aea:	2001      	movs	r0, #1
 8003aec:	f000 f823 	bl	8003b36 <SX1276Write>

        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8003af0:	2100      	movs	r1, #0
 8003af2:	2040      	movs	r0, #64	; 0x40
 8003af4:	f000 f81f 	bl	8003b36 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8003af8:	2100      	movs	r1, #0
 8003afa:	2041      	movs	r0, #65	; 0x41
 8003afc:	f000 f81b 	bl	8003b36 <SX1276Write>
        break;
 8003b00:	46c0      	nop			; (mov r8, r8)
 8003b02:	e000      	b.n	8003b06 <SX1276SetModem+0x8e>
        return;
 8003b04:	46c0      	nop			; (mov r8, r8)
    }
}
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	20000580 	.word	0x20000580

08003b10 <SX1276SetSyncWord>:

void SX1276SetSyncWord( uint8_t data )
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	0002      	movs	r2, r0
 8003b18:	1dfb      	adds	r3, r7, #7
 8003b1a:	701a      	strb	r2, [r3, #0]
  SX1276SetModem( MODEM_LORA );
 8003b1c:	2001      	movs	r0, #1
 8003b1e:	f7ff ffab 	bl	8003a78 <SX1276SetModem>

  SX1276Write( REG_LR_SYNCWORD, data);
 8003b22:	1dfb      	adds	r3, r7, #7
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	0019      	movs	r1, r3
 8003b28:	2039      	movs	r0, #57	; 0x39
 8003b2a:	f000 f804 	bl	8003b36 <SX1276Write>
}
 8003b2e:	46c0      	nop			; (mov r8, r8)
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b002      	add	sp, #8
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <SX1276Write>:


void SX1276Write( uint8_t addr, uint8_t data )
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b082      	sub	sp, #8
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	0002      	movs	r2, r0
 8003b3e:	1dfb      	adds	r3, r7, #7
 8003b40:	701a      	strb	r2, [r3, #0]
 8003b42:	1dbb      	adds	r3, r7, #6
 8003b44:	1c0a      	adds	r2, r1, #0
 8003b46:	701a      	strb	r2, [r3, #0]
    SX1276WriteBuffer( addr, &data, 1 );
 8003b48:	1db9      	adds	r1, r7, #6
 8003b4a:	1dfb      	adds	r3, r7, #7
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	0018      	movs	r0, r3
 8003b52:	f000 f819 	bl	8003b88 <SX1276WriteBuffer>
}
 8003b56:	46c0      	nop			; (mov r8, r8)
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	b002      	add	sp, #8
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <SX1276Read>:


uint8_t SX1276Read( uint8_t addr )
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b084      	sub	sp, #16
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	0002      	movs	r2, r0
 8003b66:	1dfb      	adds	r3, r7, #7
 8003b68:	701a      	strb	r2, [r3, #0]
    uint8_t data;
    SX1276ReadBuffer( addr, &data, 1 );
 8003b6a:	230f      	movs	r3, #15
 8003b6c:	18f9      	adds	r1, r7, r3
 8003b6e:	1dfb      	adds	r3, r7, #7
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2201      	movs	r2, #1
 8003b74:	0018      	movs	r0, r3
 8003b76:	f000 f84d 	bl	8003c14 <SX1276ReadBuffer>
    return data;
 8003b7a:	230f      	movs	r3, #15
 8003b7c:	18fb      	adds	r3, r7, r3
 8003b7e:	781b      	ldrb	r3, [r3, #0]
}
 8003b80:	0018      	movs	r0, r3
 8003b82:	46bd      	mov	sp, r7
 8003b84:	b004      	add	sp, #16
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6039      	str	r1, [r7, #0]
 8003b90:	0011      	movs	r1, r2
 8003b92:	1dfb      	adds	r3, r7, #7
 8003b94:	1c02      	adds	r2, r0, #0
 8003b96:	701a      	strb	r2, [r3, #0]
 8003b98:	1dbb      	adds	r3, r7, #6
 8003b9a:	1c0a      	adds	r2, r1, #0
 8003b9c:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003b9e:	2380      	movs	r3, #128	; 0x80
 8003ba0:	0219      	lsls	r1, r3, #8
 8003ba2:	23a0      	movs	r3, #160	; 0xa0
 8003ba4:	05db      	lsls	r3, r3, #23
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f006 fe6b 	bl	800a884 <HW_GPIO_Write>

    HW_SPI_InOut( addr | 0x80 );
 8003bae:	1dfb      	adds	r3, r7, #7
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	2280      	movs	r2, #128	; 0x80
 8003bb4:	4252      	negs	r2, r2
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f007 facd 	bl	800b15c <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 8003bc2:	230f      	movs	r3, #15
 8003bc4:	18fb      	adds	r3, r7, r3
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	701a      	strb	r2, [r3, #0]
 8003bca:	e010      	b.n	8003bee <SX1276WriteBuffer+0x66>
    {
          HW_SPI_InOut( buffer[i] );
 8003bcc:	230f      	movs	r3, #15
 8003bce:	18fb      	adds	r3, r7, r3
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	18d3      	adds	r3, r2, r3
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	0018      	movs	r0, r3
 8003bdc:	f007 fabe 	bl	800b15c <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 8003be0:	230f      	movs	r3, #15
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	781a      	ldrb	r2, [r3, #0]
 8003be6:	230f      	movs	r3, #15
 8003be8:	18fb      	adds	r3, r7, r3
 8003bea:	3201      	adds	r2, #1
 8003bec:	701a      	strb	r2, [r3, #0]
 8003bee:	230f      	movs	r3, #15
 8003bf0:	18fa      	adds	r2, r7, r3
 8003bf2:	1dbb      	adds	r3, r7, #6
 8003bf4:	7812      	ldrb	r2, [r2, #0]
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d3e7      	bcc.n	8003bcc <SX1276WriteBuffer+0x44>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003bfc:	2380      	movs	r3, #128	; 0x80
 8003bfe:	0219      	lsls	r1, r3, #8
 8003c00:	23a0      	movs	r3, #160	; 0xa0
 8003c02:	05db      	lsls	r3, r3, #23
 8003c04:	2201      	movs	r2, #1
 8003c06:	0018      	movs	r0, r3
 8003c08:	f006 fe3c 	bl	800a884 <HW_GPIO_Write>
}
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	b004      	add	sp, #16
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8003c14:	b590      	push	{r4, r7, lr}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6039      	str	r1, [r7, #0]
 8003c1c:	0011      	movs	r1, r2
 8003c1e:	1dfb      	adds	r3, r7, #7
 8003c20:	1c02      	adds	r2, r0, #0
 8003c22:	701a      	strb	r2, [r3, #0]
 8003c24:	1dbb      	adds	r3, r7, #6
 8003c26:	1c0a      	adds	r2, r1, #0
 8003c28:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003c2a:	2380      	movs	r3, #128	; 0x80
 8003c2c:	0219      	lsls	r1, r3, #8
 8003c2e:	23a0      	movs	r3, #160	; 0xa0
 8003c30:	05db      	lsls	r3, r3, #23
 8003c32:	2200      	movs	r2, #0
 8003c34:	0018      	movs	r0, r3
 8003c36:	f006 fe25 	bl	800a884 <HW_GPIO_Write>

    HW_SPI_InOut( addr & 0x7F );
 8003c3a:	1dfb      	adds	r3, r7, #7
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	227f      	movs	r2, #127	; 0x7f
 8003c42:	4013      	ands	r3, r2
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	0018      	movs	r0, r3
 8003c48:	f007 fa88 	bl	800b15c <HW_SPI_InOut>

    for( i = 0; i < size; i++ )
 8003c4c:	230f      	movs	r3, #15
 8003c4e:	18fb      	adds	r3, r7, r3
 8003c50:	2200      	movs	r2, #0
 8003c52:	701a      	strb	r2, [r3, #0]
 8003c54:	e011      	b.n	8003c7a <SX1276ReadBuffer+0x66>
    {
          buffer[i] = HW_SPI_InOut( 0 );
 8003c56:	230f      	movs	r3, #15
 8003c58:	18fb      	adds	r3, r7, r3
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	18d4      	adds	r4, r2, r3
 8003c60:	2000      	movs	r0, #0
 8003c62:	f007 fa7b 	bl	800b15c <HW_SPI_InOut>
 8003c66:	0003      	movs	r3, r0
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	7023      	strb	r3, [r4, #0]
    for( i = 0; i < size; i++ )
 8003c6c:	230f      	movs	r3, #15
 8003c6e:	18fb      	adds	r3, r7, r3
 8003c70:	781a      	ldrb	r2, [r3, #0]
 8003c72:	230f      	movs	r3, #15
 8003c74:	18fb      	adds	r3, r7, r3
 8003c76:	3201      	adds	r2, #1
 8003c78:	701a      	strb	r2, [r3, #0]
 8003c7a:	230f      	movs	r3, #15
 8003c7c:	18fa      	adds	r2, r7, r3
 8003c7e:	1dbb      	adds	r3, r7, #6
 8003c80:	7812      	ldrb	r2, [r2, #0]
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d3e6      	bcc.n	8003c56 <SX1276ReadBuffer+0x42>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003c88:	2380      	movs	r3, #128	; 0x80
 8003c8a:	0219      	lsls	r1, r3, #8
 8003c8c:	23a0      	movs	r3, #160	; 0xa0
 8003c8e:	05db      	lsls	r3, r3, #23
 8003c90:	2201      	movs	r2, #1
 8003c92:	0018      	movs	r0, r3
 8003c94:	f006 fdf6 	bl	800a884 <HW_GPIO_Write>
}
 8003c98:	46c0      	nop			; (mov r8, r8)
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	b005      	add	sp, #20
 8003c9e:	bd90      	pop	{r4, r7, pc}

08003ca0 <SX1276WriteFifo>:

void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	000a      	movs	r2, r1
 8003caa:	1cfb      	adds	r3, r7, #3
 8003cac:	701a      	strb	r2, [r3, #0]
    SX1276WriteBuffer( 0, buffer, size );
 8003cae:	1cfb      	adds	r3, r7, #3
 8003cb0:	781a      	ldrb	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	0019      	movs	r1, r3
 8003cb6:	2000      	movs	r0, #0
 8003cb8:	f7ff ff66 	bl	8003b88 <SX1276WriteBuffer>
}
 8003cbc:	46c0      	nop			; (mov r8, r8)
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	b002      	add	sp, #8
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <SX1276ReadFifo>:

void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	000a      	movs	r2, r1
 8003cce:	1cfb      	adds	r3, r7, #3
 8003cd0:	701a      	strb	r2, [r3, #0]
    SX1276ReadBuffer( 0, buffer, size );
 8003cd2:	1cfb      	adds	r3, r7, #3
 8003cd4:	781a      	ldrb	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	0019      	movs	r1, r3
 8003cda:	2000      	movs	r0, #0
 8003cdc:	f7ff ff9a 	bl	8003c14 <SX1276ReadBuffer>
}
 8003ce0:	46c0      	nop			; (mov r8, r8)
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b002      	add	sp, #8
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <SX1276SetMaxPayloadLength>:

void SX1276SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	0002      	movs	r2, r0
 8003cf0:	1dfb      	adds	r3, r7, #7
 8003cf2:	701a      	strb	r2, [r3, #0]
 8003cf4:	1dbb      	adds	r3, r7, #6
 8003cf6:	1c0a      	adds	r2, r1, #0
 8003cf8:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 8003cfa:	1dfb      	adds	r3, r7, #7
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f7ff feba 	bl	8003a78 <SX1276SetModem>

    switch( modem )
 8003d04:	1dfb      	adds	r3, r7, #7
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d002      	beq.n	8003d12 <SX1276SetMaxPayloadLength+0x2a>
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d00f      	beq.n	8003d30 <SX1276SetMaxPayloadLength+0x48>
        break;
    case MODEM_LORA:
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 8003d10:	e016      	b.n	8003d40 <SX1276SetMaxPayloadLength+0x58>
        if( SX1276.Settings.Fsk.FixLen == false )
 8003d12:	4b0d      	ldr	r3, [pc, #52]	; (8003d48 <SX1276SetMaxPayloadLength+0x60>)
 8003d14:	2222      	movs	r2, #34	; 0x22
 8003d16:	5c9b      	ldrb	r3, [r3, r2]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	4053      	eors	r3, r2
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00d      	beq.n	8003d3e <SX1276SetMaxPayloadLength+0x56>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8003d22:	1dbb      	adds	r3, r7, #6
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	0019      	movs	r1, r3
 8003d28:	2032      	movs	r0, #50	; 0x32
 8003d2a:	f7ff ff04 	bl	8003b36 <SX1276Write>
        break;
 8003d2e:	e006      	b.n	8003d3e <SX1276SetMaxPayloadLength+0x56>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8003d30:	1dbb      	adds	r3, r7, #6
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	0019      	movs	r1, r3
 8003d36:	2023      	movs	r0, #35	; 0x23
 8003d38:	f7ff fefd 	bl	8003b36 <SX1276Write>
        break;
 8003d3c:	e000      	b.n	8003d40 <SX1276SetMaxPayloadLength+0x58>
        break;
 8003d3e:	46c0      	nop			; (mov r8, r8)
}
 8003d40:	46c0      	nop			; (mov r8, r8)
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b002      	add	sp, #8
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	20000580 	.word	0x20000580

08003d4c <SX1276OnTimeoutIrq>:

void SX1276OnTimeoutIrq( void )
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.State )
 8003d50:	4b31      	ldr	r3, [pc, #196]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003d52:	791b      	ldrb	r3, [r3, #4]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d002      	beq.n	8003d5e <SX1276OnTimeoutIrq+0x12>
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d045      	beq.n	8003de8 <SX1276OnTimeoutIrq+0x9c>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8003d5c:	e058      	b.n	8003e10 <SX1276OnTimeoutIrq+0xc4>
        if( SX1276.Settings.Modem == MODEM_FSK )
 8003d5e:	4b2e      	ldr	r3, [pc, #184]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003d60:	795b      	ldrb	r3, [r3, #5]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d132      	bne.n	8003dcc <SX1276OnTimeoutIrq+0x80>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8003d66:	4b2c      	ldr	r3, [pc, #176]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003d68:	222c      	movs	r2, #44	; 0x2c
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003d6e:	4b2a      	ldr	r3, [pc, #168]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003d70:	222d      	movs	r2, #45	; 0x2d
 8003d72:	2100      	movs	r1, #0
 8003d74:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8003d76:	4b28      	ldr	r3, [pc, #160]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = 0;
 8003d7c:	4b26      	ldr	r3, [pc, #152]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	86da      	strh	r2, [r3, #54]	; 0x36
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003d82:	210b      	movs	r1, #11
 8003d84:	203e      	movs	r0, #62	; 0x3e
 8003d86:	f7ff fed6 	bl	8003b36 <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003d8a:	2110      	movs	r1, #16
 8003d8c:	203f      	movs	r0, #63	; 0x3f
 8003d8e:	f7ff fed2 	bl	8003b36 <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 8003d92:	4b21      	ldr	r3, [pc, #132]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003d94:	2226      	movs	r2, #38	; 0x26
 8003d96:	5c9b      	ldrb	r3, [r3, r2]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d010      	beq.n	8003dbe <SX1276OnTimeoutIrq+0x72>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003d9c:	200d      	movs	r0, #13
 8003d9e:	f7ff fede 	bl	8003b5e <SX1276Read>
 8003da2:	0003      	movs	r3, r0
 8003da4:	001a      	movs	r2, r3
 8003da6:	2340      	movs	r3, #64	; 0x40
 8003da8:	4313      	orrs	r3, r2
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	0019      	movs	r1, r3
 8003dae:	200d      	movs	r0, #13
 8003db0:	f7ff fec1 	bl	8003b36 <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 8003db4:	4b19      	ldr	r3, [pc, #100]	; (8003e1c <SX1276OnTimeoutIrq+0xd0>)
 8003db6:	0018      	movs	r0, r3
 8003db8:	f006 f81e 	bl	8009df8 <TimerStart>
 8003dbc:	e006      	b.n	8003dcc <SX1276OnTimeoutIrq+0x80>
                SX1276.Settings.State = RF_IDLE;
 8003dbe:	4b16      	ldr	r3, [pc, #88]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	711a      	strb	r2, [r3, #4]
                TimerStop( &RxTimeoutSyncWord );
 8003dc4:	4b15      	ldr	r3, [pc, #84]	; (8003e1c <SX1276OnTimeoutIrq+0xd0>)
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f006 f92c 	bl	800a024 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <SX1276OnTimeoutIrq+0xd4>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d01a      	beq.n	8003e0a <SX1276OnTimeoutIrq+0xbe>
 8003dd4:	4b12      	ldr	r3, [pc, #72]	; (8003e20 <SX1276OnTimeoutIrq+0xd4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d015      	beq.n	8003e0a <SX1276OnTimeoutIrq+0xbe>
            RadioEvents->RxTimeout( );
 8003dde:	4b10      	ldr	r3, [pc, #64]	; (8003e20 <SX1276OnTimeoutIrq+0xd4>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	4798      	blx	r3
        break;
 8003de6:	e010      	b.n	8003e0a <SX1276OnTimeoutIrq+0xbe>
        SX1276.Settings.State = RF_IDLE;
 8003de8:	4b0b      	ldr	r3, [pc, #44]	; (8003e18 <SX1276OnTimeoutIrq+0xcc>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	711a      	strb	r2, [r3, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8003dee:	4b0c      	ldr	r3, [pc, #48]	; (8003e20 <SX1276OnTimeoutIrq+0xd4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00b      	beq.n	8003e0e <SX1276OnTimeoutIrq+0xc2>
 8003df6:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <SX1276OnTimeoutIrq+0xd4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d006      	beq.n	8003e0e <SX1276OnTimeoutIrq+0xc2>
            RadioEvents->TxTimeout( );
 8003e00:	4b07      	ldr	r3, [pc, #28]	; (8003e20 <SX1276OnTimeoutIrq+0xd4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	4798      	blx	r3
        break;
 8003e08:	e001      	b.n	8003e0e <SX1276OnTimeoutIrq+0xc2>
        break;
 8003e0a:	46c0      	nop			; (mov r8, r8)
 8003e0c:	e000      	b.n	8003e10 <SX1276OnTimeoutIrq+0xc4>
        break;
 8003e0e:	46c0      	nop			; (mov r8, r8)
    }
}
 8003e10:	46c0      	nop			; (mov r8, r8)
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	20000580 	.word	0x20000580
 8003e1c:	2000056c 	.word	0x2000056c
 8003e20:	200000f4 	.word	0x200000f4

08003e24 <SX1276OnDio0Irq>:

void SX1276OnDio0Irq( void )
{
 8003e24:	b5b0      	push	{r4, r5, r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
    volatile uint8_t irqFlags = 0;
 8003e2a:	1cfb      	adds	r3, r7, #3
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	701a      	strb	r2, [r3, #0]

    switch( SX1276.Settings.State )
 8003e30:	4bd6      	ldr	r3, [pc, #856]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003e32:	791b      	ldrb	r3, [r3, #4]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d003      	beq.n	8003e40 <SX1276OnDio0Irq+0x1c>
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d100      	bne.n	8003e3e <SX1276OnDio0Irq+0x1a>
 8003e3c:	e201      	b.n	8004242 <SX1276OnDio0Irq+0x41e>
                }
                break;
            }
            break;
        default:
            break;
 8003e3e:	e21e      	b.n	800427e <SX1276OnDio0Irq+0x45a>
            switch( SX1276.Settings.Modem )
 8003e40:	4bd2      	ldr	r3, [pc, #840]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003e42:	795b      	ldrb	r3, [r3, #5]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <SX1276OnDio0Irq+0x2c>
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d100      	bne.n	8003e4e <SX1276OnDio0Irq+0x2a>
 8003e4c:	e0ea      	b.n	8004024 <SX1276OnDio0Irq+0x200>
                break;
 8003e4e:	e1f7      	b.n	8004240 <SX1276OnDio0Irq+0x41c>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8003e50:	4bce      	ldr	r3, [pc, #824]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003e52:	2224      	movs	r2, #36	; 0x24
 8003e54:	5c9b      	ldrb	r3, [r3, r2]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d056      	beq.n	8003f08 <SX1276OnDio0Irq+0xe4>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8003e5a:	203f      	movs	r0, #63	; 0x3f
 8003e5c:	f7ff fe7f 	bl	8003b5e <SX1276Read>
 8003e60:	0003      	movs	r3, r0
 8003e62:	001a      	movs	r2, r3
 8003e64:	1cfb      	adds	r3, r7, #3
 8003e66:	701a      	strb	r2, [r3, #0]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8003e68:	1cfb      	adds	r3, r7, #3
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	001a      	movs	r2, r3
 8003e70:	2302      	movs	r3, #2
 8003e72:	4013      	ands	r3, r2
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d047      	beq.n	8003f08 <SX1276OnDio0Irq+0xe4>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI | 
 8003e78:	210b      	movs	r1, #11
 8003e7a:	203e      	movs	r0, #62	; 0x3e
 8003e7c:	f7ff fe5b 	bl	8003b36 <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003e80:	2110      	movs	r1, #16
 8003e82:	203f      	movs	r0, #63	; 0x3f
 8003e84:	f7ff fe57 	bl	8003b36 <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 8003e88:	4bc1      	ldr	r3, [pc, #772]	; (8004190 <SX1276OnDio0Irq+0x36c>)
 8003e8a:	0018      	movs	r0, r3
 8003e8c:	f006 f8ca 	bl	800a024 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8003e90:	4bbe      	ldr	r3, [pc, #760]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003e92:	2226      	movs	r2, #38	; 0x26
 8003e94:	5c9b      	ldrb	r3, [r3, r2]
 8003e96:	2201      	movs	r2, #1
 8003e98:	4053      	eors	r3, r2
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d007      	beq.n	8003eb0 <SX1276OnDio0Irq+0x8c>
                            TimerStop( &RxTimeoutSyncWord );
 8003ea0:	4bbc      	ldr	r3, [pc, #752]	; (8004194 <SX1276OnDio0Irq+0x370>)
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f006 f8be 	bl	800a024 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8003ea8:	4bb8      	ldr	r3, [pc, #736]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	711a      	strb	r2, [r3, #4]
 8003eae:	e00f      	b.n	8003ed0 <SX1276OnDio0Irq+0xac>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003eb0:	200d      	movs	r0, #13
 8003eb2:	f7ff fe54 	bl	8003b5e <SX1276Read>
 8003eb6:	0003      	movs	r3, r0
 8003eb8:	001a      	movs	r2, r3
 8003eba:	2340      	movs	r3, #64	; 0x40
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	0019      	movs	r1, r3
 8003ec2:	200d      	movs	r0, #13
 8003ec4:	f7ff fe37 	bl	8003b36 <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 8003ec8:	4bb2      	ldr	r3, [pc, #712]	; (8004194 <SX1276OnDio0Irq+0x370>)
 8003eca:	0018      	movs	r0, r3
 8003ecc:	f005 ff94 	bl	8009df8 <TimerStart>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8003ed0:	4bb1      	ldr	r3, [pc, #708]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d008      	beq.n	8003eea <SX1276OnDio0Irq+0xc6>
 8003ed8:	4baf      	ldr	r3, [pc, #700]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <SX1276OnDio0Irq+0xc6>
                            RadioEvents->RxError( );
 8003ee2:	4bad      	ldr	r3, [pc, #692]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8003eea:	4ba8      	ldr	r3, [pc, #672]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003eec:	222c      	movs	r2, #44	; 0x2c
 8003eee:	2100      	movs	r1, #0
 8003ef0:	5499      	strb	r1, [r3, r2]
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003ef2:	4ba6      	ldr	r3, [pc, #664]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003ef4:	222d      	movs	r2, #45	; 0x2d
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	5499      	strb	r1, [r3, r2]
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8003efa:	4ba4      	ldr	r3, [pc, #656]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	871a      	strh	r2, [r3, #56]	; 0x38
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8003f00:	4ba2      	ldr	r3, [pc, #648]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	86da      	strh	r2, [r3, #54]	; 0x36
                        break;
 8003f06:	e19b      	b.n	8004240 <SX1276OnDio0Irq+0x41c>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8003f08:	4ba0      	ldr	r3, [pc, #640]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d12d      	bne.n	8003f6c <SX1276OnDio0Irq+0x148>
 8003f10:	4b9e      	ldr	r3, [pc, #632]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f12:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d129      	bne.n	8003f6c <SX1276OnDio0Irq+0x148>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8003f18:	4b9c      	ldr	r3, [pc, #624]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f1a:	2222      	movs	r2, #34	; 0x22
 8003f1c:	5c9b      	ldrb	r3, [r3, r2]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	4053      	eors	r3, r2
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d005      	beq.n	8003f34 <SX1276OnDio0Irq+0x110>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8003f28:	4b9c      	ldr	r3, [pc, #624]	; (800419c <SX1276OnDio0Irq+0x378>)
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f7ff fec9 	bl	8003cc4 <SX1276ReadFifo>
 8003f32:	e006      	b.n	8003f42 <SX1276OnDio0Irq+0x11e>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8003f34:	2032      	movs	r0, #50	; 0x32
 8003f36:	f7ff fe12 	bl	8003b5e <SX1276Read>
 8003f3a:	0003      	movs	r3, r0
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	4b93      	ldr	r3, [pc, #588]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f40:	86da      	strh	r2, [r3, #54]	; 0x36
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003f42:	4b92      	ldr	r3, [pc, #584]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f44:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003f46:	001a      	movs	r2, r3
 8003f48:	4b95      	ldr	r3, [pc, #596]	; (80041a0 <SX1276OnDio0Irq+0x37c>)
 8003f4a:	18d0      	adds	r0, r2, r3
 8003f4c:	4b8f      	ldr	r3, [pc, #572]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	4b8e      	ldr	r3, [pc, #568]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f54:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	0019      	movs	r1, r3
 8003f5e:	f7ff feb1 	bl	8003cc4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003f62:	4b8a      	ldr	r3, [pc, #552]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f64:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 8003f66:	4b89      	ldr	r3, [pc, #548]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f68:	871a      	strh	r2, [r3, #56]	; 0x38
 8003f6a:	e013      	b.n	8003f94 <SX1276OnDio0Irq+0x170>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003f6c:	4b87      	ldr	r3, [pc, #540]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f6e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003f70:	001a      	movs	r2, r3
 8003f72:	4b8b      	ldr	r3, [pc, #556]	; (80041a0 <SX1276OnDio0Irq+0x37c>)
 8003f74:	18d0      	adds	r0, r2, r3
 8003f76:	4b85      	ldr	r3, [pc, #532]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	4b83      	ldr	r3, [pc, #524]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f7e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	0019      	movs	r1, r3
 8003f88:	f7ff fe9c 	bl	8003cc4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003f8c:	4b7f      	ldr	r3, [pc, #508]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f8e:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 8003f90:	4b7e      	ldr	r3, [pc, #504]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f92:	871a      	strh	r2, [r3, #56]	; 0x38
                TimerStop( &RxTimeoutTimer );
 8003f94:	4b7e      	ldr	r3, [pc, #504]	; (8004190 <SX1276OnDio0Irq+0x36c>)
 8003f96:	0018      	movs	r0, r3
 8003f98:	f006 f844 	bl	800a024 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8003f9c:	4b7b      	ldr	r3, [pc, #492]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003f9e:	2226      	movs	r2, #38	; 0x26
 8003fa0:	5c9b      	ldrb	r3, [r3, r2]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	4053      	eors	r3, r2
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d007      	beq.n	8003fbc <SX1276OnDio0Irq+0x198>
                    SX1276.Settings.State = RF_IDLE;
 8003fac:	4b77      	ldr	r3, [pc, #476]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutSyncWord );
 8003fb2:	4b78      	ldr	r3, [pc, #480]	; (8004194 <SX1276OnDio0Irq+0x370>)
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	f006 f835 	bl	800a024 <TimerStop>
 8003fba:	e00f      	b.n	8003fdc <SX1276OnDio0Irq+0x1b8>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003fbc:	200d      	movs	r0, #13
 8003fbe:	f7ff fdce 	bl	8003b5e <SX1276Read>
 8003fc2:	0003      	movs	r3, r0
 8003fc4:	001a      	movs	r2, r3
 8003fc6:	2340      	movs	r3, #64	; 0x40
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	0019      	movs	r1, r3
 8003fce:	200d      	movs	r0, #13
 8003fd0:	f7ff fdb1 	bl	8003b36 <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 8003fd4:	4b6f      	ldr	r3, [pc, #444]	; (8004194 <SX1276OnDio0Irq+0x370>)
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	f005 ff0e 	bl	8009df8 <TimerStart>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8003fdc:	4b6e      	ldr	r3, [pc, #440]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d010      	beq.n	8004006 <SX1276OnDio0Irq+0x1e2>
 8003fe4:	4b6c      	ldr	r3, [pc, #432]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00b      	beq.n	8004006 <SX1276OnDio0Irq+0x1e2>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8003fee:	4b6a      	ldr	r3, [pc, #424]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689c      	ldr	r4, [r3, #8]
 8003ff4:	4b65      	ldr	r3, [pc, #404]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003ff6:	8ed9      	ldrh	r1, [r3, #54]	; 0x36
 8003ff8:	4b64      	ldr	r3, [pc, #400]	; (800418c <SX1276OnDio0Irq+0x368>)
 8003ffa:	222e      	movs	r2, #46	; 0x2e
 8003ffc:	569b      	ldrsb	r3, [r3, r2]
 8003ffe:	b21a      	sxth	r2, r3
 8004000:	4867      	ldr	r0, [pc, #412]	; (80041a0 <SX1276OnDio0Irq+0x37c>)
 8004002:	2300      	movs	r3, #0
 8004004:	47a0      	blx	r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8004006:	4b61      	ldr	r3, [pc, #388]	; (800418c <SX1276OnDio0Irq+0x368>)
 8004008:	222c      	movs	r2, #44	; 0x2c
 800400a:	2100      	movs	r1, #0
 800400c:	5499      	strb	r1, [r3, r2]
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 800400e:	4b5f      	ldr	r3, [pc, #380]	; (800418c <SX1276OnDio0Irq+0x368>)
 8004010:	222d      	movs	r2, #45	; 0x2d
 8004012:	2100      	movs	r1, #0
 8004014:	5499      	strb	r1, [r3, r2]
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8004016:	4b5d      	ldr	r3, [pc, #372]	; (800418c <SX1276OnDio0Irq+0x368>)
 8004018:	2200      	movs	r2, #0
 800401a:	871a      	strh	r2, [r3, #56]	; 0x38
                SX1276.Settings.FskPacketHandler.Size = 0;
 800401c:	4b5b      	ldr	r3, [pc, #364]	; (800418c <SX1276OnDio0Irq+0x368>)
 800401e:	2200      	movs	r2, #0
 8004020:	86da      	strh	r2, [r3, #54]	; 0x36
                break;
 8004022:	e10d      	b.n	8004240 <SX1276OnDio0Irq+0x41c>
                    int8_t snr = 0;
 8004024:	1dfb      	adds	r3, r7, #7
 8004026:	2200      	movs	r2, #0
 8004028:	701a      	strb	r2, [r3, #0]
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 800402a:	2140      	movs	r1, #64	; 0x40
 800402c:	2012      	movs	r0, #18
 800402e:	f7ff fd82 	bl	8003b36 <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8004032:	2012      	movs	r0, #18
 8004034:	f7ff fd93 	bl	8003b5e <SX1276Read>
 8004038:	0003      	movs	r3, r0
 800403a:	001a      	movs	r2, r3
 800403c:	1cfb      	adds	r3, r7, #3
 800403e:	701a      	strb	r2, [r3, #0]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8004040:	1cfb      	adds	r3, r7, #3
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	b2db      	uxtb	r3, r3
 8004046:	001a      	movs	r2, r3
 8004048:	2320      	movs	r3, #32
 800404a:	4013      	ands	r3, r2
 800404c:	2b20      	cmp	r3, #32
 800404e:	d122      	bne.n	8004096 <SX1276OnDio0Irq+0x272>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8004050:	2120      	movs	r1, #32
 8004052:	2012      	movs	r0, #18
 8004054:	f7ff fd6f 	bl	8003b36 <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 8004058:	4b4c      	ldr	r3, [pc, #304]	; (800418c <SX1276OnDio0Irq+0x368>)
 800405a:	2252      	movs	r2, #82	; 0x52
 800405c:	5c9b      	ldrb	r3, [r3, r2]
 800405e:	2201      	movs	r2, #1
 8004060:	4053      	eors	r3, r2
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <SX1276OnDio0Irq+0x24a>
                            SX1276.Settings.State = RF_IDLE;
 8004068:	4b48      	ldr	r3, [pc, #288]	; (800418c <SX1276OnDio0Irq+0x368>)
 800406a:	2200      	movs	r2, #0
 800406c:	711a      	strb	r2, [r3, #4]
                        TimerStop( &RxTimeoutTimer );
 800406e:	4b48      	ldr	r3, [pc, #288]	; (8004190 <SX1276OnDio0Irq+0x36c>)
 8004070:	0018      	movs	r0, r3
 8004072:	f005 ffd7 	bl	800a024 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8004076:	4b48      	ldr	r3, [pc, #288]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d100      	bne.n	8004080 <SX1276OnDio0Irq+0x25c>
 800407e:	e0dc      	b.n	800423a <SX1276OnDio0Irq+0x416>
 8004080:	4b45      	ldr	r3, [pc, #276]	; (8004198 <SX1276OnDio0Irq+0x374>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d100      	bne.n	800408c <SX1276OnDio0Irq+0x268>
 800408a:	e0d6      	b.n	800423a <SX1276OnDio0Irq+0x416>
                            RadioEvents->RxError( );
 800408c:	4b42      	ldr	r3, [pc, #264]	; (8004198 <SX1276OnDio0Irq+0x374>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	4798      	blx	r3
                        break;
 8004094:	e0d1      	b.n	800423a <SX1276OnDio0Irq+0x416>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = SX1276Read( REG_LR_PKTSNRVALUE );
 8004096:	2019      	movs	r0, #25
 8004098:	f7ff fd61 	bl	8003b5e <SX1276Read>
 800409c:	0003      	movs	r3, r0
 800409e:	b259      	sxtb	r1, r3
 80040a0:	4b3a      	ldr	r3, [pc, #232]	; (800418c <SX1276OnDio0Irq+0x368>)
 80040a2:	2258      	movs	r2, #88	; 0x58
 80040a4:	5499      	strb	r1, [r3, r2]
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue & 0x80 ) // The SNR sign bit is 1
 80040a6:	4b39      	ldr	r3, [pc, #228]	; (800418c <SX1276OnDio0Irq+0x368>)
 80040a8:	2258      	movs	r2, #88	; 0x58
 80040aa:	569b      	ldrsb	r3, [r3, r2]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	da10      	bge.n	80040d2 <SX1276OnDio0Irq+0x2ae>
                        snr = ( ( ~SX1276.Settings.LoRaPacketHandler.SnrValue + 1 ) & 0xFF ) >> 2;
 80040b0:	4b36      	ldr	r3, [pc, #216]	; (800418c <SX1276OnDio0Irq+0x368>)
 80040b2:	2258      	movs	r2, #88	; 0x58
 80040b4:	569b      	ldrsb	r3, [r3, r2]
 80040b6:	425b      	negs	r3, r3
 80040b8:	109b      	asrs	r3, r3, #2
 80040ba:	b25a      	sxtb	r2, r3
 80040bc:	1dfb      	adds	r3, r7, #7
 80040be:	213f      	movs	r1, #63	; 0x3f
 80040c0:	400a      	ands	r2, r1
 80040c2:	701a      	strb	r2, [r3, #0]
                        snr = -snr;
 80040c4:	1dfb      	adds	r3, r7, #7
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	425b      	negs	r3, r3
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	1dfb      	adds	r3, r7, #7
 80040ce:	701a      	strb	r2, [r3, #0]
 80040d0:	e008      	b.n	80040e4 <SX1276OnDio0Irq+0x2c0>
                        snr = ( SX1276.Settings.LoRaPacketHandler.SnrValue & 0xFF ) >> 2;
 80040d2:	4b2e      	ldr	r3, [pc, #184]	; (800418c <SX1276OnDio0Irq+0x368>)
 80040d4:	2258      	movs	r2, #88	; 0x58
 80040d6:	569b      	ldrsb	r3, [r3, r2]
 80040d8:	109b      	asrs	r3, r3, #2
 80040da:	b25a      	sxtb	r2, r3
 80040dc:	1dfb      	adds	r3, r7, #7
 80040de:	213f      	movs	r1, #63	; 0x3f
 80040e0:	400a      	ands	r2, r1
 80040e2:	701a      	strb	r2, [r3, #0]
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 80040e4:	201a      	movs	r0, #26
 80040e6:	f7ff fd3a 	bl	8003b5e <SX1276Read>
 80040ea:	0003      	movs	r3, r0
 80040ec:	001a      	movs	r2, r3
 80040ee:	1d3b      	adds	r3, r7, #4
 80040f0:	801a      	strh	r2, [r3, #0]
                    if( snr < 0 )
 80040f2:	1dfb      	adds	r3, r7, #7
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	2b7f      	cmp	r3, #127	; 0x7f
 80040f8:	d932      	bls.n	8004160 <SX1276OnDio0Irq+0x33c>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80040fa:	4b24      	ldr	r3, [pc, #144]	; (800418c <SX1276OnDio0Irq+0x368>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	4a29      	ldr	r2, [pc, #164]	; (80041a4 <SX1276OnDio0Irq+0x380>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d916      	bls.n	8004132 <SX1276OnDio0Irq+0x30e>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8004104:	1d3b      	adds	r3, r7, #4
 8004106:	2200      	movs	r2, #0
 8004108:	5e9b      	ldrsh	r3, [r3, r2]
 800410a:	111b      	asrs	r3, r3, #4
 800410c:	b21b      	sxth	r3, r3
 800410e:	b29a      	uxth	r2, r3
 8004110:	1d3b      	adds	r3, r7, #4
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	18d3      	adds	r3, r2, r3
 8004116:	b29a      	uxth	r2, r3
 8004118:	1dfb      	adds	r3, r7, #7
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	b25b      	sxtb	r3, r3
 800411e:	b29b      	uxth	r3, r3
 8004120:	18d3      	adds	r3, r2, r3
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b9d      	subs	r3, #157	; 0x9d
 8004126:	b29b      	uxth	r3, r3
 8004128:	b219      	sxth	r1, r3
 800412a:	4b18      	ldr	r3, [pc, #96]	; (800418c <SX1276OnDio0Irq+0x368>)
 800412c:	225a      	movs	r2, #90	; 0x5a
 800412e:	5299      	strh	r1, [r3, r2]
 8004130:	e04a      	b.n	80041c8 <SX1276OnDio0Irq+0x3a4>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8004132:	1d3b      	adds	r3, r7, #4
 8004134:	2200      	movs	r2, #0
 8004136:	5e9b      	ldrsh	r3, [r3, r2]
 8004138:	111b      	asrs	r3, r3, #4
 800413a:	b21b      	sxth	r3, r3
 800413c:	b29a      	uxth	r2, r3
 800413e:	1d3b      	adds	r3, r7, #4
 8004140:	881b      	ldrh	r3, [r3, #0]
 8004142:	18d3      	adds	r3, r2, r3
 8004144:	b29a      	uxth	r2, r3
 8004146:	1dfb      	adds	r3, r7, #7
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	b25b      	sxtb	r3, r3
 800414c:	b29b      	uxth	r3, r3
 800414e:	18d3      	adds	r3, r2, r3
 8004150:	b29b      	uxth	r3, r3
 8004152:	3ba4      	subs	r3, #164	; 0xa4
 8004154:	b29b      	uxth	r3, r3
 8004156:	b219      	sxth	r1, r3
 8004158:	4b0c      	ldr	r3, [pc, #48]	; (800418c <SX1276OnDio0Irq+0x368>)
 800415a:	225a      	movs	r2, #90	; 0x5a
 800415c:	5299      	strh	r1, [r3, r2]
 800415e:	e033      	b.n	80041c8 <SX1276OnDio0Irq+0x3a4>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8004160:	4b0a      	ldr	r3, [pc, #40]	; (800418c <SX1276OnDio0Irq+0x368>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	4a0f      	ldr	r2, [pc, #60]	; (80041a4 <SX1276OnDio0Irq+0x380>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d91e      	bls.n	80041a8 <SX1276OnDio0Irq+0x384>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 800416a:	1d3b      	adds	r3, r7, #4
 800416c:	2200      	movs	r2, #0
 800416e:	5e9b      	ldrsh	r3, [r3, r2]
 8004170:	111b      	asrs	r3, r3, #4
 8004172:	b21b      	sxth	r3, r3
 8004174:	b29a      	uxth	r2, r3
 8004176:	1d3b      	adds	r3, r7, #4
 8004178:	881b      	ldrh	r3, [r3, #0]
 800417a:	18d3      	adds	r3, r2, r3
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b9d      	subs	r3, #157	; 0x9d
 8004180:	b29b      	uxth	r3, r3
 8004182:	b219      	sxth	r1, r3
 8004184:	4b01      	ldr	r3, [pc, #4]	; (800418c <SX1276OnDio0Irq+0x368>)
 8004186:	225a      	movs	r2, #90	; 0x5a
 8004188:	5299      	strh	r1, [r3, r2]
 800418a:	e01d      	b.n	80041c8 <SX1276OnDio0Irq+0x3a4>
 800418c:	20000580 	.word	0x20000580
 8004190:	200005e0 	.word	0x200005e0
 8004194:	2000056c 	.word	0x2000056c
 8004198:	200000f4 	.word	0x200000f4
 800419c:	200005b6 	.word	0x200005b6
 80041a0:	200000f8 	.word	0x200000f8
 80041a4:	1f4add40 	.word	0x1f4add40
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 80041a8:	1d3b      	adds	r3, r7, #4
 80041aa:	2200      	movs	r2, #0
 80041ac:	5e9b      	ldrsh	r3, [r3, r2]
 80041ae:	111b      	asrs	r3, r3, #4
 80041b0:	b21b      	sxth	r3, r3
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	1d3b      	adds	r3, r7, #4
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	18d3      	adds	r3, r2, r3
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	3ba4      	subs	r3, #164	; 0xa4
 80041be:	b29b      	uxth	r3, r3
 80041c0:	b219      	sxth	r1, r3
 80041c2:	4b31      	ldr	r3, [pc, #196]	; (8004288 <SX1276OnDio0Irq+0x464>)
 80041c4:	225a      	movs	r2, #90	; 0x5a
 80041c6:	5299      	strh	r1, [r3, r2]
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 80041c8:	2013      	movs	r0, #19
 80041ca:	f7ff fcc8 	bl	8003b5e <SX1276Read>
 80041ce:	0003      	movs	r3, r0
 80041d0:	0019      	movs	r1, r3
 80041d2:	4b2d      	ldr	r3, [pc, #180]	; (8004288 <SX1276OnDio0Irq+0x464>)
 80041d4:	225c      	movs	r2, #92	; 0x5c
 80041d6:	5499      	strb	r1, [r3, r2]
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 80041d8:	4b2b      	ldr	r3, [pc, #172]	; (8004288 <SX1276OnDio0Irq+0x464>)
 80041da:	225c      	movs	r2, #92	; 0x5c
 80041dc:	5c9a      	ldrb	r2, [r3, r2]
 80041de:	4b2b      	ldr	r3, [pc, #172]	; (800428c <SX1276OnDio0Irq+0x468>)
 80041e0:	0011      	movs	r1, r2
 80041e2:	0018      	movs	r0, r3
 80041e4:	f7ff fd6e 	bl	8003cc4 <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 80041e8:	4b27      	ldr	r3, [pc, #156]	; (8004288 <SX1276OnDio0Irq+0x464>)
 80041ea:	2252      	movs	r2, #82	; 0x52
 80041ec:	5c9b      	ldrb	r3, [r3, r2]
 80041ee:	2201      	movs	r2, #1
 80041f0:	4053      	eors	r3, r2
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d002      	beq.n	80041fe <SX1276OnDio0Irq+0x3da>
                        SX1276.Settings.State = RF_IDLE;
 80041f8:	4b23      	ldr	r3, [pc, #140]	; (8004288 <SX1276OnDio0Irq+0x464>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutTimer );
 80041fe:	4b24      	ldr	r3, [pc, #144]	; (8004290 <SX1276OnDio0Irq+0x46c>)
 8004200:	0018      	movs	r0, r3
 8004202:	f005 ff0f 	bl	800a024 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8004206:	4b23      	ldr	r3, [pc, #140]	; (8004294 <SX1276OnDio0Irq+0x470>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d017      	beq.n	800423e <SX1276OnDio0Irq+0x41a>
 800420e:	4b21      	ldr	r3, [pc, #132]	; (8004294 <SX1276OnDio0Irq+0x470>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d012      	beq.n	800423e <SX1276OnDio0Irq+0x41a>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8004218:	4b1e      	ldr	r3, [pc, #120]	; (8004294 <SX1276OnDio0Irq+0x470>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689c      	ldr	r4, [r3, #8]
 800421e:	4b1a      	ldr	r3, [pc, #104]	; (8004288 <SX1276OnDio0Irq+0x464>)
 8004220:	225c      	movs	r2, #92	; 0x5c
 8004222:	5c9b      	ldrb	r3, [r3, r2]
 8004224:	b299      	uxth	r1, r3
 8004226:	4b18      	ldr	r3, [pc, #96]	; (8004288 <SX1276OnDio0Irq+0x464>)
 8004228:	225a      	movs	r2, #90	; 0x5a
 800422a:	5e9d      	ldrsh	r5, [r3, r2]
 800422c:	4b16      	ldr	r3, [pc, #88]	; (8004288 <SX1276OnDio0Irq+0x464>)
 800422e:	2258      	movs	r2, #88	; 0x58
 8004230:	569b      	ldrsb	r3, [r3, r2]
 8004232:	4816      	ldr	r0, [pc, #88]	; (800428c <SX1276OnDio0Irq+0x468>)
 8004234:	002a      	movs	r2, r5
 8004236:	47a0      	blx	r4
                break;
 8004238:	e001      	b.n	800423e <SX1276OnDio0Irq+0x41a>
                        break;
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	e01f      	b.n	800427e <SX1276OnDio0Irq+0x45a>
                break;
 800423e:	46c0      	nop			; (mov r8, r8)
            break;
 8004240:	e01d      	b.n	800427e <SX1276OnDio0Irq+0x45a>
            TimerStop( &TxTimeoutTimer );
 8004242:	4b15      	ldr	r3, [pc, #84]	; (8004298 <SX1276OnDio0Irq+0x474>)
 8004244:	0018      	movs	r0, r3
 8004246:	f005 feed 	bl	800a024 <TimerStop>
            switch( SX1276.Settings.Modem )
 800424a:	4b0f      	ldr	r3, [pc, #60]	; (8004288 <SX1276OnDio0Irq+0x464>)
 800424c:	795b      	ldrb	r3, [r3, #5]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d103      	bne.n	800425a <SX1276OnDio0Irq+0x436>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8004252:	2108      	movs	r1, #8
 8004254:	2012      	movs	r0, #18
 8004256:	f7ff fc6e 	bl	8003b36 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 800425a:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <SX1276OnDio0Irq+0x464>)
 800425c:	2200      	movs	r2, #0
 800425e:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8004260:	4b0c      	ldr	r3, [pc, #48]	; (8004294 <SX1276OnDio0Irq+0x470>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d008      	beq.n	800427a <SX1276OnDio0Irq+0x456>
 8004268:	4b0a      	ldr	r3, [pc, #40]	; (8004294 <SX1276OnDio0Irq+0x470>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d003      	beq.n	800427a <SX1276OnDio0Irq+0x456>
                    RadioEvents->TxDone( );
 8004272:	4b08      	ldr	r3, [pc, #32]	; (8004294 <SX1276OnDio0Irq+0x470>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4798      	blx	r3
                break;
 800427a:	46c0      	nop			; (mov r8, r8)
            break;
 800427c:	46c0      	nop			; (mov r8, r8)
    }
}
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	46bd      	mov	sp, r7
 8004282:	b002      	add	sp, #8
 8004284:	bdb0      	pop	{r4, r5, r7, pc}
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	20000580 	.word	0x20000580
 800428c:	200000f8 	.word	0x200000f8
 8004290:	200005e0 	.word	0x200005e0
 8004294:	200000f4 	.word	0x200000f4
 8004298:	20000558 	.word	0x20000558

0800429c <SX1276OnDio1Irq>:

void SX1276OnDio1Irq( void )
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.State )
 80042a0:	4b60      	ldr	r3, [pc, #384]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80042a2:	791b      	ldrb	r3, [r3, #4]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d003      	beq.n	80042b0 <SX1276OnDio1Irq+0x14>
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d100      	bne.n	80042ae <SX1276OnDio1Irq+0x12>
 80042ac:	e078      	b.n	80043a0 <SX1276OnDio1Irq+0x104>
            default:
                break;
            }
            break;
        default:
            break;
 80042ae:	e0b6      	b.n	800441e <SX1276OnDio1Irq+0x182>
            switch( SX1276.Settings.Modem )
 80042b0:	4b5c      	ldr	r3, [pc, #368]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80042b2:	795b      	ldrb	r3, [r3, #5]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <SX1276OnDio1Irq+0x22>
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d053      	beq.n	8004364 <SX1276OnDio1Irq+0xc8>
                break;
 80042bc:	e06f      	b.n	800439e <SX1276OnDio1Irq+0x102>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 80042be:	4b59      	ldr	r3, [pc, #356]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80042c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d118      	bne.n	80042f8 <SX1276OnDio1Irq+0x5c>
 80042c6:	4b57      	ldr	r3, [pc, #348]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80042c8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d114      	bne.n	80042f8 <SX1276OnDio1Irq+0x5c>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80042ce:	4b55      	ldr	r3, [pc, #340]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80042d0:	2222      	movs	r2, #34	; 0x22
 80042d2:	5c9b      	ldrb	r3, [r3, r2]
 80042d4:	2201      	movs	r2, #1
 80042d6:	4053      	eors	r3, r2
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d005      	beq.n	80042ea <SX1276OnDio1Irq+0x4e>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 80042de:	4b52      	ldr	r3, [pc, #328]	; (8004428 <SX1276OnDio1Irq+0x18c>)
 80042e0:	2101      	movs	r1, #1
 80042e2:	0018      	movs	r0, r3
 80042e4:	f7ff fcee 	bl	8003cc4 <SX1276ReadFifo>
 80042e8:	e006      	b.n	80042f8 <SX1276OnDio1Irq+0x5c>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80042ea:	2032      	movs	r0, #50	; 0x32
 80042ec:	f7ff fc37 	bl	8003b5e <SX1276Read>
 80042f0:	0003      	movs	r3, r0
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	4b4b      	ldr	r3, [pc, #300]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80042f6:	86da      	strh	r2, [r3, #54]	; 0x36
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.FifoThresh )
 80042f8:	4b4a      	ldr	r3, [pc, #296]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80042fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042fc:	001a      	movs	r2, r3
 80042fe:	4b49      	ldr	r3, [pc, #292]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004300:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	4a47      	ldr	r2, [pc, #284]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004306:	213a      	movs	r1, #58	; 0x3a
 8004308:	5c52      	ldrb	r2, [r2, r1]
 800430a:	4293      	cmp	r3, r2
 800430c:	dd15      	ble.n	800433a <SX1276OnDio1Irq+0x9e>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh );
 800430e:	4b45      	ldr	r3, [pc, #276]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004310:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004312:	001a      	movs	r2, r3
 8004314:	4b45      	ldr	r3, [pc, #276]	; (800442c <SX1276OnDio1Irq+0x190>)
 8004316:	18d0      	adds	r0, r2, r3
 8004318:	4b42      	ldr	r3, [pc, #264]	; (8004424 <SX1276OnDio1Irq+0x188>)
 800431a:	223a      	movs	r2, #58	; 0x3a
 800431c:	5c9b      	ldrb	r3, [r3, r2]
 800431e:	0019      	movs	r1, r3
 8004320:	f7ff fcd0 	bl	8003cc4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh;
 8004324:	4b3f      	ldr	r3, [pc, #252]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004326:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8004328:	4b3e      	ldr	r3, [pc, #248]	; (8004424 <SX1276OnDio1Irq+0x188>)
 800432a:	213a      	movs	r1, #58	; 0x3a
 800432c:	5c5b      	ldrb	r3, [r3, r1]
 800432e:	b29b      	uxth	r3, r3
 8004330:	18d3      	adds	r3, r2, r3
 8004332:	b29a      	uxth	r2, r3
 8004334:	4b3b      	ldr	r3, [pc, #236]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004336:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 8004338:	e031      	b.n	800439e <SX1276OnDio1Irq+0x102>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800433a:	4b3a      	ldr	r3, [pc, #232]	; (8004424 <SX1276OnDio1Irq+0x188>)
 800433c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800433e:	001a      	movs	r2, r3
 8004340:	4b3a      	ldr	r3, [pc, #232]	; (800442c <SX1276OnDio1Irq+0x190>)
 8004342:	18d0      	adds	r0, r2, r3
 8004344:	4b37      	ldr	r3, [pc, #220]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004346:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004348:	b2da      	uxtb	r2, r3
 800434a:	4b36      	ldr	r3, [pc, #216]	; (8004424 <SX1276OnDio1Irq+0x188>)
 800434c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800434e:	b2db      	uxtb	r3, r3
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	b2db      	uxtb	r3, r3
 8004354:	0019      	movs	r1, r3
 8004356:	f7ff fcb5 	bl	8003cc4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800435a:	4b32      	ldr	r3, [pc, #200]	; (8004424 <SX1276OnDio1Irq+0x188>)
 800435c:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800435e:	4b31      	ldr	r3, [pc, #196]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004360:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 8004362:	e01c      	b.n	800439e <SX1276OnDio1Irq+0x102>
                TimerStop( &RxTimeoutTimer );
 8004364:	4b32      	ldr	r3, [pc, #200]	; (8004430 <SX1276OnDio1Irq+0x194>)
 8004366:	0018      	movs	r0, r3
 8004368:	f005 fe5c 	bl	800a024 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 800436c:	2180      	movs	r1, #128	; 0x80
 800436e:	2012      	movs	r0, #18
 8004370:	f7ff fbe1 	bl	8003b36 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8004374:	4b2b      	ldr	r3, [pc, #172]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004376:	2200      	movs	r2, #0
 8004378:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800437a:	4b2e      	ldr	r3, [pc, #184]	; (8004434 <SX1276OnDio1Irq+0x198>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00c      	beq.n	800439c <SX1276OnDio1Irq+0x100>
 8004382:	4b2c      	ldr	r3, [pc, #176]	; (8004434 <SX1276OnDio1Irq+0x198>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d007      	beq.n	800439c <SX1276OnDio1Irq+0x100>
                    RadioEvents->RxTimeout( );
 800438c:	4b29      	ldr	r3, [pc, #164]	; (8004434 <SX1276OnDio1Irq+0x198>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	4798      	blx	r3
                    PRINTF("rxTimeOut\n\r");
 8004394:	4b28      	ldr	r3, [pc, #160]	; (8004438 <SX1276OnDio1Irq+0x19c>)
 8004396:	0018      	movs	r0, r3
 8004398:	f007 ff1a 	bl	800c1d0 <vcom_Send>
                break;
 800439c:	46c0      	nop			; (mov r8, r8)
            break;
 800439e:	e03e      	b.n	800441e <SX1276OnDio1Irq+0x182>
            switch( SX1276.Settings.Modem )
 80043a0:	4b20      	ldr	r3, [pc, #128]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043a2:	795b      	ldrb	r3, [r3, #5]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d002      	beq.n	80043ae <SX1276OnDio1Irq+0x112>
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d036      	beq.n	800441a <SX1276OnDio1Irq+0x17e>
                break;
 80043ac:	e036      	b.n	800441c <SX1276OnDio1Irq+0x180>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 80043ae:	4b1d      	ldr	r3, [pc, #116]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b2:	001a      	movs	r2, r3
 80043b4:	4b1b      	ldr	r3, [pc, #108]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043b6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	4a1a      	ldr	r2, [pc, #104]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043bc:	213b      	movs	r1, #59	; 0x3b
 80043be:	5c52      	ldrb	r2, [r2, r1]
 80043c0:	4293      	cmp	r3, r2
 80043c2:	dd15      	ble.n	80043f0 <SX1276OnDio1Irq+0x154>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 80043c4:	4b17      	ldr	r3, [pc, #92]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043c6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80043c8:	001a      	movs	r2, r3
 80043ca:	4b18      	ldr	r3, [pc, #96]	; (800442c <SX1276OnDio1Irq+0x190>)
 80043cc:	18d0      	adds	r0, r2, r3
 80043ce:	4b15      	ldr	r3, [pc, #84]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043d0:	223b      	movs	r2, #59	; 0x3b
 80043d2:	5c9b      	ldrb	r3, [r3, r2]
 80043d4:	0019      	movs	r1, r3
 80043d6:	f7ff fc63 	bl	8003ca0 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043dc:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 80043de:	4b11      	ldr	r3, [pc, #68]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043e0:	213b      	movs	r1, #59	; 0x3b
 80043e2:	5c5b      	ldrb	r3, [r3, r1]
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	18d3      	adds	r3, r2, r3
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	4b0e      	ldr	r3, [pc, #56]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043ec:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 80043ee:	e015      	b.n	800441c <SX1276OnDio1Irq+0x180>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80043f0:	4b0c      	ldr	r3, [pc, #48]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043f2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80043f4:	001a      	movs	r2, r3
 80043f6:	4b0d      	ldr	r3, [pc, #52]	; (800442c <SX1276OnDio1Irq+0x190>)
 80043f8:	18d0      	adds	r0, r2, r3
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <SX1276OnDio1Irq+0x188>)
 80043fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	4b08      	ldr	r3, [pc, #32]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004402:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004404:	b2db      	uxtb	r3, r3
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	b2db      	uxtb	r3, r3
 800440a:	0019      	movs	r1, r3
 800440c:	f7ff fc48 	bl	8003ca0 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8004410:	4b04      	ldr	r3, [pc, #16]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004412:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 8004414:	4b03      	ldr	r3, [pc, #12]	; (8004424 <SX1276OnDio1Irq+0x188>)
 8004416:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 8004418:	e000      	b.n	800441c <SX1276OnDio1Irq+0x180>
                break;
 800441a:	46c0      	nop			; (mov r8, r8)
            break;
 800441c:	46c0      	nop			; (mov r8, r8)
    }
}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	20000580 	.word	0x20000580
 8004428:	200005b6 	.word	0x200005b6
 800442c:	200000f8 	.word	0x200000f8
 8004430:	200005e0 	.word	0x200005e0
 8004434:	200000f4 	.word	0x200000f4
 8004438:	0800cfcc 	.word	0x0800cfcc

0800443c <SX1276OnDio2Irq>:

void SX1276OnDio2Irq( void )
{
 800443c:	b590      	push	{r4, r7, lr}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
    uint32_t afcChannel = 0;
 8004442:	2300      	movs	r3, #0
 8004444:	60fb      	str	r3, [r7, #12]
    
    switch( SX1276.Settings.State )
 8004446:	4b58      	ldr	r3, [pc, #352]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 8004448:	791b      	ldrb	r3, [r3, #4]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d003      	beq.n	8004456 <SX1276OnDio2Irq+0x1a>
 800444e:	2b02      	cmp	r3, #2
 8004450:	d100      	bne.n	8004454 <SX1276OnDio2Irq+0x18>
 8004452:	e079      	b.n	8004548 <SX1276OnDio2Irq+0x10c>
            default:
                break;
            }
            break;
        default:
            break;
 8004454:	e0a3      	b.n	800459e <SX1276OnDio2Irq+0x162>
            switch( SX1276.Settings.Modem )
 8004456:	4b54      	ldr	r3, [pc, #336]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 8004458:	795b      	ldrb	r3, [r3, #5]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d002      	beq.n	8004464 <SX1276OnDio2Irq+0x28>
 800445e:	2b01      	cmp	r3, #1
 8004460:	d04e      	beq.n	8004500 <SX1276OnDio2Irq+0xc4>
                break;
 8004462:	e070      	b.n	8004546 <SX1276OnDio2Irq+0x10a>
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8004464:	4b50      	ldr	r3, [pc, #320]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 8004466:	222c      	movs	r2, #44	; 0x2c
 8004468:	2101      	movs	r1, #1
 800446a:	5499      	strb	r1, [r3, r2]
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 800446c:	4b4e      	ldr	r3, [pc, #312]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 800446e:	222c      	movs	r2, #44	; 0x2c
 8004470:	5c9b      	ldrb	r3, [r3, r2]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d164      	bne.n	8004540 <SX1276OnDio2Irq+0x104>
 8004476:	4b4c      	ldr	r3, [pc, #304]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 8004478:	222d      	movs	r2, #45	; 0x2d
 800447a:	5c9b      	ldrb	r3, [r3, r2]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d15f      	bne.n	8004540 <SX1276OnDio2Irq+0x104>
                    TimerStop( &RxTimeoutSyncWord );
 8004480:	4b4a      	ldr	r3, [pc, #296]	; (80045ac <SX1276OnDio2Irq+0x170>)
 8004482:	0018      	movs	r0, r3
 8004484:	f005 fdce 	bl	800a024 <TimerStop>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8004488:	4b47      	ldr	r3, [pc, #284]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 800448a:	222d      	movs	r2, #45	; 0x2d
 800448c:	2101      	movs	r1, #1
 800448e:	5499      	strb	r1, [r3, r2]
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8004490:	2011      	movs	r0, #17
 8004492:	f7ff fb64 	bl	8003b5e <SX1276Read>
 8004496:	0003      	movs	r3, r0
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	b2db      	uxtb	r3, r3
 800449c:	425b      	negs	r3, r3
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	b259      	sxtb	r1, r3
 80044a2:	4b41      	ldr	r3, [pc, #260]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 80044a4:	222e      	movs	r2, #46	; 0x2e
 80044a6:	5499      	strb	r1, [r3, r2]
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80044a8:	201b      	movs	r0, #27
 80044aa:	f7ff fb58 	bl	8003b5e <SX1276Read>
 80044ae:	0003      	movs	r3, r0
 80044b0:	021c      	lsls	r4, r3, #8
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 80044b2:	201c      	movs	r0, #28
 80044b4:	f7ff fb53 	bl	8003b5e <SX1276Read>
 80044b8:	0003      	movs	r3, r0
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80044ba:	4323      	orrs	r3, r4
 80044bc:	60fb      	str	r3, [r7, #12]
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	0a1b      	lsrs	r3, r3, #8
 80044c2:	60bb      	str	r3, [r7, #8]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	021b      	lsls	r3, r3, #8
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	607b      	str	r3, [r7, #4]
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	4a37      	ldr	r2, [pc, #220]	; (80045b0 <SX1276OnDio2Irq+0x174>)
 80044d2:	435a      	muls	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4936      	ldr	r1, [pc, #216]	; (80045b0 <SX1276OnDio2Irq+0x174>)
 80044d8:	434b      	muls	r3, r1
 80044da:	3380      	adds	r3, #128	; 0x80
 80044dc:	0a1b      	lsrs	r3, r3, #8
 80044de:	18d3      	adds	r3, r2, r3
 80044e0:	001a      	movs	r2, r3
 80044e2:	4b31      	ldr	r3, [pc, #196]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 80044e4:	631a      	str	r2, [r3, #48]	; 0x30
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 80044e6:	200c      	movs	r0, #12
 80044e8:	f7ff fb39 	bl	8003b5e <SX1276Read>
 80044ec:	0003      	movs	r3, r0
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2207      	movs	r2, #7
 80044f4:	4013      	ands	r3, r2
 80044f6:	b2d9      	uxtb	r1, r3
 80044f8:	4b2b      	ldr	r3, [pc, #172]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 80044fa:	2234      	movs	r2, #52	; 0x34
 80044fc:	5499      	strb	r1, [r3, r2]
                break;
 80044fe:	e01f      	b.n	8004540 <SX1276OnDio2Irq+0x104>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8004500:	4b29      	ldr	r3, [pc, #164]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 8004502:	224f      	movs	r2, #79	; 0x4f
 8004504:	5c9b      	ldrb	r3, [r3, r2]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d01c      	beq.n	8004544 <SX1276OnDio2Irq+0x108>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 800450a:	2102      	movs	r1, #2
 800450c:	2012      	movs	r0, #18
 800450e:	f7ff fb12 	bl	8003b36 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8004512:	4b28      	ldr	r3, [pc, #160]	; (80045b4 <SX1276OnDio2Irq+0x178>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d014      	beq.n	8004544 <SX1276OnDio2Irq+0x108>
 800451a:	4b26      	ldr	r3, [pc, #152]	; (80045b4 <SX1276OnDio2Irq+0x178>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00f      	beq.n	8004544 <SX1276OnDio2Irq+0x108>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8004524:	4b23      	ldr	r3, [pc, #140]	; (80045b4 <SX1276OnDio2Irq+0x178>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695c      	ldr	r4, [r3, #20]
 800452a:	201c      	movs	r0, #28
 800452c:	f7ff fb17 	bl	8003b5e <SX1276Read>
 8004530:	0003      	movs	r3, r0
 8004532:	001a      	movs	r2, r3
 8004534:	233f      	movs	r3, #63	; 0x3f
 8004536:	4013      	ands	r3, r2
 8004538:	b2db      	uxtb	r3, r3
 800453a:	0018      	movs	r0, r3
 800453c:	47a0      	blx	r4
                break;
 800453e:	e001      	b.n	8004544 <SX1276OnDio2Irq+0x108>
                break;
 8004540:	46c0      	nop			; (mov r8, r8)
 8004542:	e02c      	b.n	800459e <SX1276OnDio2Irq+0x162>
                break;
 8004544:	46c0      	nop			; (mov r8, r8)
            break;
 8004546:	e02a      	b.n	800459e <SX1276OnDio2Irq+0x162>
            switch( SX1276.Settings.Modem )
 8004548:	4b17      	ldr	r3, [pc, #92]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 800454a:	795b      	ldrb	r3, [r3, #5]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d022      	beq.n	8004596 <SX1276OnDio2Irq+0x15a>
 8004550:	2b01      	cmp	r3, #1
 8004552:	d000      	beq.n	8004556 <SX1276OnDio2Irq+0x11a>
                break;
 8004554:	e022      	b.n	800459c <SX1276OnDio2Irq+0x160>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8004556:	4b14      	ldr	r3, [pc, #80]	; (80045a8 <SX1276OnDio2Irq+0x16c>)
 8004558:	224f      	movs	r2, #79	; 0x4f
 800455a:	5c9b      	ldrb	r3, [r3, r2]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d01c      	beq.n	800459a <SX1276OnDio2Irq+0x15e>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004560:	2102      	movs	r1, #2
 8004562:	2012      	movs	r0, #18
 8004564:	f7ff fae7 	bl	8003b36 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8004568:	4b12      	ldr	r3, [pc, #72]	; (80045b4 <SX1276OnDio2Irq+0x178>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d014      	beq.n	800459a <SX1276OnDio2Irq+0x15e>
 8004570:	4b10      	ldr	r3, [pc, #64]	; (80045b4 <SX1276OnDio2Irq+0x178>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00f      	beq.n	800459a <SX1276OnDio2Irq+0x15e>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 800457a:	4b0e      	ldr	r3, [pc, #56]	; (80045b4 <SX1276OnDio2Irq+0x178>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	695c      	ldr	r4, [r3, #20]
 8004580:	201c      	movs	r0, #28
 8004582:	f7ff faec 	bl	8003b5e <SX1276Read>
 8004586:	0003      	movs	r3, r0
 8004588:	001a      	movs	r2, r3
 800458a:	233f      	movs	r3, #63	; 0x3f
 800458c:	4013      	ands	r3, r2
 800458e:	b2db      	uxtb	r3, r3
 8004590:	0018      	movs	r0, r3
 8004592:	47a0      	blx	r4
                break;
 8004594:	e001      	b.n	800459a <SX1276OnDio2Irq+0x15e>
                break;
 8004596:	46c0      	nop			; (mov r8, r8)
 8004598:	e000      	b.n	800459c <SX1276OnDio2Irq+0x160>
                break;
 800459a:	46c0      	nop			; (mov r8, r8)
            break;
 800459c:	46c0      	nop			; (mov r8, r8)
    }
}
 800459e:	46c0      	nop			; (mov r8, r8)
 80045a0:	46bd      	mov	sp, r7
 80045a2:	b005      	add	sp, #20
 80045a4:	bd90      	pop	{r4, r7, pc}
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	20000580 	.word	0x20000580
 80045ac:	2000056c 	.word	0x2000056c
 80045b0:	00003d09 	.word	0x00003d09
 80045b4:	200000f4 	.word	0x200000f4

080045b8 <SX1276OnDio3Irq>:

void SX1276OnDio3Irq( void )
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 80045bc:	4b1d      	ldr	r3, [pc, #116]	; (8004634 <SX1276OnDio3Irq+0x7c>)
 80045be:	795b      	ldrb	r3, [r3, #5]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d031      	beq.n	8004628 <SX1276OnDio3Irq+0x70>
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d000      	beq.n	80045ca <SX1276OnDio3Irq+0x12>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 80045c8:	e031      	b.n	800462e <SX1276OnDio3Irq+0x76>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 80045ca:	2012      	movs	r0, #18
 80045cc:	f7ff fac7 	bl	8003b5e <SX1276Read>
 80045d0:	0003      	movs	r3, r0
 80045d2:	001a      	movs	r2, r3
 80045d4:	2301      	movs	r3, #1
 80045d6:	4013      	ands	r3, r2
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d112      	bne.n	8004602 <SX1276OnDio3Irq+0x4a>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 80045dc:	2105      	movs	r1, #5
 80045de:	2012      	movs	r0, #18
 80045e0:	f7ff faa9 	bl	8003b36 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80045e4:	4b14      	ldr	r3, [pc, #80]	; (8004638 <SX1276OnDio3Irq+0x80>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d01f      	beq.n	800462c <SX1276OnDio3Irq+0x74>
 80045ec:	4b12      	ldr	r3, [pc, #72]	; (8004638 <SX1276OnDio3Irq+0x80>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d01a      	beq.n	800462c <SX1276OnDio3Irq+0x74>
                RadioEvents->CadDone( true );
 80045f6:	4b10      	ldr	r3, [pc, #64]	; (8004638 <SX1276OnDio3Irq+0x80>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	2001      	movs	r0, #1
 80045fe:	4798      	blx	r3
        break;
 8004600:	e014      	b.n	800462c <SX1276OnDio3Irq+0x74>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8004602:	2104      	movs	r1, #4
 8004604:	2012      	movs	r0, #18
 8004606:	f7ff fa96 	bl	8003b36 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800460a:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <SX1276OnDio3Irq+0x80>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00c      	beq.n	800462c <SX1276OnDio3Irq+0x74>
 8004612:	4b09      	ldr	r3, [pc, #36]	; (8004638 <SX1276OnDio3Irq+0x80>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d007      	beq.n	800462c <SX1276OnDio3Irq+0x74>
                RadioEvents->CadDone( false );
 800461c:	4b06      	ldr	r3, [pc, #24]	; (8004638 <SX1276OnDio3Irq+0x80>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	2000      	movs	r0, #0
 8004624:	4798      	blx	r3
        break;
 8004626:	e001      	b.n	800462c <SX1276OnDio3Irq+0x74>
        break;
 8004628:	46c0      	nop			; (mov r8, r8)
 800462a:	e000      	b.n	800462e <SX1276OnDio3Irq+0x76>
        break;
 800462c:	46c0      	nop			; (mov r8, r8)
    }
}
 800462e:	46c0      	nop			; (mov r8, r8)
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	20000580 	.word	0x20000580
 8004638:	200000f4 	.word	0x200000f4

0800463c <SX1276OnDio4Irq>:

void SX1276OnDio4Irq( void )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 8004640:	4b0b      	ldr	r3, [pc, #44]	; (8004670 <SX1276OnDio4Irq+0x34>)
 8004642:	795b      	ldrb	r3, [r3, #5]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <SX1276OnDio4Irq+0x12>
 8004648:	2b01      	cmp	r3, #1
 800464a:	d00a      	beq.n	8004662 <SX1276OnDio4Irq+0x26>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 800464c:	e00c      	b.n	8004668 <SX1276OnDio4Irq+0x2c>
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 800464e:	4b08      	ldr	r3, [pc, #32]	; (8004670 <SX1276OnDio4Irq+0x34>)
 8004650:	222c      	movs	r2, #44	; 0x2c
 8004652:	5c9b      	ldrb	r3, [r3, r2]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d106      	bne.n	8004666 <SX1276OnDio4Irq+0x2a>
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <SX1276OnDio4Irq+0x34>)
 800465a:	222c      	movs	r2, #44	; 0x2c
 800465c:	2101      	movs	r1, #1
 800465e:	5499      	strb	r1, [r3, r2]
        break;
 8004660:	e001      	b.n	8004666 <SX1276OnDio4Irq+0x2a>
        break;
 8004662:	46c0      	nop			; (mov r8, r8)
 8004664:	e000      	b.n	8004668 <SX1276OnDio4Irq+0x2c>
        break;
 8004666:	46c0      	nop			; (mov r8, r8)
    }
}
 8004668:	46c0      	nop			; (mov r8, r8)
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	46c0      	nop			; (mov r8, r8)
 8004670:	20000580 	.word	0x20000580

08004674 <SX1276IoInit>:
  SX1276SetMaxPayloadLength
};


void SX1276IoInit( void )
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 800467a:	1d3b      	adds	r3, r7, #4
 800467c:	0018      	movs	r0, r3
 800467e:	2314      	movs	r3, #20
 8004680:	001a      	movs	r2, r3
 8004682:	2100      	movs	r1, #0
 8004684:	f007 ff19 	bl	800c4ba <memset>
  
  initStruct.Mode =GPIO_MODE_IT_RISING;
 8004688:	1d3b      	adds	r3, r7, #4
 800468a:	4a19      	ldr	r2, [pc, #100]	; (80046f0 <SX1276IoInit+0x7c>)
 800468c:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLUP;
 800468e:	1d3b      	adds	r3, r7, #4
 8004690:	2201      	movs	r2, #1
 8004692:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8004694:	1d3b      	adds	r3, r7, #4
 8004696:	2203      	movs	r2, #3
 8004698:	60da      	str	r2, [r3, #12]

  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 800469a:	1d3b      	adds	r3, r7, #4
 800469c:	4815      	ldr	r0, [pc, #84]	; (80046f4 <SX1276IoInit+0x80>)
 800469e:	001a      	movs	r2, r3
 80046a0:	2110      	movs	r1, #16
 80046a2:	f006 f823 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 80046a6:	1d3b      	adds	r3, r7, #4
 80046a8:	4812      	ldr	r0, [pc, #72]	; (80046f4 <SX1276IoInit+0x80>)
 80046aa:	001a      	movs	r2, r3
 80046ac:	2102      	movs	r1, #2
 80046ae:	f006 f81d 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 80046b2:	1d3b      	adds	r3, r7, #4
 80046b4:	480f      	ldr	r0, [pc, #60]	; (80046f4 <SX1276IoInit+0x80>)
 80046b6:	001a      	movs	r2, r3
 80046b8:	2101      	movs	r1, #1
 80046ba:	f006 f817 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 80046be:	1d3a      	adds	r2, r7, #4
 80046c0:	2380      	movs	r3, #128	; 0x80
 80046c2:	019b      	lsls	r3, r3, #6
 80046c4:	480c      	ldr	r0, [pc, #48]	; (80046f8 <SX1276IoInit+0x84>)
 80046c6:	0019      	movs	r1, r3
 80046c8:	f006 f810 	bl	800a6ec <HW_GPIO_Init>
  
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80046cc:	1d3b      	adds	r3, r7, #4
 80046ce:	2201      	movs	r2, #1
 80046d0:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_NOPULL;  
 80046d2:	1d3b      	adds	r3, r7, #4
 80046d4:	2200      	movs	r2, #0
 80046d6:	609a      	str	r2, [r3, #8]
  HW_GPIO_Init( RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, &initStruct );
 80046d8:	1d3a      	adds	r2, r7, #4
 80046da:	2380      	movs	r3, #128	; 0x80
 80046dc:	0159      	lsls	r1, r3, #5
 80046de:	23a0      	movs	r3, #160	; 0xa0
 80046e0:	05db      	lsls	r3, r3, #23
 80046e2:	0018      	movs	r0, r3
 80046e4:	f006 f802 	bl	800a6ec <HW_GPIO_Init>
}
 80046e8:	46c0      	nop			; (mov r8, r8)
 80046ea:	46bd      	mov	sp, r7
 80046ec:	b006      	add	sp, #24
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	10110000 	.word	0x10110000
 80046f4:	50000400 	.word	0x50000400
 80046f8:	50000800 	.word	0x50000800

080046fc <SX1276IoIrqInit>:

void SX1276IoIrqInit( DioIrqHandler **irqHandlers )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4811      	ldr	r0, [pc, #68]	; (8004750 <SX1276IoIrqInit+0x54>)
 800470a:	2200      	movs	r2, #0
 800470c:	2110      	movs	r1, #16
 800470e:	f006 f861 	bl	800a7d4 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3304      	adds	r3, #4
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	480d      	ldr	r0, [pc, #52]	; (8004750 <SX1276IoIrqInit+0x54>)
 800471a:	2200      	movs	r2, #0
 800471c:	2102      	movs	r1, #2
 800471e:	f006 f859 	bl	800a7d4 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	3308      	adds	r3, #8
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4809      	ldr	r0, [pc, #36]	; (8004750 <SX1276IoIrqInit+0x54>)
 800472a:	2200      	movs	r2, #0
 800472c:	2101      	movs	r1, #1
 800472e:	f006 f851 	bl	800a7d4 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	330c      	adds	r3, #12
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	2380      	movs	r3, #128	; 0x80
 800473a:	0199      	lsls	r1, r3, #6
 800473c:	4805      	ldr	r0, [pc, #20]	; (8004754 <SX1276IoIrqInit+0x58>)
 800473e:	0013      	movs	r3, r2
 8004740:	2200      	movs	r2, #0
 8004742:	f006 f847 	bl	800a7d4 <HW_GPIO_SetIrq>
}
 8004746:	46c0      	nop			; (mov r8, r8)
 8004748:	46bd      	mov	sp, r7
 800474a:	b002      	add	sp, #8
 800474c:	bd80      	pop	{r7, pc}
 800474e:	46c0      	nop			; (mov r8, r8)
 8004750:	50000400 	.word	0x50000400
 8004754:	50000800 	.word	0x50000800

08004758 <SX1276IoDeInit>:


void SX1276IoDeInit( void )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 800475e:	1d3b      	adds	r3, r7, #4
 8004760:	0018      	movs	r0, r3
 8004762:	2314      	movs	r3, #20
 8004764:	001a      	movs	r2, r3
 8004766:	2100      	movs	r1, #0
 8004768:	f007 fea7 	bl	800c4ba <memset>

  initStruct.Mode = GPIO_MODE_IT_RISING ; //GPIO_MODE_ANALOG;
 800476c:	1d3b      	adds	r3, r7, #4
 800476e:	4a11      	ldr	r2, [pc, #68]	; (80047b4 <SX1276IoDeInit+0x5c>)
 8004770:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLDOWN;
 8004772:	1d3b      	adds	r3, r7, #4
 8004774:	2202      	movs	r2, #2
 8004776:	609a      	str	r2, [r3, #8]
  
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8004778:	1d3b      	adds	r3, r7, #4
 800477a:	480f      	ldr	r0, [pc, #60]	; (80047b8 <SX1276IoDeInit+0x60>)
 800477c:	001a      	movs	r2, r3
 800477e:	2110      	movs	r1, #16
 8004780:	f005 ffb4 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8004784:	1d3b      	adds	r3, r7, #4
 8004786:	480c      	ldr	r0, [pc, #48]	; (80047b8 <SX1276IoDeInit+0x60>)
 8004788:	001a      	movs	r2, r3
 800478a:	2102      	movs	r1, #2
 800478c:	f005 ffae 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8004790:	1d3b      	adds	r3, r7, #4
 8004792:	4809      	ldr	r0, [pc, #36]	; (80047b8 <SX1276IoDeInit+0x60>)
 8004794:	001a      	movs	r2, r3
 8004796:	2101      	movs	r1, #1
 8004798:	f005 ffa8 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 800479c:	1d3a      	adds	r2, r7, #4
 800479e:	2380      	movs	r3, #128	; 0x80
 80047a0:	019b      	lsls	r3, r3, #6
 80047a2:	4806      	ldr	r0, [pc, #24]	; (80047bc <SX1276IoDeInit+0x64>)
 80047a4:	0019      	movs	r1, r3
 80047a6:	f005 ffa1 	bl	800a6ec <HW_GPIO_Init>
}
 80047aa:	46c0      	nop			; (mov r8, r8)
 80047ac:	46bd      	mov	sp, r7
 80047ae:	b006      	add	sp, #24
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	10110000 	.word	0x10110000
 80047b8:	50000400 	.word	0x50000400
 80047bc:	50000800 	.word	0x50000800

080047c0 <SX1276SetRfTxPower>:

void SX1276SetRfTxPower( int8_t power )
{
 80047c0:	b590      	push	{r4, r7, lr}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	0002      	movs	r2, r0
 80047c8:	1dfb      	adds	r3, r7, #7
 80047ca:	701a      	strb	r2, [r3, #0]
    uint8_t paConfig = 0;
 80047cc:	230f      	movs	r3, #15
 80047ce:	18fb      	adds	r3, r7, r3
 80047d0:	2200      	movs	r2, #0
 80047d2:	701a      	strb	r2, [r3, #0]
    uint8_t paDac = 0;
 80047d4:	230e      	movs	r3, #14
 80047d6:	18fb      	adds	r3, r7, r3
 80047d8:	2200      	movs	r2, #0
 80047da:	701a      	strb	r2, [r3, #0]

    paConfig = SX1276Read( REG_PACONFIG );
 80047dc:	230f      	movs	r3, #15
 80047de:	18fc      	adds	r4, r7, r3
 80047e0:	2009      	movs	r0, #9
 80047e2:	f7ff f9bc 	bl	8003b5e <SX1276Read>
 80047e6:	0003      	movs	r3, r0
 80047e8:	7023      	strb	r3, [r4, #0]
    paDac = SX1276Read( REG_PADAC );
 80047ea:	230e      	movs	r3, #14
 80047ec:	18fc      	adds	r4, r7, r3
 80047ee:	204d      	movs	r0, #77	; 0x4d
 80047f0:	f7ff f9b5 	bl	8003b5e <SX1276Read>
 80047f4:	0003      	movs	r3, r0
 80047f6:	7023      	strb	r3, [r4, #0]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1276GetPaSelect( SX1276.Settings.Channel );
 80047f8:	230f      	movs	r3, #15
 80047fa:	18fb      	adds	r3, r7, r3
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	b25b      	sxtb	r3, r3
 8004800:	227f      	movs	r2, #127	; 0x7f
 8004802:	4013      	ands	r3, r2
 8004804:	b25c      	sxtb	r4, r3
 8004806:	4b5e      	ldr	r3, [pc, #376]	; (8004980 <SX1276SetRfTxPower+0x1c0>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	0018      	movs	r0, r3
 800480c:	f000 f8ba 	bl	8004984 <SX1276GetPaSelect>
 8004810:	0003      	movs	r3, r0
 8004812:	b25b      	sxtb	r3, r3
 8004814:	4323      	orrs	r3, r4
 8004816:	b25a      	sxtb	r2, r3
 8004818:	230f      	movs	r3, #15
 800481a:	18fb      	adds	r3, r7, r3
 800481c:	701a      	strb	r2, [r3, #0]
    paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800481e:	230f      	movs	r3, #15
 8004820:	18fb      	adds	r3, r7, r3
 8004822:	220f      	movs	r2, #15
 8004824:	18ba      	adds	r2, r7, r2
 8004826:	7812      	ldrb	r2, [r2, #0]
 8004828:	2170      	movs	r1, #112	; 0x70
 800482a:	430a      	orrs	r2, r1
 800482c:	701a      	strb	r2, [r3, #0]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 800482e:	230f      	movs	r3, #15
 8004830:	18fb      	adds	r3, r7, r3
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	b25b      	sxtb	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	da6b      	bge.n	8004912 <SX1276SetRfTxPower+0x152>
    {
        if( power > 17 )
 800483a:	1dfb      	adds	r3, r7, #7
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	b25b      	sxtb	r3, r3
 8004840:	2b11      	cmp	r3, #17
 8004842:	dd08      	ble.n	8004856 <SX1276SetRfTxPower+0x96>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8004844:	230e      	movs	r3, #14
 8004846:	18fb      	adds	r3, r7, r3
 8004848:	220e      	movs	r2, #14
 800484a:	18ba      	adds	r2, r7, r2
 800484c:	7812      	ldrb	r2, [r2, #0]
 800484e:	2107      	movs	r1, #7
 8004850:	430a      	orrs	r2, r1
 8004852:	701a      	strb	r2, [r3, #0]
 8004854:	e00c      	b.n	8004870 <SX1276SetRfTxPower+0xb0>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8004856:	230e      	movs	r3, #14
 8004858:	18fb      	adds	r3, r7, r3
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	b25b      	sxtb	r3, r3
 800485e:	2207      	movs	r2, #7
 8004860:	4393      	bics	r3, r2
 8004862:	b25b      	sxtb	r3, r3
 8004864:	2204      	movs	r2, #4
 8004866:	4313      	orrs	r3, r2
 8004868:	b25a      	sxtb	r2, r3
 800486a:	230e      	movs	r3, #14
 800486c:	18fb      	adds	r3, r7, r3
 800486e:	701a      	strb	r2, [r3, #0]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8004870:	230e      	movs	r3, #14
 8004872:	18fb      	adds	r3, r7, r3
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	2207      	movs	r2, #7
 8004878:	4013      	ands	r3, r2
 800487a:	2b07      	cmp	r3, #7
 800487c:	d124      	bne.n	80048c8 <SX1276SetRfTxPower+0x108>
        {
            if( power < 5 )
 800487e:	1dfb      	adds	r3, r7, #7
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	b25b      	sxtb	r3, r3
 8004884:	2b04      	cmp	r3, #4
 8004886:	dc02      	bgt.n	800488e <SX1276SetRfTxPower+0xce>
            {
                power = 5;
 8004888:	1dfb      	adds	r3, r7, #7
 800488a:	2205      	movs	r2, #5
 800488c:	701a      	strb	r2, [r3, #0]
            }
            if( power > 20 )
 800488e:	1dfb      	adds	r3, r7, #7
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	b25b      	sxtb	r3, r3
 8004894:	2b14      	cmp	r3, #20
 8004896:	dd02      	ble.n	800489e <SX1276SetRfTxPower+0xde>
            {
                power = 20;
 8004898:	1dfb      	adds	r3, r7, #7
 800489a:	2214      	movs	r2, #20
 800489c:	701a      	strb	r2, [r3, #0]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800489e:	230f      	movs	r3, #15
 80048a0:	18fb      	adds	r3, r7, r3
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	b25b      	sxtb	r3, r3
 80048a6:	220f      	movs	r2, #15
 80048a8:	4393      	bics	r3, r2
 80048aa:	b25a      	sxtb	r2, r3
 80048ac:	1dfb      	adds	r3, r7, #7
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	3b05      	subs	r3, #5
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	b25b      	sxtb	r3, r3
 80048b6:	210f      	movs	r1, #15
 80048b8:	400b      	ands	r3, r1
 80048ba:	b25b      	sxtb	r3, r3
 80048bc:	4313      	orrs	r3, r2
 80048be:	b25a      	sxtb	r2, r3
 80048c0:	230f      	movs	r3, #15
 80048c2:	18fb      	adds	r3, r7, r3
 80048c4:	701a      	strb	r2, [r3, #0]
 80048c6:	e048      	b.n	800495a <SX1276SetRfTxPower+0x19a>
        }
        else
        {
            if( power < 2 )
 80048c8:	1dfb      	adds	r3, r7, #7
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	b25b      	sxtb	r3, r3
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	dc02      	bgt.n	80048d8 <SX1276SetRfTxPower+0x118>
            {
                power = 2;
 80048d2:	1dfb      	adds	r3, r7, #7
 80048d4:	2202      	movs	r2, #2
 80048d6:	701a      	strb	r2, [r3, #0]
            }
            if( power > 17 )
 80048d8:	1dfb      	adds	r3, r7, #7
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	b25b      	sxtb	r3, r3
 80048de:	2b11      	cmp	r3, #17
 80048e0:	dd02      	ble.n	80048e8 <SX1276SetRfTxPower+0x128>
            {
                power = 17;
 80048e2:	1dfb      	adds	r3, r7, #7
 80048e4:	2211      	movs	r2, #17
 80048e6:	701a      	strb	r2, [r3, #0]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 80048e8:	230f      	movs	r3, #15
 80048ea:	18fb      	adds	r3, r7, r3
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	b25b      	sxtb	r3, r3
 80048f0:	220f      	movs	r2, #15
 80048f2:	4393      	bics	r3, r2
 80048f4:	b25a      	sxtb	r2, r3
 80048f6:	1dfb      	adds	r3, r7, #7
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	3b02      	subs	r3, #2
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	b25b      	sxtb	r3, r3
 8004900:	210f      	movs	r1, #15
 8004902:	400b      	ands	r3, r1
 8004904:	b25b      	sxtb	r3, r3
 8004906:	4313      	orrs	r3, r2
 8004908:	b25a      	sxtb	r2, r3
 800490a:	230f      	movs	r3, #15
 800490c:	18fb      	adds	r3, r7, r3
 800490e:	701a      	strb	r2, [r3, #0]
 8004910:	e023      	b.n	800495a <SX1276SetRfTxPower+0x19a>
        }
    }
    else
    {
        if( power < -1 )
 8004912:	1dfb      	adds	r3, r7, #7
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	b25b      	sxtb	r3, r3
 8004918:	3301      	adds	r3, #1
 800491a:	da02      	bge.n	8004922 <SX1276SetRfTxPower+0x162>
        {
            power = -1;
 800491c:	1dfb      	adds	r3, r7, #7
 800491e:	22ff      	movs	r2, #255	; 0xff
 8004920:	701a      	strb	r2, [r3, #0]
        }
        if( power > 14 )
 8004922:	1dfb      	adds	r3, r7, #7
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	b25b      	sxtb	r3, r3
 8004928:	2b0e      	cmp	r3, #14
 800492a:	dd02      	ble.n	8004932 <SX1276SetRfTxPower+0x172>
        {
            power = 14;
 800492c:	1dfb      	adds	r3, r7, #7
 800492e:	220e      	movs	r2, #14
 8004930:	701a      	strb	r2, [r3, #0]
        }
        paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 8004932:	230f      	movs	r3, #15
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	b25b      	sxtb	r3, r3
 800493a:	220f      	movs	r2, #15
 800493c:	4393      	bics	r3, r2
 800493e:	b25a      	sxtb	r2, r3
 8004940:	1dfb      	adds	r3, r7, #7
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	3301      	adds	r3, #1
 8004946:	b2db      	uxtb	r3, r3
 8004948:	b25b      	sxtb	r3, r3
 800494a:	210f      	movs	r1, #15
 800494c:	400b      	ands	r3, r1
 800494e:	b25b      	sxtb	r3, r3
 8004950:	4313      	orrs	r3, r2
 8004952:	b25a      	sxtb	r2, r3
 8004954:	230f      	movs	r3, #15
 8004956:	18fb      	adds	r3, r7, r3
 8004958:	701a      	strb	r2, [r3, #0]
    }
    SX1276Write( REG_PACONFIG, paConfig );
 800495a:	230f      	movs	r3, #15
 800495c:	18fb      	adds	r3, r7, r3
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	0019      	movs	r1, r3
 8004962:	2009      	movs	r0, #9
 8004964:	f7ff f8e7 	bl	8003b36 <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 8004968:	230e      	movs	r3, #14
 800496a:	18fb      	adds	r3, r7, r3
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	0019      	movs	r1, r3
 8004970:	204d      	movs	r0, #77	; 0x4d
 8004972:	f7ff f8e0 	bl	8003b36 <SX1276Write>
}
 8004976:	46c0      	nop			; (mov r8, r8)
 8004978:	46bd      	mov	sp, r7
 800497a:	b005      	add	sp, #20
 800497c:	bd90      	pop	{r4, r7, pc}
 800497e:	46c0      	nop			; (mov r8, r8)
 8004980:	20000580 	.word	0x20000580

08004984 <SX1276GetPaSelect>:
uint8_t SX1276GetPaSelect( uint32_t channel )
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_RFO;
 800498c:	2300      	movs	r3, #0
}
 800498e:	0018      	movs	r0, r3
 8004990:	46bd      	mov	sp, r7
 8004992:	b002      	add	sp, #8
 8004994:	bd80      	pop	{r7, pc}
	...

08004998 <SX1276SetAntSwLowPower>:



void SX1276SetAntSwLowPower( bool status )
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	0002      	movs	r2, r0
 80049a0:	1dfb      	adds	r3, r7, #7
 80049a2:	701a      	strb	r2, [r3, #0]
  if( RadioIsActive != status )
 80049a4:	4b1b      	ldr	r3, [pc, #108]	; (8004a14 <SX1276SetAntSwLowPower+0x7c>)
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	1dfa      	adds	r2, r7, #7
 80049aa:	7812      	ldrb	r2, [r2, #0]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d02d      	beq.n	8004a0c <SX1276SetAntSwLowPower+0x74>
  {
    RadioIsActive = status;
 80049b0:	4b18      	ldr	r3, [pc, #96]	; (8004a14 <SX1276SetAntSwLowPower+0x7c>)
 80049b2:	1dfa      	adds	r2, r7, #7
 80049b4:	7812      	ldrb	r2, [r2, #0]
 80049b6:	701a      	strb	r2, [r3, #0]
    
    if( status == false )
 80049b8:	1dfb      	adds	r3, r7, #7
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	2201      	movs	r2, #1
 80049be:	4053      	eors	r3, r2
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d011      	beq.n	80049ea <SX1276SetAntSwLowPower+0x52>
    {
      TimerStop( &TcxoStopTimer );
 80049c6:	4b14      	ldr	r3, [pc, #80]	; (8004a18 <SX1276SetAntSwLowPower+0x80>)
 80049c8:	0018      	movs	r0, r3
 80049ca:	f005 fb2b 	bl	800a024 <TimerStop>
      
      MLM_TCXO_ON();  //TCXO ON
 80049ce:	2380      	movs	r3, #128	; 0x80
 80049d0:	0159      	lsls	r1, r3, #5
 80049d2:	23a0      	movs	r3, #160	; 0xa0
 80049d4:	05db      	lsls	r3, r3, #23
 80049d6:	2201      	movs	r2, #1
 80049d8:	0018      	movs	r0, r3
 80049da:	f005 ff53 	bl	800a884 <HW_GPIO_Write>
      
      DelayMs( BOARD_WAKEUP_TIME ); //start up time of TCXO
 80049de:	2003      	movs	r0, #3
 80049e0:	f005 f99e 	bl	8009d20 <DelayMs>
      
      SX1276AntSwInit( );
 80049e4:	f000 f81c 	bl	8004a20 <SX1276AntSwInit>
      TimerSetValue( &TcxoStopTimer, TCXO_OFF_DELAY);
      
      TimerStart( &TcxoStopTimer );
    }
  }
}
 80049e8:	e010      	b.n	8004a0c <SX1276SetAntSwLowPower+0x74>
      SX1276AntSwDeInit( );
 80049ea:	f000 f859 	bl	8004aa0 <SX1276AntSwDeInit>
      TimerInit( &TcxoStopTimer, OnTcxoStopTimerEvent );
 80049ee:	4a0b      	ldr	r2, [pc, #44]	; (8004a1c <SX1276SetAntSwLowPower+0x84>)
 80049f0:	4b09      	ldr	r3, [pc, #36]	; (8004a18 <SX1276SetAntSwLowPower+0x80>)
 80049f2:	0011      	movs	r1, r2
 80049f4:	0018      	movs	r0, r3
 80049f6:	f005 f9e7 	bl	8009dc8 <TimerInit>
      TimerSetValue( &TcxoStopTimer, TCXO_OFF_DELAY);
 80049fa:	4b07      	ldr	r3, [pc, #28]	; (8004a18 <SX1276SetAntSwLowPower+0x80>)
 80049fc:	2102      	movs	r1, #2
 80049fe:	0018      	movs	r0, r3
 8004a00:	f005 fba4 	bl	800a14c <TimerSetValue>
      TimerStart( &TcxoStopTimer );
 8004a04:	4b04      	ldr	r3, [pc, #16]	; (8004a18 <SX1276SetAntSwLowPower+0x80>)
 8004a06:	0018      	movs	r0, r3
 8004a08:	f005 f9f6 	bl	8009df8 <TimerStart>
}
 8004a0c:	46c0      	nop			; (mov r8, r8)
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	b002      	add	sp, #8
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	2000020c 	.word	0x2000020c
 8004a18:	200001f8 	.word	0x200001f8
 8004a1c:	08004b99 	.word	0x08004b99

08004a20 <SX1276AntSwInit>:

static void SX1276AntSwInit( void )
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8004a26:	1d3b      	adds	r3, r7, #4
 8004a28:	0018      	movs	r0, r3
 8004a2a:	2314      	movs	r3, #20
 8004a2c:	001a      	movs	r2, r3
 8004a2e:	2100      	movs	r1, #0
 8004a30:	f007 fd43 	bl	800c4ba <memset>

  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8004a34:	1d3b      	adds	r3, r7, #4
 8004a36:	2201      	movs	r2, #1
 8004a38:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_NOPULL; //GPIO_PULLUP;
 8004a3a:	1d3b      	adds	r3, r7, #4
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8004a40:	1d3b      	adds	r3, r7, #4
 8004a42:	2203      	movs	r2, #3
 8004a44:	60da      	str	r2, [r3, #12]
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, &initStruct  ); 
 8004a46:	1d3a      	adds	r2, r7, #4
 8004a48:	23a0      	movs	r3, #160	; 0xa0
 8004a4a:	05db      	lsls	r3, r3, #23
 8004a4c:	2102      	movs	r1, #2
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f005 fe4c 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 0);
 8004a54:	23a0      	movs	r3, #160	; 0xa0
 8004a56:	05db      	lsls	r3, r3, #23
 8004a58:	2200      	movs	r2, #0
 8004a5a:	2102      	movs	r1, #2
 8004a5c:	0018      	movs	r0, r3
 8004a5e:	f005 ff11 	bl	800a884 <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, &initStruct  ); 
 8004a62:	1d3b      	adds	r3, r7, #4
 8004a64:	480d      	ldr	r0, [pc, #52]	; (8004a9c <SX1276AntSwInit+0x7c>)
 8004a66:	001a      	movs	r2, r3
 8004a68:	2102      	movs	r1, #2
 8004a6a:	f005 fe3f 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 0);
 8004a6e:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <SX1276AntSwInit+0x7c>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	2102      	movs	r1, #2
 8004a74:	0018      	movs	r0, r3
 8004a76:	f005 ff05 	bl	800a884 <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, &initStruct  ); 
 8004a7a:	1d3b      	adds	r3, r7, #4
 8004a7c:	4807      	ldr	r0, [pc, #28]	; (8004a9c <SX1276AntSwInit+0x7c>)
 8004a7e:	001a      	movs	r2, r3
 8004a80:	2104      	movs	r1, #4
 8004a82:	f005 fe33 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 0);
 8004a86:	4b05      	ldr	r3, [pc, #20]	; (8004a9c <SX1276AntSwInit+0x7c>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2104      	movs	r1, #4
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	f005 fef9 	bl	800a884 <HW_GPIO_Write>
}
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	46bd      	mov	sp, r7
 8004a96:	b006      	add	sp, #24
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	50000800 	.word	0x50000800

08004aa0 <SX1276AntSwDeInit>:

static void SX1276AntSwDeInit( void )
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b086      	sub	sp, #24
 8004aa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8004aa6:	1d3b      	adds	r3, r7, #4
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	2314      	movs	r3, #20
 8004aac:	001a      	movs	r2, r3
 8004aae:	2100      	movs	r1, #0
 8004ab0:	f007 fd03 	bl	800c4ba <memset>

  initStruct.Mode = GPIO_MODE_ANALOG ;
 8004ab4:	1d3b      	adds	r3, r7, #4
 8004ab6:	2203      	movs	r2, #3
 8004ab8:	605a      	str	r2, [r3, #4]
  
  initStruct.Pull = GPIO_NOPULL;
 8004aba:	1d3b      	adds	r3, r7, #4
 8004abc:	2200      	movs	r2, #0
 8004abe:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8004ac0:	1d3b      	adds	r3, r7, #4
 8004ac2:	2203      	movs	r2, #3
 8004ac4:	60da      	str	r2, [r3, #12]

  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, &initStruct  ); 
 8004ac6:	1d3a      	adds	r2, r7, #4
 8004ac8:	23a0      	movs	r3, #160	; 0xa0
 8004aca:	05db      	lsls	r3, r3, #23
 8004acc:	2102      	movs	r1, #2
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f005 fe0c 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 0);
 8004ad4:	23a0      	movs	r3, #160	; 0xa0
 8004ad6:	05db      	lsls	r3, r3, #23
 8004ad8:	2200      	movs	r2, #0
 8004ada:	2102      	movs	r1, #2
 8004adc:	0018      	movs	r0, r3
 8004ade:	f005 fed1 	bl	800a884 <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, &initStruct  ); 
 8004ae2:	1d3b      	adds	r3, r7, #4
 8004ae4:	480d      	ldr	r0, [pc, #52]	; (8004b1c <SX1276AntSwDeInit+0x7c>)
 8004ae6:	001a      	movs	r2, r3
 8004ae8:	2102      	movs	r1, #2
 8004aea:	f005 fdff 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 0);
 8004aee:	4b0b      	ldr	r3, [pc, #44]	; (8004b1c <SX1276AntSwDeInit+0x7c>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	2102      	movs	r1, #2
 8004af4:	0018      	movs	r0, r3
 8004af6:	f005 fec5 	bl	800a884 <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, &initStruct  ); 
 8004afa:	1d3b      	adds	r3, r7, #4
 8004afc:	4807      	ldr	r0, [pc, #28]	; (8004b1c <SX1276AntSwDeInit+0x7c>)
 8004afe:	001a      	movs	r2, r3
 8004b00:	2104      	movs	r1, #4
 8004b02:	f005 fdf3 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 0);
 8004b06:	4b05      	ldr	r3, [pc, #20]	; (8004b1c <SX1276AntSwDeInit+0x7c>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	2104      	movs	r1, #4
 8004b0c:	0018      	movs	r0, r3
 8004b0e:	f005 feb9 	bl	800a884 <HW_GPIO_Write>
}
 8004b12:	46c0      	nop			; (mov r8, r8)
 8004b14:	46bd      	mov	sp, r7
 8004b16:	b006      	add	sp, #24
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	50000800 	.word	0x50000800

08004b20 <SX1276SetAntSw>:

void SX1276SetAntSw( uint8_t opMode )
{
 8004b20:	b590      	push	{r4, r7, lr}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	0002      	movs	r2, r0
 8004b28:	1dfb      	adds	r3, r7, #7
 8004b2a:	701a      	strb	r2, [r3, #0]
 uint8_t paConfig =  SX1276Read( REG_PACONFIG );
 8004b2c:	230f      	movs	r3, #15
 8004b2e:	18fc      	adds	r4, r7, r3
 8004b30:	2009      	movs	r0, #9
 8004b32:	f7ff f814 	bl	8003b5e <SX1276Read>
 8004b36:	0003      	movs	r3, r0
 8004b38:	7023      	strb	r3, [r4, #0]
      switch( opMode )
 8004b3a:	1dfb      	adds	r3, r7, #7
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	2b03      	cmp	r3, #3
 8004b40:	d116      	bne.n	8004b70 <SX1276SetAntSw+0x50>
    {
    case RFLR_OPMODE_TRANSMITTER:
      if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8004b42:	230f      	movs	r3, #15
 8004b44:	18fb      	adds	r3, r7, r3
 8004b46:	781b      	ldrb	r3, [r3, #0]
 8004b48:	b25b      	sxtb	r3, r3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	da06      	bge.n	8004b5c <SX1276SetAntSw+0x3c>
      {
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 1 );
 8004b4e:	4b10      	ldr	r3, [pc, #64]	; (8004b90 <SX1276SetAntSw+0x70>)
 8004b50:	2201      	movs	r2, #1
 8004b52:	2102      	movs	r1, #2
 8004b54:	0018      	movs	r0, r3
 8004b56:	f005 fe95 	bl	800a884 <HW_GPIO_Write>
 8004b5a:	e005      	b.n	8004b68 <SX1276SetAntSw+0x48>
      }
      else
      {
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 1 );
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	; (8004b90 <SX1276SetAntSw+0x70>)
 8004b5e:	2201      	movs	r2, #1
 8004b60:	2104      	movs	r1, #4
 8004b62:	0018      	movs	r0, r3
 8004b64:	f005 fe8e 	bl	800a884 <HW_GPIO_Write>
      }
      SX1276.RxTx = 1;
 8004b68:	4b0a      	ldr	r3, [pc, #40]	; (8004b94 <SX1276SetAntSw+0x74>)
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	701a      	strb	r2, [r3, #0]
	  break;
 8004b6e:	e00a      	b.n	8004b86 <SX1276SetAntSw+0x66>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
    	SX1276.RxTx = 0;
 8004b70:	4b08      	ldr	r3, [pc, #32]	; (8004b94 <SX1276SetAntSw+0x74>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	701a      	strb	r2, [r3, #0]
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 1 );
 8004b76:	23a0      	movs	r3, #160	; 0xa0
 8004b78:	05db      	lsls	r3, r3, #23
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	2102      	movs	r1, #2
 8004b7e:	0018      	movs	r0, r3
 8004b80:	f005 fe80 	bl	800a884 <HW_GPIO_Write>
        break;
 8004b84:	46c0      	nop			; (mov r8, r8)
    }
  
}
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b005      	add	sp, #20
 8004b8c:	bd90      	pop	{r4, r7, pc}
 8004b8e:	46c0      	nop			; (mov r8, r8)
 8004b90:	50000800 	.word	0x50000800
 8004b94:	20000580 	.word	0x20000580

08004b98 <OnTcxoStopTimerEvent>:

static void OnTcxoStopTimerEvent( void )
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
  TimerStop( &TcxoStopTimer );
 8004b9c:	4b07      	ldr	r3, [pc, #28]	; (8004bbc <OnTcxoStopTimerEvent+0x24>)
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	f005 fa40 	bl	800a024 <TimerStop>

  MLM_TCXO_OFF();  //TCXO OFF
 8004ba4:	2380      	movs	r3, #128	; 0x80
 8004ba6:	0159      	lsls	r1, r3, #5
 8004ba8:	23a0      	movs	r3, #160	; 0xa0
 8004baa:	05db      	lsls	r3, r3, #23
 8004bac:	2200      	movs	r2, #0
 8004bae:	0018      	movs	r0, r3
 8004bb0:	f005 fe68 	bl	800a884 <HW_GPIO_Write>
}
 8004bb4:	46c0      	nop			; (mov r8, r8)
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	200001f8 	.word	0x200001f8

08004bc0 <SX1276CheckRfFrequency>:



bool SX1276CheckRfFrequency( uint32_t frequency )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 8004bc8:	2301      	movs	r3, #1
}
 8004bca:	0018      	movs	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b002      	add	sp, #8
 8004bd0:	bd80      	pop	{r7, pc}
	...

08004bd4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
#endif /* PREREAD_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004bd8:	4b07      	ldr	r3, [pc, #28]	; (8004bf8 <HAL_Init+0x24>)
 8004bda:	4a07      	ldr	r2, [pc, #28]	; (8004bf8 <HAL_Init+0x24>)
 8004bdc:	6812      	ldr	r2, [r2, #0]
 8004bde:	2102      	movs	r1, #2
 8004be0:	430a      	orrs	r2, r1
 8004be2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004be4:	2003      	movs	r0, #3
 8004be6:	f006 fe04 	bl	800b7f2 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004bea:	f006 fe17 	bl	800b81c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	46c0      	nop			; (mov r8, r8)
 8004bf8:	40022000 	.word	0x40022000

08004bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  uwTick++;
 8004c00:	4b03      	ldr	r3, [pc, #12]	; (8004c10 <HAL_IncTick+0x14>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	4b02      	ldr	r3, [pc, #8]	; (8004c10 <HAL_IncTick+0x14>)
 8004c08:	601a      	str	r2, [r3, #0]
}
 8004c0a:	46c0      	nop			; (mov r8, r8)
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	200005f4 	.word	0x200005f4

08004c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  return uwTick;
 8004c18:	4b02      	ldr	r3, [pc, #8]	; (8004c24 <HAL_GetTick+0x10>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
}
 8004c1c:	0018      	movs	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	46c0      	nop			; (mov r8, r8)
 8004c24:	200005f4 	.word	0x200005f4

08004c28 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disables the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004c2c:	4b04      	ldr	r3, [pc, #16]	; (8004c40 <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 8004c2e:	4a04      	ldr	r2, [pc, #16]	; (8004c40 <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 8004c30:	6852      	ldr	r2, [r2, #4]
 8004c32:	2101      	movs	r1, #1
 8004c34:	438a      	bics	r2, r1
 8004c36:	605a      	str	r2, [r3, #4]
}
 8004c38:	46c0      	nop			; (mov r8, r8)
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	46c0      	nop			; (mov r8, r8)
 8004c40:	40015800 	.word	0x40015800

08004c44 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004c48:	4b04      	ldr	r3, [pc, #16]	; (8004c5c <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8004c4a:	4a04      	ldr	r2, [pc, #16]	; (8004c5c <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8004c4c:	6852      	ldr	r2, [r2, #4]
 8004c4e:	2102      	movs	r1, #2
 8004c50:	438a      	bics	r2, r1
 8004c52:	605a      	str	r2, [r3, #4]
}
 8004c54:	46c0      	nop			; (mov r8, r8)
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	46c0      	nop			; (mov r8, r8)
 8004c5c:	40015800 	.word	0x40015800

08004c60 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disables the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8004c64:	4b04      	ldr	r3, [pc, #16]	; (8004c78 <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8004c66:	4a04      	ldr	r2, [pc, #16]	; (8004c78 <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8004c68:	6852      	ldr	r2, [r2, #4]
 8004c6a:	2104      	movs	r1, #4
 8004c6c:	438a      	bics	r2, r1
 8004c6e:	605a      	str	r2, [r3, #4]
}
 8004c70:	46c0      	nop			; (mov r8, r8)
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	46c0      	nop			; (mov r8, r8)
 8004c78:	40015800 	.word	0x40015800

08004c7c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e153      	b.n	8004f36 <HAL_ADC_Init+0x2ba>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10a      	bne.n	8004cac <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2254      	movs	r2, #84	; 0x54
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	0018      	movs	r0, r3
 8004ca8:	f000 f956 	bl	8004f58 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb0:	2210      	movs	r2, #16
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	d105      	bne.n	8004cc2 <HAL_ADC_Init+0x46>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	2204      	movs	r2, #4
 8004cbe:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004cc0:	d00b      	beq.n	8004cda <HAL_ADC_Init+0x5e>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	659a      	str	r2, [r3, #88]	; 0x58
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2254      	movs	r2, #84	; 0x54
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e12d      	b.n	8004f36 <HAL_ADC_Init+0x2ba>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cde:	4a98      	ldr	r2, [pc, #608]	; (8004f40 <HAL_ADC_Init+0x2c4>)
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	2202      	movs	r2, #2
 8004ce4:	431a      	orrs	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	659a      	str	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	2203      	movs	r2, #3
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d108      	bne.n	8004d0a <HAL_ADC_Init+0x8e>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	4013      	ands	r3, r2
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d101      	bne.n	8004d0a <HAL_ADC_Init+0x8e>
 8004d06:	2301      	movs	r3, #1
 8004d08:	e000      	b.n	8004d0c <HAL_ADC_Init+0x90>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d149      	bne.n	8004da4 <HAL_ADC_Init+0x128>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685a      	ldr	r2, [r3, #4]
 8004d14:	23c0      	movs	r3, #192	; 0xc0
 8004d16:	061b      	lsls	r3, r3, #24
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d00b      	beq.n	8004d34 <HAL_ADC_Init+0xb8>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	2380      	movs	r3, #128	; 0x80
 8004d22:	05db      	lsls	r3, r3, #23
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d005      	beq.n	8004d34 <HAL_ADC_Init+0xb8>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	2380      	movs	r3, #128	; 0x80
 8004d2e:	061b      	lsls	r3, r3, #24
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d111      	bne.n	8004d58 <HAL_ADC_Init+0xdc>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	6812      	ldr	r2, [r2, #0]
 8004d3c:	6912      	ldr	r2, [r2, #16]
 8004d3e:	0092      	lsls	r2, r2, #2
 8004d40:	0892      	lsrs	r2, r2, #2
 8004d42:	611a      	str	r2, [r3, #16]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6812      	ldr	r2, [r2, #0]
 8004d4c:	6911      	ldr	r1, [r2, #16]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	6852      	ldr	r2, [r2, #4]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	611a      	str	r2, [r3, #16]
 8004d56:	e014      	b.n	8004d82 <HAL_ADC_Init+0x106>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6812      	ldr	r2, [r2, #0]
 8004d60:	6912      	ldr	r2, [r2, #16]
 8004d62:	0092      	lsls	r2, r2, #2
 8004d64:	0892      	lsrs	r2, r2, #2
 8004d66:	611a      	str	r2, [r3, #16]
 8004d68:	4b76      	ldr	r3, [pc, #472]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004d6a:	4a76      	ldr	r2, [pc, #472]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004d6c:	6812      	ldr	r2, [r2, #0]
 8004d6e:	4976      	ldr	r1, [pc, #472]	; (8004f48 <HAL_ADC_Init+0x2cc>)
 8004d70:	400a      	ands	r2, r1
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	4a73      	ldr	r2, [pc, #460]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004d76:	4b73      	ldr	r3, [pc, #460]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004d78:	6819      	ldr	r1, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	430b      	orrs	r3, r1
 8004d80:	6013      	str	r3, [r2, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6812      	ldr	r2, [r2, #0]
 8004d8a:	68d2      	ldr	r2, [r2, #12]
 8004d8c:	2118      	movs	r1, #24
 8004d8e:	438a      	bics	r2, r1
 8004d90:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	6812      	ldr	r2, [r2, #0]
 8004d9a:	68d1      	ldr	r1, [r2, #12]
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	6892      	ldr	r2, [r2, #8]
 8004da0:	430a      	orrs	r2, r1
 8004da2:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004da4:	4b67      	ldr	r3, [pc, #412]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004da6:	4a67      	ldr	r2, [pc, #412]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004da8:	6812      	ldr	r2, [r2, #0]
 8004daa:	4968      	ldr	r1, [pc, #416]	; (8004f4c <HAL_ADC_Init+0x2d0>)
 8004dac:	400a      	ands	r2, r1
 8004dae:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8004db0:	4a64      	ldr	r2, [pc, #400]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004db2:	4b64      	ldr	r3, [pc, #400]	; (8004f44 <HAL_ADC_Init+0x2c8>)
 8004db4:	6819      	ldr	r1, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	065b      	lsls	r3, r3, #25
 8004dbc:	430b      	orrs	r3, r1
 8004dbe:	6013      	str	r3, [r2, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	2380      	movs	r3, #128	; 0x80
 8004dc8:	055b      	lsls	r3, r3, #21
 8004dca:	4013      	ands	r3, r2
 8004dcc:	d108      	bne.n	8004de0 <HAL_ADC_Init+0x164>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	6892      	ldr	r2, [r2, #8]
 8004dd8:	2180      	movs	r1, #128	; 0x80
 8004dda:	0549      	lsls	r1, r1, #21
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6812      	ldr	r2, [r2, #0]
 8004de8:	68d2      	ldr	r2, [r2, #12]
 8004dea:	4959      	ldr	r1, [pc, #356]	; (8004f50 <HAL_ADC_Init+0x2d4>)
 8004dec:	400a      	ands	r2, r1
 8004dee:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6812      	ldr	r2, [r2, #0]
 8004df8:	68d1      	ldr	r1, [r2, #12]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	68d0      	ldr	r0, [r2, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6912      	ldr	r2, [r2, #16]
 8004e02:	2a02      	cmp	r2, #2
 8004e04:	d101      	bne.n	8004e0a <HAL_ADC_Init+0x18e>
 8004e06:	2204      	movs	r2, #4
 8004e08:	e000      	b.n	8004e0c <HAL_ADC_Init+0x190>
 8004e0a:	2200      	movs	r2, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e0c:	4310      	orrs	r0, r2
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	6a12      	ldr	r2, [r2, #32]
 8004e12:	0352      	lsls	r2, r2, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004e14:	4310      	orrs	r0, r2
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004e1a:	0052      	lsls	r2, r2, #1
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8004e1c:	4310      	orrs	r0, r2
                            hadc->Init.Overrun                               |
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	6b52      	ldr	r2, [r2, #52]	; 0x34
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8004e22:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6992      	ldr	r2, [r2, #24]
 8004e28:	0392      	lsls	r2, r2, #14
                            hadc->Init.Overrun                               |
 8004e2a:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	69d2      	ldr	r2, [r2, #28]
 8004e30:	03d2      	lsls	r2, r2, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004e32:	4302      	orrs	r2, r0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e34:	430a      	orrs	r2, r1
 8004e36:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e3c:	23c2      	movs	r3, #194	; 0xc2
 8004e3e:	33ff      	adds	r3, #255	; 0xff
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d00b      	beq.n	8004e5c <HAL_ADC_Init+0x1e0>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6812      	ldr	r2, [r2, #0]
 8004e4c:	68d1      	ldr	r1, [r2, #12]
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	6a90      	ldr	r0, [r2, #40]	; 0x28
                             hadc->Init.ExternalTrigConvEdge;
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004e56:	4302      	orrs	r2, r0
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d119      	bne.n	8004e98 <HAL_ADC_Init+0x21c>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d109      	bne.n	8004e80 <HAL_ADC_Init+0x204>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	6812      	ldr	r2, [r2, #0]
 8004e74:	68d2      	ldr	r2, [r2, #12]
 8004e76:	2180      	movs	r1, #128	; 0x80
 8004e78:	0249      	lsls	r1, r1, #9
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	60da      	str	r2, [r3, #12]
 8004e7e:	e00b      	b.n	8004e98 <HAL_ADC_Init+0x21c>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e84:	2220      	movs	r2, #32
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e90:	2201      	movs	r2, #1
 8004e92:	431a      	orrs	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	65da      	str	r2, [r3, #92]	; 0x5c
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d11f      	bne.n	8004ee0 <HAL_ADC_Init+0x264>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	6812      	ldr	r2, [r2, #0]
 8004ea8:	6912      	ldr	r2, [r2, #16]
 8004eaa:	492a      	ldr	r1, [pc, #168]	; (8004f54 <HAL_ADC_Init+0x2d8>)
 8004eac:	400a      	ands	r2, r1
 8004eae:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6812      	ldr	r2, [r2, #0]
 8004eb8:	6911      	ldr	r1, [r2, #16]
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	6c50      	ldr	r0, [r2, #68]	; 0x44
                               hadc->Init.Oversample.RightBitShift             |
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	6c92      	ldr	r2, [r2, #72]	; 0x48
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004ec2:	4310      	orrs	r0, r2
                               hadc->Init.Oversample.TriggeredMode );
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                               hadc->Init.Oversample.RightBitShift             |
 8004ec8:	4302      	orrs	r2, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	6812      	ldr	r2, [r2, #0]
 8004ed6:	6912      	ldr	r2, [r2, #16]
 8004ed8:	2101      	movs	r1, #1
 8004eda:	430a      	orrs	r2, r1
 8004edc:	611a      	str	r2, [r3, #16]
 8004ede:	e00d      	b.n	8004efc <HAL_ADC_Init+0x280>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	4013      	ands	r3, r2
 8004eea:	d007      	beq.n	8004efc <HAL_ADC_Init+0x280>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	6912      	ldr	r2, [r2, #16]
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	438a      	bics	r2, r1
 8004efa:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6812      	ldr	r2, [r2, #0]
 8004f04:	6952      	ldr	r2, [r2, #20]
 8004f06:	2107      	movs	r1, #7
 8004f08:	438a      	bics	r2, r1
 8004f0a:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6812      	ldr	r2, [r2, #0]
 8004f14:	6951      	ldr	r1, [r2, #20]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f28:	2203      	movs	r2, #3
 8004f2a:	4393      	bics	r3, r2
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	659a      	str	r2, [r3, #88]	; 0x58
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	0018      	movs	r0, r3
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	b002      	add	sp, #8
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	46c0      	nop			; (mov r8, r8)
 8004f40:	fffffefd 	.word	0xfffffefd
 8004f44:	40012708 	.word	0x40012708
 8004f48:	ffc3ffff 	.word	0xffc3ffff
 8004f4c:	fdffffff 	.word	0xfdffffff
 8004f50:	fffe0219 	.word	0xfffe0219
 8004f54:	fffffc03 	.word	0xfffffc03

08004f58 <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8004f60:	46c0      	nop			; (mov r8, r8)
 8004f62:	46bd      	mov	sp, r7
 8004f64:	b002      	add	sp, #8
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004f68:	b590      	push	{r4, r7, lr}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f70:	230f      	movs	r3, #15
 8004f72:	18fb      	adds	r3, r7, r3
 8004f74:	2200      	movs	r2, #0
 8004f76:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	2204      	movs	r2, #4
 8004f80:	4013      	ands	r3, r2
 8004f82:	d138      	bne.n	8004ff6 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2254      	movs	r2, #84	; 0x54
 8004f88:	5c9b      	ldrb	r3, [r3, r2]
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d101      	bne.n	8004f92 <HAL_ADC_Start+0x2a>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	e038      	b.n	8005004 <HAL_ADC_Start+0x9c>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2254      	movs	r2, #84	; 0x54
 8004f96:	2101      	movs	r1, #1
 8004f98:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d007      	beq.n	8004fb2 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004fa2:	230f      	movs	r3, #15
 8004fa4:	18fc      	adds	r4, r7, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	0018      	movs	r0, r3
 8004faa:	f000 f957 	bl	800525c <ADC_Enable>
 8004fae:	0003      	movs	r3, r0
 8004fb0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004fb2:	230f      	movs	r3, #15
 8004fb4:	18fb      	adds	r3, r7, r3
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d120      	bne.n	8004ffe <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc0:	4a12      	ldr	r2, [pc, #72]	; (800500c <HAL_ADC_Start+0xa4>)
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	2280      	movs	r2, #128	; 0x80
 8004fc6:	0052      	lsls	r2, r2, #1
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2254      	movs	r2, #84	; 0x54
 8004fd8:	2100      	movs	r1, #0
 8004fda:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	221c      	movs	r2, #28
 8004fe2:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6812      	ldr	r2, [r2, #0]
 8004fec:	6892      	ldr	r2, [r2, #8]
 8004fee:	2104      	movs	r1, #4
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	609a      	str	r2, [r3, #8]
 8004ff4:	e003      	b.n	8004ffe <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004ff6:	230f      	movs	r3, #15
 8004ff8:	18fb      	adds	r3, r7, r3
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004ffe:	230f      	movs	r3, #15
 8005000:	18fb      	adds	r3, r7, r3
 8005002:	781b      	ldrb	r3, [r3, #0]
}
 8005004:	0018      	movs	r0, r3
 8005006:	46bd      	mov	sp, r7
 8005008:	b005      	add	sp, #20
 800500a:	bd90      	pop	{r4, r7, pc}
 800500c:	fffff0fe 	.word	0xfffff0fe

08005010 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800501a:	2300      	movs	r3, #0
 800501c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	2b08      	cmp	r3, #8
 8005028:	d102      	bne.n	8005030 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800502a:	2308      	movs	r3, #8
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	e013      	b.n	8005058 <HAL_ADC_PollForConversion+0x48>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	2201      	movs	r2, #1
 8005038:	4013      	ands	r3, r2
 800503a:	d00b      	beq.n	8005054 <HAL_ADC_PollForConversion+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005040:	2220      	movs	r2, #32
 8005042:	431a      	orrs	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2254      	movs	r2, #84	; 0x54
 800504c:	2100      	movs	r1, #0
 800504e:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e06b      	b.n	800512c <HAL_ADC_PollForConversion+0x11c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005054:	230c      	movs	r3, #12
 8005056:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005058:	f7ff fddc 	bl	8004c14 <HAL_GetTick>
 800505c:	0003      	movs	r3, r0
 800505e:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005060:	e019      	b.n	8005096 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	3301      	adds	r3, #1
 8005066:	d016      	beq.n	8005096 <HAL_ADC_PollForConversion+0x86>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d007      	beq.n	800507e <HAL_ADC_PollForConversion+0x6e>
 800506e:	f7ff fdd1 	bl	8004c14 <HAL_GetTick>
 8005072:	0002      	movs	r2, r0
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	1ad2      	subs	r2, r2, r3
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	429a      	cmp	r2, r3
 800507c:	d90b      	bls.n	8005096 <HAL_ADC_PollForConversion+0x86>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005082:	2204      	movs	r2, #4
 8005084:	431a      	orrs	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2254      	movs	r2, #84	; 0x54
 800508e:	2100      	movs	r1, #0
 8005090:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e04a      	b.n	800512c <HAL_ADC_PollForConversion+0x11c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4013      	ands	r3, r2
 80050a0:	d0df      	beq.n	8005062 <HAL_ADC_PollForConversion+0x52>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a6:	2280      	movs	r2, #128	; 0x80
 80050a8:	0092      	lsls	r2, r2, #2
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68da      	ldr	r2, [r3, #12]
 80050b6:	23c0      	movs	r3, #192	; 0xc0
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	4013      	ands	r3, r2
 80050bc:	d12d      	bne.n	800511a <HAL_ADC_PollForConversion+0x10a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a1b      	ldr	r3, [r3, #32]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d129      	bne.n	800511a <HAL_ADC_PollForConversion+0x10a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2208      	movs	r2, #8
 80050ce:	4013      	ands	r3, r2
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d122      	bne.n	800511a <HAL_ADC_PollForConversion+0x10a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	2204      	movs	r2, #4
 80050dc:	4013      	ands	r3, r2
 80050de:	d110      	bne.n	8005102 <HAL_ADC_PollForConversion+0xf2>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	6812      	ldr	r2, [r2, #0]
 80050e8:	6852      	ldr	r2, [r2, #4]
 80050ea:	210c      	movs	r1, #12
 80050ec:	438a      	bics	r2, r1
 80050ee:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f4:	4a0f      	ldr	r2, [pc, #60]	; (8005134 <HAL_ADC_PollForConversion+0x124>)
 80050f6:	4013      	ands	r3, r2
 80050f8:	2201      	movs	r2, #1
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	659a      	str	r2, [r3, #88]	; 0x58
 8005100:	e00b      	b.n	800511a <HAL_ADC_PollForConversion+0x10a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005106:	2220      	movs	r2, #32
 8005108:	431a      	orrs	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005112:	2201      	movs	r2, #1
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	65da      	str	r2, [r3, #92]	; 0x5c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d103      	bne.n	800512a <HAL_ADC_PollForConversion+0x11a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	220c      	movs	r2, #12
 8005128:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	0018      	movs	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	b004      	add	sp, #16
 8005132:	bd80      	pop	{r7, pc}
 8005134:	fffffefe 	.word	0xfffffefe

08005138 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005146:	0018      	movs	r0, r3
 8005148:	46bd      	mov	sp, r7
 800514a:	b002      	add	sp, #8
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2254      	movs	r2, #84	; 0x54
 800515e:	5c9b      	ldrb	r3, [r3, r2]
 8005160:	2b01      	cmp	r3, #1
 8005162:	d101      	bne.n	8005168 <HAL_ADC_ConfigChannel+0x18>
 8005164:	2302      	movs	r3, #2
 8005166:	e06c      	b.n	8005242 <HAL_ADC_ConfigChannel+0xf2>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2254      	movs	r2, #84	; 0x54
 800516c:	2101      	movs	r1, #1
 800516e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	2204      	movs	r2, #4
 8005178:	4013      	ands	r3, r2
 800517a:	d00b      	beq.n	8005194 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005180:	2220      	movs	r2, #32
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	659a      	str	r2, [r3, #88]	; 0x58
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2254      	movs	r2, #84	; 0x54
 800518c:	2100      	movs	r1, #0
 800518e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e056      	b.n	8005242 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	4a2c      	ldr	r2, [pc, #176]	; (800524c <HAL_ADC_ConfigChannel+0xfc>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d028      	beq.n	80051f0 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	6812      	ldr	r2, [r2, #0]
 80051ac:	0352      	lsls	r2, r2, #13
 80051ae:	0b52      	lsrs	r2, r2, #13
 80051b0:	430a      	orrs	r2, r1
 80051b2:	629a      	str	r2, [r3, #40]	; 0x28
    /* internal measurement paths enable: If internal channel selected, enable  */
    /* dedicated internal buffers and path.                                     */
    
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	2380      	movs	r3, #128	; 0x80
 80051ba:	02db      	lsls	r3, r3, #11
 80051bc:	4013      	ands	r3, r2
 80051be:	d009      	beq.n	80051d4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80051c0:	4b23      	ldr	r3, [pc, #140]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 80051c2:	4a23      	ldr	r2, [pc, #140]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 80051c4:	6812      	ldr	r2, [r2, #0]
 80051c6:	2180      	movs	r1, #128	; 0x80
 80051c8:	0409      	lsls	r1, r1, #16
 80051ca:	430a      	orrs	r2, r1
 80051cc:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80051ce:	200a      	movs	r0, #10
 80051d0:	f000 f8a4 	bl	800531c <ADC_DelayMicroSecond>
    }
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	2380      	movs	r3, #128	; 0x80
 80051da:	029b      	lsls	r3, r3, #10
 80051dc:	4013      	ands	r3, r2
 80051de:	d02b      	beq.n	8005238 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80051e0:	4b1b      	ldr	r3, [pc, #108]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 80051e2:	4a1b      	ldr	r2, [pc, #108]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 80051e4:	6812      	ldr	r2, [r2, #0]
 80051e6:	2180      	movs	r1, #128	; 0x80
 80051e8:	03c9      	lsls	r1, r1, #15
 80051ea:	430a      	orrs	r2, r1
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	e023      	b.n	8005238 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	6812      	ldr	r2, [r2, #0]
 80051f8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80051fa:	683a      	ldr	r2, [r7, #0]
 80051fc:	6812      	ldr	r2, [r2, #0]
 80051fe:	0352      	lsls	r2, r2, #13
 8005200:	0b52      	lsrs	r2, r2, #13
 8005202:	43d2      	mvns	r2, r2
 8005204:	400a      	ands	r2, r1
 8005206:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	2380      	movs	r3, #128	; 0x80
 800520e:	02db      	lsls	r3, r3, #11
 8005210:	4013      	ands	r3, r2
 8005212:	d005      	beq.n	8005220 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8005214:	4b0e      	ldr	r3, [pc, #56]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 8005216:	4a0e      	ldr	r2, [pc, #56]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 8005218:	6812      	ldr	r2, [r2, #0]
 800521a:	490e      	ldr	r1, [pc, #56]	; (8005254 <HAL_ADC_ConfigChannel+0x104>)
 800521c:	400a      	ands	r2, r1
 800521e:	601a      	str	r2, [r3, #0]
    }
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	2380      	movs	r3, #128	; 0x80
 8005226:	029b      	lsls	r3, r3, #10
 8005228:	4013      	ands	r3, r2
 800522a:	d005      	beq.n	8005238 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 800522c:	4b08      	ldr	r3, [pc, #32]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 800522e:	4a08      	ldr	r2, [pc, #32]	; (8005250 <HAL_ADC_ConfigChannel+0x100>)
 8005230:	6812      	ldr	r2, [r2, #0]
 8005232:	4909      	ldr	r1, [pc, #36]	; (8005258 <HAL_ADC_ConfigChannel+0x108>)
 8005234:	400a      	ands	r2, r1
 8005236:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2254      	movs	r2, #84	; 0x54
 800523c:	2100      	movs	r1, #0
 800523e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	0018      	movs	r0, r3
 8005244:	46bd      	mov	sp, r7
 8005246:	b002      	add	sp, #8
 8005248:	bd80      	pop	{r7, pc}
 800524a:	46c0      	nop			; (mov r8, r8)
 800524c:	00001001 	.word	0x00001001
 8005250:	40012708 	.word	0x40012708
 8005254:	ff7fffff 	.word	0xff7fffff
 8005258:	ffbfffff 	.word	0xffbfffff

0800525c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b084      	sub	sp, #16
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005264:	2300      	movs	r3, #0
 8005266:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	2203      	movs	r2, #3
 8005270:	4013      	ands	r3, r2
 8005272:	2b01      	cmp	r3, #1
 8005274:	d108      	bne.n	8005288 <ADC_Enable+0x2c>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2201      	movs	r2, #1
 800527e:	4013      	ands	r3, r2
 8005280:	2b01      	cmp	r3, #1
 8005282:	d101      	bne.n	8005288 <ADC_Enable+0x2c>
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <ADC_Enable+0x2e>
 8005288:	2300      	movs	r3, #0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d13f      	bne.n	800530e <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	4a20      	ldr	r2, [pc, #128]	; (8005318 <ADC_Enable+0xbc>)
 8005296:	4013      	ands	r3, r2
 8005298:	d00d      	beq.n	80052b6 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800529e:	2210      	movs	r2, #16
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052aa:	2201      	movs	r2, #1
 80052ac:	431a      	orrs	r2, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	65da      	str	r2, [r3, #92]	; 0x5c
      
      return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e02c      	b.n	8005310 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	6812      	ldr	r2, [r2, #0]
 80052be:	6892      	ldr	r2, [r2, #8]
 80052c0:	2101      	movs	r1, #1
 80052c2:	430a      	orrs	r2, r1
 80052c4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80052c6:	2001      	movs	r0, #1
 80052c8:	f000 f828 	bl	800531c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80052cc:	f7ff fca2 	bl	8004c14 <HAL_GetTick>
 80052d0:	0003      	movs	r3, r0
 80052d2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052d4:	e014      	b.n	8005300 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80052d6:	f7ff fc9d 	bl	8004c14 <HAL_GetTick>
 80052da:	0002      	movs	r2, r0
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	2b0a      	cmp	r3, #10
 80052e2:	d90d      	bls.n	8005300 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e8:	2210      	movs	r2, #16
 80052ea:	431a      	orrs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052f4:	2201      	movs	r2, #1
 80052f6:	431a      	orrs	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e007      	b.n	8005310 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2201      	movs	r2, #1
 8005308:	4013      	ands	r3, r2
 800530a:	2b01      	cmp	r3, #1
 800530c:	d1e3      	bne.n	80052d6 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	0018      	movs	r0, r3
 8005312:	46bd      	mov	sp, r7
 8005314:	b004      	add	sp, #16
 8005316:	bd80      	pop	{r7, pc}
 8005318:	80000017 	.word	0x80000017

0800531c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond : delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8005324:	4b0a      	ldr	r3, [pc, #40]	; (8005350 <ADC_DelayMicroSecond+0x34>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	490a      	ldr	r1, [pc, #40]	; (8005354 <ADC_DelayMicroSecond+0x38>)
 800532a:	0018      	movs	r0, r3
 800532c:	f7fa fef4 	bl	8000118 <__udivsi3>
 8005330:	0003      	movs	r3, r0
 8005332:	001a      	movs	r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4353      	muls	r3, r2
 8005338:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800533a:	e002      	b.n	8005342 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	3b01      	subs	r3, #1
 8005340:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1f9      	bne.n	800533c <ADC_DelayMicroSecond+0x20>
  } 
}
 8005348:	46c0      	nop			; (mov r8, r8)
 800534a:	46bd      	mov	sp, r7
 800534c:	b004      	add	sp, #16
 800534e:	bd80      	pop	{r7, pc}
 8005350:	20000070 	.word	0x20000070
 8005354:	000f4240 	.word	0x000f4240

08005358 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005362:	2317      	movs	r3, #23
 8005364:	18fb      	adds	r3, r7, r3
 8005366:	2200      	movs	r2, #0
 8005368:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 800536a:	2300      	movs	r3, #0
 800536c:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 800536e:	2300      	movs	r3, #0
 8005370:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2254      	movs	r2, #84	; 0x54
 8005376:	5c9b      	ldrb	r3, [r3, r2]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d101      	bne.n	8005380 <HAL_ADCEx_Calibration_Start+0x28>
 800537c:	2302      	movs	r3, #2
 800537e:	e076      	b.n	800546e <HAL_ADCEx_Calibration_Start+0x116>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2254      	movs	r2, #84	; 0x54
 8005384:	2101      	movs	r1, #1
 8005386:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	2203      	movs	r2, #3
 8005390:	4013      	ands	r3, r2
 8005392:	2b01      	cmp	r3, #1
 8005394:	d108      	bne.n	80053a8 <HAL_ADCEx_Calibration_Start+0x50>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2201      	movs	r2, #1
 800539e:	4013      	ands	r3, r2
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d101      	bne.n	80053a8 <HAL_ADCEx_Calibration_Start+0x50>
 80053a4:	2301      	movs	r3, #1
 80053a6:	e000      	b.n	80053aa <HAL_ADCEx_Calibration_Start+0x52>
 80053a8:	2300      	movs	r3, #0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d14e      	bne.n	800544c <HAL_ADCEx_Calibration_Start+0xf4>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053b2:	4a31      	ldr	r2, [pc, #196]	; (8005478 <HAL_ADCEx_Calibration_Start+0x120>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	2202      	movs	r2, #2
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	2203      	movs	r2, #3
 80053c6:	4013      	ands	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6812      	ldr	r2, [r2, #0]
 80053d2:	68d2      	ldr	r2, [r2, #12]
 80053d4:	2103      	movs	r1, #3
 80053d6:	438a      	bics	r2, r1
 80053d8:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6812      	ldr	r2, [r2, #0]
 80053e2:	6892      	ldr	r2, [r2, #8]
 80053e4:	2180      	movs	r1, #128	; 0x80
 80053e6:	0609      	lsls	r1, r1, #24
 80053e8:	430a      	orrs	r2, r1
 80053ea:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80053ec:	f7ff fc12 	bl	8004c14 <HAL_GetTick>
 80053f0:	0003      	movs	r3, r0
 80053f2:	613b      	str	r3, [r7, #16]
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80053f4:	e014      	b.n	8005420 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80053f6:	f7ff fc0d 	bl	8004c14 <HAL_GetTick>
 80053fa:	0002      	movs	r2, r0
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	2b0a      	cmp	r3, #10
 8005402:	d90d      	bls.n	8005420 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005408:	2212      	movs	r2, #18
 800540a:	4393      	bics	r3, r2
 800540c:	2210      	movs	r2, #16
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2254      	movs	r2, #84	; 0x54
 8005418:	2100      	movs	r1, #0
 800541a:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e026      	b.n	800546e <HAL_ADCEx_Calibration_Start+0x116>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	dbe5      	blt.n	80053f6 <HAL_ADCEx_Calibration_Start+0x9e>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6812      	ldr	r2, [r2, #0]
 8005432:	68d1      	ldr	r1, [r2, #12]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	430a      	orrs	r2, r1
 8005438:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800543e:	2203      	movs	r2, #3
 8005440:	4393      	bics	r3, r2
 8005442:	2201      	movs	r2, #1
 8005444:	431a      	orrs	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	659a      	str	r2, [r3, #88]	; 0x58
 800544a:	e009      	b.n	8005460 <HAL_ADCEx_Calibration_Start+0x108>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005450:	2220      	movs	r2, #32
 8005452:	431a      	orrs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8005458:	2317      	movs	r3, #23
 800545a:	18fb      	adds	r3, r7, r3
 800545c:	2201      	movs	r2, #1
 800545e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2254      	movs	r2, #84	; 0x54
 8005464:	2100      	movs	r1, #0
 8005466:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8005468:	2317      	movs	r3, #23
 800546a:	18fb      	adds	r3, r7, r3
 800546c:	781b      	ldrb	r3, [r3, #0]
}
 800546e:	0018      	movs	r0, r3
 8005470:	46bd      	mov	sp, r7
 8005472:	b006      	add	sp, #24
 8005474:	bd80      	pop	{r7, pc}
 8005476:	46c0      	nop			; (mov r8, r8)
 8005478:	fffffefd 	.word	0xfffffefd

0800547c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	0002      	movs	r2, r0
 8005484:	1dfb      	adds	r3, r7, #7
 8005486:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 8005488:	4b06      	ldr	r3, [pc, #24]	; (80054a4 <NVIC_EnableIRQ+0x28>)
 800548a:	1dfa      	adds	r2, r7, #7
 800548c:	7812      	ldrb	r2, [r2, #0]
 800548e:	0011      	movs	r1, r2
 8005490:	221f      	movs	r2, #31
 8005492:	400a      	ands	r2, r1
 8005494:	2101      	movs	r1, #1
 8005496:	4091      	lsls	r1, r2
 8005498:	000a      	movs	r2, r1
 800549a:	601a      	str	r2, [r3, #0]
}
 800549c:	46c0      	nop			; (mov r8, r8)
 800549e:	46bd      	mov	sp, r7
 80054a0:	b002      	add	sp, #8
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	e000e100 	.word	0xe000e100

080054a8 <NVIC_SetPendingIRQ>:
    The function sets the pending bit of an external interrupt.

    \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	0002      	movs	r2, r0
 80054b0:	1dfb      	adds	r3, r7, #7
 80054b2:	701a      	strb	r2, [r3, #0]
  NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 80054b4:	4a08      	ldr	r2, [pc, #32]	; (80054d8 <NVIC_SetPendingIRQ+0x30>)
 80054b6:	1dfb      	adds	r3, r7, #7
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	0019      	movs	r1, r3
 80054bc:	231f      	movs	r3, #31
 80054be:	400b      	ands	r3, r1
 80054c0:	2101      	movs	r1, #1
 80054c2:	4099      	lsls	r1, r3
 80054c4:	000b      	movs	r3, r1
 80054c6:	0019      	movs	r1, r3
 80054c8:	2380      	movs	r3, #128	; 0x80
 80054ca:	005b      	lsls	r3, r3, #1
 80054cc:	50d1      	str	r1, [r2, r3]
}
 80054ce:	46c0      	nop			; (mov r8, r8)
 80054d0:	46bd      	mov	sp, r7
 80054d2:	b002      	add	sp, #8
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	46c0      	nop			; (mov r8, r8)
 80054d8:	e000e100 	.word	0xe000e100

080054dc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	0002      	movs	r2, r0
 80054e4:	1dfb      	adds	r3, r7, #7
 80054e6:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80054e8:	4a08      	ldr	r2, [pc, #32]	; (800550c <NVIC_ClearPendingIRQ+0x30>)
 80054ea:	1dfb      	adds	r3, r7, #7
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	0019      	movs	r1, r3
 80054f0:	231f      	movs	r3, #31
 80054f2:	400b      	ands	r3, r1
 80054f4:	2101      	movs	r1, #1
 80054f6:	4099      	lsls	r1, r3
 80054f8:	000b      	movs	r3, r1
 80054fa:	0019      	movs	r1, r3
 80054fc:	23c0      	movs	r3, #192	; 0xc0
 80054fe:	005b      	lsls	r3, r3, #1
 8005500:	50d1      	str	r1, [r2, r3]
}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	46bd      	mov	sp, r7
 8005506:	b002      	add	sp, #8
 8005508:	bd80      	pop	{r7, pc}
 800550a:	46c0      	nop			; (mov r8, r8)
 800550c:	e000e100 	.word	0xe000e100

08005510 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005510:	b5b0      	push	{r4, r5, r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	0002      	movs	r2, r0
 8005518:	6039      	str	r1, [r7, #0]
 800551a:	1dfb      	adds	r3, r7, #7
 800551c:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
 800551e:	1dfb      	adds	r3, r7, #7
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	2b7f      	cmp	r3, #127	; 0x7f
 8005524:	d932      	bls.n	800558c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8005526:	4c2f      	ldr	r4, [pc, #188]	; (80055e4 <NVIC_SetPriority+0xd4>)
 8005528:	1dfb      	adds	r3, r7, #7
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	001a      	movs	r2, r3
 800552e:	230f      	movs	r3, #15
 8005530:	4013      	ands	r3, r2
 8005532:	3b08      	subs	r3, #8
 8005534:	0899      	lsrs	r1, r3, #2
 8005536:	4a2b      	ldr	r2, [pc, #172]	; (80055e4 <NVIC_SetPriority+0xd4>)
 8005538:	1dfb      	adds	r3, r7, #7
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	0018      	movs	r0, r3
 800553e:	230f      	movs	r3, #15
 8005540:	4003      	ands	r3, r0
 8005542:	3b08      	subs	r3, #8
 8005544:	089b      	lsrs	r3, r3, #2
 8005546:	3306      	adds	r3, #6
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	18d3      	adds	r3, r2, r3
 800554c:	3304      	adds	r3, #4
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	1dfa      	adds	r2, r7, #7
 8005552:	7812      	ldrb	r2, [r2, #0]
 8005554:	0010      	movs	r0, r2
 8005556:	2203      	movs	r2, #3
 8005558:	4002      	ands	r2, r0
 800555a:	00d2      	lsls	r2, r2, #3
 800555c:	20ff      	movs	r0, #255	; 0xff
 800555e:	4090      	lsls	r0, r2
 8005560:	0002      	movs	r2, r0
 8005562:	43d2      	mvns	r2, r2
 8005564:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	019b      	lsls	r3, r3, #6
 800556a:	20ff      	movs	r0, #255	; 0xff
 800556c:	4018      	ands	r0, r3
 800556e:	1dfb      	adds	r3, r7, #7
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	001d      	movs	r5, r3
 8005574:	2303      	movs	r3, #3
 8005576:	402b      	ands	r3, r5
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	4098      	lsls	r0, r3
 800557c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 800557e:	431a      	orrs	r2, r3
 8005580:	1d8b      	adds	r3, r1, #6
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	18e3      	adds	r3, r4, r3
 8005586:	3304      	adds	r3, #4
 8005588:	601a      	str	r2, [r3, #0]
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
 800558a:	e027      	b.n	80055dc <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 800558c:	4c16      	ldr	r4, [pc, #88]	; (80055e8 <NVIC_SetPriority+0xd8>)
 800558e:	1dfb      	adds	r3, r7, #7
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	b25b      	sxtb	r3, r3
 8005594:	089b      	lsrs	r3, r3, #2
 8005596:	4914      	ldr	r1, [pc, #80]	; (80055e8 <NVIC_SetPriority+0xd8>)
 8005598:	1dfa      	adds	r2, r7, #7
 800559a:	7812      	ldrb	r2, [r2, #0]
 800559c:	b252      	sxtb	r2, r2
 800559e:	0892      	lsrs	r2, r2, #2
 80055a0:	32c0      	adds	r2, #192	; 0xc0
 80055a2:	0092      	lsls	r2, r2, #2
 80055a4:	5852      	ldr	r2, [r2, r1]
 80055a6:	1df9      	adds	r1, r7, #7
 80055a8:	7809      	ldrb	r1, [r1, #0]
 80055aa:	0008      	movs	r0, r1
 80055ac:	2103      	movs	r1, #3
 80055ae:	4001      	ands	r1, r0
 80055b0:	00c9      	lsls	r1, r1, #3
 80055b2:	20ff      	movs	r0, #255	; 0xff
 80055b4:	4088      	lsls	r0, r1
 80055b6:	0001      	movs	r1, r0
 80055b8:	43c9      	mvns	r1, r1
 80055ba:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 80055bc:	683a      	ldr	r2, [r7, #0]
 80055be:	0192      	lsls	r2, r2, #6
 80055c0:	20ff      	movs	r0, #255	; 0xff
 80055c2:	4010      	ands	r0, r2
 80055c4:	1dfa      	adds	r2, r7, #7
 80055c6:	7812      	ldrb	r2, [r2, #0]
 80055c8:	0015      	movs	r5, r2
 80055ca:	2203      	movs	r2, #3
 80055cc:	402a      	ands	r2, r5
 80055ce:	00d2      	lsls	r2, r2, #3
 80055d0:	4090      	lsls	r0, r2
 80055d2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80055d4:	430a      	orrs	r2, r1
 80055d6:	33c0      	adds	r3, #192	; 0xc0
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	511a      	str	r2, [r3, r4]
}
 80055dc:	46c0      	nop			; (mov r8, r8)
 80055de:	46bd      	mov	sp, r7
 80055e0:	b002      	add	sp, #8
 80055e2:	bdb0      	pop	{r4, r5, r7, pc}
 80055e4:	e000ed00 	.word	0xe000ed00
 80055e8:	e000e100 	.word	0xe000e100

080055ec <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	607a      	str	r2, [r7, #4]
 80055f6:	230f      	movs	r3, #15
 80055f8:	18fb      	adds	r3, r7, r3
 80055fa:	1c02      	adds	r2, r0, #0
 80055fc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	230f      	movs	r3, #15
 8005602:	18fb      	adds	r3, r7, r3
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	b25b      	sxtb	r3, r3
 8005608:	0011      	movs	r1, r2
 800560a:	0018      	movs	r0, r3
 800560c:	f7ff ff80 	bl	8005510 <NVIC_SetPriority>
}
 8005610:	46c0      	nop			; (mov r8, r8)
 8005612:	46bd      	mov	sp, r7
 8005614:	b004      	add	sp, #16
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	0002      	movs	r2, r0
 8005620:	1dfb      	adds	r3, r7, #7
 8005622:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005624:	1dfb      	adds	r3, r7, #7
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	b25b      	sxtb	r3, r3
 800562a:	0018      	movs	r0, r3
 800562c:	f7ff ff26 	bl	800547c <NVIC_EnableIRQ>
}
 8005630:	46c0      	nop			; (mov r8, r8)
 8005632:	46bd      	mov	sp, r7
 8005634:	b002      	add	sp, #8
 8005636:	bd80      	pop	{r7, pc}

08005638 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{ 
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	0002      	movs	r2, r0
 8005640:	1dfb      	adds	r3, r7, #7
 8005642:	701a      	strb	r2, [r3, #0]
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8005644:	1dfb      	adds	r3, r7, #7
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	b25b      	sxtb	r3, r3
 800564a:	0018      	movs	r0, r3
 800564c:	f7ff ff2c 	bl	80054a8 <NVIC_SetPendingIRQ>
}
 8005650:	46c0      	nop			; (mov r8, r8)
 8005652:	46bd      	mov	sp, r7
 8005654:	b002      	add	sp, #8
 8005656:	bd80      	pop	{r7, pc}

08005658 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{ 
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	0002      	movs	r2, r0
 8005660:	1dfb      	adds	r3, r7, #7
 8005662:	701a      	strb	r2, [r3, #0]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005664:	1dfb      	adds	r3, r7, #7
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	b25b      	sxtb	r3, r3
 800566a:	0018      	movs	r0, r3
 800566c:	f7ff ff36 	bl	80054dc <NVIC_ClearPendingIRQ>
}
 8005670:	46c0      	nop			; (mov r8, r8)
 8005672:	46bd      	mov	sp, r7
 8005674:	b002      	add	sp, #8
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005680:	2300      	movs	r3, #0
 8005682:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e0bf      	b.n	800580e <HAL_DMA_Init+0x196>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2225      	movs	r2, #37	; 0x25
 8005692:	5c9b      	ldrb	r3, [r3, r2]
 8005694:	b2db      	uxtb	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d103      	bne.n	80056a2 <HAL_DMA_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2224      	movs	r2, #36	; 0x24
 800569e:	2100      	movs	r1, #0
 80056a0:	5499      	strb	r1, [r3, r2]
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2225      	movs	r2, #37	; 0x25
 80056a6:	2102      	movs	r1, #2
 80056a8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	4a58      	ldr	r2, [pc, #352]	; (8005818 <HAL_DMA_Init+0x1a0>)
 80056b6:	4013      	ands	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80056c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	691b      	ldr	r3, [r3, #16]
 80056c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a1b      	ldr	r3, [r3, #32]
 80056e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	601a      	str	r2, [r3, #0]
  
  /* Write to DMA channel selection register */
  if (hdma->Instance == DMA1_Channel1)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a49      	ldr	r2, [pc, #292]	; (800581c <HAL_DMA_Init+0x1a4>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d10d      	bne.n	8005716 <HAL_DMA_Init+0x9e>
  {
    /*Reset request selection for DMA1 Channel1*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C1S;
 80056fa:	4b49      	ldr	r3, [pc, #292]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80056fc:	4a48      	ldr	r2, [pc, #288]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80056fe:	6812      	ldr	r2, [r2, #0]
 8005700:	210f      	movs	r1, #15
 8005702:	438a      	bics	r2, r1
 8005704:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel1 */
    DMA1_CSELR->CSELR |= hdma->Init.Request;
 8005706:	4a46      	ldr	r2, [pc, #280]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005708:	4b45      	ldr	r3, [pc, #276]	; (8005820 <HAL_DMA_Init+0x1a8>)
 800570a:	6819      	ldr	r1, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	430b      	orrs	r3, r1
 8005712:	6013      	str	r3, [r2, #0]
 8005714:	e076      	b.n	8005804 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel2)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a42      	ldr	r2, [pc, #264]	; (8005824 <HAL_DMA_Init+0x1ac>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d10e      	bne.n	800573e <HAL_DMA_Init+0xc6>
  {
    /*Reset request selection for DMA1 Channel2*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C2S;
 8005720:	4b3f      	ldr	r3, [pc, #252]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005722:	4a3f      	ldr	r2, [pc, #252]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005724:	6812      	ldr	r2, [r2, #0]
 8005726:	21f0      	movs	r1, #240	; 0xf0
 8005728:	438a      	bics	r2, r1
 800572a:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel2 */
    DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << 4U);
 800572c:	4a3c      	ldr	r2, [pc, #240]	; (8005820 <HAL_DMA_Init+0x1a8>)
 800572e:	4b3c      	ldr	r3, [pc, #240]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005730:	6819      	ldr	r1, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	011b      	lsls	r3, r3, #4
 8005738:	430b      	orrs	r3, r1
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	e062      	b.n	8005804 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel3)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a39      	ldr	r2, [pc, #228]	; (8005828 <HAL_DMA_Init+0x1b0>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d10e      	bne.n	8005766 <HAL_DMA_Init+0xee>
  {
    /*Reset request selection for DMA1 Channel3*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C3S;
 8005748:	4b35      	ldr	r3, [pc, #212]	; (8005820 <HAL_DMA_Init+0x1a8>)
 800574a:	4a35      	ldr	r2, [pc, #212]	; (8005820 <HAL_DMA_Init+0x1a8>)
 800574c:	6812      	ldr	r2, [r2, #0]
 800574e:	4937      	ldr	r1, [pc, #220]	; (800582c <HAL_DMA_Init+0x1b4>)
 8005750:	400a      	ands	r2, r1
 8005752:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel3 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 8U);
 8005754:	4a32      	ldr	r2, [pc, #200]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005756:	4b32      	ldr	r3, [pc, #200]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005758:	6819      	ldr	r1, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	021b      	lsls	r3, r3, #8
 8005760:	430b      	orrs	r3, r1
 8005762:	6013      	str	r3, [r2, #0]
 8005764:	e04e      	b.n	8005804 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel4)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a31      	ldr	r2, [pc, #196]	; (8005830 <HAL_DMA_Init+0x1b8>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d10e      	bne.n	800578e <HAL_DMA_Init+0x116>
  {
    /*Reset request selection for DMA1 Channel4*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C4S;
 8005770:	4b2b      	ldr	r3, [pc, #172]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005772:	4a2b      	ldr	r2, [pc, #172]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005774:	6812      	ldr	r2, [r2, #0]
 8005776:	492f      	ldr	r1, [pc, #188]	; (8005834 <HAL_DMA_Init+0x1bc>)
 8005778:	400a      	ands	r2, r1
 800577a:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel4 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 12U);
 800577c:	4a28      	ldr	r2, [pc, #160]	; (8005820 <HAL_DMA_Init+0x1a8>)
 800577e:	4b28      	ldr	r3, [pc, #160]	; (8005820 <HAL_DMA_Init+0x1a8>)
 8005780:	6819      	ldr	r1, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	031b      	lsls	r3, r3, #12
 8005788:	430b      	orrs	r3, r1
 800578a:	6013      	str	r3, [r2, #0]
 800578c:	e03a      	b.n	8005804 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel5)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a29      	ldr	r2, [pc, #164]	; (8005838 <HAL_DMA_Init+0x1c0>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d10e      	bne.n	80057b6 <HAL_DMA_Init+0x13e>
  {
    /*Reset request selection for DMA1 Channel5*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C5S;
 8005798:	4b21      	ldr	r3, [pc, #132]	; (8005820 <HAL_DMA_Init+0x1a8>)
 800579a:	4a21      	ldr	r2, [pc, #132]	; (8005820 <HAL_DMA_Init+0x1a8>)
 800579c:	6812      	ldr	r2, [r2, #0]
 800579e:	4927      	ldr	r1, [pc, #156]	; (800583c <HAL_DMA_Init+0x1c4>)
 80057a0:	400a      	ands	r2, r1
 80057a2:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel5 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 16U);
 80057a4:	4a1e      	ldr	r2, [pc, #120]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057a6:	4b1e      	ldr	r3, [pc, #120]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057a8:	6819      	ldr	r1, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	041b      	lsls	r3, r3, #16
 80057b0:	430b      	orrs	r3, r1
 80057b2:	6013      	str	r3, [r2, #0]
 80057b4:	e026      	b.n	8005804 <HAL_DMA_Init+0x18c>
  }
#if !defined (STM32L011xx) && !defined (STM32L021xx)
  else if (hdma->Instance == DMA1_Channel6)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a21      	ldr	r2, [pc, #132]	; (8005840 <HAL_DMA_Init+0x1c8>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d10e      	bne.n	80057de <HAL_DMA_Init+0x166>
  {
    /*Reset request selection for DMA1 Channel6*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C6S;
 80057c0:	4b17      	ldr	r3, [pc, #92]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057c2:	4a17      	ldr	r2, [pc, #92]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057c4:	6812      	ldr	r2, [r2, #0]
 80057c6:	491f      	ldr	r1, [pc, #124]	; (8005844 <HAL_DMA_Init+0x1cc>)
 80057c8:	400a      	ands	r2, r1
 80057ca:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel6 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 20U);
 80057cc:	4a14      	ldr	r2, [pc, #80]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057ce:	4b14      	ldr	r3, [pc, #80]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057d0:	6819      	ldr	r1, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	051b      	lsls	r3, r3, #20
 80057d8:	430b      	orrs	r3, r1
 80057da:	6013      	str	r3, [r2, #0]
 80057dc:	e012      	b.n	8005804 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel7)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a19      	ldr	r2, [pc, #100]	; (8005848 <HAL_DMA_Init+0x1d0>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d10d      	bne.n	8005804 <HAL_DMA_Init+0x18c>
  {
    /*Reset request selection for DMA1 Channel7*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C7S;
 80057e8:	4b0d      	ldr	r3, [pc, #52]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057ea:	4a0d      	ldr	r2, [pc, #52]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057ec:	6812      	ldr	r2, [r2, #0]
 80057ee:	4917      	ldr	r1, [pc, #92]	; (800584c <HAL_DMA_Init+0x1d4>)
 80057f0:	400a      	ands	r2, r1
 80057f2:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel7 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 24U);
 80057f4:	4a0a      	ldr	r2, [pc, #40]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057f6:	4b0a      	ldr	r3, [pc, #40]	; (8005820 <HAL_DMA_Init+0x1a8>)
 80057f8:	6819      	ldr	r1, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	061b      	lsls	r3, r3, #24
 8005800:	430b      	orrs	r3, r1
 8005802:	6013      	str	r3, [r2, #0]
  }
#endif   
  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2225      	movs	r2, #37	; 0x25
 8005808:	2101      	movs	r1, #1
 800580a:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}  
 800580e:	0018      	movs	r0, r3
 8005810:	46bd      	mov	sp, r7
 8005812:	b004      	add	sp, #16
 8005814:	bd80      	pop	{r7, pc}
 8005816:	46c0      	nop			; (mov r8, r8)
 8005818:	ffffc00f 	.word	0xffffc00f
 800581c:	40020008 	.word	0x40020008
 8005820:	400200a8 	.word	0x400200a8
 8005824:	4002001c 	.word	0x4002001c
 8005828:	40020030 	.word	0x40020030
 800582c:	fffff0ff 	.word	0xfffff0ff
 8005830:	40020044 	.word	0x40020044
 8005834:	ffff0fff 	.word	0xffff0fff
 8005838:	40020058 	.word	0x40020058
 800583c:	fff0ffff 	.word	0xfff0ffff
 8005840:	4002006c 	.word	0x4002006c
 8005844:	ff0fffff 	.word	0xff0fffff
 8005848:	40020080 	.word	0x40020080
 800584c:	f0ffffff 	.word	0xf0ffffff

08005850 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	607a      	str	r2, [r7, #4]
 800585c:	603b      	str	r3, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdma);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2224      	movs	r2, #36	; 0x24
 8005862:	5c9b      	ldrb	r3, [r3, r2]
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_DMA_Start_IT+0x1c>
 8005868:	2302      	movs	r3, #2
 800586a:	e036      	b.n	80058da <HAL_DMA_Start_IT+0x8a>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2224      	movs	r2, #36	; 0x24
 8005870:	2101      	movs	r1, #1
 8005872:	5499      	strb	r1, [r3, r2]

  /* Change DMA peripheral state */  
  hdma->State = HAL_DMA_STATE_BUSY;  
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2225      	movs	r2, #37	; 0x25
 8005878:	2102      	movs	r1, #2
 800587a:	5499      	strb	r1, [r3, r2]

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	6812      	ldr	r2, [r2, #0]
 8005884:	6812      	ldr	r2, [r2, #0]
 8005886:	2101      	movs	r1, #1
 8005888:	438a      	bics	r2, r1
 800588a:	601a      	str	r2, [r3, #0]
  
  /* Configure the source, destination address and the data length */  
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	68b9      	ldr	r1, [r7, #8]
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f000 fa94 	bl	8005dc0 <DMA_SetConfig>
  
  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	6812      	ldr	r2, [r2, #0]
 80058a0:	6812      	ldr	r2, [r2, #0]
 80058a2:	2102      	movs	r1, #2
 80058a4:	430a      	orrs	r2, r1
 80058a6:	601a      	str	r2, [r3, #0]

  /* Enable the Half transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	6812      	ldr	r2, [r2, #0]
 80058b0:	6812      	ldr	r2, [r2, #0]
 80058b2:	2104      	movs	r1, #4
 80058b4:	430a      	orrs	r2, r1
 80058b6:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	6812      	ldr	r2, [r2, #0]
 80058c0:	6812      	ldr	r2, [r2, #0]
 80058c2:	2108      	movs	r1, #8
 80058c4:	430a      	orrs	r2, r1
 80058c6:	601a      	str	r2, [r3, #0]
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);   
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	6812      	ldr	r2, [r2, #0]
 80058d0:	6812      	ldr	r2, [r2, #0]
 80058d2:	2101      	movs	r1, #1
 80058d4:	430a      	orrs	r2, r1
 80058d6:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;    
 80058d8:	2300      	movs	r3, #0
} 
 80058da:	0018      	movs	r0, r3
 80058dc:	46bd      	mov	sp, r7
 80058de:	b004      	add	sp, #16
 80058e0:	bd80      	pop	{r7, pc}
	...

080058e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058ec:	230f      	movs	r3, #15
 80058ee:	18fb      	adds	r3, r7, r3
 80058f0:	2200      	movs	r2, #0
 80058f2:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2225      	movs	r2, #37	; 0x25
 80058f8:	5c9b      	ldrb	r3, [r3, r2]
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d007      	beq.n	8005910 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2204      	movs	r2, #4
 8005904:	63da      	str	r2, [r3, #60]	; 0x3c
        
    status = HAL_ERROR;
 8005906:	230f      	movs	r3, #15
 8005908:	18fb      	adds	r3, r7, r3
 800590a:	2201      	movs	r2, #1
 800590c:	701a      	strb	r2, [r3, #0]
 800590e:	e058      	b.n	80059c2 <HAL_DMA_Abort_IT+0xde>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	6812      	ldr	r2, [r2, #0]
 8005918:	6812      	ldr	r2, [r2, #0]
 800591a:	210e      	movs	r1, #14
 800591c:	438a      	bics	r2, r1
 800591e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	6812      	ldr	r2, [r2, #0]
 8005928:	6812      	ldr	r2, [r2, #0]
 800592a:	2101      	movs	r1, #1
 800592c:	438a      	bics	r2, r1
 800592e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005930:	4a27      	ldr	r2, [pc, #156]	; (80059d0 <HAL_DMA_Abort_IT+0xec>)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	0019      	movs	r1, r3
 8005938:	4b26      	ldr	r3, [pc, #152]	; (80059d4 <HAL_DMA_Abort_IT+0xf0>)
 800593a:	4299      	cmp	r1, r3
 800593c:	d02e      	beq.n	800599c <HAL_DMA_Abort_IT+0xb8>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	0019      	movs	r1, r3
 8005944:	4b24      	ldr	r3, [pc, #144]	; (80059d8 <HAL_DMA_Abort_IT+0xf4>)
 8005946:	4299      	cmp	r1, r3
 8005948:	d026      	beq.n	8005998 <HAL_DMA_Abort_IT+0xb4>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	0019      	movs	r1, r3
 8005950:	4b22      	ldr	r3, [pc, #136]	; (80059dc <HAL_DMA_Abort_IT+0xf8>)
 8005952:	4299      	cmp	r1, r3
 8005954:	d01d      	beq.n	8005992 <HAL_DMA_Abort_IT+0xae>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	0019      	movs	r1, r3
 800595c:	4b20      	ldr	r3, [pc, #128]	; (80059e0 <HAL_DMA_Abort_IT+0xfc>)
 800595e:	4299      	cmp	r1, r3
 8005960:	d014      	beq.n	800598c <HAL_DMA_Abort_IT+0xa8>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	0019      	movs	r1, r3
 8005968:	4b1e      	ldr	r3, [pc, #120]	; (80059e4 <HAL_DMA_Abort_IT+0x100>)
 800596a:	4299      	cmp	r1, r3
 800596c:	d00b      	beq.n	8005986 <HAL_DMA_Abort_IT+0xa2>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	0019      	movs	r1, r3
 8005974:	4b1c      	ldr	r3, [pc, #112]	; (80059e8 <HAL_DMA_Abort_IT+0x104>)
 8005976:	4299      	cmp	r1, r3
 8005978:	d102      	bne.n	8005980 <HAL_DMA_Abort_IT+0x9c>
 800597a:	2380      	movs	r3, #128	; 0x80
 800597c:	035b      	lsls	r3, r3, #13
 800597e:	e00e      	b.n	800599e <HAL_DMA_Abort_IT+0xba>
 8005980:	2380      	movs	r3, #128	; 0x80
 8005982:	045b      	lsls	r3, r3, #17
 8005984:	e00b      	b.n	800599e <HAL_DMA_Abort_IT+0xba>
 8005986:	2380      	movs	r3, #128	; 0x80
 8005988:	025b      	lsls	r3, r3, #9
 800598a:	e008      	b.n	800599e <HAL_DMA_Abort_IT+0xba>
 800598c:	2380      	movs	r3, #128	; 0x80
 800598e:	015b      	lsls	r3, r3, #5
 8005990:	e005      	b.n	800599e <HAL_DMA_Abort_IT+0xba>
 8005992:	2380      	movs	r3, #128	; 0x80
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	e002      	b.n	800599e <HAL_DMA_Abort_IT+0xba>
 8005998:	2310      	movs	r3, #16
 800599a:	e000      	b.n	800599e <HAL_DMA_Abort_IT+0xba>
 800599c:	2301      	movs	r3, #1
 800599e:	6053      	str	r3, [r2, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2225      	movs	r2, #37	; 0x25
 80059a4:	2101      	movs	r1, #1
 80059a6:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2224      	movs	r2, #36	; 0x24
 80059ac:	2100      	movs	r1, #0
 80059ae:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d004      	beq.n	80059c2 <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	0010      	movs	r0, r2
 80059c0:	4798      	blx	r3
    } 
  }
  return status;
 80059c2:	230f      	movs	r3, #15
 80059c4:	18fb      	adds	r3, r7, r3
 80059c6:	781b      	ldrb	r3, [r3, #0]
}
 80059c8:	0018      	movs	r0, r3
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b004      	add	sp, #16
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40020000 	.word	0x40020000
 80059d4:	40020008 	.word	0x40020008
 80059d8:	4002001c 	.word	0x4002001c
 80059dc:	40020030 	.word	0x40020030
 80059e0:	40020044 	.word	0x40020044
 80059e4:	40020058 	.word	0x40020058
 80059e8:	4002006c 	.word	0x4002006c

080059ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{        
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80059f4:	4bb0      	ldr	r3, [pc, #704]	; (8005cb8 <HAL_DMA_IRQHandler+0x2cc>)
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	0019      	movs	r1, r3
 80059fe:	4baf      	ldr	r3, [pc, #700]	; (8005cbc <HAL_DMA_IRQHandler+0x2d0>)
 8005a00:	4299      	cmp	r1, r3
 8005a02:	d02e      	beq.n	8005a62 <HAL_DMA_IRQHandler+0x76>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	0019      	movs	r1, r3
 8005a0a:	4bad      	ldr	r3, [pc, #692]	; (8005cc0 <HAL_DMA_IRQHandler+0x2d4>)
 8005a0c:	4299      	cmp	r1, r3
 8005a0e:	d026      	beq.n	8005a5e <HAL_DMA_IRQHandler+0x72>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	0019      	movs	r1, r3
 8005a16:	4bab      	ldr	r3, [pc, #684]	; (8005cc4 <HAL_DMA_IRQHandler+0x2d8>)
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	d01d      	beq.n	8005a58 <HAL_DMA_IRQHandler+0x6c>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	0019      	movs	r1, r3
 8005a22:	4ba9      	ldr	r3, [pc, #676]	; (8005cc8 <HAL_DMA_IRQHandler+0x2dc>)
 8005a24:	4299      	cmp	r1, r3
 8005a26:	d014      	beq.n	8005a52 <HAL_DMA_IRQHandler+0x66>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	0019      	movs	r1, r3
 8005a2e:	4ba7      	ldr	r3, [pc, #668]	; (8005ccc <HAL_DMA_IRQHandler+0x2e0>)
 8005a30:	4299      	cmp	r1, r3
 8005a32:	d00b      	beq.n	8005a4c <HAL_DMA_IRQHandler+0x60>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	0019      	movs	r1, r3
 8005a3a:	4ba5      	ldr	r3, [pc, #660]	; (8005cd0 <HAL_DMA_IRQHandler+0x2e4>)
 8005a3c:	4299      	cmp	r1, r3
 8005a3e:	d102      	bne.n	8005a46 <HAL_DMA_IRQHandler+0x5a>
 8005a40:	2380      	movs	r3, #128	; 0x80
 8005a42:	041b      	lsls	r3, r3, #16
 8005a44:	e00e      	b.n	8005a64 <HAL_DMA_IRQHandler+0x78>
 8005a46:	2380      	movs	r3, #128	; 0x80
 8005a48:	051b      	lsls	r3, r3, #20
 8005a4a:	e00b      	b.n	8005a64 <HAL_DMA_IRQHandler+0x78>
 8005a4c:	2380      	movs	r3, #128	; 0x80
 8005a4e:	031b      	lsls	r3, r3, #12
 8005a50:	e008      	b.n	8005a64 <HAL_DMA_IRQHandler+0x78>
 8005a52:	2380      	movs	r3, #128	; 0x80
 8005a54:	021b      	lsls	r3, r3, #8
 8005a56:	e005      	b.n	8005a64 <HAL_DMA_IRQHandler+0x78>
 8005a58:	2380      	movs	r3, #128	; 0x80
 8005a5a:	011b      	lsls	r3, r3, #4
 8005a5c:	e002      	b.n	8005a64 <HAL_DMA_IRQHandler+0x78>
 8005a5e:	2380      	movs	r3, #128	; 0x80
 8005a60:	e000      	b.n	8005a64 <HAL_DMA_IRQHandler+0x78>
 8005a62:	2308      	movs	r3, #8
 8005a64:	4013      	ands	r3, r2
 8005a66:	d05c      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x136>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2208      	movs	r2, #8
 8005a70:	4013      	ands	r3, r2
 8005a72:	d056      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x136>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6812      	ldr	r2, [r2, #0]
 8005a7c:	6812      	ldr	r2, [r2, #0]
 8005a7e:	2108      	movs	r1, #8
 8005a80:	438a      	bics	r2, r1
 8005a82:	601a      	str	r2, [r3, #0]
    
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8005a84:	4a8c      	ldr	r2, [pc, #560]	; (8005cb8 <HAL_DMA_IRQHandler+0x2cc>)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	0019      	movs	r1, r3
 8005a8c:	4b8b      	ldr	r3, [pc, #556]	; (8005cbc <HAL_DMA_IRQHandler+0x2d0>)
 8005a8e:	4299      	cmp	r1, r3
 8005a90:	d02e      	beq.n	8005af0 <HAL_DMA_IRQHandler+0x104>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	0019      	movs	r1, r3
 8005a98:	4b89      	ldr	r3, [pc, #548]	; (8005cc0 <HAL_DMA_IRQHandler+0x2d4>)
 8005a9a:	4299      	cmp	r1, r3
 8005a9c:	d026      	beq.n	8005aec <HAL_DMA_IRQHandler+0x100>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	0019      	movs	r1, r3
 8005aa4:	4b87      	ldr	r3, [pc, #540]	; (8005cc4 <HAL_DMA_IRQHandler+0x2d8>)
 8005aa6:	4299      	cmp	r1, r3
 8005aa8:	d01d      	beq.n	8005ae6 <HAL_DMA_IRQHandler+0xfa>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	0019      	movs	r1, r3
 8005ab0:	4b85      	ldr	r3, [pc, #532]	; (8005cc8 <HAL_DMA_IRQHandler+0x2dc>)
 8005ab2:	4299      	cmp	r1, r3
 8005ab4:	d014      	beq.n	8005ae0 <HAL_DMA_IRQHandler+0xf4>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	0019      	movs	r1, r3
 8005abc:	4b83      	ldr	r3, [pc, #524]	; (8005ccc <HAL_DMA_IRQHandler+0x2e0>)
 8005abe:	4299      	cmp	r1, r3
 8005ac0:	d00b      	beq.n	8005ada <HAL_DMA_IRQHandler+0xee>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	0019      	movs	r1, r3
 8005ac8:	4b81      	ldr	r3, [pc, #516]	; (8005cd0 <HAL_DMA_IRQHandler+0x2e4>)
 8005aca:	4299      	cmp	r1, r3
 8005acc:	d102      	bne.n	8005ad4 <HAL_DMA_IRQHandler+0xe8>
 8005ace:	2380      	movs	r3, #128	; 0x80
 8005ad0:	041b      	lsls	r3, r3, #16
 8005ad2:	e00e      	b.n	8005af2 <HAL_DMA_IRQHandler+0x106>
 8005ad4:	2380      	movs	r3, #128	; 0x80
 8005ad6:	051b      	lsls	r3, r3, #20
 8005ad8:	e00b      	b.n	8005af2 <HAL_DMA_IRQHandler+0x106>
 8005ada:	2380      	movs	r3, #128	; 0x80
 8005adc:	031b      	lsls	r3, r3, #12
 8005ade:	e008      	b.n	8005af2 <HAL_DMA_IRQHandler+0x106>
 8005ae0:	2380      	movs	r3, #128	; 0x80
 8005ae2:	021b      	lsls	r3, r3, #8
 8005ae4:	e005      	b.n	8005af2 <HAL_DMA_IRQHandler+0x106>
 8005ae6:	2380      	movs	r3, #128	; 0x80
 8005ae8:	011b      	lsls	r3, r3, #4
 8005aea:	e002      	b.n	8005af2 <HAL_DMA_IRQHandler+0x106>
 8005aec:	2380      	movs	r3, #128	; 0x80
 8005aee:	e000      	b.n	8005af2 <HAL_DMA_IRQHandler+0x106>
 8005af0:	2308      	movs	r3, #8
 8005af2:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005af8:	2201      	movs	r2, #1
 8005afa:	431a      	orrs	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;    
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2225      	movs	r2, #37	; 0x25
 8005b04:	2104      	movs	r1, #4
 8005b06:	5499      	strb	r1, [r3, r2]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2224      	movs	r2, #36	; 0x24
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	5499      	strb	r1, [r3, r2]
    
      if (hdma->XferErrorCallback != NULL)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d004      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x136>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	0010      	movs	r0, r2
 8005b20:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8005b22:	4b65      	ldr	r3, [pc, #404]	; (8005cb8 <HAL_DMA_IRQHandler+0x2cc>)
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	0019      	movs	r1, r3
 8005b2c:	4b63      	ldr	r3, [pc, #396]	; (8005cbc <HAL_DMA_IRQHandler+0x2d0>)
 8005b2e:	4299      	cmp	r1, r3
 8005b30:	d02e      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x1a4>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	0019      	movs	r1, r3
 8005b38:	4b61      	ldr	r3, [pc, #388]	; (8005cc0 <HAL_DMA_IRQHandler+0x2d4>)
 8005b3a:	4299      	cmp	r1, r3
 8005b3c:	d026      	beq.n	8005b8c <HAL_DMA_IRQHandler+0x1a0>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	0019      	movs	r1, r3
 8005b44:	4b5f      	ldr	r3, [pc, #380]	; (8005cc4 <HAL_DMA_IRQHandler+0x2d8>)
 8005b46:	4299      	cmp	r1, r3
 8005b48:	d01d      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x19a>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	0019      	movs	r1, r3
 8005b50:	4b5d      	ldr	r3, [pc, #372]	; (8005cc8 <HAL_DMA_IRQHandler+0x2dc>)
 8005b52:	4299      	cmp	r1, r3
 8005b54:	d014      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x194>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	0019      	movs	r1, r3
 8005b5c:	4b5b      	ldr	r3, [pc, #364]	; (8005ccc <HAL_DMA_IRQHandler+0x2e0>)
 8005b5e:	4299      	cmp	r1, r3
 8005b60:	d00b      	beq.n	8005b7a <HAL_DMA_IRQHandler+0x18e>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	0019      	movs	r1, r3
 8005b68:	4b59      	ldr	r3, [pc, #356]	; (8005cd0 <HAL_DMA_IRQHandler+0x2e4>)
 8005b6a:	4299      	cmp	r1, r3
 8005b6c:	d102      	bne.n	8005b74 <HAL_DMA_IRQHandler+0x188>
 8005b6e:	2380      	movs	r3, #128	; 0x80
 8005b70:	03db      	lsls	r3, r3, #15
 8005b72:	e00e      	b.n	8005b92 <HAL_DMA_IRQHandler+0x1a6>
 8005b74:	2380      	movs	r3, #128	; 0x80
 8005b76:	04db      	lsls	r3, r3, #19
 8005b78:	e00b      	b.n	8005b92 <HAL_DMA_IRQHandler+0x1a6>
 8005b7a:	2380      	movs	r3, #128	; 0x80
 8005b7c:	02db      	lsls	r3, r3, #11
 8005b7e:	e008      	b.n	8005b92 <HAL_DMA_IRQHandler+0x1a6>
 8005b80:	2380      	movs	r3, #128	; 0x80
 8005b82:	01db      	lsls	r3, r3, #7
 8005b84:	e005      	b.n	8005b92 <HAL_DMA_IRQHandler+0x1a6>
 8005b86:	2380      	movs	r3, #128	; 0x80
 8005b88:	00db      	lsls	r3, r3, #3
 8005b8a:	e002      	b.n	8005b92 <HAL_DMA_IRQHandler+0x1a6>
 8005b8c:	2340      	movs	r3, #64	; 0x40
 8005b8e:	e000      	b.n	8005b92 <HAL_DMA_IRQHandler+0x1a6>
 8005b90:	2304      	movs	r3, #4
 8005b92:	4013      	ands	r3, r2
 8005b94:	d058      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x25c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2204      	movs	r2, #4
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	d052      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x25c>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	4013      	ands	r3, r2
 8005bac:	d107      	bne.n	8005bbe <HAL_DMA_IRQHandler+0x1d2>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6812      	ldr	r2, [r2, #0]
 8005bb6:	6812      	ldr	r2, [r2, #0]
 8005bb8:	2104      	movs	r1, #4
 8005bba:	438a      	bics	r2, r1
 8005bbc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005bbe:	4a3e      	ldr	r2, [pc, #248]	; (8005cb8 <HAL_DMA_IRQHandler+0x2cc>)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	0019      	movs	r1, r3
 8005bc6:	4b3d      	ldr	r3, [pc, #244]	; (8005cbc <HAL_DMA_IRQHandler+0x2d0>)
 8005bc8:	4299      	cmp	r1, r3
 8005bca:	d02e      	beq.n	8005c2a <HAL_DMA_IRQHandler+0x23e>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	0019      	movs	r1, r3
 8005bd2:	4b3b      	ldr	r3, [pc, #236]	; (8005cc0 <HAL_DMA_IRQHandler+0x2d4>)
 8005bd4:	4299      	cmp	r1, r3
 8005bd6:	d026      	beq.n	8005c26 <HAL_DMA_IRQHandler+0x23a>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	0019      	movs	r1, r3
 8005bde:	4b39      	ldr	r3, [pc, #228]	; (8005cc4 <HAL_DMA_IRQHandler+0x2d8>)
 8005be0:	4299      	cmp	r1, r3
 8005be2:	d01d      	beq.n	8005c20 <HAL_DMA_IRQHandler+0x234>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	0019      	movs	r1, r3
 8005bea:	4b37      	ldr	r3, [pc, #220]	; (8005cc8 <HAL_DMA_IRQHandler+0x2dc>)
 8005bec:	4299      	cmp	r1, r3
 8005bee:	d014      	beq.n	8005c1a <HAL_DMA_IRQHandler+0x22e>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	0019      	movs	r1, r3
 8005bf6:	4b35      	ldr	r3, [pc, #212]	; (8005ccc <HAL_DMA_IRQHandler+0x2e0>)
 8005bf8:	4299      	cmp	r1, r3
 8005bfa:	d00b      	beq.n	8005c14 <HAL_DMA_IRQHandler+0x228>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	0019      	movs	r1, r3
 8005c02:	4b33      	ldr	r3, [pc, #204]	; (8005cd0 <HAL_DMA_IRQHandler+0x2e4>)
 8005c04:	4299      	cmp	r1, r3
 8005c06:	d102      	bne.n	8005c0e <HAL_DMA_IRQHandler+0x222>
 8005c08:	2380      	movs	r3, #128	; 0x80
 8005c0a:	03db      	lsls	r3, r3, #15
 8005c0c:	e00e      	b.n	8005c2c <HAL_DMA_IRQHandler+0x240>
 8005c0e:	2380      	movs	r3, #128	; 0x80
 8005c10:	04db      	lsls	r3, r3, #19
 8005c12:	e00b      	b.n	8005c2c <HAL_DMA_IRQHandler+0x240>
 8005c14:	2380      	movs	r3, #128	; 0x80
 8005c16:	02db      	lsls	r3, r3, #11
 8005c18:	e008      	b.n	8005c2c <HAL_DMA_IRQHandler+0x240>
 8005c1a:	2380      	movs	r3, #128	; 0x80
 8005c1c:	01db      	lsls	r3, r3, #7
 8005c1e:	e005      	b.n	8005c2c <HAL_DMA_IRQHandler+0x240>
 8005c20:	2380      	movs	r3, #128	; 0x80
 8005c22:	00db      	lsls	r3, r3, #3
 8005c24:	e002      	b.n	8005c2c <HAL_DMA_IRQHandler+0x240>
 8005c26:	2340      	movs	r3, #64	; 0x40
 8005c28:	e000      	b.n	8005c2c <HAL_DMA_IRQHandler+0x240>
 8005c2a:	2304      	movs	r3, #4
 8005c2c:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2225      	movs	r2, #37	; 0x25
 8005c32:	2105      	movs	r1, #5
 8005c34:	5499      	strb	r1, [r3, r2]

      if(hdma->XferHalfCpltCallback != NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d004      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x25c>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	0010      	movs	r0, r2
 8005c46:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8005c48:	4b1b      	ldr	r3, [pc, #108]	; (8005cb8 <HAL_DMA_IRQHandler+0x2cc>)
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	0019      	movs	r1, r3
 8005c52:	4b1a      	ldr	r3, [pc, #104]	; (8005cbc <HAL_DMA_IRQHandler+0x2d0>)
 8005c54:	4299      	cmp	r1, r3
 8005c56:	d03d      	beq.n	8005cd4 <HAL_DMA_IRQHandler+0x2e8>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	0019      	movs	r1, r3
 8005c5e:	4b18      	ldr	r3, [pc, #96]	; (8005cc0 <HAL_DMA_IRQHandler+0x2d4>)
 8005c60:	4299      	cmp	r1, r3
 8005c62:	d026      	beq.n	8005cb2 <HAL_DMA_IRQHandler+0x2c6>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	0019      	movs	r1, r3
 8005c6a:	4b16      	ldr	r3, [pc, #88]	; (8005cc4 <HAL_DMA_IRQHandler+0x2d8>)
 8005c6c:	4299      	cmp	r1, r3
 8005c6e:	d01d      	beq.n	8005cac <HAL_DMA_IRQHandler+0x2c0>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	0019      	movs	r1, r3
 8005c76:	4b14      	ldr	r3, [pc, #80]	; (8005cc8 <HAL_DMA_IRQHandler+0x2dc>)
 8005c78:	4299      	cmp	r1, r3
 8005c7a:	d014      	beq.n	8005ca6 <HAL_DMA_IRQHandler+0x2ba>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	0019      	movs	r1, r3
 8005c82:	4b12      	ldr	r3, [pc, #72]	; (8005ccc <HAL_DMA_IRQHandler+0x2e0>)
 8005c84:	4299      	cmp	r1, r3
 8005c86:	d00b      	beq.n	8005ca0 <HAL_DMA_IRQHandler+0x2b4>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	0019      	movs	r1, r3
 8005c8e:	4b10      	ldr	r3, [pc, #64]	; (8005cd0 <HAL_DMA_IRQHandler+0x2e4>)
 8005c90:	4299      	cmp	r1, r3
 8005c92:	d102      	bne.n	8005c9a <HAL_DMA_IRQHandler+0x2ae>
 8005c94:	2380      	movs	r3, #128	; 0x80
 8005c96:	039b      	lsls	r3, r3, #14
 8005c98:	e01d      	b.n	8005cd6 <HAL_DMA_IRQHandler+0x2ea>
 8005c9a:	2380      	movs	r3, #128	; 0x80
 8005c9c:	049b      	lsls	r3, r3, #18
 8005c9e:	e01a      	b.n	8005cd6 <HAL_DMA_IRQHandler+0x2ea>
 8005ca0:	2380      	movs	r3, #128	; 0x80
 8005ca2:	029b      	lsls	r3, r3, #10
 8005ca4:	e017      	b.n	8005cd6 <HAL_DMA_IRQHandler+0x2ea>
 8005ca6:	2380      	movs	r3, #128	; 0x80
 8005ca8:	019b      	lsls	r3, r3, #6
 8005caa:	e014      	b.n	8005cd6 <HAL_DMA_IRQHandler+0x2ea>
 8005cac:	2380      	movs	r3, #128	; 0x80
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	e011      	b.n	8005cd6 <HAL_DMA_IRQHandler+0x2ea>
 8005cb2:	2320      	movs	r3, #32
 8005cb4:	e00f      	b.n	8005cd6 <HAL_DMA_IRQHandler+0x2ea>
 8005cb6:	46c0      	nop			; (mov r8, r8)
 8005cb8:	40020000 	.word	0x40020000
 8005cbc:	40020008 	.word	0x40020008
 8005cc0:	4002001c 	.word	0x4002001c
 8005cc4:	40020030 	.word	0x40020030
 8005cc8:	40020044 	.word	0x40020044
 8005ccc:	40020058 	.word	0x40020058
 8005cd0:	4002006c 	.word	0x4002006c
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	d060      	beq.n	8005d9c <HAL_DMA_IRQHandler+0x3b0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	d05a      	beq.n	8005d9c <HAL_DMA_IRQHandler+0x3b0>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2220      	movs	r2, #32
 8005cee:	4013      	ands	r3, r2
 8005cf0:	d107      	bne.n	8005d02 <HAL_DMA_IRQHandler+0x316>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	6812      	ldr	r2, [r2, #0]
 8005cfa:	6812      	ldr	r2, [r2, #0]
 8005cfc:	2102      	movs	r1, #2
 8005cfe:	438a      	bics	r2, r1
 8005d00:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005d02:	4a28      	ldr	r2, [pc, #160]	; (8005da4 <HAL_DMA_IRQHandler+0x3b8>)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	0019      	movs	r1, r3
 8005d0a:	4b27      	ldr	r3, [pc, #156]	; (8005da8 <HAL_DMA_IRQHandler+0x3bc>)
 8005d0c:	4299      	cmp	r1, r3
 8005d0e:	d02e      	beq.n	8005d6e <HAL_DMA_IRQHandler+0x382>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	0019      	movs	r1, r3
 8005d16:	4b25      	ldr	r3, [pc, #148]	; (8005dac <HAL_DMA_IRQHandler+0x3c0>)
 8005d18:	4299      	cmp	r1, r3
 8005d1a:	d026      	beq.n	8005d6a <HAL_DMA_IRQHandler+0x37e>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	0019      	movs	r1, r3
 8005d22:	4b23      	ldr	r3, [pc, #140]	; (8005db0 <HAL_DMA_IRQHandler+0x3c4>)
 8005d24:	4299      	cmp	r1, r3
 8005d26:	d01d      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x378>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	0019      	movs	r1, r3
 8005d2e:	4b21      	ldr	r3, [pc, #132]	; (8005db4 <HAL_DMA_IRQHandler+0x3c8>)
 8005d30:	4299      	cmp	r1, r3
 8005d32:	d014      	beq.n	8005d5e <HAL_DMA_IRQHandler+0x372>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	0019      	movs	r1, r3
 8005d3a:	4b1f      	ldr	r3, [pc, #124]	; (8005db8 <HAL_DMA_IRQHandler+0x3cc>)
 8005d3c:	4299      	cmp	r1, r3
 8005d3e:	d00b      	beq.n	8005d58 <HAL_DMA_IRQHandler+0x36c>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	0019      	movs	r1, r3
 8005d46:	4b1d      	ldr	r3, [pc, #116]	; (8005dbc <HAL_DMA_IRQHandler+0x3d0>)
 8005d48:	4299      	cmp	r1, r3
 8005d4a:	d102      	bne.n	8005d52 <HAL_DMA_IRQHandler+0x366>
 8005d4c:	2380      	movs	r3, #128	; 0x80
 8005d4e:	039b      	lsls	r3, r3, #14
 8005d50:	e00e      	b.n	8005d70 <HAL_DMA_IRQHandler+0x384>
 8005d52:	2380      	movs	r3, #128	; 0x80
 8005d54:	049b      	lsls	r3, r3, #18
 8005d56:	e00b      	b.n	8005d70 <HAL_DMA_IRQHandler+0x384>
 8005d58:	2380      	movs	r3, #128	; 0x80
 8005d5a:	029b      	lsls	r3, r3, #10
 8005d5c:	e008      	b.n	8005d70 <HAL_DMA_IRQHandler+0x384>
 8005d5e:	2380      	movs	r3, #128	; 0x80
 8005d60:	019b      	lsls	r3, r3, #6
 8005d62:	e005      	b.n	8005d70 <HAL_DMA_IRQHandler+0x384>
 8005d64:	2380      	movs	r3, #128	; 0x80
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	e002      	b.n	8005d70 <HAL_DMA_IRQHandler+0x384>
 8005d6a:	2320      	movs	r3, #32
 8005d6c:	e000      	b.n	8005d70 <HAL_DMA_IRQHandler+0x384>
 8005d6e:	2302      	movs	r3, #2
 8005d70:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;    
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2225      	movs	r2, #37	; 0x25
 8005d7e:	2101      	movs	r1, #1
 8005d80:	5499      	strb	r1, [r3, r2]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2224      	movs	r2, #36	; 0x24
 8005d86:	2100      	movs	r1, #0
 8005d88:	5499      	strb	r1, [r3, r2]
    
      if(hdma->XferCpltCallback != NULL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d004      	beq.n	8005d9c <HAL_DMA_IRQHandler+0x3b0>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	0010      	movs	r0, r2
 8005d9a:	4798      	blx	r3
      }
    }
  }
}  
 8005d9c:	46c0      	nop			; (mov r8, r8)
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	b002      	add	sp, #8
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	40020000 	.word	0x40020000
 8005da8:	40020008 	.word	0x40020008
 8005dac:	4002001c 	.word	0x4002001c
 8005db0:	40020030 	.word	0x40020030
 8005db4:	40020044 	.word	0x40020044
 8005db8:	40020058 	.word	0x40020058
 8005dbc:	4002006c 	.word	0x4002006c

08005dc0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	2b10      	cmp	r3, #16
 8005ddc:	d108      	bne.n	8005df0 <DMA_SetConfig+0x30>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005dee:	e007      	b.n	8005e00 <DMA_SetConfig+0x40>
    hdma->Instance->CPAR = SrcAddress;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68ba      	ldr	r2, [r7, #8]
 8005df6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	60da      	str	r2, [r3, #12]
}
 8005e00:	46c0      	nop			; (mov r8, r8)
 8005e02:	46bd      	mov	sp, r7
 8005e04:	b004      	add	sp, #16
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005e16:	2300      	movs	r3, #0
 8005e18:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005e1e:	e155      	b.n	80060cc <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2101      	movs	r1, #1
 8005e26:	697a      	ldr	r2, [r7, #20]
 8005e28:	4091      	lsls	r1, r2
 8005e2a:	000a      	movs	r2, r1
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d100      	bne.n	8005e38 <HAL_GPIO_Init+0x30>
 8005e36:	e146      	b.n	80060c6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	2b02      	cmp	r3, #2
 8005e3e:	d003      	beq.n	8005e48 <HAL_GPIO_Init+0x40>
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2b12      	cmp	r3, #18
 8005e46:	d123      	bne.n	8005e90 <HAL_GPIO_Init+0x88>
      {
        /* Check if the Alternate function is compliant with the GPIO in use */
        assert_param(IS_GPIO_AF_AVAILABLE(GPIOx,(GPIO_Init->Alternate)));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	08da      	lsrs	r2, r3, #3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	3208      	adds	r2, #8
 8005e50:	0092      	lsls	r2, r2, #2
 8005e52:	58d3      	ldr	r3, [r2, r3]
 8005e54:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2207      	movs	r2, #7
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	220f      	movs	r2, #15
 8005e60:	409a      	lsls	r2, r3
 8005e62:	0013      	movs	r3, r2
 8005e64:	43da      	mvns	r2, r3
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	4013      	ands	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	691a      	ldr	r2, [r3, #16]
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	2107      	movs	r1, #7
 8005e74:	400b      	ands	r3, r1
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	409a      	lsls	r2, r3
 8005e7a:	0013      	movs	r3, r2
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	08da      	lsrs	r2, r3, #3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	3208      	adds	r2, #8
 8005e8a:	0092      	lsls	r2, r2, #2
 8005e8c:	6939      	ldr	r1, [r7, #16]
 8005e8e:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d00b      	beq.n	8005eb0 <HAL_GPIO_Init+0xa8>
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	d007      	beq.n	8005eb0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ea4:	2b11      	cmp	r3, #17
 8005ea6:	d003      	beq.n	8005eb0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b12      	cmp	r3, #18
 8005eae:	d130      	bne.n	8005f12 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	2203      	movs	r2, #3
 8005ebc:	409a      	lsls	r2, r3
 8005ebe:	0013      	movs	r3, r2
 8005ec0:	43da      	mvns	r2, r3
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	005b      	lsls	r3, r3, #1
 8005ed0:	409a      	lsls	r2, r3
 8005ed2:	0013      	movs	r3, r2
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	409a      	lsls	r2, r3
 8005eec:	0013      	movs	r3, r2
 8005eee:	43da      	mvns	r2, r3
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	091b      	lsrs	r3, r3, #4
 8005efc:	2201      	movs	r2, #1
 8005efe:	401a      	ands	r2, r3
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	409a      	lsls	r2, r3
 8005f04:	0013      	movs	r3, r2
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	005b      	lsls	r3, r3, #1
 8005f1c:	2203      	movs	r2, #3
 8005f1e:	409a      	lsls	r2, r3
 8005f20:	0013      	movs	r3, r2
 8005f22:	43da      	mvns	r2, r3
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	4013      	ands	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	2203      	movs	r2, #3
 8005f30:	401a      	ands	r2, r3
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	409a      	lsls	r2, r3
 8005f38:	0013      	movs	r3, r2
 8005f3a:	693a      	ldr	r2, [r7, #16]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	005b      	lsls	r3, r3, #1
 8005f50:	2203      	movs	r2, #3
 8005f52:	409a      	lsls	r2, r3
 8005f54:	0013      	movs	r3, r2
 8005f56:	43da      	mvns	r2, r3
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	689a      	ldr	r2, [r3, #8]
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	409a      	lsls	r2, r3
 8005f68:	0013      	movs	r3, r2
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	693a      	ldr	r2, [r7, #16]
 8005f74:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	2380      	movs	r3, #128	; 0x80
 8005f7c:	055b      	lsls	r3, r3, #21
 8005f7e:	4013      	ands	r3, r2
 8005f80:	d100      	bne.n	8005f84 <HAL_GPIO_Init+0x17c>
 8005f82:	e0a0      	b.n	80060c6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f84:	4b57      	ldr	r3, [pc, #348]	; (80060e4 <HAL_GPIO_Init+0x2dc>)
 8005f86:	4a57      	ldr	r2, [pc, #348]	; (80060e4 <HAL_GPIO_Init+0x2dc>)
 8005f88:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f8a:	2101      	movs	r1, #1
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8005f90:	4a55      	ldr	r2, [pc, #340]	; (80060e8 <HAL_GPIO_Init+0x2e0>)
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	089b      	lsrs	r3, r3, #2
 8005f96:	3302      	adds	r3, #2
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	589b      	ldr	r3, [r3, r2]
 8005f9c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	220f      	movs	r2, #15
 8005fa8:	409a      	lsls	r2, r3
 8005faa:	0013      	movs	r3, r2
 8005fac:	43da      	mvns	r2, r3
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	23a0      	movs	r3, #160	; 0xa0
 8005fb8:	05db      	lsls	r3, r3, #23
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d01f      	beq.n	8005ffe <HAL_GPIO_Init+0x1f6>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a4a      	ldr	r2, [pc, #296]	; (80060ec <HAL_GPIO_Init+0x2e4>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d019      	beq.n	8005ffa <HAL_GPIO_Init+0x1f2>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a49      	ldr	r2, [pc, #292]	; (80060f0 <HAL_GPIO_Init+0x2e8>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d013      	beq.n	8005ff6 <HAL_GPIO_Init+0x1ee>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a48      	ldr	r2, [pc, #288]	; (80060f4 <HAL_GPIO_Init+0x2ec>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d00d      	beq.n	8005ff2 <HAL_GPIO_Init+0x1ea>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a47      	ldr	r2, [pc, #284]	; (80060f8 <HAL_GPIO_Init+0x2f0>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d007      	beq.n	8005fee <HAL_GPIO_Init+0x1e6>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a46      	ldr	r2, [pc, #280]	; (80060fc <HAL_GPIO_Init+0x2f4>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d101      	bne.n	8005fea <HAL_GPIO_Init+0x1e2>
 8005fe6:	2305      	movs	r3, #5
 8005fe8:	e00a      	b.n	8006000 <HAL_GPIO_Init+0x1f8>
 8005fea:	2306      	movs	r3, #6
 8005fec:	e008      	b.n	8006000 <HAL_GPIO_Init+0x1f8>
 8005fee:	2304      	movs	r3, #4
 8005ff0:	e006      	b.n	8006000 <HAL_GPIO_Init+0x1f8>
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e004      	b.n	8006000 <HAL_GPIO_Init+0x1f8>
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	e002      	b.n	8006000 <HAL_GPIO_Init+0x1f8>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e000      	b.n	8006000 <HAL_GPIO_Init+0x1f8>
 8005ffe:	2300      	movs	r3, #0
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	2103      	movs	r1, #3
 8006004:	400a      	ands	r2, r1
 8006006:	0092      	lsls	r2, r2, #2
 8006008:	4093      	lsls	r3, r2
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	4313      	orrs	r3, r2
 800600e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006010:	4935      	ldr	r1, [pc, #212]	; (80060e8 <HAL_GPIO_Init+0x2e0>)
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	089b      	lsrs	r3, r3, #2
 8006016:	3302      	adds	r3, #2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800601e:	4b38      	ldr	r3, [pc, #224]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	43da      	mvns	r2, r3
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	4013      	ands	r3, r2
 800602c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	685a      	ldr	r2, [r3, #4]
 8006032:	2380      	movs	r3, #128	; 0x80
 8006034:	025b      	lsls	r3, r3, #9
 8006036:	4013      	ands	r3, r2
 8006038:	d003      	beq.n	8006042 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4313      	orrs	r3, r2
 8006040:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006042:	4b2f      	ldr	r3, [pc, #188]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8006048:	4b2d      	ldr	r3, [pc, #180]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	43da      	mvns	r2, r3
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	4013      	ands	r3, r2
 8006056:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	2380      	movs	r3, #128	; 0x80
 800605e:	029b      	lsls	r3, r3, #10
 8006060:	4013      	ands	r3, r2
 8006062:	d003      	beq.n	800606c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	4313      	orrs	r3, r2
 800606a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800606c:	4b24      	ldr	r3, [pc, #144]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006072:	4b23      	ldr	r3, [pc, #140]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	43da      	mvns	r2, r3
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	4013      	ands	r3, r2
 8006080:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685a      	ldr	r2, [r3, #4]
 8006086:	2380      	movs	r3, #128	; 0x80
 8006088:	035b      	lsls	r3, r3, #13
 800608a:	4013      	ands	r3, r2
 800608c:	d003      	beq.n	8006096 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006096:	4b1a      	ldr	r3, [pc, #104]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800609c:	4b18      	ldr	r3, [pc, #96]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	43da      	mvns	r2, r3
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	4013      	ands	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	2380      	movs	r3, #128	; 0x80
 80060b2:	039b      	lsls	r3, r3, #14
 80060b4:	4013      	ands	r3, r2
 80060b6:	d003      	beq.n	80060c0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	4313      	orrs	r3, r2
 80060be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80060c0:	4b0f      	ldr	r3, [pc, #60]	; (8006100 <HAL_GPIO_Init+0x2f8>)
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	3301      	adds	r3, #1
 80060ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	40da      	lsrs	r2, r3
 80060d4:	1e13      	subs	r3, r2, #0
 80060d6:	d000      	beq.n	80060da <HAL_GPIO_Init+0x2d2>
 80060d8:	e6a2      	b.n	8005e20 <HAL_GPIO_Init+0x18>
  }
}
 80060da:	46c0      	nop			; (mov r8, r8)
 80060dc:	46bd      	mov	sp, r7
 80060de:	b006      	add	sp, #24
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	46c0      	nop			; (mov r8, r8)
 80060e4:	40021000 	.word	0x40021000
 80060e8:	40010000 	.word	0x40010000
 80060ec:	50000400 	.word	0x50000400
 80060f0:	50000800 	.word	0x50000800
 80060f4:	50000c00 	.word	0x50000c00
 80060f8:	50001000 	.word	0x50001000
 80060fc:	50001c00 	.word	0x50001c00
 8006100:	40010400 	.word	0x40010400

08006104 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	0008      	movs	r0, r1
 800610e:	0011      	movs	r1, r2
 8006110:	1cbb      	adds	r3, r7, #2
 8006112:	1c02      	adds	r2, r0, #0
 8006114:	801a      	strh	r2, [r3, #0]
 8006116:	1c7b      	adds	r3, r7, #1
 8006118:	1c0a      	adds	r2, r1, #0
 800611a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 800611c:	1c7b      	adds	r3, r7, #1
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d004      	beq.n	800612e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006124:	1cbb      	adds	r3, r7, #2
 8006126:	881a      	ldrh	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800612c:	e003      	b.n	8006136 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800612e:	1cbb      	adds	r3, r7, #2
 8006130:	881a      	ldrh	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006136:	46c0      	nop			; (mov r8, r8)
 8006138:	46bd      	mov	sp, r7
 800613a:	b002      	add	sp, #8
 800613c:	bd80      	pop	{r7, pc}

0800613e <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800613e:	b580      	push	{r7, lr}
 8006140:	b082      	sub	sp, #8
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	000a      	movs	r2, r1
 8006148:	1cbb      	adds	r3, r7, #2
 800614a:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	695a      	ldr	r2, [r3, #20]
 8006150:	1cbb      	adds	r3, r7, #2
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	405a      	eors	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	615a      	str	r2, [r3, #20]
}
 800615a:	46c0      	nop			; (mov r8, r8)
 800615c:	46bd      	mov	sp, r7
 800615e:	b002      	add	sp, #8
 8006160:	bd80      	pop	{r7, pc}
	...

08006164 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	0002      	movs	r2, r0
 800616c:	1dbb      	adds	r3, r7, #6
 800616e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8006170:	4b09      	ldr	r3, [pc, #36]	; (8006198 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	1dba      	adds	r2, r7, #6
 8006176:	8812      	ldrh	r2, [r2, #0]
 8006178:	4013      	ands	r3, r2
 800617a:	d008      	beq.n	800618e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800617c:	4b06      	ldr	r3, [pc, #24]	; (8006198 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800617e:	1dba      	adds	r2, r7, #6
 8006180:	8812      	ldrh	r2, [r2, #0]
 8006182:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006184:	1dbb      	adds	r3, r7, #6
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	0018      	movs	r0, r3
 800618a:	f005 fba7 	bl	800b8dc <HAL_GPIO_EXTI_Callback>
  }
}
 800618e:	46c0      	nop			; (mov r8, r8)
 8006190:	46bd      	mov	sp, r7
 8006192:	b002      	add	sp, #8
 8006194:	bd80      	pop	{r7, pc}
 8006196:	46c0      	nop			; (mov r8, r8)
 8006198:	40010400 	.word	0x40010400

0800619c <HAL_PWR_DisablePVD>:
/**
  * @brief Disables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	af00      	add	r7, sp, #0
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 80061a0:	4b04      	ldr	r3, [pc, #16]	; (80061b4 <HAL_PWR_DisablePVD+0x18>)
 80061a2:	4a04      	ldr	r2, [pc, #16]	; (80061b4 <HAL_PWR_DisablePVD+0x18>)
 80061a4:	6812      	ldr	r2, [r2, #0]
 80061a6:	2110      	movs	r1, #16
 80061a8:	438a      	bics	r2, r1
 80061aa:	601a      	str	r2, [r3, #0]
}
 80061ac:	46c0      	nop			; (mov r8, r8)
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	46c0      	nop			; (mov r8, r8)
 80061b4:	40007000 	.word	0x40007000

080061b8 <HAL_PWREx_EnableFastWakeUp>:
  *        Means, when ULP = 1 and FWU = 1 :VREFINT startup time is ignored when 
  *        exiting from low power mode.
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	af00      	add	r7, sp, #0
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 80061bc:	4b04      	ldr	r3, [pc, #16]	; (80061d0 <HAL_PWREx_EnableFastWakeUp+0x18>)
 80061be:	4a04      	ldr	r2, [pc, #16]	; (80061d0 <HAL_PWREx_EnableFastWakeUp+0x18>)
 80061c0:	6812      	ldr	r2, [r2, #0]
 80061c2:	2180      	movs	r1, #128	; 0x80
 80061c4:	00c9      	lsls	r1, r1, #3
 80061c6:	430a      	orrs	r2, r1
 80061c8:	601a      	str	r2, [r3, #0]
}
 80061ca:	46c0      	nop			; (mov r8, r8)
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	40007000 	.word	0x40007000

080061d4 <HAL_PWREx_EnableUltraLowPower>:
/**
  * @brief  Enables the Ultra Low Power mode
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 80061d8:	4b04      	ldr	r3, [pc, #16]	; (80061ec <HAL_PWREx_EnableUltraLowPower+0x18>)
 80061da:	4a04      	ldr	r2, [pc, #16]	; (80061ec <HAL_PWREx_EnableUltraLowPower+0x18>)
 80061dc:	6812      	ldr	r2, [r2, #0]
 80061de:	2180      	movs	r1, #128	; 0x80
 80061e0:	0089      	lsls	r1, r1, #2
 80061e2:	430a      	orrs	r2, r1
 80061e4:	601a      	str	r2, [r3, #0]
}
 80061e6:	46c0      	nop			; (mov r8, r8)
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	40007000 	.word	0x40007000

080061f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80061f8:	2300      	movs	r3, #0
 80061fa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2201      	movs	r2, #1
 8006202:	4013      	ands	r3, r2
 8006204:	d100      	bne.n	8006208 <HAL_RCC_OscConfig+0x18>
 8006206:	e08a      	b.n	800631e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006208:	4bc2      	ldr	r3, [pc, #776]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	220c      	movs	r2, #12
 800620e:	4013      	ands	r3, r2
 8006210:	2b08      	cmp	r3, #8
 8006212:	d00e      	beq.n	8006232 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006214:	4bbf      	ldr	r3, [pc, #764]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	220c      	movs	r2, #12
 800621a:	4013      	ands	r3, r2
 800621c:	2b0c      	cmp	r3, #12
 800621e:	d117      	bne.n	8006250 <HAL_RCC_OscConfig+0x60>
 8006220:	4bbc      	ldr	r3, [pc, #752]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006222:	68da      	ldr	r2, [r3, #12]
 8006224:	2380      	movs	r3, #128	; 0x80
 8006226:	025b      	lsls	r3, r3, #9
 8006228:	401a      	ands	r2, r3
 800622a:	2380      	movs	r3, #128	; 0x80
 800622c:	025b      	lsls	r3, r3, #9
 800622e:	429a      	cmp	r2, r3
 8006230:	d10e      	bne.n	8006250 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006232:	4bb8      	ldr	r3, [pc, #736]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	2380      	movs	r3, #128	; 0x80
 8006238:	029b      	lsls	r3, r3, #10
 800623a:	4013      	ands	r3, r2
 800623c:	d100      	bne.n	8006240 <HAL_RCC_OscConfig+0x50>
 800623e:	e06d      	b.n	800631c <HAL_RCC_OscConfig+0x12c>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d000      	beq.n	800624a <HAL_RCC_OscConfig+0x5a>
 8006248:	e068      	b.n	800631c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	f000 fb6e 	bl	800692c <HAL_RCC_OscConfig+0x73c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	2380      	movs	r3, #128	; 0x80
 8006256:	025b      	lsls	r3, r3, #9
 8006258:	429a      	cmp	r2, r3
 800625a:	d107      	bne.n	800626c <HAL_RCC_OscConfig+0x7c>
 800625c:	4bad      	ldr	r3, [pc, #692]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800625e:	4aad      	ldr	r2, [pc, #692]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006260:	6812      	ldr	r2, [r2, #0]
 8006262:	2180      	movs	r1, #128	; 0x80
 8006264:	0249      	lsls	r1, r1, #9
 8006266:	430a      	orrs	r2, r1
 8006268:	601a      	str	r2, [r3, #0]
 800626a:	e027      	b.n	80062bc <HAL_RCC_OscConfig+0xcc>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	23a0      	movs	r3, #160	; 0xa0
 8006272:	02db      	lsls	r3, r3, #11
 8006274:	429a      	cmp	r2, r3
 8006276:	d10e      	bne.n	8006296 <HAL_RCC_OscConfig+0xa6>
 8006278:	4ba6      	ldr	r3, [pc, #664]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800627a:	4aa6      	ldr	r2, [pc, #664]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800627c:	6812      	ldr	r2, [r2, #0]
 800627e:	2180      	movs	r1, #128	; 0x80
 8006280:	02c9      	lsls	r1, r1, #11
 8006282:	430a      	orrs	r2, r1
 8006284:	601a      	str	r2, [r3, #0]
 8006286:	4ba3      	ldr	r3, [pc, #652]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006288:	4aa2      	ldr	r2, [pc, #648]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800628a:	6812      	ldr	r2, [r2, #0]
 800628c:	2180      	movs	r1, #128	; 0x80
 800628e:	0249      	lsls	r1, r1, #9
 8006290:	430a      	orrs	r2, r1
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	e012      	b.n	80062bc <HAL_RCC_OscConfig+0xcc>
 8006296:	4b9f      	ldr	r3, [pc, #636]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006298:	4a9e      	ldr	r2, [pc, #632]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	499e      	ldr	r1, [pc, #632]	; (8006518 <HAL_RCC_OscConfig+0x328>)
 800629e:	400a      	ands	r2, r1
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	4b9c      	ldr	r3, [pc, #624]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	2380      	movs	r3, #128	; 0x80
 80062a8:	025b      	lsls	r3, r3, #9
 80062aa:	4013      	ands	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	4b98      	ldr	r3, [pc, #608]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80062b2:	4a98      	ldr	r2, [pc, #608]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80062b4:	6812      	ldr	r2, [r2, #0]
 80062b6:	4999      	ldr	r1, [pc, #612]	; (800651c <HAL_RCC_OscConfig+0x32c>)
 80062b8:	400a      	ands	r2, r1
 80062ba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d015      	beq.n	80062f0 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062c4:	f7fe fca6 	bl	8004c14 <HAL_GetTick>
 80062c8:	0003      	movs	r3, r0
 80062ca:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062cc:	e009      	b.n	80062e2 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062ce:	f7fe fca1 	bl	8004c14 <HAL_GetTick>
 80062d2:	0002      	movs	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	4a91      	ldr	r2, [pc, #580]	; (8006520 <HAL_RCC_OscConfig+0x330>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e324      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062e2:	4b8c      	ldr	r3, [pc, #560]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	2380      	movs	r3, #128	; 0x80
 80062e8:	029b      	lsls	r3, r3, #10
 80062ea:	4013      	ands	r3, r2
 80062ec:	d0ef      	beq.n	80062ce <HAL_RCC_OscConfig+0xde>
 80062ee:	e016      	b.n	800631e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062f0:	f7fe fc90 	bl	8004c14 <HAL_GetTick>
 80062f4:	0003      	movs	r3, r0
 80062f6:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062f8:	e009      	b.n	800630e <HAL_RCC_OscConfig+0x11e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062fa:	f7fe fc8b 	bl	8004c14 <HAL_GetTick>
 80062fe:	0002      	movs	r2, r0
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	4a86      	ldr	r2, [pc, #536]	; (8006520 <HAL_RCC_OscConfig+0x330>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d901      	bls.n	800630e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e30e      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800630e:	4b81      	ldr	r3, [pc, #516]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	2380      	movs	r3, #128	; 0x80
 8006314:	029b      	lsls	r3, r3, #10
 8006316:	4013      	ands	r3, r2
 8006318:	d1ef      	bne.n	80062fa <HAL_RCC_OscConfig+0x10a>
 800631a:	e000      	b.n	800631e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800631c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2202      	movs	r2, #2
 8006324:	4013      	ands	r3, r2
 8006326:	d100      	bne.n	800632a <HAL_RCC_OscConfig+0x13a>
 8006328:	e06c      	b.n	8006404 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800632a:	4b7a      	ldr	r3, [pc, #488]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	220c      	movs	r2, #12
 8006330:	4013      	ands	r3, r2
 8006332:	2b04      	cmp	r3, #4
 8006334:	d00b      	beq.n	800634e <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006336:	4b77      	ldr	r3, [pc, #476]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	220c      	movs	r2, #12
 800633c:	4013      	ands	r3, r2
 800633e:	2b0c      	cmp	r3, #12
 8006340:	d11b      	bne.n	800637a <HAL_RCC_OscConfig+0x18a>
 8006342:	4b74      	ldr	r3, [pc, #464]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006344:	68da      	ldr	r2, [r3, #12]
 8006346:	2380      	movs	r3, #128	; 0x80
 8006348:	025b      	lsls	r3, r3, #9
 800634a:	4013      	ands	r3, r2
 800634c:	d115      	bne.n	800637a <HAL_RCC_OscConfig+0x18a>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800634e:	4b71      	ldr	r3, [pc, #452]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2204      	movs	r2, #4
 8006354:	4013      	ands	r3, r2
 8006356:	d005      	beq.n	8006364 <HAL_RCC_OscConfig+0x174>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d001      	beq.n	8006364 <HAL_RCC_OscConfig+0x174>
      {
        return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e2e3      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006364:	4a6b      	ldr	r2, [pc, #428]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006366:	4b6b      	ldr	r3, [pc, #428]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	496e      	ldr	r1, [pc, #440]	; (8006524 <HAL_RCC_OscConfig+0x334>)
 800636c:	4019      	ands	r1, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	021b      	lsls	r3, r3, #8
 8006374:	430b      	orrs	r3, r1
 8006376:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006378:	e044      	b.n	8006404 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d027      	beq.n	80063d2 <HAL_RCC_OscConfig+0x1e2>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006382:	4a64      	ldr	r2, [pc, #400]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006384:	4b63      	ldr	r3, [pc, #396]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2109      	movs	r1, #9
 800638a:	438b      	bics	r3, r1
 800638c:	0019      	movs	r1, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	430b      	orrs	r3, r1
 8006394:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006396:	f7fe fc3d 	bl	8004c14 <HAL_GetTick>
 800639a:	0003      	movs	r3, r0
 800639c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800639e:	e008      	b.n	80063b2 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063a0:	f7fe fc38 	bl	8004c14 <HAL_GetTick>
 80063a4:	0002      	movs	r2, r0
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	d901      	bls.n	80063b2 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e2bc      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063b2:	4b58      	ldr	r3, [pc, #352]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2204      	movs	r2, #4
 80063b8:	4013      	ands	r3, r2
 80063ba:	d0f1      	beq.n	80063a0 <HAL_RCC_OscConfig+0x1b0>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063bc:	4a55      	ldr	r2, [pc, #340]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80063be:	4b55      	ldr	r3, [pc, #340]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	4958      	ldr	r1, [pc, #352]	; (8006524 <HAL_RCC_OscConfig+0x334>)
 80063c4:	4019      	ands	r1, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	021b      	lsls	r3, r3, #8
 80063cc:	430b      	orrs	r3, r1
 80063ce:	6053      	str	r3, [r2, #4]
 80063d0:	e018      	b.n	8006404 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063d2:	4b50      	ldr	r3, [pc, #320]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80063d4:	4a4f      	ldr	r2, [pc, #316]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80063d6:	6812      	ldr	r2, [r2, #0]
 80063d8:	2101      	movs	r1, #1
 80063da:	438a      	bics	r2, r1
 80063dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063de:	f7fe fc19 	bl	8004c14 <HAL_GetTick>
 80063e2:	0003      	movs	r3, r0
 80063e4:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063e6:	e008      	b.n	80063fa <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063e8:	f7fe fc14 	bl	8004c14 <HAL_GetTick>
 80063ec:	0002      	movs	r2, r0
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d901      	bls.n	80063fa <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e298      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063fa:	4b46      	ldr	r3, [pc, #280]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2204      	movs	r2, #4
 8006400:	4013      	ands	r3, r2
 8006402:	d1f1      	bne.n	80063e8 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2210      	movs	r2, #16
 800640a:	4013      	ands	r3, r2
 800640c:	d100      	bne.n	8006410 <HAL_RCC_OscConfig+0x220>
 800640e:	e0c5      	b.n	800659c <HAL_RCC_OscConfig+0x3ac>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8006410:	4b40      	ldr	r3, [pc, #256]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	220c      	movs	r2, #12
 8006416:	4013      	ands	r3, r2
 8006418:	d162      	bne.n	80064e0 <HAL_RCC_OscConfig+0x2f0>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800641a:	4b3e      	ldr	r3, [pc, #248]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	2380      	movs	r3, #128	; 0x80
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4013      	ands	r3, r2
 8006424:	d005      	beq.n	8006432 <HAL_RCC_OscConfig+0x242>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	69db      	ldr	r3, [r3, #28]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <HAL_RCC_OscConfig+0x242>
      {
        return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e27c      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006436:	4b37      	ldr	r3, [pc, #220]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006438:	6859      	ldr	r1, [r3, #4]
 800643a:	23e0      	movs	r3, #224	; 0xe0
 800643c:	021b      	lsls	r3, r3, #8
 800643e:	400b      	ands	r3, r1
 8006440:	429a      	cmp	r2, r3
 8006442:	d91c      	bls.n	800647e <HAL_RCC_OscConfig+0x28e>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006448:	0018      	movs	r0, r3
 800644a:	f000 fc47 	bl	8006cdc <RCC_SetFlashLatencyFromMSIRange>
 800644e:	1e03      	subs	r3, r0, #0
 8006450:	d001      	beq.n	8006456 <HAL_RCC_OscConfig+0x266>
          {
            return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e26a      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006456:	4a2f      	ldr	r2, [pc, #188]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006458:	4b2e      	ldr	r3, [pc, #184]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	4932      	ldr	r1, [pc, #200]	; (8006528 <HAL_RCC_OscConfig+0x338>)
 800645e:	4019      	ands	r1, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006464:	430b      	orrs	r3, r1
 8006466:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006468:	4a2a      	ldr	r2, [pc, #168]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800646a:	4b2a      	ldr	r3, [pc, #168]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	021b      	lsls	r3, r3, #8
 8006470:	0a19      	lsrs	r1, r3, #8
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	061b      	lsls	r3, r3, #24
 8006478:	430b      	orrs	r3, r1
 800647a:	6053      	str	r3, [r2, #4]
 800647c:	e01b      	b.n	80064b6 <HAL_RCC_OscConfig+0x2c6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800647e:	4a25      	ldr	r2, [pc, #148]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006480:	4b24      	ldr	r3, [pc, #144]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	4928      	ldr	r1, [pc, #160]	; (8006528 <HAL_RCC_OscConfig+0x338>)
 8006486:	4019      	ands	r1, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	430b      	orrs	r3, r1
 800648e:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006490:	4a20      	ldr	r2, [pc, #128]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006492:	4b20      	ldr	r3, [pc, #128]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	021b      	lsls	r3, r3, #8
 8006498:	0a19      	lsrs	r1, r3, #8
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	061b      	lsls	r3, r3, #24
 80064a0:	430b      	orrs	r3, r1
 80064a2:	6053      	str	r3, [r2, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a8:	0018      	movs	r0, r3
 80064aa:	f000 fc17 	bl	8006cdc <RCC_SetFlashLatencyFromMSIRange>
 80064ae:	1e03      	subs	r3, r0, #0
 80064b0:	d001      	beq.n	80064b6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e23a      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ba:	0b5b      	lsrs	r3, r3, #13
 80064bc:	3301      	adds	r3, #1
 80064be:	2280      	movs	r2, #128	; 0x80
 80064c0:	0212      	lsls	r2, r2, #8
 80064c2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80064c4:	4b13      	ldr	r3, [pc, #76]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	091b      	lsrs	r3, r3, #4
 80064ca:	210f      	movs	r1, #15
 80064cc:	400b      	ands	r3, r1
 80064ce:	4917      	ldr	r1, [pc, #92]	; (800652c <HAL_RCC_OscConfig+0x33c>)
 80064d0:	5ccb      	ldrb	r3, [r1, r3]
 80064d2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80064d4:	4b16      	ldr	r3, [pc, #88]	; (8006530 <HAL_RCC_OscConfig+0x340>)
 80064d6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 80064d8:	2003      	movs	r0, #3
 80064da:	f005 f98a 	bl	800b7f2 <HAL_InitTick>
 80064de:	e05d      	b.n	800659c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	69db      	ldr	r3, [r3, #28]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d03f      	beq.n	8006568 <HAL_RCC_OscConfig+0x378>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80064e8:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80064ea:	4a0a      	ldr	r2, [pc, #40]	; (8006514 <HAL_RCC_OscConfig+0x324>)
 80064ec:	6812      	ldr	r2, [r2, #0]
 80064ee:	2180      	movs	r1, #128	; 0x80
 80064f0:	0049      	lsls	r1, r1, #1
 80064f2:	430a      	orrs	r2, r1
 80064f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064f6:	f7fe fb8d 	bl	8004c14 <HAL_GetTick>
 80064fa:	0003      	movs	r3, r0
 80064fc:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80064fe:	e019      	b.n	8006534 <HAL_RCC_OscConfig+0x344>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006500:	f7fe fb88 	bl	8004c14 <HAL_GetTick>
 8006504:	0002      	movs	r2, r0
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	2b02      	cmp	r3, #2
 800650c:	d912      	bls.n	8006534 <HAL_RCC_OscConfig+0x344>
          {
            return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e20c      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
 8006512:	46c0      	nop			; (mov r8, r8)
 8006514:	40021000 	.word	0x40021000
 8006518:	fffeffff 	.word	0xfffeffff
 800651c:	fffbffff 	.word	0xfffbffff
 8006520:	00001388 	.word	0x00001388
 8006524:	ffffe0ff 	.word	0xffffe0ff
 8006528:	ffff1fff 	.word	0xffff1fff
 800652c:	0800d2d0 	.word	0x0800d2d0
 8006530:	20000070 	.word	0x20000070
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8006534:	4bc7      	ldr	r3, [pc, #796]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	2380      	movs	r3, #128	; 0x80
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4013      	ands	r3, r2
 800653e:	d0df      	beq.n	8006500 <HAL_RCC_OscConfig+0x310>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006540:	4ac4      	ldr	r2, [pc, #784]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006542:	4bc4      	ldr	r3, [pc, #784]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	49c4      	ldr	r1, [pc, #784]	; (8006858 <HAL_RCC_OscConfig+0x668>)
 8006548:	4019      	ands	r1, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654e:	430b      	orrs	r3, r1
 8006550:	6053      	str	r3, [r2, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006552:	4ac0      	ldr	r2, [pc, #768]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006554:	4bbf      	ldr	r3, [pc, #764]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	021b      	lsls	r3, r3, #8
 800655a:	0a19      	lsrs	r1, r3, #8
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a1b      	ldr	r3, [r3, #32]
 8006560:	061b      	lsls	r3, r3, #24
 8006562:	430b      	orrs	r3, r1
 8006564:	6053      	str	r3, [r2, #4]
 8006566:	e019      	b.n	800659c <HAL_RCC_OscConfig+0x3ac>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006568:	4bba      	ldr	r3, [pc, #744]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 800656a:	4aba      	ldr	r2, [pc, #744]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 800656c:	6812      	ldr	r2, [r2, #0]
 800656e:	49bb      	ldr	r1, [pc, #748]	; (800685c <HAL_RCC_OscConfig+0x66c>)
 8006570:	400a      	ands	r2, r1
 8006572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006574:	f7fe fb4e 	bl	8004c14 <HAL_GetTick>
 8006578:	0003      	movs	r3, r0
 800657a:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 800657c:	e008      	b.n	8006590 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800657e:	f7fe fb49 	bl	8004c14 <HAL_GetTick>
 8006582:	0002      	movs	r2, r0
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	1ad3      	subs	r3, r2, r3
 8006588:	2b02      	cmp	r3, #2
 800658a:	d901      	bls.n	8006590 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 800658c:	2303      	movs	r3, #3
 800658e:	e1cd      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8006590:	4bb0      	ldr	r3, [pc, #704]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	2380      	movs	r3, #128	; 0x80
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4013      	ands	r3, r2
 800659a:	d1f0      	bne.n	800657e <HAL_RCC_OscConfig+0x38e>
        }
      }
    }
  }  
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2208      	movs	r2, #8
 80065a2:	4013      	ands	r3, r2
 80065a4:	d036      	beq.n	8006614 <HAL_RCC_OscConfig+0x424>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d019      	beq.n	80065e2 <HAL_RCC_OscConfig+0x3f2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065ae:	4ba9      	ldr	r3, [pc, #676]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80065b0:	4aa8      	ldr	r2, [pc, #672]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80065b2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80065b4:	2101      	movs	r1, #1
 80065b6:	430a      	orrs	r2, r1
 80065b8:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065ba:	f7fe fb2b 	bl	8004c14 <HAL_GetTick>
 80065be:	0003      	movs	r3, r0
 80065c0:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x3e6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065c4:	f7fe fb26 	bl	8004c14 <HAL_GetTick>
 80065c8:	0002      	movs	r2, r0
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e1aa      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065d6:	4b9f      	ldr	r3, [pc, #636]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80065d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065da:	2202      	movs	r2, #2
 80065dc:	4013      	ands	r3, r2
 80065de:	d0f1      	beq.n	80065c4 <HAL_RCC_OscConfig+0x3d4>
 80065e0:	e018      	b.n	8006614 <HAL_RCC_OscConfig+0x424>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065e2:	4b9c      	ldr	r3, [pc, #624]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80065e4:	4a9b      	ldr	r2, [pc, #620]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80065e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80065e8:	2101      	movs	r1, #1
 80065ea:	438a      	bics	r2, r1
 80065ec:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065ee:	f7fe fb11 	bl	8004c14 <HAL_GetTick>
 80065f2:	0003      	movs	r3, r0
 80065f4:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065f6:	e008      	b.n	800660a <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065f8:	f7fe fb0c 	bl	8004c14 <HAL_GetTick>
 80065fc:	0002      	movs	r2, r0
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	2b02      	cmp	r3, #2
 8006604:	d901      	bls.n	800660a <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e190      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800660a:	4b92      	ldr	r3, [pc, #584]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 800660c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800660e:	2202      	movs	r2, #2
 8006610:	4013      	ands	r3, r2
 8006612:	d1f1      	bne.n	80065f8 <HAL_RCC_OscConfig+0x408>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2204      	movs	r2, #4
 800661a:	4013      	ands	r3, r2
 800661c:	d100      	bne.n	8006620 <HAL_RCC_OscConfig+0x430>
 800661e:	e0af      	b.n	8006780 <HAL_RCC_OscConfig+0x590>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006620:	2317      	movs	r3, #23
 8006622:	18fb      	adds	r3, r7, r3
 8006624:	2200      	movs	r2, #0
 8006626:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006628:	4b8a      	ldr	r3, [pc, #552]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 800662a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800662c:	2380      	movs	r3, #128	; 0x80
 800662e:	055b      	lsls	r3, r3, #21
 8006630:	4013      	ands	r3, r2
 8006632:	d10a      	bne.n	800664a <HAL_RCC_OscConfig+0x45a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006634:	4b87      	ldr	r3, [pc, #540]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006636:	4a87      	ldr	r2, [pc, #540]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006638:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800663a:	2180      	movs	r1, #128	; 0x80
 800663c:	0549      	lsls	r1, r1, #21
 800663e:	430a      	orrs	r2, r1
 8006640:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8006642:	2317      	movs	r3, #23
 8006644:	18fb      	adds	r3, r7, r3
 8006646:	2201      	movs	r2, #1
 8006648:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800664a:	4b85      	ldr	r3, [pc, #532]	; (8006860 <HAL_RCC_OscConfig+0x670>)
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	2380      	movs	r3, #128	; 0x80
 8006650:	005b      	lsls	r3, r3, #1
 8006652:	4013      	ands	r3, r2
 8006654:	d11a      	bne.n	800668c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006656:	4b82      	ldr	r3, [pc, #520]	; (8006860 <HAL_RCC_OscConfig+0x670>)
 8006658:	4a81      	ldr	r2, [pc, #516]	; (8006860 <HAL_RCC_OscConfig+0x670>)
 800665a:	6812      	ldr	r2, [r2, #0]
 800665c:	2180      	movs	r1, #128	; 0x80
 800665e:	0049      	lsls	r1, r1, #1
 8006660:	430a      	orrs	r2, r1
 8006662:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006664:	f7fe fad6 	bl	8004c14 <HAL_GetTick>
 8006668:	0003      	movs	r3, r0
 800666a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800666c:	e008      	b.n	8006680 <HAL_RCC_OscConfig+0x490>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800666e:	f7fe fad1 	bl	8004c14 <HAL_GetTick>
 8006672:	0002      	movs	r2, r0
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	2b64      	cmp	r3, #100	; 0x64
 800667a:	d901      	bls.n	8006680 <HAL_RCC_OscConfig+0x490>
        {
          return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e155      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006680:	4b77      	ldr	r3, [pc, #476]	; (8006860 <HAL_RCC_OscConfig+0x670>)
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	2380      	movs	r3, #128	; 0x80
 8006686:	005b      	lsls	r3, r3, #1
 8006688:	4013      	ands	r3, r2
 800668a:	d0f0      	beq.n	800666e <HAL_RCC_OscConfig+0x47e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	689a      	ldr	r2, [r3, #8]
 8006690:	2380      	movs	r3, #128	; 0x80
 8006692:	005b      	lsls	r3, r3, #1
 8006694:	429a      	cmp	r2, r3
 8006696:	d107      	bne.n	80066a8 <HAL_RCC_OscConfig+0x4b8>
 8006698:	4b6e      	ldr	r3, [pc, #440]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 800669a:	4a6e      	ldr	r2, [pc, #440]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 800669c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800669e:	2180      	movs	r1, #128	; 0x80
 80066a0:	0049      	lsls	r1, r1, #1
 80066a2:	430a      	orrs	r2, r1
 80066a4:	651a      	str	r2, [r3, #80]	; 0x50
 80066a6:	e031      	b.n	800670c <HAL_RCC_OscConfig+0x51c>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10c      	bne.n	80066ca <HAL_RCC_OscConfig+0x4da>
 80066b0:	4b68      	ldr	r3, [pc, #416]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066b2:	4a68      	ldr	r2, [pc, #416]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066b4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066b6:	4969      	ldr	r1, [pc, #420]	; (800685c <HAL_RCC_OscConfig+0x66c>)
 80066b8:	400a      	ands	r2, r1
 80066ba:	651a      	str	r2, [r3, #80]	; 0x50
 80066bc:	4b65      	ldr	r3, [pc, #404]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066be:	4a65      	ldr	r2, [pc, #404]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066c0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066c2:	4968      	ldr	r1, [pc, #416]	; (8006864 <HAL_RCC_OscConfig+0x674>)
 80066c4:	400a      	ands	r2, r1
 80066c6:	651a      	str	r2, [r3, #80]	; 0x50
 80066c8:	e020      	b.n	800670c <HAL_RCC_OscConfig+0x51c>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	689a      	ldr	r2, [r3, #8]
 80066ce:	23a0      	movs	r3, #160	; 0xa0
 80066d0:	00db      	lsls	r3, r3, #3
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d10e      	bne.n	80066f4 <HAL_RCC_OscConfig+0x504>
 80066d6:	4b5f      	ldr	r3, [pc, #380]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066d8:	4a5e      	ldr	r2, [pc, #376]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066da:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066dc:	2180      	movs	r1, #128	; 0x80
 80066de:	00c9      	lsls	r1, r1, #3
 80066e0:	430a      	orrs	r2, r1
 80066e2:	651a      	str	r2, [r3, #80]	; 0x50
 80066e4:	4b5b      	ldr	r3, [pc, #364]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066e6:	4a5b      	ldr	r2, [pc, #364]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066e8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066ea:	2180      	movs	r1, #128	; 0x80
 80066ec:	0049      	lsls	r1, r1, #1
 80066ee:	430a      	orrs	r2, r1
 80066f0:	651a      	str	r2, [r3, #80]	; 0x50
 80066f2:	e00b      	b.n	800670c <HAL_RCC_OscConfig+0x51c>
 80066f4:	4b57      	ldr	r3, [pc, #348]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066f6:	4a57      	ldr	r2, [pc, #348]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80066f8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066fa:	4958      	ldr	r1, [pc, #352]	; (800685c <HAL_RCC_OscConfig+0x66c>)
 80066fc:	400a      	ands	r2, r1
 80066fe:	651a      	str	r2, [r3, #80]	; 0x50
 8006700:	4b54      	ldr	r3, [pc, #336]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006702:	4a54      	ldr	r2, [pc, #336]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006704:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006706:	4957      	ldr	r1, [pc, #348]	; (8006864 <HAL_RCC_OscConfig+0x674>)
 8006708:	400a      	ands	r2, r1
 800670a:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d015      	beq.n	8006740 <HAL_RCC_OscConfig+0x550>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006714:	f7fe fa7e 	bl	8004c14 <HAL_GetTick>
 8006718:	0003      	movs	r3, r0
 800671a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800671c:	e009      	b.n	8006732 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800671e:	f7fe fa79 	bl	8004c14 <HAL_GetTick>
 8006722:	0002      	movs	r2, r0
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	4a4f      	ldr	r2, [pc, #316]	; (8006868 <HAL_RCC_OscConfig+0x678>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d901      	bls.n	8006732 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e0fc      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006732:	4b48      	ldr	r3, [pc, #288]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006734:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006736:	2380      	movs	r3, #128	; 0x80
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4013      	ands	r3, r2
 800673c:	d0ef      	beq.n	800671e <HAL_RCC_OscConfig+0x52e>
 800673e:	e014      	b.n	800676a <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006740:	f7fe fa68 	bl	8004c14 <HAL_GetTick>
 8006744:	0003      	movs	r3, r0
 8006746:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006748:	e009      	b.n	800675e <HAL_RCC_OscConfig+0x56e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800674a:	f7fe fa63 	bl	8004c14 <HAL_GetTick>
 800674e:	0002      	movs	r2, r0
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	4a44      	ldr	r2, [pc, #272]	; (8006868 <HAL_RCC_OscConfig+0x678>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x56e>
        {
          return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e0e6      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800675e:	4b3d      	ldr	r3, [pc, #244]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006760:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006762:	2380      	movs	r3, #128	; 0x80
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4013      	ands	r3, r2
 8006768:	d1ef      	bne.n	800674a <HAL_RCC_OscConfig+0x55a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800676a:	2317      	movs	r3, #23
 800676c:	18fb      	adds	r3, r7, r3
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d105      	bne.n	8006780 <HAL_RCC_OscConfig+0x590>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006774:	4b37      	ldr	r3, [pc, #220]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006776:	4a37      	ldr	r2, [pc, #220]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006778:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800677a:	493c      	ldr	r1, [pc, #240]	; (800686c <HAL_RCC_OscConfig+0x67c>)
 800677c:	400a      	ands	r2, r1
 800677e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2220      	movs	r2, #32
 8006786:	4013      	ands	r3, r2
 8006788:	d049      	beq.n	800681e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d026      	beq.n	80067e0 <HAL_RCC_OscConfig+0x5f0>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006792:	4b30      	ldr	r3, [pc, #192]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006794:	4a2f      	ldr	r2, [pc, #188]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006796:	6892      	ldr	r2, [r2, #8]
 8006798:	2101      	movs	r1, #1
 800679a:	430a      	orrs	r2, r1
 800679c:	609a      	str	r2, [r3, #8]
 800679e:	4b2d      	ldr	r3, [pc, #180]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80067a0:	4a2c      	ldr	r2, [pc, #176]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80067a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067a4:	2101      	movs	r1, #1
 80067a6:	430a      	orrs	r2, r1
 80067a8:	635a      	str	r2, [r3, #52]	; 0x34
 80067aa:	4b31      	ldr	r3, [pc, #196]	; (8006870 <HAL_RCC_OscConfig+0x680>)
 80067ac:	4a30      	ldr	r2, [pc, #192]	; (8006870 <HAL_RCC_OscConfig+0x680>)
 80067ae:	6a12      	ldr	r2, [r2, #32]
 80067b0:	2180      	movs	r1, #128	; 0x80
 80067b2:	0189      	lsls	r1, r1, #6
 80067b4:	430a      	orrs	r2, r1
 80067b6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067b8:	f7fe fa2c 	bl	8004c14 <HAL_GetTick>
 80067bc:	0003      	movs	r3, r0
 80067be:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80067c0:	e008      	b.n	80067d4 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80067c2:	f7fe fa27 	bl	8004c14 <HAL_GetTick>
 80067c6:	0002      	movs	r2, r0
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d901      	bls.n	80067d4 <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 80067d0:	2303      	movs	r3, #3
 80067d2:	e0ab      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80067d4:	4b1f      	ldr	r3, [pc, #124]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2202      	movs	r2, #2
 80067da:	4013      	ands	r3, r2
 80067dc:	d0f1      	beq.n	80067c2 <HAL_RCC_OscConfig+0x5d2>
 80067de:	e01e      	b.n	800681e <HAL_RCC_OscConfig+0x62e>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80067e0:	4b1c      	ldr	r3, [pc, #112]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80067e2:	4a1c      	ldr	r2, [pc, #112]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 80067e4:	6892      	ldr	r2, [r2, #8]
 80067e6:	2101      	movs	r1, #1
 80067e8:	438a      	bics	r2, r1
 80067ea:	609a      	str	r2, [r3, #8]
 80067ec:	4b20      	ldr	r3, [pc, #128]	; (8006870 <HAL_RCC_OscConfig+0x680>)
 80067ee:	4a20      	ldr	r2, [pc, #128]	; (8006870 <HAL_RCC_OscConfig+0x680>)
 80067f0:	6a12      	ldr	r2, [r2, #32]
 80067f2:	4920      	ldr	r1, [pc, #128]	; (8006874 <HAL_RCC_OscConfig+0x684>)
 80067f4:	400a      	ands	r2, r1
 80067f6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067f8:	f7fe fa0c 	bl	8004c14 <HAL_GetTick>
 80067fc:	0003      	movs	r3, r0
 80067fe:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006800:	e008      	b.n	8006814 <HAL_RCC_OscConfig+0x624>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006802:	f7fe fa07 	bl	8004c14 <HAL_GetTick>
 8006806:	0002      	movs	r2, r0
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	2b02      	cmp	r3, #2
 800680e:	d901      	bls.n	8006814 <HAL_RCC_OscConfig+0x624>
          {
            return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e08b      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006814:	4b0f      	ldr	r3, [pc, #60]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	2202      	movs	r2, #2
 800681a:	4013      	ands	r3, r2
 800681c:	d1f1      	bne.n	8006802 <HAL_RCC_OscConfig+0x612>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006822:	2b00      	cmp	r3, #0
 8006824:	d100      	bne.n	8006828 <HAL_RCC_OscConfig+0x638>
 8006826:	e080      	b.n	800692a <HAL_RCC_OscConfig+0x73a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006828:	4b0a      	ldr	r3, [pc, #40]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	220c      	movs	r2, #12
 800682e:	4013      	ands	r3, r2
 8006830:	2b0c      	cmp	r3, #12
 8006832:	d100      	bne.n	8006836 <HAL_RCC_OscConfig+0x646>
 8006834:	e077      	b.n	8006926 <HAL_RCC_OscConfig+0x736>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800683a:	2b02      	cmp	r3, #2
 800683c:	d158      	bne.n	80068f0 <HAL_RCC_OscConfig+0x700>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800683e:	4b05      	ldr	r3, [pc, #20]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006840:	4a04      	ldr	r2, [pc, #16]	; (8006854 <HAL_RCC_OscConfig+0x664>)
 8006842:	6812      	ldr	r2, [r2, #0]
 8006844:	490c      	ldr	r1, [pc, #48]	; (8006878 <HAL_RCC_OscConfig+0x688>)
 8006846:	400a      	ands	r2, r1
 8006848:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800684a:	f7fe f9e3 	bl	8004c14 <HAL_GetTick>
 800684e:	0003      	movs	r3, r0
 8006850:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006852:	e01c      	b.n	800688e <HAL_RCC_OscConfig+0x69e>
 8006854:	40021000 	.word	0x40021000
 8006858:	ffff1fff 	.word	0xffff1fff
 800685c:	fffffeff 	.word	0xfffffeff
 8006860:	40007000 	.word	0x40007000
 8006864:	fffffbff 	.word	0xfffffbff
 8006868:	00001388 	.word	0x00001388
 800686c:	efffffff 	.word	0xefffffff
 8006870:	40010000 	.word	0x40010000
 8006874:	ffffdfff 	.word	0xffffdfff
 8006878:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800687c:	f7fe f9ca 	bl	8004c14 <HAL_GetTick>
 8006880:	0002      	movs	r2, r0
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	2b02      	cmp	r3, #2
 8006888:	d901      	bls.n	800688e <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	e04e      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800688e:	4b29      	ldr	r3, [pc, #164]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	2380      	movs	r3, #128	; 0x80
 8006894:	049b      	lsls	r3, r3, #18
 8006896:	4013      	ands	r3, r2
 8006898:	d1f0      	bne.n	800687c <HAL_RCC_OscConfig+0x68c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800689a:	4a26      	ldr	r2, [pc, #152]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 800689c:	4b25      	ldr	r3, [pc, #148]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	4925      	ldr	r1, [pc, #148]	; (8006938 <HAL_RCC_OscConfig+0x748>)
 80068a2:	4019      	ands	r1, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ac:	4318      	orrs	r0, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068b2:	4303      	orrs	r3, r0
 80068b4:	430b      	orrs	r3, r1
 80068b6:	60d3      	str	r3, [r2, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068b8:	4b1e      	ldr	r3, [pc, #120]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 80068ba:	4a1e      	ldr	r2, [pc, #120]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 80068bc:	6812      	ldr	r2, [r2, #0]
 80068be:	2180      	movs	r1, #128	; 0x80
 80068c0:	0449      	lsls	r1, r1, #17
 80068c2:	430a      	orrs	r2, r1
 80068c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068c6:	f7fe f9a5 	bl	8004c14 <HAL_GetTick>
 80068ca:	0003      	movs	r3, r0
 80068cc:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80068ce:	e008      	b.n	80068e2 <HAL_RCC_OscConfig+0x6f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068d0:	f7fe f9a0 	bl	8004c14 <HAL_GetTick>
 80068d4:	0002      	movs	r2, r0
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d901      	bls.n	80068e2 <HAL_RCC_OscConfig+0x6f2>
          {
            return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e024      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80068e2:	4b14      	ldr	r3, [pc, #80]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	2380      	movs	r3, #128	; 0x80
 80068e8:	049b      	lsls	r3, r3, #18
 80068ea:	4013      	ands	r3, r2
 80068ec:	d0f0      	beq.n	80068d0 <HAL_RCC_OscConfig+0x6e0>
 80068ee:	e01c      	b.n	800692a <HAL_RCC_OscConfig+0x73a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068f0:	4b10      	ldr	r3, [pc, #64]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 80068f2:	4a10      	ldr	r2, [pc, #64]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 80068f4:	6812      	ldr	r2, [r2, #0]
 80068f6:	4911      	ldr	r1, [pc, #68]	; (800693c <HAL_RCC_OscConfig+0x74c>)
 80068f8:	400a      	ands	r2, r1
 80068fa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068fc:	f7fe f98a 	bl	8004c14 <HAL_GetTick>
 8006900:	0003      	movs	r3, r0
 8006902:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006904:	e008      	b.n	8006918 <HAL_RCC_OscConfig+0x728>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006906:	f7fe f985 	bl	8004c14 <HAL_GetTick>
 800690a:	0002      	movs	r2, r0
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	1ad3      	subs	r3, r2, r3
 8006910:	2b02      	cmp	r3, #2
 8006912:	d901      	bls.n	8006918 <HAL_RCC_OscConfig+0x728>
          {
            return HAL_TIMEOUT;
 8006914:	2303      	movs	r3, #3
 8006916:	e009      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006918:	4b06      	ldr	r3, [pc, #24]	; (8006934 <HAL_RCC_OscConfig+0x744>)
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	2380      	movs	r3, #128	; 0x80
 800691e:	049b      	lsls	r3, r3, #18
 8006920:	4013      	ands	r3, r2
 8006922:	d1f0      	bne.n	8006906 <HAL_RCC_OscConfig+0x716>
 8006924:	e001      	b.n	800692a <HAL_RCC_OscConfig+0x73a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e000      	b.n	800692c <HAL_RCC_OscConfig+0x73c>
    }
  }
  
  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	0018      	movs	r0, r3
 800692e:	46bd      	mov	sp, r7
 8006930:	b006      	add	sp, #24
 8006932:	bd80      	pop	{r7, pc}
 8006934:	40021000 	.word	0x40021000
 8006938:	ff02ffff 	.word	0xff02ffff
 800693c:	feffffff 	.word	0xfeffffff

08006940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800694a:	2300      	movs	r3, #0
 800694c:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800694e:	4b82      	ldr	r3, [pc, #520]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2201      	movs	r2, #1
 8006954:	401a      	ands	r2, r3
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	429a      	cmp	r2, r3
 800695a:	d211      	bcs.n	8006980 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800695c:	4b7e      	ldr	r3, [pc, #504]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 800695e:	4a7e      	ldr	r2, [pc, #504]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 8006960:	6812      	ldr	r2, [r2, #0]
 8006962:	2101      	movs	r1, #1
 8006964:	438a      	bics	r2, r1
 8006966:	0011      	movs	r1, r2
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800696e:	4b7a      	ldr	r3, [pc, #488]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2201      	movs	r2, #1
 8006974:	401a      	ands	r2, r3
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	429a      	cmp	r2, r3
 800697a:	d001      	beq.n	8006980 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e0e6      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2202      	movs	r2, #2
 8006986:	4013      	ands	r3, r2
 8006988:	d009      	beq.n	800699e <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800698a:	4a74      	ldr	r2, [pc, #464]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 800698c:	4b73      	ldr	r3, [pc, #460]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	21f0      	movs	r1, #240	; 0xf0
 8006992:	438b      	bics	r3, r1
 8006994:	0019      	movs	r1, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	430b      	orrs	r3, r1
 800699c:	60d3      	str	r3, [r2, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2201      	movs	r2, #1
 80069a4:	4013      	ands	r3, r2
 80069a6:	d100      	bne.n	80069aa <HAL_RCC_ClockConfig+0x6a>
 80069a8:	e089      	b.n	8006abe <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d107      	bne.n	80069c2 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069b2:	4b6a      	ldr	r3, [pc, #424]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	2380      	movs	r3, #128	; 0x80
 80069b8:	029b      	lsls	r3, r3, #10
 80069ba:	4013      	ands	r3, r2
 80069bc:	d120      	bne.n	8006a00 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e0c5      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	2b03      	cmp	r3, #3
 80069c8:	d107      	bne.n	80069da <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069ca:	4b64      	ldr	r3, [pc, #400]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	2380      	movs	r3, #128	; 0x80
 80069d0:	049b      	lsls	r3, r3, #18
 80069d2:	4013      	ands	r3, r2
 80069d4:	d114      	bne.n	8006a00 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e0b9      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d106      	bne.n	80069f0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069e2:	4b5e      	ldr	r3, [pc, #376]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2204      	movs	r2, #4
 80069e8:	4013      	ands	r3, r2
 80069ea:	d109      	bne.n	8006a00 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	e0ae      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80069f0:	4b5a      	ldr	r3, [pc, #360]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	2380      	movs	r3, #128	; 0x80
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4013      	ands	r3, r2
 80069fa:	d101      	bne.n	8006a00 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e0a6      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a00:	4a56      	ldr	r2, [pc, #344]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006a02:	4b56      	ldr	r3, [pc, #344]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	2103      	movs	r1, #3
 8006a08:	438b      	bics	r3, r1
 8006a0a:	0019      	movs	r1, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	430b      	orrs	r3, r1
 8006a12:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a14:	f7fe f8fe 	bl	8004c14 <HAL_GetTick>
 8006a18:	0003      	movs	r3, r0
 8006a1a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d111      	bne.n	8006a48 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a24:	e009      	b.n	8006a3a <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a26:	f7fe f8f5 	bl	8004c14 <HAL_GetTick>
 8006a2a:	0002      	movs	r2, r0
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	4a4b      	ldr	r2, [pc, #300]	; (8006b60 <HAL_RCC_ClockConfig+0x220>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e089      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a3a:	4b48      	ldr	r3, [pc, #288]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	220c      	movs	r2, #12
 8006a40:	4013      	ands	r3, r2
 8006a42:	2b08      	cmp	r3, #8
 8006a44:	d1ef      	bne.n	8006a26 <HAL_RCC_ClockConfig+0xe6>
 8006a46:	e03a      	b.n	8006abe <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	2b03      	cmp	r3, #3
 8006a4e:	d111      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a50:	e009      	b.n	8006a66 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a52:	f7fe f8df 	bl	8004c14 <HAL_GetTick>
 8006a56:	0002      	movs	r2, r0
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	1ad3      	subs	r3, r2, r3
 8006a5c:	4a40      	ldr	r2, [pc, #256]	; (8006b60 <HAL_RCC_ClockConfig+0x220>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e073      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a66:	4b3d      	ldr	r3, [pc, #244]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	220c      	movs	r2, #12
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	2b0c      	cmp	r3, #12
 8006a70:	d1ef      	bne.n	8006a52 <HAL_RCC_ClockConfig+0x112>
 8006a72:	e024      	b.n	8006abe <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d11b      	bne.n	8006ab4 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a7c:	e009      	b.n	8006a92 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a7e:	f7fe f8c9 	bl	8004c14 <HAL_GetTick>
 8006a82:	0002      	movs	r2, r0
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	4a35      	ldr	r2, [pc, #212]	; (8006b60 <HAL_RCC_ClockConfig+0x220>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d901      	bls.n	8006a92 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e05d      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a92:	4b32      	ldr	r3, [pc, #200]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	220c      	movs	r2, #12
 8006a98:	4013      	ands	r3, r2
 8006a9a:	2b04      	cmp	r3, #4
 8006a9c:	d1ef      	bne.n	8006a7e <HAL_RCC_ClockConfig+0x13e>
 8006a9e:	e00e      	b.n	8006abe <HAL_RCC_ClockConfig+0x17e>
    }      
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006aa0:	f7fe f8b8 	bl	8004c14 <HAL_GetTick>
 8006aa4:	0002      	movs	r2, r0
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	4a2d      	ldr	r2, [pc, #180]	; (8006b60 <HAL_RCC_ClockConfig+0x220>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d901      	bls.n	8006ab4 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e04c      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006ab4:	4b29      	ldr	r3, [pc, #164]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	220c      	movs	r2, #12
 8006aba:	4013      	ands	r3, r2
 8006abc:	d1f0      	bne.n	8006aa0 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8006abe:	4b26      	ldr	r3, [pc, #152]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	401a      	ands	r2, r3
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d911      	bls.n	8006af0 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006acc:	4b22      	ldr	r3, [pc, #136]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 8006ace:	4a22      	ldr	r2, [pc, #136]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 8006ad0:	6812      	ldr	r2, [r2, #0]
 8006ad2:	2101      	movs	r1, #1
 8006ad4:	438a      	bics	r2, r1
 8006ad6:	0011      	movs	r1, r2
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006ade:	4b1e      	ldr	r3, [pc, #120]	; (8006b58 <HAL_RCC_ClockConfig+0x218>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	401a      	ands	r2, r3
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d001      	beq.n	8006af0 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e02e      	b.n	8006b4e <HAL_RCC_ClockConfig+0x20e>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	2204      	movs	r2, #4
 8006af6:	4013      	ands	r3, r2
 8006af8:	d008      	beq.n	8006b0c <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006afa:	4a18      	ldr	r2, [pc, #96]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006afc:	4b17      	ldr	r3, [pc, #92]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	4918      	ldr	r1, [pc, #96]	; (8006b64 <HAL_RCC_ClockConfig+0x224>)
 8006b02:	4019      	ands	r1, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	430b      	orrs	r3, r1
 8006b0a:	60d3      	str	r3, [r2, #12]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2208      	movs	r2, #8
 8006b12:	4013      	ands	r3, r2
 8006b14:	d009      	beq.n	8006b2a <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b16:	4a11      	ldr	r2, [pc, #68]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006b18:	4b10      	ldr	r3, [pc, #64]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	4912      	ldr	r1, [pc, #72]	; (8006b68 <HAL_RCC_ClockConfig+0x228>)
 8006b1e:	4019      	ands	r1, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	691b      	ldr	r3, [r3, #16]
 8006b24:	00db      	lsls	r3, r3, #3
 8006b26:	430b      	orrs	r3, r1
 8006b28:	60d3      	str	r3, [r2, #12]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006b2a:	f000 f823 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8006b2e:	0001      	movs	r1, r0
 8006b30:	4b0a      	ldr	r3, [pc, #40]	; (8006b5c <HAL_RCC_ClockConfig+0x21c>)
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	091b      	lsrs	r3, r3, #4
 8006b36:	220f      	movs	r2, #15
 8006b38:	4013      	ands	r3, r2
 8006b3a:	4a0c      	ldr	r2, [pc, #48]	; (8006b6c <HAL_RCC_ClockConfig+0x22c>)
 8006b3c:	5cd3      	ldrb	r3, [r2, r3]
 8006b3e:	000a      	movs	r2, r1
 8006b40:	40da      	lsrs	r2, r3
 8006b42:	4b0b      	ldr	r3, [pc, #44]	; (8006b70 <HAL_RCC_ClockConfig+0x230>)
 8006b44:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006b46:	2003      	movs	r0, #3
 8006b48:	f004 fe53 	bl	800b7f2 <HAL_InitTick>
  
  return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	0018      	movs	r0, r3
 8006b50:	46bd      	mov	sp, r7
 8006b52:	b004      	add	sp, #16
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	46c0      	nop			; (mov r8, r8)
 8006b58:	40022000 	.word	0x40022000
 8006b5c:	40021000 	.word	0x40021000
 8006b60:	00001388 	.word	0x00001388
 8006b64:	fffff8ff 	.word	0xfffff8ff
 8006b68:	ffffc7ff 	.word	0xffffc7ff
 8006b6c:	0800d2d0 	.word	0x0800d2d0
 8006b70:	20000070 	.word	0x20000070

08006b74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, pllm = 0, plld = 0, pllvco = 0, msiclkrange = 0;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60fb      	str	r3, [r7, #12]
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60bb      	str	r3, [r7, #8]
 8006b82:	2300      	movs	r3, #0
 8006b84:	607b      	str	r3, [r7, #4]
 8006b86:	2300      	movs	r3, #0
 8006b88:	617b      	str	r3, [r7, #20]
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006b92:	4b32      	ldr	r3, [pc, #200]	; (8006c5c <HAL_RCC_GetSysClockFreq+0xe8>)
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	220c      	movs	r2, #12
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	2b08      	cmp	r3, #8
 8006ba0:	d00e      	beq.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x4c>
 8006ba2:	2b0c      	cmp	r3, #12
 8006ba4:	d00f      	beq.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x52>
 8006ba6:	2b04      	cmp	r3, #4
 8006ba8:	d145      	bne.n	8006c36 <HAL_RCC_GetSysClockFreq+0xc2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8006baa:	4b2c      	ldr	r3, [pc, #176]	; (8006c5c <HAL_RCC_GetSysClockFreq+0xe8>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2210      	movs	r2, #16
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	d002      	beq.n	8006bba <HAL_RCC_GetSysClockFreq+0x46>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006bb4:	4b2a      	ldr	r3, [pc, #168]	; (8006c60 <HAL_RCC_GetSysClockFreq+0xec>)
 8006bb6:	613b      	str	r3, [r7, #16]
      }
      else 
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006bb8:	e04b      	b.n	8006c52 <HAL_RCC_GetSysClockFreq+0xde>
        sysclockfreq =  HSI_VALUE;
 8006bba:	4b2a      	ldr	r3, [pc, #168]	; (8006c64 <HAL_RCC_GetSysClockFreq+0xf0>)
 8006bbc:	613b      	str	r3, [r7, #16]
      break;
 8006bbe:	e048      	b.n	8006c52 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006bc0:	4b29      	ldr	r3, [pc, #164]	; (8006c68 <HAL_RCC_GetSysClockFreq+0xf4>)
 8006bc2:	613b      	str	r3, [r7, #16]
      break;
 8006bc4:	e045      	b.n	8006c52 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	0c9b      	lsrs	r3, r3, #18
 8006bca:	220f      	movs	r2, #15
 8006bcc:	4013      	ands	r3, r2
 8006bce:	4a27      	ldr	r2, [pc, #156]	; (8006c6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006bd0:	5cd3      	ldrb	r3, [r2, r3]
 8006bd2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	0d9b      	lsrs	r3, r3, #22
 8006bd8:	2203      	movs	r2, #3
 8006bda:	4013      	ands	r3, r2
 8006bdc:	3301      	adds	r3, #1
 8006bde:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006be0:	4b1e      	ldr	r3, [pc, #120]	; (8006c5c <HAL_RCC_GetSysClockFreq+0xe8>)
 8006be2:	68da      	ldr	r2, [r3, #12]
 8006be4:	2380      	movs	r3, #128	; 0x80
 8006be6:	025b      	lsls	r3, r3, #9
 8006be8:	4013      	ands	r3, r2
 8006bea:	d009      	beq.n	8006c00 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	4a1e      	ldr	r2, [pc, #120]	; (8006c68 <HAL_RCC_GetSysClockFreq+0xf4>)
 8006bf0:	4353      	muls	r3, r2
 8006bf2:	6879      	ldr	r1, [r7, #4]
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	f7f9 fa8f 	bl	8000118 <__udivsi3>
 8006bfa:	0003      	movs	r3, r0
 8006bfc:	617b      	str	r3, [r7, #20]
 8006bfe:	e017      	b.n	8006c30 <HAL_RCC_GetSysClockFreq+0xbc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8006c00:	4b16      	ldr	r3, [pc, #88]	; (8006c5c <HAL_RCC_GetSysClockFreq+0xe8>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2210      	movs	r2, #16
 8006c06:	4013      	ands	r3, r2
 8006c08:	d009      	beq.n	8006c1e <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	4a14      	ldr	r2, [pc, #80]	; (8006c60 <HAL_RCC_GetSysClockFreq+0xec>)
 8006c0e:	4353      	muls	r3, r2
 8006c10:	6879      	ldr	r1, [r7, #4]
 8006c12:	0018      	movs	r0, r3
 8006c14:	f7f9 fa80 	bl	8000118 <__udivsi3>
 8006c18:	0003      	movs	r3, r0
 8006c1a:	617b      	str	r3, [r7, #20]
 8006c1c:	e008      	b.n	8006c30 <HAL_RCC_GetSysClockFreq+0xbc>
        }
        else 
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	4a10      	ldr	r2, [pc, #64]	; (8006c64 <HAL_RCC_GetSysClockFreq+0xf0>)
 8006c22:	4353      	muls	r3, r2
 8006c24:	6879      	ldr	r1, [r7, #4]
 8006c26:	0018      	movs	r0, r3
 8006c28:	f7f9 fa76 	bl	8000118 <__udivsi3>
 8006c2c:	0003      	movs	r3, r0
 8006c2e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	613b      	str	r3, [r7, #16]
      break;
 8006c34:	e00d      	b.n	8006c52 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8006c36:	4b09      	ldr	r3, [pc, #36]	; (8006c5c <HAL_RCC_GetSysClockFreq+0xe8>)
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	0b5b      	lsrs	r3, r3, #13
 8006c3c:	2207      	movs	r2, #7
 8006c3e:	4013      	ands	r3, r2
 8006c40:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	3301      	adds	r3, #1
 8006c46:	2280      	movs	r2, #128	; 0x80
 8006c48:	0212      	lsls	r2, r2, #8
 8006c4a:	409a      	lsls	r2, r3
 8006c4c:	0013      	movs	r3, r2
 8006c4e:	613b      	str	r3, [r7, #16]
      break;
 8006c50:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006c52:	693b      	ldr	r3, [r7, #16]
}
 8006c54:	0018      	movs	r0, r3
 8006c56:	46bd      	mov	sp, r7
 8006c58:	b006      	add	sp, #24
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	40021000 	.word	0x40021000
 8006c60:	003d0900 	.word	0x003d0900
 8006c64:	00f42400 	.word	0x00f42400
 8006c68:	007a1200 	.word	0x007a1200
 8006c6c:	0800d2e8 	.word	0x0800d2e8

08006c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c74:	4b02      	ldr	r3, [pc, #8]	; (8006c80 <HAL_RCC_GetHCLKFreq+0x10>)
 8006c76:	681b      	ldr	r3, [r3, #0]
}
 8006c78:	0018      	movs	r0, r3
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	46c0      	nop			; (mov r8, r8)
 8006c80:	20000070 	.word	0x20000070

08006c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006c88:	f7ff fff2 	bl	8006c70 <HAL_RCC_GetHCLKFreq>
 8006c8c:	0001      	movs	r1, r0
 8006c8e:	4b06      	ldr	r3, [pc, #24]	; (8006ca8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	0a1b      	lsrs	r3, r3, #8
 8006c94:	2207      	movs	r2, #7
 8006c96:	4013      	ands	r3, r2
 8006c98:	4a04      	ldr	r2, [pc, #16]	; (8006cac <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c9a:	5cd3      	ldrb	r3, [r2, r3]
 8006c9c:	40d9      	lsrs	r1, r3
 8006c9e:	000b      	movs	r3, r1
}    
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	46c0      	nop			; (mov r8, r8)
 8006ca8:	40021000 	.word	0x40021000
 8006cac:	0800d2e0 	.word	0x0800d2e0

08006cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006cb4:	f7ff ffdc 	bl	8006c70 <HAL_RCC_GetHCLKFreq>
 8006cb8:	0001      	movs	r1, r0
 8006cba:	4b06      	ldr	r3, [pc, #24]	; (8006cd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	0adb      	lsrs	r3, r3, #11
 8006cc0:	2207      	movs	r2, #7
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	4a04      	ldr	r2, [pc, #16]	; (8006cd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006cc6:	5cd3      	ldrb	r3, [r2, r3]
 8006cc8:	40d9      	lsrs	r1, r3
 8006cca:	000b      	movs	r3, r1
} 
 8006ccc:	0018      	movs	r0, r3
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	46c0      	nop			; (mov r8, r8)
 8006cd4:	40021000 	.word	0x40021000
 8006cd8:	0800d2e0 	.word	0x0800d2e0

08006cdc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	60fb      	str	r3, [r7, #12]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006ce8:	2300      	movs	r3, #0
 8006cea:	60bb      	str	r3, [r7, #8]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006cec:	4b23      	ldr	r3, [pc, #140]	; (8006d7c <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	22f0      	movs	r2, #240	; 0xf0
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	d12b      	bne.n	8006d4e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006cf6:	4b21      	ldr	r3, [pc, #132]	; (8006d7c <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006cf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cfa:	2380      	movs	r3, #128	; 0x80
 8006cfc:	055b      	lsls	r3, r3, #21
 8006cfe:	4013      	ands	r3, r2
 8006d00:	d006      	beq.n	8006d10 <RCC_SetFlashLatencyFromMSIRange+0x34>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8006d02:	4b1f      	ldr	r3, [pc, #124]	; (8006d80 <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	23c0      	movs	r3, #192	; 0xc0
 8006d08:	015b      	lsls	r3, r3, #5
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]
 8006d0e:	e012      	b.n	8006d36 <RCC_SetFlashLatencyFromMSIRange+0x5a>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d10:	4b1a      	ldr	r3, [pc, #104]	; (8006d7c <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006d12:	4a1a      	ldr	r2, [pc, #104]	; (8006d7c <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006d14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d16:	2180      	movs	r1, #128	; 0x80
 8006d18:	0549      	lsls	r1, r1, #21
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	639a      	str	r2, [r3, #56]	; 0x38
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8006d1e:	4b18      	ldr	r3, [pc, #96]	; (8006d80 <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	23c0      	movs	r3, #192	; 0xc0
 8006d24:	015b      	lsls	r3, r3, #5
 8006d26:	4013      	ands	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d2a:	4b14      	ldr	r3, [pc, #80]	; (8006d7c <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006d2c:	4a13      	ldr	r2, [pc, #76]	; (8006d7c <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006d2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d30:	4914      	ldr	r1, [pc, #80]	; (8006d84 <RCC_SetFlashLatencyFromMSIRange+0xa8>)
 8006d32:	400a      	ands	r2, r1
 8006d34:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	23c0      	movs	r3, #192	; 0xc0
 8006d3a:	015b      	lsls	r3, r3, #5
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d106      	bne.n	8006d4e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	23c0      	movs	r3, #192	; 0xc0
 8006d44:	021b      	lsls	r3, r3, #8
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d101      	bne.n	8006d4e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	60bb      	str	r3, [r7, #8]
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8006d4e:	4b0e      	ldr	r3, [pc, #56]	; (8006d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d50:	4a0d      	ldr	r2, [pc, #52]	; (8006d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d52:	6812      	ldr	r2, [r2, #0]
 8006d54:	2101      	movs	r1, #1
 8006d56:	438a      	bics	r2, r1
 8006d58:	0011      	movs	r1, r2
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	601a      	str	r2, [r3, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006d60:	4b09      	ldr	r3, [pc, #36]	; (8006d88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2201      	movs	r2, #1
 8006d66:	401a      	ands	r2, r3
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d001      	beq.n	8006d72 <RCC_SetFlashLatencyFromMSIRange+0x96>
  {
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e000      	b.n	8006d74 <RCC_SetFlashLatencyFromMSIRange+0x98>
  }
  
  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	0018      	movs	r0, r3
 8006d76:	46bd      	mov	sp, r7
 8006d78:	b004      	add	sp, #16
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	40021000 	.word	0x40021000
 8006d80:	40007000 	.word	0x40007000
 8006d84:	efffffff 	.word	0xefffffff
 8006d88:	40022000 	.word	0x40022000

08006d8c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d94:	2300      	movs	r3, #0
 8006d96:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2220      	movs	r2, #32
 8006da2:	4013      	ands	r3, r2
 8006da4:	d100      	bne.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8006da6:	e0c3      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8006da8:	2317      	movs	r3, #23
 8006daa:	18fb      	adds	r3, r7, r3
 8006dac:	2200      	movs	r2, #0
 8006dae:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006db0:	4b94      	ldr	r3, [pc, #592]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006db2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006db4:	2380      	movs	r3, #128	; 0x80
 8006db6:	055b      	lsls	r3, r3, #21
 8006db8:	4013      	ands	r3, r2
 8006dba:	d10a      	bne.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006dbc:	4b91      	ldr	r3, [pc, #580]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006dbe:	4a91      	ldr	r2, [pc, #580]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006dc0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006dc2:	2180      	movs	r1, #128	; 0x80
 8006dc4:	0549      	lsls	r1, r1, #21
 8006dc6:	430a      	orrs	r2, r1
 8006dc8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8006dca:	2317      	movs	r3, #23
 8006dcc:	18fb      	adds	r3, r7, r3
 8006dce:	2201      	movs	r2, #1
 8006dd0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dd2:	4b8d      	ldr	r3, [pc, #564]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	2380      	movs	r3, #128	; 0x80
 8006dd8:	005b      	lsls	r3, r3, #1
 8006dda:	4013      	ands	r3, r2
 8006ddc:	d11a      	bne.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dde:	4b8a      	ldr	r3, [pc, #552]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006de0:	4a89      	ldr	r2, [pc, #548]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006de2:	6812      	ldr	r2, [r2, #0]
 8006de4:	2180      	movs	r1, #128	; 0x80
 8006de6:	0049      	lsls	r1, r1, #1
 8006de8:	430a      	orrs	r2, r1
 8006dea:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dec:	f7fd ff12 	bl	8004c14 <HAL_GetTick>
 8006df0:	0003      	movs	r3, r0
 8006df2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006df4:	e008      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006df6:	f7fd ff0d 	bl	8004c14 <HAL_GetTick>
 8006dfa:	0002      	movs	r2, r0
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	1ad3      	subs	r3, r2, r3
 8006e00:	2b64      	cmp	r3, #100	; 0x64
 8006e02:	d901      	bls.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        {
          return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e0f9      	b.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x270>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e08:	4b7f      	ldr	r3, [pc, #508]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	2380      	movs	r3, #128	; 0x80
 8006e0e:	005b      	lsls	r3, r3, #1
 8006e10:	4013      	ands	r3, r2
 8006e12:	d0f0      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x6a>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006e14:	4b7b      	ldr	r3, [pc, #492]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	23c0      	movs	r3, #192	; 0xc0
 8006e1a:	039b      	lsls	r3, r3, #14
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685a      	ldr	r2, [r3, #4]
 8006e24:	23c0      	movs	r3, #192	; 0xc0
 8006e26:	039b      	lsls	r3, r3, #14
 8006e28:	401a      	ands	r2, r3
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d010      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685a      	ldr	r2, [r3, #4]
 8006e34:	23c0      	movs	r3, #192	; 0xc0
 8006e36:	029b      	lsls	r3, r3, #10
 8006e38:	401a      	ands	r2, r3
 8006e3a:	23c0      	movs	r3, #192	; 0xc0
 8006e3c:	029b      	lsls	r3, r3, #10
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d107      	bne.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8006e42:	4b70      	ldr	r3, [pc, #448]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	2380      	movs	r3, #128	; 0x80
 8006e48:	029b      	lsls	r3, r3, #10
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	d001      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
      {
        /* To update HSE divider, first switch-OFF HSE clock oscillator*/
        return HAL_ERROR; 
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e0d4      	b.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x270>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006e52:	4b6c      	ldr	r3, [pc, #432]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e56:	23c0      	movs	r3, #192	; 0xc0
 8006e58:	029b      	lsls	r3, r3, #10
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	60fb      	str	r3, [r7, #12]
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d03b      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x150>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685a      	ldr	r2, [r3, #4]
 8006e68:	23c0      	movs	r3, #192	; 0xc0
 8006e6a:	029b      	lsls	r3, r3, #10
 8006e6c:	401a      	ands	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d033      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x150>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	4013      	ands	r3, r2
 8006e7c:	d02e      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x150>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006e7e:	4b61      	ldr	r3, [pc, #388]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e82:	4a62      	ldr	r2, [pc, #392]	; (800700c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e84:	4013      	ands	r3, r2
 8006e86:	60fb      	str	r3, [r7, #12]
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e88:	4b5e      	ldr	r3, [pc, #376]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e8a:	4a5e      	ldr	r2, [pc, #376]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e8c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006e8e:	2180      	movs	r1, #128	; 0x80
 8006e90:	0309      	lsls	r1, r1, #12
 8006e92:	430a      	orrs	r2, r1
 8006e94:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e96:	4b5b      	ldr	r3, [pc, #364]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e98:	4a5a      	ldr	r2, [pc, #360]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006e9a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006e9c:	495c      	ldr	r1, [pc, #368]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006e9e:	400a      	ands	r2, r1
 8006ea0:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006ea2:	4b58      	ldr	r3, [pc, #352]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	651a      	str	r2, [r3, #80]	; 0x50
      
       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	2380      	movs	r3, #128	; 0x80
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	4013      	ands	r3, r2
 8006eb0:	d014      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006eb2:	f7fd feaf 	bl	8004c14 <HAL_GetTick>
 8006eb6:	0003      	movs	r3, r0
 8006eb8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006eba:	e009      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ebc:	f7fd feaa 	bl	8004c14 <HAL_GetTick>
 8006ec0:	0002      	movs	r2, r0
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	4a53      	ldr	r2, [pc, #332]	; (8007014 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d901      	bls.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e095      	b.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x270>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ed0:	4b4c      	ldr	r3, [pc, #304]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006ed2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ed4:	2380      	movs	r3, #128	; 0x80
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	4013      	ands	r3, r2
 8006eda:	d0ef      	beq.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x130>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685a      	ldr	r2, [r3, #4]
 8006ee0:	23c0      	movs	r3, #192	; 0xc0
 8006ee2:	029b      	lsls	r3, r3, #10
 8006ee4:	401a      	ands	r2, r3
 8006ee6:	23c0      	movs	r3, #192	; 0xc0
 8006ee8:	029b      	lsls	r3, r3, #10
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d10b      	bne.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8006eee:	4a45      	ldr	r2, [pc, #276]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006ef0:	4b44      	ldr	r3, [pc, #272]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4948      	ldr	r1, [pc, #288]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006ef6:	4019      	ands	r1, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6858      	ldr	r0, [r3, #4]
 8006efc:	23c0      	movs	r3, #192	; 0xc0
 8006efe:	039b      	lsls	r3, r3, #14
 8006f00:	4003      	ands	r3, r0
 8006f02:	430b      	orrs	r3, r1
 8006f04:	6013      	str	r3, [r2, #0]
 8006f06:	4a3f      	ldr	r2, [pc, #252]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f08:	4b3e      	ldr	r3, [pc, #248]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f0a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6858      	ldr	r0, [r3, #4]
 8006f10:	23c0      	movs	r3, #192	; 0xc0
 8006f12:	029b      	lsls	r3, r3, #10
 8006f14:	4003      	ands	r3, r0
 8006f16:	430b      	orrs	r3, r1
 8006f18:	6513      	str	r3, [r2, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006f1a:	2317      	movs	r3, #23
 8006f1c:	18fb      	adds	r3, r7, r3
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d105      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f24:	4b37      	ldr	r3, [pc, #220]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f26:	4a37      	ldr	r2, [pc, #220]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f28:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f2a:	493c      	ldr	r1, [pc, #240]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006f2c:	400a      	ands	r2, r1
 8006f2e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }
  
#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2201      	movs	r2, #1
 8006f36:	4013      	ands	r3, r2
 8006f38:	d009      	beq.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f3a:	4a32      	ldr	r2, [pc, #200]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f3c:	4b31      	ldr	r3, [pc, #196]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f40:	2103      	movs	r1, #3
 8006f42:	438b      	bics	r3, r1
 8006f44:	0019      	movs	r1, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	430b      	orrs	r3, r1
 8006f4c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2202      	movs	r2, #2
 8006f54:	4013      	ands	r3, r2
 8006f56:	d009      	beq.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f58:	4a2a      	ldr	r2, [pc, #168]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f5a:	4b2a      	ldr	r3, [pc, #168]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f5e:	210c      	movs	r1, #12
 8006f60:	438b      	bics	r3, r1
 8006f62:	0019      	movs	r1, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	430b      	orrs	r3, r1
 8006f6a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
  
  /*------------------------------ LPUART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2204      	movs	r2, #4
 8006f72:	4013      	ands	r3, r2
 8006f74:	d008      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
    
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f76:	4a23      	ldr	r2, [pc, #140]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f78:	4b22      	ldr	r3, [pc, #136]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f7c:	4928      	ldr	r1, [pc, #160]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006f7e:	4019      	ands	r1, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	430b      	orrs	r3, r1
 8006f86:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2208      	movs	r2, #8
 8006f8e:	4013      	ands	r3, r2
 8006f90:	d008      	beq.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f92:	4a1c      	ldr	r2, [pc, #112]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f94:	4b1b      	ldr	r3, [pc, #108]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006f96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f98:	4922      	ldr	r1, [pc, #136]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006f9a:	4019      	ands	r1, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	430b      	orrs	r3, r1
 8006fa2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	2380      	movs	r3, #128	; 0x80
 8006faa:	005b      	lsls	r3, r3, #1
 8006fac:	4013      	ands	r3, r2
 8006fae:	d008      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006fb0:	4a14      	ldr	r2, [pc, #80]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006fb2:	4b14      	ldr	r3, [pc, #80]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fb6:	4915      	ldr	r1, [pc, #84]	; (800700c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fb8:	4019      	ands	r1, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	430b      	orrs	r3, r1
 8006fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
  }  
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2240      	movs	r2, #64	; 0x40
 8006fc8:	4013      	ands	r3, r2
 8006fca:	d008      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fcc:	4a0d      	ldr	r2, [pc, #52]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006fce:	4b0d      	ldr	r3, [pc, #52]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fd2:	4915      	ldr	r1, [pc, #84]	; (8007028 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8006fd4:	4019      	ands	r1, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	430b      	orrs	r3, r1
 8006fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */
  
  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2280      	movs	r2, #128	; 0x80
 8006fe4:	4013      	ands	r3, r2
 8006fe6:	d008      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006fe8:	4a06      	ldr	r2, [pc, #24]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006fea:	4b06      	ldr	r3, [pc, #24]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fee:	490f      	ldr	r1, [pc, #60]	; (800702c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8006ff0:	4019      	ands	r1, r3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	69db      	ldr	r3, [r3, #28]
 8006ff6:	430b      	orrs	r3, r1
 8006ff8:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
}
 8006ffc:	0018      	movs	r0, r3
 8006ffe:	46bd      	mov	sp, r7
 8007000:	b006      	add	sp, #24
 8007002:	bd80      	pop	{r7, pc}
 8007004:	40021000 	.word	0x40021000
 8007008:	40007000 	.word	0x40007000
 800700c:	fffcffff 	.word	0xfffcffff
 8007010:	fff7ffff 	.word	0xfff7ffff
 8007014:	00001388 	.word	0x00001388
 8007018:	ffcfffff 	.word	0xffcfffff
 800701c:	efffffff 	.word	0xefffffff
 8007020:	fffff3ff 	.word	0xfffff3ff
 8007024:	ffffcfff 	.word	0xffffcfff
 8007028:	fbffffff 	.word	0xfbffffff
 800702c:	fff3ffff 	.word	0xfff3ffff

08007030 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
  * @note   (*) means that this peripheral is not present on all the devices
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b08a      	sub	sp, #40	; 0x28
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t temp_reg = 0U, clkprediv = 0U, frequency = 0U;
 8007038:	2300      	movs	r3, #0
 800703a:	61fb      	str	r3, [r7, #28]
 800703c:	2300      	movs	r3, #0
 800703e:	61bb      	str	r3, [r7, #24]
 8007040:	2300      	movs	r3, #0
 8007042:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t srcclk = 0U;
 8007044:	2300      	movs	r3, #0
 8007046:	617b      	str	r3, [r7, #20]
#if defined(USB)
    uint32_t pllmul = 0U, plldiv = 0U, pllvco = 0U;
 8007048:	2300      	movs	r3, #0
 800704a:	613b      	str	r3, [r7, #16]
 800704c:	2300      	movs	r3, #0
 800704e:	60fb      	str	r3, [r7, #12]
 8007050:	2300      	movs	r3, #0
 8007052:	623b      	str	r3, [r7, #32]
#endif /* USB */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b08      	cmp	r3, #8
 8007058:	d100      	bne.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2c>
 800705a:	e159      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 800705c:	d809      	bhi.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800705e:	2b02      	cmp	r3, #2
 8007060:	d100      	bne.n	8007064 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
 8007062:	e0ec      	b.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007064:	2b04      	cmp	r3, #4
 8007066:	d100      	bne.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007068:	e11a      	b.n	80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 800706a:	2b01      	cmp	r3, #1
 800706c:	d100      	bne.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 800706e:	e0b5      	b.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      break;
    } 
#endif /* RCC_CCIPR_I2C3SEL */
  default: 
    {
      break;
 8007070:	e1c4      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
  switch (PeriphClk)
 8007072:	2b20      	cmp	r3, #32
 8007074:	d00c      	beq.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 8007076:	d803      	bhi.n	8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8007078:	2b10      	cmp	r3, #16
 800707a:	d100      	bne.n	800707e <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
 800707c:	e170      	b.n	8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
      break;
 800707e:	e1bd      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
  switch (PeriphClk)
 8007080:	2b40      	cmp	r3, #64	; 0x40
 8007082:	d058      	beq.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x106>
 8007084:	2280      	movs	r2, #128	; 0x80
 8007086:	0052      	lsls	r2, r2, #1
 8007088:	4293      	cmp	r3, r2
 800708a:	d100      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800708c:	e18e      	b.n	80073ac <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
      break;
 800708e:	e1b5      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      temp_reg = RCC->CSR;
 8007090:	4bbc      	ldr	r3, [pc, #752]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007094:	61fb      	str	r3, [r7, #28]
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007096:	4bbb      	ldr	r3, [pc, #748]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007098:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800709a:	23c0      	movs	r3, #192	; 0xc0
 800709c:	029b      	lsls	r3, r3, #10
 800709e:	4013      	ands	r3, r2
 80070a0:	617b      	str	r3, [r7, #20]
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	2380      	movs	r3, #128	; 0x80
 80070a6:	025b      	lsls	r3, r3, #9
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d108      	bne.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 80070ac:	69fa      	ldr	r2, [r7, #28]
 80070ae:	2380      	movs	r3, #128	; 0x80
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4013      	ands	r3, r2
 80070b4:	d003      	beq.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
        frequency = LSE_VALUE;
 80070b6:	2380      	movs	r3, #128	; 0x80
 80070b8:	021b      	lsls	r3, r3, #8
 80070ba:	627b      	str	r3, [r7, #36]	; 0x24
 80070bc:	e03a      	b.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY)))
 80070be:	697a      	ldr	r2, [r7, #20]
 80070c0:	2380      	movs	r3, #128	; 0x80
 80070c2:	029b      	lsls	r3, r3, #10
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d106      	bne.n	80070d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	2202      	movs	r2, #2
 80070cc:	4013      	ands	r3, r2
 80070ce:	d002      	beq.n	80070d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSI_VALUE;
 80070d0:	4bad      	ldr	r3, [pc, #692]	; (8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 80070d2:	627b      	str	r3, [r7, #36]	; 0x24
 80070d4:	e02e      	b.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIVX) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	23c0      	movs	r3, #192	; 0xc0
 80070da:	029b      	lsls	r3, r3, #10
 80070dc:	429a      	cmp	r2, r3
 80070de:	d126      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80070e0:	4ba8      	ldr	r3, [pc, #672]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	2380      	movs	r3, #128	; 0x80
 80070e6:	029b      	lsls	r3, r3, #10
 80070e8:	4013      	ands	r3, r2
 80070ea:	d020      	beq.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 80070ec:	4ba5      	ldr	r3, [pc, #660]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	23c0      	movs	r3, #192	; 0xc0
 80070f2:	039b      	lsls	r3, r3, #14
 80070f4:	4013      	ands	r3, r2
 80070f6:	61bb      	str	r3, [r7, #24]
        switch (clkprediv)
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	2280      	movs	r2, #128	; 0x80
 80070fc:	0392      	lsls	r2, r2, #14
 80070fe:	4293      	cmp	r3, r2
 8007100:	d00b      	beq.n	800711a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 8007102:	22c0      	movs	r2, #192	; 0xc0
 8007104:	0392      	lsls	r2, r2, #14
 8007106:	4293      	cmp	r3, r2
 8007108:	d004      	beq.n	8007114 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800710a:	2280      	movs	r2, #128	; 0x80
 800710c:	0352      	lsls	r2, r2, #13
 800710e:	4293      	cmp	r3, r2
 8007110:	d006      	beq.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8007112:	e008      	b.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
            frequency = HSE_VALUE / 16U;
 8007114:	4b9d      	ldr	r3, [pc, #628]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8007116:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007118:	e008      	b.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
            frequency = HSE_VALUE / 8U;
 800711a:	4b9d      	ldr	r3, [pc, #628]	; (8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x360>)
 800711c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800711e:	e005      	b.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
            frequency = HSE_VALUE / 4U;
 8007120:	4b9c      	ldr	r3, [pc, #624]	; (8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 8007122:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007124:	e002      	b.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
            frequency = HSE_VALUE / 2U;
 8007126:	4b9c      	ldr	r3, [pc, #624]	; (8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8007128:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800712a:	46c0      	nop			; (mov r8, r8)
      }
 800712c:	e002      	b.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
        frequency = 0U;
 800712e:	2300      	movs	r3, #0
 8007130:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007132:	e163      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8007134:	e162      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8007136:	4b93      	ldr	r3, [pc, #588]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007138:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800713a:	2380      	movs	r3, #128	; 0x80
 800713c:	04db      	lsls	r3, r3, #19
 800713e:	4013      	ands	r3, r2
 8007140:	617b      	str	r3, [r7, #20]
        if((srcclk == RCC_USBCLKSOURCE_PLL) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d138      	bne.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8007148:	4b8e      	ldr	r3, [pc, #568]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	2380      	movs	r3, #128	; 0x80
 800714e:	049b      	lsls	r3, r3, #18
 8007150:	4013      	ands	r3, r2
 8007152:	d032      	beq.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
            pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8007154:	4b8b      	ldr	r3, [pc, #556]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007156:	68da      	ldr	r2, [r3, #12]
 8007158:	23f0      	movs	r3, #240	; 0xf0
 800715a:	039b      	lsls	r3, r3, #14
 800715c:	4013      	ands	r3, r2
 800715e:	613b      	str	r3, [r7, #16]
            plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8007160:	4b88      	ldr	r3, [pc, #544]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007162:	68da      	ldr	r2, [r3, #12]
 8007164:	23c0      	movs	r3, #192	; 0xc0
 8007166:	041b      	lsls	r3, r3, #16
 8007168:	4013      	ands	r3, r2
 800716a:	60fb      	str	r3, [r7, #12]
            pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	0c9b      	lsrs	r3, r3, #18
 8007170:	4a8a      	ldr	r2, [pc, #552]	; (800739c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007172:	5cd3      	ldrb	r3, [r2, r3]
 8007174:	613b      	str	r3, [r7, #16]
            plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;   
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	0d9b      	lsrs	r3, r3, #22
 800717a:	3301      	adds	r3, #1
 800717c:	60fb      	str	r3, [r7, #12]
            if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 800717e:	4b81      	ldr	r3, [pc, #516]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007180:	68da      	ldr	r2, [r3, #12]
 8007182:	2380      	movs	r3, #128	; 0x80
 8007184:	025b      	lsls	r3, r3, #9
 8007186:	4013      	ands	r3, r2
 8007188:	d10a      	bne.n	80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
                if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800718a:	4b7e      	ldr	r3, [pc, #504]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2210      	movs	r2, #16
 8007190:	4013      	ands	r3, r2
 8007192:	d002      	beq.n	800719a <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
                    pllvco =  (HSI_VALUE >> 2U);
 8007194:	4b80      	ldr	r3, [pc, #512]	; (8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8007196:	623b      	str	r3, [r7, #32]
 8007198:	e004      	b.n	80071a4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
                    pllvco =  HSI_VALUE;
 800719a:	4b81      	ldr	r3, [pc, #516]	; (80073a0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 800719c:	623b      	str	r3, [r7, #32]
 800719e:	e001      	b.n	80071a4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
                pllvco = HSE_VALUE;
 80071a0:	4b80      	ldr	r3, [pc, #512]	; (80073a4 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 80071a2:	623b      	str	r3, [r7, #32]
            pllvco = (pllvco * pllmul);
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	4353      	muls	r3, r2
 80071aa:	623b      	str	r3, [r7, #32]
            frequency = (pllvco/ plldiv);
 80071ac:	68f9      	ldr	r1, [r7, #12]
 80071ae:	6a38      	ldr	r0, [r7, #32]
 80071b0:	f7f8 ffb2 	bl	8000118 <__udivsi3>
 80071b4:	0003      	movs	r3, r0
 80071b6:	627b      	str	r3, [r7, #36]	; 0x24
 80071b8:	e00f      	b.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
        else if((srcclk == RCC_USBCLKSOURCE_HSI48) && (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)))
 80071ba:	697a      	ldr	r2, [r7, #20]
 80071bc:	2380      	movs	r3, #128	; 0x80
 80071be:	04db      	lsls	r3, r3, #19
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d107      	bne.n	80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80071c4:	4b6f      	ldr	r3, [pc, #444]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	2202      	movs	r2, #2
 80071ca:	4013      	ands	r3, r2
 80071cc:	d002      	beq.n	80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
            frequency = HSI48_VALUE;
 80071ce:	4b76      	ldr	r3, [pc, #472]	; (80073a8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 80071d0:	627b      	str	r3, [r7, #36]	; 0x24
 80071d2:	e002      	b.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
            frequency = 0U;
 80071d4:	2300      	movs	r3, #0
 80071d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80071d8:	e110      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 80071da:	e10f      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80071dc:	4b69      	ldr	r3, [pc, #420]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80071de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071e0:	2203      	movs	r2, #3
 80071e2:	4013      	ands	r3, r2
 80071e4:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d104      	bne.n	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
        frequency = HAL_RCC_GetPCLK2Freq();
 80071ec:	f7ff fd60 	bl	8006cb0 <HAL_RCC_GetPCLK2Freq>
 80071f0:	0003      	movs	r3, r0
 80071f2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80071f4:	e102      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d107      	bne.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 80071fc:	4b61      	ldr	r3, [pc, #388]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2204      	movs	r2, #4
 8007202:	4013      	ands	r3, r2
 8007204:	d002      	beq.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
        frequency = HSI_VALUE;
 8007206:	4b66      	ldr	r3, [pc, #408]	; (80073a0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8007208:	627b      	str	r3, [r7, #36]	; 0x24
 800720a:	e017      	b.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d104      	bne.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
        frequency = HAL_RCC_GetSysClockFreq();
 8007212:	f7ff fcaf 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8007216:	0003      	movs	r3, r0
 8007218:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800721a:	e0ef      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	2b03      	cmp	r3, #3
 8007220:	d109      	bne.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8007222:	4b58      	ldr	r3, [pc, #352]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007224:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007226:	2380      	movs	r3, #128	; 0x80
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4013      	ands	r3, r2
 800722c:	d003      	beq.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        frequency = LSE_VALUE;
 800722e:	2380      	movs	r3, #128	; 0x80
 8007230:	021b      	lsls	r3, r3, #8
 8007232:	627b      	str	r3, [r7, #36]	; 0x24
 8007234:	e002      	b.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
        frequency = 0U;
 8007236:	2300      	movs	r3, #0
 8007238:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800723a:	e0df      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 800723c:	e0de      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800723e:	4b51      	ldr	r3, [pc, #324]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007242:	220c      	movs	r2, #12
 8007244:	4013      	ands	r3, r2
 8007246:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d104      	bne.n	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
        frequency = HAL_RCC_GetPCLK1Freq();
 800724e:	f7ff fd19 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8007252:	0003      	movs	r3, r0
 8007254:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007256:	e0d1      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	2b08      	cmp	r3, #8
 800725c:	d107      	bne.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800725e:	4b49      	ldr	r3, [pc, #292]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2204      	movs	r2, #4
 8007264:	4013      	ands	r3, r2
 8007266:	d002      	beq.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        frequency = HSI_VALUE;
 8007268:	4b4d      	ldr	r3, [pc, #308]	; (80073a0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 800726a:	627b      	str	r3, [r7, #36]	; 0x24
 800726c:	e017      	b.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	2b04      	cmp	r3, #4
 8007272:	d104      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
        frequency = HAL_RCC_GetSysClockFreq();
 8007274:	f7ff fc7e 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8007278:	0003      	movs	r3, r0
 800727a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800727c:	e0be      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	2b0c      	cmp	r3, #12
 8007282:	d109      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8007284:	4b3f      	ldr	r3, [pc, #252]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007286:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007288:	2380      	movs	r3, #128	; 0x80
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4013      	ands	r3, r2
 800728e:	d003      	beq.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        frequency = LSE_VALUE;
 8007290:	2380      	movs	r3, #128	; 0x80
 8007292:	021b      	lsls	r3, r3, #8
 8007294:	627b      	str	r3, [r7, #36]	; 0x24
 8007296:	e002      	b.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
        frequency = 0U;
 8007298:	2300      	movs	r3, #0
 800729a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800729c:	e0ae      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 800729e:	e0ad      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80072a0:	4b38      	ldr	r3, [pc, #224]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80072a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80072a4:	23c0      	movs	r3, #192	; 0xc0
 80072a6:	011b      	lsls	r3, r3, #4
 80072a8:	4013      	ands	r3, r2
 80072aa:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d104      	bne.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
        frequency = HAL_RCC_GetPCLK1Freq();
 80072b2:	f7ff fce7 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 80072b6:	0003      	movs	r3, r0
 80072b8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80072ba:	e09f      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	2380      	movs	r3, #128	; 0x80
 80072c0:	011b      	lsls	r3, r3, #4
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d107      	bne.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 80072c6:	4b2f      	ldr	r3, [pc, #188]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2204      	movs	r2, #4
 80072cc:	4013      	ands	r3, r2
 80072ce:	d002      	beq.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
        frequency = HSI_VALUE;
 80072d0:	4b33      	ldr	r3, [pc, #204]	; (80073a0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 80072d2:	627b      	str	r3, [r7, #36]	; 0x24
 80072d4:	e01b      	b.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
      else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	2380      	movs	r3, #128	; 0x80
 80072da:	00db      	lsls	r3, r3, #3
 80072dc:	429a      	cmp	r2, r3
 80072de:	d104      	bne.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
        frequency = HAL_RCC_GetSysClockFreq();
 80072e0:	f7ff fc48 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 80072e4:	0003      	movs	r3, r0
 80072e6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80072e8:	e088      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	23c0      	movs	r3, #192	; 0xc0
 80072ee:	011b      	lsls	r3, r3, #4
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d109      	bne.n	8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 80072f4:	4b23      	ldr	r3, [pc, #140]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80072f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80072f8:	2380      	movs	r3, #128	; 0x80
 80072fa:	009b      	lsls	r3, r3, #2
 80072fc:	4013      	ands	r3, r2
 80072fe:	d003      	beq.n	8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
        frequency = LSE_VALUE;
 8007300:	2380      	movs	r3, #128	; 0x80
 8007302:	021b      	lsls	r3, r3, #8
 8007304:	627b      	str	r3, [r7, #36]	; 0x24
 8007306:	e002      	b.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
        frequency = 0U;
 8007308:	2300      	movs	r3, #0
 800730a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800730c:	e076      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 800730e:	e075      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007310:	4b1c      	ldr	r3, [pc, #112]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007312:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007314:	23c0      	movs	r3, #192	; 0xc0
 8007316:	019b      	lsls	r3, r3, #6
 8007318:	4013      	ands	r3, r2
 800731a:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d104      	bne.n	800732c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007322:	f7ff fcaf 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8007326:	0003      	movs	r3, r0
 8007328:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800732a:	e067      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	2380      	movs	r3, #128	; 0x80
 8007330:	019b      	lsls	r3, r3, #6
 8007332:	429a      	cmp	r2, r3
 8007334:	d107      	bne.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
 8007336:	4b13      	ldr	r3, [pc, #76]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2204      	movs	r2, #4
 800733c:	4013      	ands	r3, r2
 800733e:	d002      	beq.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
        frequency = HSI_VALUE;
 8007340:	4b17      	ldr	r3, [pc, #92]	; (80073a0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8007342:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007344:	e05a      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8007346:	697a      	ldr	r2, [r7, #20]
 8007348:	2380      	movs	r3, #128	; 0x80
 800734a:	015b      	lsls	r3, r3, #5
 800734c:	429a      	cmp	r2, r3
 800734e:	d104      	bne.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
        frequency = HAL_RCC_GetSysClockFreq();
 8007350:	f7ff fc10 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8007354:	0003      	movs	r3, r0
 8007356:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007358:	e050      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
        frequency = 0U;
 800735a:	2300      	movs	r3, #0
 800735c:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800735e:	e04d      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 8007360:	4b08      	ldr	r3, [pc, #32]	; (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8007362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007364:	2380      	movs	r3, #128	; 0x80
 8007366:	03db      	lsls	r3, r3, #15
 8007368:	401a      	ands	r2, r3
 800736a:	2380      	movs	r3, #128	; 0x80
 800736c:	03db      	lsls	r3, r3, #15
 800736e:	429a      	cmp	r2, r3
 8007370:	d104      	bne.n	800737c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007372:	f7ff fc87 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8007376:	0003      	movs	r3, r0
 8007378:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800737a:	e03f      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
        frequency = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007380:	e03c      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8007382:	46c0      	nop			; (mov r8, r8)
 8007384:	40021000 	.word	0x40021000
 8007388:	00009088 	.word	0x00009088
 800738c:	0007a120 	.word	0x0007a120
 8007390:	000f4240 	.word	0x000f4240
 8007394:	001e8480 	.word	0x001e8480
 8007398:	003d0900 	.word	0x003d0900
 800739c:	0800d2e8 	.word	0x0800d2e8
 80073a0:	00f42400 	.word	0x00f42400
 80073a4:	007a1200 	.word	0x007a1200
 80073a8:	02dc6c00 	.word	0x02dc6c00
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80073ac:	4b16      	ldr	r3, [pc, #88]	; (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>)
 80073ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073b0:	23c0      	movs	r3, #192	; 0xc0
 80073b2:	029b      	lsls	r3, r3, #10
 80073b4:	4013      	ands	r3, r2
 80073b6:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d104      	bne.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        frequency = HAL_RCC_GetPCLK1Freq();
 80073be:	f7ff fc61 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 80073c2:	0003      	movs	r3, r0
 80073c4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80073c6:	e018      	b.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80073c8:	697a      	ldr	r2, [r7, #20]
 80073ca:	2380      	movs	r3, #128	; 0x80
 80073cc:	029b      	lsls	r3, r3, #10
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d107      	bne.n	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80073d2:	4b0d      	ldr	r3, [pc, #52]	; (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2204      	movs	r2, #4
 80073d8:	4013      	ands	r3, r2
 80073da:	d002      	beq.n	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        frequency = HSI_VALUE;
 80073dc:	4b0b      	ldr	r3, [pc, #44]	; (800740c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>)
 80073de:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80073e0:	e00b      	b.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
      else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 80073e2:	697a      	ldr	r2, [r7, #20]
 80073e4:	2380      	movs	r3, #128	; 0x80
 80073e6:	025b      	lsls	r3, r3, #9
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d104      	bne.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
        frequency = HAL_RCC_GetSysClockFreq();
 80073ec:	f7ff fbc2 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 80073f0:	0003      	movs	r3, r0
 80073f2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80073f4:	e001      	b.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
        frequency = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80073fa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return(frequency);
 80073fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80073fe:	0018      	movs	r0, r3
 8007400:	46bd      	mov	sp, r7
 8007402:	b00a      	add	sp, #40	; 0x28
 8007404:	bd80      	pop	{r7, pc}
 8007406:	46c0      	nop			; (mov r8, r8)
 8007408:	40021000 	.word	0x40021000
 800740c:	00f42400 	.word	0x00f42400

08007410 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d101      	bne.n	8007422 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e074      	b.n	800750c <HAL_RTC_Init+0xfc>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
  
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2221      	movs	r2, #33	; 0x21
 8007426:	5c9b      	ldrb	r3, [r3, r2]
 8007428:	b2db      	uxtb	r3, r3
 800742a:	2b00      	cmp	r3, #0
 800742c:	d107      	bne.n	800743e <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2220      	movs	r2, #32
 8007432:	2100      	movs	r1, #0
 8007434:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	0018      	movs	r0, r3
 800743a:	f004 fa03 	bl	800b844 <HAL_RTC_MspInit>
  }

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2221      	movs	r2, #33	; 0x21
 8007442:	2102      	movs	r1, #2
 8007444:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	22ca      	movs	r2, #202	; 0xca
 800744c:	625a      	str	r2, [r3, #36]	; 0x24
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2253      	movs	r2, #83	; 0x53
 8007454:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	0018      	movs	r0, r3
 800745a:	f000 fd20 	bl	8007e9e <RTC_EnterInitMode>
 800745e:	1e03      	subs	r3, r0, #0
 8007460:	d009      	beq.n	8007476 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	22ff      	movs	r2, #255	; 0xff
 8007468:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2221      	movs	r2, #33	; 0x21
 800746e:	2104      	movs	r1, #4
 8007470:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e04a      	b.n	800750c <HAL_RTC_Init+0xfc>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	6812      	ldr	r2, [r2, #0]
 800747e:	6892      	ldr	r2, [r2, #8]
 8007480:	4924      	ldr	r1, [pc, #144]	; (8007514 <HAL_RTC_Init+0x104>)
 8007482:	400a      	ands	r2, r1
 8007484:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	6812      	ldr	r2, [r2, #0]
 800748e:	6891      	ldr	r1, [r2, #8]
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	6850      	ldr	r0, [r2, #4]
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	6912      	ldr	r2, [r2, #16]
 8007498:	4310      	orrs	r0, r2
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	6992      	ldr	r2, [r2, #24]
 800749e:	4302      	orrs	r2, r0
 80074a0:	430a      	orrs	r2, r1
 80074a2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	68d2      	ldr	r2, [r2, #12]
 80074ac:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	6812      	ldr	r2, [r2, #0]
 80074b6:	6911      	ldr	r1, [r2, #16]
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	6892      	ldr	r2, [r2, #8]
 80074bc:	0412      	lsls	r2, r2, #16
 80074be:	430a      	orrs	r2, r1
 80074c0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	6812      	ldr	r2, [r2, #0]
 80074ca:	68d2      	ldr	r2, [r2, #12]
 80074cc:	2180      	movs	r1, #128	; 0x80
 80074ce:	438a      	bics	r2, r1
 80074d0:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6812      	ldr	r2, [r2, #0]
 80074da:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80074dc:	2103      	movs	r1, #3
 80074de:	438a      	bics	r2, r1
 80074e0:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	6812      	ldr	r2, [r2, #0]
 80074ea:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	69d0      	ldr	r0, [r2, #28]
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	6952      	ldr	r2, [r2, #20]
 80074f4:	4302      	orrs	r2, r0
 80074f6:	430a      	orrs	r2, r1
 80074f8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	22ff      	movs	r2, #255	; 0xff
 8007500:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2221      	movs	r2, #33	; 0x21
 8007506:	2101      	movs	r1, #1
 8007508:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800750a:	2300      	movs	r3, #0
  }
}
 800750c:	0018      	movs	r0, r3
 800750e:	46bd      	mov	sp, r7
 8007510:	b002      	add	sp, #8
 8007512:	bd80      	pop	{r7, pc}
 8007514:	ff8fffbf 	.word	0xff8fffbf

08007518 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007518:	b590      	push	{r4, r7, lr}
 800751a:	b087      	sub	sp, #28
 800751c:	af00      	add	r7, sp, #0
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	60b9      	str	r1, [r7, #8]
 8007522:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007524:	2300      	movs	r3, #0
 8007526:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2220      	movs	r2, #32
 800752c:	5c9b      	ldrb	r3, [r3, r2]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d101      	bne.n	8007536 <HAL_RTC_SetTime+0x1e>
 8007532:	2302      	movs	r3, #2
 8007534:	e0b5      	b.n	80076a2 <HAL_RTC_SetTime+0x18a>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2220      	movs	r2, #32
 800753a:	2101      	movs	r1, #1
 800753c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2221      	movs	r2, #33	; 0x21
 8007542:	2102      	movs	r1, #2
 8007544:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d125      	bne.n	8007598 <HAL_RTC_SetTime+0x80>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	2240      	movs	r2, #64	; 0x40
 8007554:	4013      	ands	r3, r2
 8007556:	d102      	bne.n	800755e <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	2200      	movs	r2, #0
 800755c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	0018      	movs	r0, r3
 8007564:	f000 fcc7 	bl	8007ef6 <RTC_ByteToBcd2>
 8007568:	0003      	movs	r3, r0
 800756a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	785b      	ldrb	r3, [r3, #1]
 8007570:	0018      	movs	r0, r3
 8007572:	f000 fcc0 	bl	8007ef6 <RTC_ByteToBcd2>
 8007576:	0003      	movs	r3, r0
 8007578:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800757a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	789b      	ldrb	r3, [r3, #2]
 8007580:	0018      	movs	r0, r3
 8007582:	f000 fcb8 	bl	8007ef6 <RTC_ByteToBcd2>
 8007586:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007588:	0022      	movs	r2, r4
 800758a:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	78db      	ldrb	r3, [r3, #3]
 8007590:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007592:	4313      	orrs	r3, r2
 8007594:	617b      	str	r3, [r7, #20]
 8007596:	e01f      	b.n	80075d8 <HAL_RTC_SetTime+0xc0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	2240      	movs	r2, #64	; 0x40
 80075a0:	4013      	ands	r3, r2
 80075a2:	d007      	beq.n	80075b4 <HAL_RTC_SetTime+0x9c>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	0018      	movs	r0, r3
 80075aa:	f000 fcc5 	bl	8007f38 <RTC_Bcd2ToByte>
 80075ae:	0003      	movs	r3, r0
 80075b0:	617b      	str	r3, [r7, #20]
 80075b2:	e002      	b.n	80075ba <HAL_RTC_SetTime+0xa2>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2200      	movs	r2, #0
 80075b8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	785b      	ldrb	r3, [r3, #1]
 80075c4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80075c6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80075c8:	68ba      	ldr	r2, [r7, #8]
 80075ca:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80075cc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	78db      	ldrb	r3, [r3, #3]
 80075d2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80075d4:	4313      	orrs	r3, r2
 80075d6:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	22ca      	movs	r2, #202	; 0xca
 80075de:	625a      	str	r2, [r3, #36]	; 0x24
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2253      	movs	r2, #83	; 0x53
 80075e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	0018      	movs	r0, r3
 80075ec:	f000 fc57 	bl	8007e9e <RTC_EnterInitMode>
 80075f0:	1e03      	subs	r3, r0, #0
 80075f2:	d00d      	beq.n	8007610 <HAL_RTC_SetTime+0xf8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	22ff      	movs	r2, #255	; 0xff
 80075fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2221      	movs	r2, #33	; 0x21
 8007600:	2104      	movs	r1, #4
 8007602:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2220      	movs	r2, #32
 8007608:	2100      	movs	r1, #0
 800760a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	e048      	b.n	80076a2 <HAL_RTC_SetTime+0x18a>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	4925      	ldr	r1, [pc, #148]	; (80076ac <HAL_RTC_SetTime+0x194>)
 8007618:	400a      	ands	r2, r1
 800761a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	6812      	ldr	r2, [r2, #0]
 8007624:	6892      	ldr	r2, [r2, #8]
 8007626:	4922      	ldr	r1, [pc, #136]	; (80076b0 <HAL_RTC_SetTime+0x198>)
 8007628:	400a      	ands	r2, r1
 800762a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	6812      	ldr	r2, [r2, #0]
 8007634:	6891      	ldr	r1, [r2, #8]
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	68d0      	ldr	r0, [r2, #12]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	6912      	ldr	r2, [r2, #16]
 800763e:	4302      	orrs	r2, r0
 8007640:	430a      	orrs	r2, r1
 8007642:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	6812      	ldr	r2, [r2, #0]
 800764c:	68d2      	ldr	r2, [r2, #12]
 800764e:	2180      	movs	r1, #128	; 0x80
 8007650:	438a      	bics	r2, r1
 8007652:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	2220      	movs	r2, #32
 800765c:	4013      	ands	r3, r2
 800765e:	d113      	bne.n	8007688 <HAL_RTC_SetTime+0x170>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	0018      	movs	r0, r3
 8007664:	f000 fbf2 	bl	8007e4c <HAL_RTC_WaitForSynchro>
 8007668:	1e03      	subs	r3, r0, #0
 800766a:	d00d      	beq.n	8007688 <HAL_RTC_SetTime+0x170>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	22ff      	movs	r2, #255	; 0xff
 8007672:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2221      	movs	r2, #33	; 0x21
 8007678:	2104      	movs	r1, #4
 800767a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2220      	movs	r2, #32
 8007680:	2100      	movs	r1, #0
 8007682:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e00c      	b.n	80076a2 <HAL_RTC_SetTime+0x18a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	22ff      	movs	r2, #255	; 0xff
 800768e:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2221      	movs	r2, #33	; 0x21
 8007694:	2101      	movs	r1, #1
 8007696:	5499      	strb	r1, [r3, r2]

   __HAL_UNLOCK(hrtc); 
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2220      	movs	r2, #32
 800769c:	2100      	movs	r1, #0
 800769e:	5499      	strb	r1, [r3, r2]

   return HAL_OK;
 80076a0:	2300      	movs	r3, #0
  }
}
 80076a2:	0018      	movs	r0, r3
 80076a4:	46bd      	mov	sp, r7
 80076a6:	b007      	add	sp, #28
 80076a8:	bd90      	pop	{r4, r7, pc}
 80076aa:	46c0      	nop			; (mov r8, r8)
 80076ac:	007f7f7f 	.word	0x007f7f7f
 80076b0:	fffbffff 	.word	0xfffbffff

080076b4 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80076c0:	2300      	movs	r3, #0
 80076c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	045b      	lsls	r3, r3, #17
 80076d6:	0c5a      	lsrs	r2, r3, #17
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a22      	ldr	r2, [pc, #136]	; (800776c <HAL_RTC_GetTime+0xb8>)
 80076e4:	4013      	ands	r3, r2
 80076e6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	0c1b      	lsrs	r3, r3, #16
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	223f      	movs	r2, #63	; 0x3f
 80076f0:	4013      	ands	r3, r2
 80076f2:	b2da      	uxtb	r2, r3
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	0a1b      	lsrs	r3, r3, #8
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	227f      	movs	r2, #127	; 0x7f
 8007700:	4013      	ands	r3, r2
 8007702:	b2da      	uxtb	r2, r3
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	b2db      	uxtb	r3, r3
 800770c:	227f      	movs	r2, #127	; 0x7f
 800770e:	4013      	ands	r3, r2
 8007710:	b2da      	uxtb	r2, r3
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	0c1b      	lsrs	r3, r3, #16
 800771a:	b2db      	uxtb	r3, r3
 800771c:	2240      	movs	r2, #64	; 0x40
 800771e:	4013      	ands	r3, r2
 8007720:	b2da      	uxtb	r2, r3
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d11a      	bne.n	8007762 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	0018      	movs	r0, r3
 8007732:	f000 fc01 	bl	8007f38 <RTC_Bcd2ToByte>
 8007736:	0003      	movs	r3, r0
 8007738:	001a      	movs	r2, r3
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	785b      	ldrb	r3, [r3, #1]
 8007742:	0018      	movs	r0, r3
 8007744:	f000 fbf8 	bl	8007f38 <RTC_Bcd2ToByte>
 8007748:	0003      	movs	r3, r0
 800774a:	001a      	movs	r2, r3
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	789b      	ldrb	r3, [r3, #2]
 8007754:	0018      	movs	r0, r3
 8007756:	f000 fbef 	bl	8007f38 <RTC_Bcd2ToByte>
 800775a:	0003      	movs	r3, r0
 800775c:	001a      	movs	r2, r3
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007762:	2300      	movs	r3, #0
}
 8007764:	0018      	movs	r0, r3
 8007766:	46bd      	mov	sp, r7
 8007768:	b006      	add	sp, #24
 800776a:	bd80      	pop	{r7, pc}
 800776c:	007f7f7f 	.word	0x007f7f7f

08007770 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007770:	b590      	push	{r4, r7, lr}
 8007772:	b087      	sub	sp, #28
 8007774:	af00      	add	r7, sp, #0
 8007776:	60f8      	str	r0, [r7, #12]
 8007778:	60b9      	str	r1, [r7, #8]
 800777a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800777c:	2300      	movs	r3, #0
 800777e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2220      	movs	r2, #32
 8007784:	5c9b      	ldrb	r3, [r3, r2]
 8007786:	2b01      	cmp	r3, #1
 8007788:	d101      	bne.n	800778e <HAL_RTC_SetDate+0x1e>
 800778a:	2302      	movs	r3, #2
 800778c:	e0a7      	b.n	80078de <HAL_RTC_SetDate+0x16e>
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2220      	movs	r2, #32
 8007792:	2101      	movs	r1, #1
 8007794:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2221      	movs	r2, #33	; 0x21
 800779a:	2102      	movs	r1, #2
 800779c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d10e      	bne.n	80077c2 <HAL_RTC_SetDate+0x52>
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	785b      	ldrb	r3, [r3, #1]
 80077a8:	001a      	movs	r2, r3
 80077aa:	2310      	movs	r3, #16
 80077ac:	4013      	ands	r3, r2
 80077ae:	d008      	beq.n	80077c2 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	785b      	ldrb	r3, [r3, #1]
 80077b4:	2210      	movs	r2, #16
 80077b6:	4393      	bics	r3, r2
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	330a      	adds	r3, #10
 80077bc:	b2da      	uxtb	r2, r3
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d11c      	bne.n	8007802 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	78db      	ldrb	r3, [r3, #3]
 80077cc:	0018      	movs	r0, r3
 80077ce:	f000 fb92 	bl	8007ef6 <RTC_ByteToBcd2>
 80077d2:	0003      	movs	r3, r0
 80077d4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	785b      	ldrb	r3, [r3, #1]
 80077da:	0018      	movs	r0, r3
 80077dc:	f000 fb8b 	bl	8007ef6 <RTC_ByteToBcd2>
 80077e0:	0003      	movs	r3, r0
 80077e2:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80077e4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	789b      	ldrb	r3, [r3, #2]
 80077ea:	0018      	movs	r0, r3
 80077ec:	f000 fb83 	bl	8007ef6 <RTC_ByteToBcd2>
 80077f0:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80077f2:	0022      	movs	r2, r4
 80077f4:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80077fc:	4313      	orrs	r3, r2
 80077fe:	617b      	str	r3, [r7, #20]
 8007800:	e01c      	b.n	800783c <HAL_RTC_SetDate+0xcc>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	785b      	ldrb	r3, [r3, #1]
 8007806:	0018      	movs	r0, r3
 8007808:	f000 fb96 	bl	8007f38 <RTC_Bcd2ToByte>
 800780c:	0003      	movs	r3, r0
 800780e:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	789b      	ldrb	r3, [r3, #2]
 8007814:	0018      	movs	r0, r3
 8007816:	f000 fb8f 	bl	8007f38 <RTC_Bcd2ToByte>
 800781a:	0003      	movs	r3, r0
 800781c:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	78db      	ldrb	r3, [r3, #3]
 8007822:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	785b      	ldrb	r3, [r3, #1]
 8007828:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800782a:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800782c:	68ba      	ldr	r2, [r7, #8]
 800782e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8007830:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007838:	4313      	orrs	r3, r2
 800783a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	22ca      	movs	r2, #202	; 0xca
 8007842:	625a      	str	r2, [r3, #36]	; 0x24
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2253      	movs	r2, #83	; 0x53
 800784a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	0018      	movs	r0, r3
 8007850:	f000 fb25 	bl	8007e9e <RTC_EnterInitMode>
 8007854:	1e03      	subs	r3, r0, #0
 8007856:	d00d      	beq.n	8007874 <HAL_RTC_SetDate+0x104>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	22ff      	movs	r2, #255	; 0xff
 800785e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2221      	movs	r2, #33	; 0x21
 8007864:	2104      	movs	r1, #4
 8007866:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2220      	movs	r2, #32
 800786c:	2100      	movs	r1, #0
 800786e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e034      	b.n	80078de <HAL_RTC_SetDate+0x16e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	491b      	ldr	r1, [pc, #108]	; (80078e8 <HAL_RTC_SetDate+0x178>)
 800787c:	400a      	ands	r2, r1
 800787e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	6812      	ldr	r2, [r2, #0]
 8007888:	68d2      	ldr	r2, [r2, #12]
 800788a:	2180      	movs	r1, #128	; 0x80
 800788c:	438a      	bics	r2, r1
 800788e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	2220      	movs	r2, #32
 8007898:	4013      	ands	r3, r2
 800789a:	d113      	bne.n	80078c4 <HAL_RTC_SetDate+0x154>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	0018      	movs	r0, r3
 80078a0:	f000 fad4 	bl	8007e4c <HAL_RTC_WaitForSynchro>
 80078a4:	1e03      	subs	r3, r0, #0
 80078a6:	d00d      	beq.n	80078c4 <HAL_RTC_SetDate+0x154>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	22ff      	movs	r2, #255	; 0xff
 80078ae:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2221      	movs	r2, #33	; 0x21
 80078b4:	2104      	movs	r1, #4
 80078b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2220      	movs	r2, #32
 80078bc:	2100      	movs	r1, #0
 80078be:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e00c      	b.n	80078de <HAL_RTC_SetDate+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	22ff      	movs	r2, #255	; 0xff
 80078ca:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2221      	movs	r2, #33	; 0x21
 80078d0:	2101      	movs	r1, #1
 80078d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2220      	movs	r2, #32
 80078d8:	2100      	movs	r1, #0
 80078da:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80078dc:	2300      	movs	r3, #0
  }
}
 80078de:	0018      	movs	r0, r3
 80078e0:	46bd      	mov	sp, r7
 80078e2:	b007      	add	sp, #28
 80078e4:	bd90      	pop	{r4, r7, pc}
 80078e6:	46c0      	nop			; (mov r8, r8)
 80078e8:	00ffff3f 	.word	0x00ffff3f

080078ec <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b086      	sub	sp, #24
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80078f8:	2300      	movs	r3, #0
 80078fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	4a21      	ldr	r2, [pc, #132]	; (8007988 <HAL_RTC_GetDate+0x9c>)
 8007904:	4013      	ands	r3, r2
 8007906:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	0c1b      	lsrs	r3, r3, #16
 800790c:	b2da      	uxtb	r2, r3
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	0a1b      	lsrs	r3, r3, #8
 8007916:	b2db      	uxtb	r3, r3
 8007918:	221f      	movs	r2, #31
 800791a:	4013      	ands	r3, r2
 800791c:	b2da      	uxtb	r2, r3
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	b2db      	uxtb	r3, r3
 8007926:	223f      	movs	r2, #63	; 0x3f
 8007928:	4013      	ands	r3, r2
 800792a:	b2da      	uxtb	r2, r3
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	0b5b      	lsrs	r3, r3, #13
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2207      	movs	r2, #7
 8007938:	4013      	ands	r3, r2
 800793a:	b2da      	uxtb	r2, r3
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d11a      	bne.n	800797c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	78db      	ldrb	r3, [r3, #3]
 800794a:	0018      	movs	r0, r3
 800794c:	f000 faf4 	bl	8007f38 <RTC_Bcd2ToByte>
 8007950:	0003      	movs	r3, r0
 8007952:	001a      	movs	r2, r3
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	785b      	ldrb	r3, [r3, #1]
 800795c:	0018      	movs	r0, r3
 800795e:	f000 faeb 	bl	8007f38 <RTC_Bcd2ToByte>
 8007962:	0003      	movs	r3, r0
 8007964:	001a      	movs	r2, r3
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	789b      	ldrb	r3, [r3, #2]
 800796e:	0018      	movs	r0, r3
 8007970:	f000 fae2 	bl	8007f38 <RTC_Bcd2ToByte>
 8007974:	0003      	movs	r3, r0
 8007976:	001a      	movs	r2, r3
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	0018      	movs	r0, r3
 8007980:	46bd      	mov	sp, r7
 8007982:	b006      	add	sp, #24
 8007984:	bd80      	pop	{r7, pc}
 8007986:	46c0      	nop			; (mov r8, r8)
 8007988:	00ffff3f 	.word	0x00ffff3f

0800798c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).   
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800798c:	b590      	push	{r4, r7, lr}
 800798e:	b089      	sub	sp, #36	; 0x24
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800799c:	2300      	movs	r3, #0
 800799e:	61fb      	str	r3, [r7, #28]
 80079a0:	2300      	movs	r3, #0
 80079a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2220      	movs	r2, #32
 80079a8:	5c9b      	ldrb	r3, [r3, r2]
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d101      	bne.n	80079b2 <HAL_RTC_SetAlarm_IT+0x26>
 80079ae:	2302      	movs	r3, #2
 80079b0:	e14d      	b.n	8007c4e <HAL_RTC_SetAlarm_IT+0x2c2>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2220      	movs	r2, #32
 80079b6:	2101      	movs	r1, #1
 80079b8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2221      	movs	r2, #33	; 0x21
 80079be:	2102      	movs	r1, #2
 80079c0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d136      	bne.n	8007a36 <HAL_RTC_SetAlarm_IT+0xaa>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	2240      	movs	r2, #64	; 0x40
 80079d0:	4013      	ands	r3, r2
 80079d2:	d102      	bne.n	80079da <HAL_RTC_SetAlarm_IT+0x4e>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	2200      	movs	r2, #0
 80079d8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	0018      	movs	r0, r3
 80079e0:	f000 fa89 	bl	8007ef6 <RTC_ByteToBcd2>
 80079e4:	0003      	movs	r3, r0
 80079e6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	785b      	ldrb	r3, [r3, #1]
 80079ec:	0018      	movs	r0, r3
 80079ee:	f000 fa82 	bl	8007ef6 <RTC_ByteToBcd2>
 80079f2:	0003      	movs	r3, r0
 80079f4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80079f6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	789b      	ldrb	r3, [r3, #2]
 80079fc:	0018      	movs	r0, r3
 80079fe:	f000 fa7a 	bl	8007ef6 <RTC_ByteToBcd2>
 8007a02:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007a04:	0022      	movs	r2, r4
 8007a06:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	78db      	ldrb	r3, [r3, #3]
 8007a0c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8007a0e:	431a      	orrs	r2, r3
 8007a10:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	2220      	movs	r2, #32
 8007a16:	5c9b      	ldrb	r3, [r3, r2]
 8007a18:	0018      	movs	r0, r3
 8007a1a:	f000 fa6c 	bl	8007ef6 <RTC_ByteToBcd2>
 8007a1e:	0003      	movs	r3, r0
 8007a20:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007a22:	0022      	movs	r2, r4
 8007a24:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007a2a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8007a30:	4313      	orrs	r3, r2
 8007a32:	61fb      	str	r3, [r7, #28]
 8007a34:	e03f      	b.n	8007ab6 <HAL_RTC_SetAlarm_IT+0x12a>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	2240      	movs	r2, #64	; 0x40
 8007a3e:	4013      	ands	r3, r2
 8007a40:	d007      	beq.n	8007a52 <HAL_RTC_SetAlarm_IT+0xc6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	0018      	movs	r0, r3
 8007a48:	f000 fa76 	bl	8007f38 <RTC_Bcd2ToByte>
 8007a4c:	0003      	movs	r3, r0
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	e002      	b.n	8007a58 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	2200      	movs	r2, #0
 8007a56:	70da      	strb	r2, [r3, #3]
    }

    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
    
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	69db      	ldr	r3, [r3, #28]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d108      	bne.n	8007a72 <HAL_RTC_SetAlarm_IT+0xe6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	2220      	movs	r2, #32
 8007a64:	5c9b      	ldrb	r3, [r3, r2]
 8007a66:	0018      	movs	r0, r3
 8007a68:	f000 fa66 	bl	8007f38 <RTC_Bcd2ToByte>
 8007a6c:	0003      	movs	r3, r0
 8007a6e:	61fb      	str	r3, [r7, #28]
 8007a70:	e007      	b.n	8007a82 <HAL_RTC_SetAlarm_IT+0xf6>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	2220      	movs	r2, #32
 8007a76:	5c9b      	ldrb	r3, [r3, r2]
 8007a78:	0018      	movs	r0, r3
 8007a7a:	f000 fa5d 	bl	8007f38 <RTC_Bcd2ToByte>
 8007a7e:	0003      	movs	r3, r0
 8007a80:	61fb      	str	r3, [r7, #28]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	785b      	ldrb	r3, [r3, #1]
 8007a8c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007a8e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8007a90:	68ba      	ldr	r2, [r7, #8]
 8007a92:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007a94:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	78db      	ldrb	r3, [r3, #3]
 8007a9a:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8007a9c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	2120      	movs	r1, #32
 8007aa2:	5c5b      	ldrb	r3, [r3, r1]
 8007aa4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007aa6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007aac:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));     
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	685a      	ldr	r2, [r3, #4]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	22ca      	movs	r2, #202	; 0xca
 8007ac8:	625a      	str	r2, [r3, #36]	; 0x24
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2253      	movs	r2, #83	; 0x53
 8007ad0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ad6:	2380      	movs	r3, #128	; 0x80
 8007ad8:	005b      	lsls	r3, r3, #1
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d14e      	bne.n	8007b7c <HAL_RTC_SetAlarm_IT+0x1f0>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	6812      	ldr	r2, [r2, #0]
 8007ae6:	6892      	ldr	r2, [r2, #8]
 8007ae8:	495b      	ldr	r1, [pc, #364]	; (8007c58 <HAL_RTC_SetAlarm_IT+0x2cc>)
 8007aea:	400a      	ands	r2, r1
 8007aec:	609a      	str	r2, [r3, #8]
    
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	6812      	ldr	r2, [r2, #0]
 8007af6:	68d2      	ldr	r2, [r2, #12]
 8007af8:	21ff      	movs	r1, #255	; 0xff
 8007afa:	400a      	ands	r2, r1
 8007afc:	4957      	ldr	r1, [pc, #348]	; (8007c5c <HAL_RTC_SetAlarm_IT+0x2d0>)
 8007afe:	430a      	orrs	r2, r1
 8007b00:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007b02:	f7fd f887 	bl	8004c14 <HAL_GetTick>
 8007b06:	0003      	movs	r3, r0
 8007b08:	61bb      	str	r3, [r7, #24]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8007b0a:	e016      	b.n	8007b3a <HAL_RTC_SetAlarm_IT+0x1ae>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007b0c:	f7fd f882 	bl	8004c14 <HAL_GetTick>
 8007b10:	0002      	movs	r2, r0
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	1ad2      	subs	r2, r2, r3
 8007b16:	23fa      	movs	r3, #250	; 0xfa
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d90d      	bls.n	8007b3a <HAL_RTC_SetAlarm_IT+0x1ae>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	22ff      	movs	r2, #255	; 0xff
 8007b24:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2221      	movs	r2, #33	; 0x21
 8007b2a:	2103      	movs	r1, #3
 8007b2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2220      	movs	r2, #32
 8007b32:	2100      	movs	r1, #0
 8007b34:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e089      	b.n	8007c4e <HAL_RTC_SetAlarm_IT+0x2c2>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	2201      	movs	r2, #1
 8007b42:	4013      	ands	r3, r2
 8007b44:	d0e2      	beq.n	8007b0c <HAL_RTC_SetAlarm_IT+0x180>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	69fa      	ldr	r2, [r7, #28]
 8007b4c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	697a      	ldr	r2, [r7, #20]
 8007b54:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	6812      	ldr	r2, [r2, #0]
 8007b5e:	6892      	ldr	r2, [r2, #8]
 8007b60:	2180      	movs	r1, #128	; 0x80
 8007b62:	0049      	lsls	r1, r1, #1
 8007b64:	430a      	orrs	r2, r1
 8007b66:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	6812      	ldr	r2, [r2, #0]
 8007b70:	6892      	ldr	r2, [r2, #8]
 8007b72:	2180      	movs	r1, #128	; 0x80
 8007b74:	0149      	lsls	r1, r1, #5
 8007b76:	430a      	orrs	r2, r1
 8007b78:	609a      	str	r2, [r3, #8]
 8007b7a:	e04d      	b.n	8007c18 <HAL_RTC_SetAlarm_IT+0x28c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68fa      	ldr	r2, [r7, #12]
 8007b82:	6812      	ldr	r2, [r2, #0]
 8007b84:	6892      	ldr	r2, [r2, #8]
 8007b86:	4936      	ldr	r1, [pc, #216]	; (8007c60 <HAL_RTC_SetAlarm_IT+0x2d4>)
 8007b88:	400a      	ands	r2, r1
 8007b8a:	609a      	str	r2, [r3, #8]
    
    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	68fa      	ldr	r2, [r7, #12]
 8007b92:	6812      	ldr	r2, [r2, #0]
 8007b94:	68d2      	ldr	r2, [r2, #12]
 8007b96:	21ff      	movs	r1, #255	; 0xff
 8007b98:	400a      	ands	r2, r1
 8007b9a:	4932      	ldr	r1, [pc, #200]	; (8007c64 <HAL_RTC_SetAlarm_IT+0x2d8>)
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007ba0:	f7fd f838 	bl	8004c14 <HAL_GetTick>
 8007ba4:	0003      	movs	r3, r0
 8007ba6:	61bb      	str	r3, [r7, #24]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007ba8:	e016      	b.n	8007bd8 <HAL_RTC_SetAlarm_IT+0x24c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007baa:	f7fd f833 	bl	8004c14 <HAL_GetTick>
 8007bae:	0002      	movs	r2, r0
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	1ad2      	subs	r2, r2, r3
 8007bb4:	23fa      	movs	r3, #250	; 0xfa
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d90d      	bls.n	8007bd8 <HAL_RTC_SetAlarm_IT+0x24c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	22ff      	movs	r2, #255	; 0xff
 8007bc2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2221      	movs	r2, #33	; 0x21
 8007bc8:	2103      	movs	r1, #3
 8007bca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2220      	movs	r2, #32
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	e03a      	b.n	8007c4e <HAL_RTC_SetAlarm_IT+0x2c2>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	2202      	movs	r2, #2
 8007be0:	4013      	ands	r3, r2
 8007be2:	d0e2      	beq.n	8007baa <HAL_RTC_SetAlarm_IT+0x21e>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	69fa      	ldr	r2, [r7, #28]
 8007bea:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68fa      	ldr	r2, [r7, #12]
 8007bfa:	6812      	ldr	r2, [r2, #0]
 8007bfc:	6892      	ldr	r2, [r2, #8]
 8007bfe:	2180      	movs	r1, #128	; 0x80
 8007c00:	0089      	lsls	r1, r1, #2
 8007c02:	430a      	orrs	r2, r1
 8007c04:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	6812      	ldr	r2, [r2, #0]
 8007c0e:	6892      	ldr	r2, [r2, #8]
 8007c10:	2180      	movs	r1, #128	; 0x80
 8007c12:	0189      	lsls	r1, r1, #6
 8007c14:	430a      	orrs	r2, r1
 8007c16:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007c18:	4b13      	ldr	r3, [pc, #76]	; (8007c68 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8007c1a:	4a13      	ldr	r2, [pc, #76]	; (8007c68 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8007c1c:	6812      	ldr	r2, [r2, #0]
 8007c1e:	2180      	movs	r1, #128	; 0x80
 8007c20:	0289      	lsls	r1, r1, #10
 8007c22:	430a      	orrs	r2, r1
 8007c24:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007c26:	4b10      	ldr	r3, [pc, #64]	; (8007c68 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8007c28:	4a0f      	ldr	r2, [pc, #60]	; (8007c68 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8007c2a:	6892      	ldr	r2, [r2, #8]
 8007c2c:	2180      	movs	r1, #128	; 0x80
 8007c2e:	0289      	lsls	r1, r1, #10
 8007c30:	430a      	orrs	r2, r1
 8007c32:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	22ff      	movs	r2, #255	; 0xff
 8007c3a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY; 
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2221      	movs	r2, #33	; 0x21
 8007c40:	2101      	movs	r1, #1
 8007c42:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2220      	movs	r2, #32
 8007c48:	2100      	movs	r1, #0
 8007c4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c4c:	2300      	movs	r3, #0
}
 8007c4e:	0018      	movs	r0, r3
 8007c50:	46bd      	mov	sp, r7
 8007c52:	b009      	add	sp, #36	; 0x24
 8007c54:	bd90      	pop	{r4, r7, pc}
 8007c56:	46c0      	nop			; (mov r8, r8)
 8007c58:	fffffeff 	.word	0xfffffeff
 8007c5c:	fffffe7f 	.word	0xfffffe7f
 8007c60:	fffffdff 	.word	0xfffffdff
 8007c64:	fffffd7f 	.word	0xfffffd7f
 8007c68:	40010400 	.word	0x40010400

08007c6c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007c76:	2300      	movs	r3, #0
 8007c78:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	5c9b      	ldrb	r3, [r3, r2]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d101      	bne.n	8007c88 <HAL_RTC_DeactivateAlarm+0x1c>
 8007c84:	2302      	movs	r3, #2
 8007c86:	e086      	b.n	8007d96 <HAL_RTC_DeactivateAlarm+0x12a>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	2101      	movs	r1, #1
 8007c8e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2221      	movs	r2, #33	; 0x21
 8007c94:	2102      	movs	r1, #2
 8007c96:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	22ca      	movs	r2, #202	; 0xca
 8007c9e:	625a      	str	r2, [r3, #36]	; 0x24
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2253      	movs	r2, #83	; 0x53
 8007ca6:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 8007ca8:	683a      	ldr	r2, [r7, #0]
 8007caa:	2380      	movs	r3, #128	; 0x80
 8007cac:	005b      	lsls	r3, r3, #1
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d132      	bne.n	8007d18 <HAL_RTC_DeactivateAlarm+0xac>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	6812      	ldr	r2, [r2, #0]
 8007cba:	6892      	ldr	r2, [r2, #8]
 8007cbc:	4938      	ldr	r1, [pc, #224]	; (8007da0 <HAL_RTC_DeactivateAlarm+0x134>)
 8007cbe:	400a      	ands	r2, r1
 8007cc0:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6812      	ldr	r2, [r2, #0]
 8007cca:	6892      	ldr	r2, [r2, #8]
 8007ccc:	4935      	ldr	r1, [pc, #212]	; (8007da4 <HAL_RTC_DeactivateAlarm+0x138>)
 8007cce:	400a      	ands	r2, r1
 8007cd0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8007cd2:	f7fc ff9f 	bl	8004c14 <HAL_GetTick>
 8007cd6:	0003      	movs	r3, r0
 8007cd8:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8007cda:	e016      	b.n	8007d0a <HAL_RTC_DeactivateAlarm+0x9e>
    {
      if( (HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8007cdc:	f7fc ff9a 	bl	8004c14 <HAL_GetTick>
 8007ce0:	0002      	movs	r2, r0
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	1ad2      	subs	r2, r2, r3
 8007ce6:	23fa      	movs	r3, #250	; 0xfa
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d90d      	bls.n	8007d0a <HAL_RTC_DeactivateAlarm+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	22ff      	movs	r2, #255	; 0xff
 8007cf4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2221      	movs	r2, #33	; 0x21
 8007cfa:	2103      	movs	r1, #3
 8007cfc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2220      	movs	r2, #32
 8007d02:	2100      	movs	r1, #0
 8007d04:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007d06:	2303      	movs	r3, #3
 8007d08:	e045      	b.n	8007d96 <HAL_RTC_DeactivateAlarm+0x12a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	2201      	movs	r2, #1
 8007d12:	4013      	ands	r3, r2
 8007d14:	d0e2      	beq.n	8007cdc <HAL_RTC_DeactivateAlarm+0x70>
 8007d16:	e031      	b.n	8007d7c <HAL_RTC_DeactivateAlarm+0x110>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	687a      	ldr	r2, [r7, #4]
 8007d1e:	6812      	ldr	r2, [r2, #0]
 8007d20:	6892      	ldr	r2, [r2, #8]
 8007d22:	4921      	ldr	r1, [pc, #132]	; (8007da8 <HAL_RTC_DeactivateAlarm+0x13c>)
 8007d24:	400a      	ands	r2, r1
 8007d26:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	6812      	ldr	r2, [r2, #0]
 8007d30:	6892      	ldr	r2, [r2, #8]
 8007d32:	491e      	ldr	r1, [pc, #120]	; (8007dac <HAL_RTC_DeactivateAlarm+0x140>)
 8007d34:	400a      	ands	r2, r1
 8007d36:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8007d38:	f7fc ff6c 	bl	8004c14 <HAL_GetTick>
 8007d3c:	0003      	movs	r3, r0
 8007d3e:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007d40:	e016      	b.n	8007d70 <HAL_RTC_DeactivateAlarm+0x104>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007d42:	f7fc ff67 	bl	8004c14 <HAL_GetTick>
 8007d46:	0002      	movs	r2, r0
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	1ad2      	subs	r2, r2, r3
 8007d4c:	23fa      	movs	r3, #250	; 0xfa
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d90d      	bls.n	8007d70 <HAL_RTC_DeactivateAlarm+0x104>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	22ff      	movs	r2, #255	; 0xff
 8007d5a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2221      	movs	r2, #33	; 0x21
 8007d60:	2103      	movs	r1, #3
 8007d62:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2220      	movs	r2, #32
 8007d68:	2100      	movs	r1, #0
 8007d6a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e012      	b.n	8007d96 <HAL_RTC_DeactivateAlarm+0x12a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	2202      	movs	r2, #2
 8007d78:	4013      	ands	r3, r2
 8007d7a:	d0e2      	beq.n	8007d42 <HAL_RTC_DeactivateAlarm+0xd6>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	22ff      	movs	r2, #255	; 0xff
 8007d82:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2221      	movs	r2, #33	; 0x21
 8007d88:	2101      	movs	r1, #1
 8007d8a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2220      	movs	r2, #32
 8007d90:	2100      	movs	r1, #0
 8007d92:	5499      	strb	r1, [r3, r2]

  return HAL_OK; 
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	0018      	movs	r0, r3
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	b004      	add	sp, #16
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	46c0      	nop			; (mov r8, r8)
 8007da0:	fffffeff 	.word	0xfffffeff
 8007da4:	ffffefff 	.word	0xffffefff
 8007da8:	fffffdff 	.word	0xfffffdff
 8007dac:	ffffdfff 	.word	0xffffdfff

08007db0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	689a      	ldr	r2, [r3, #8]
 8007dbe:	2380      	movs	r3, #128	; 0x80
 8007dc0:	015b      	lsls	r3, r3, #5
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	d014      	beq.n	8007df0 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68da      	ldr	r2, [r3, #12]
 8007dcc:	2380      	movs	r3, #128	; 0x80
 8007dce:	005b      	lsls	r3, r3, #1
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	d00d      	beq.n	8007df0 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	0018      	movs	r0, r3
 8007dd8:	f003 fd76 	bl	800b8c8 <HAL_RTC_AlarmAEventCallback>

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	6812      	ldr	r2, [r2, #0]
 8007de4:	68d2      	ldr	r2, [r2, #12]
 8007de6:	21ff      	movs	r1, #255	; 0xff
 8007de8:	400a      	ands	r2, r1
 8007dea:	4915      	ldr	r1, [pc, #84]	; (8007e40 <HAL_RTC_AlarmIRQHandler+0x90>)
 8007dec:	430a      	orrs	r2, r1
 8007dee:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != RESET)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	689a      	ldr	r2, [r3, #8]
 8007df6:	2380      	movs	r3, #128	; 0x80
 8007df8:	019b      	lsls	r3, r3, #6
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	d014      	beq.n	8007e28 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68da      	ldr	r2, [r3, #12]
 8007e04:	2380      	movs	r3, #128	; 0x80
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4013      	ands	r3, r2
 8007e0a:	d00d      	beq.n	8007e28 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	0018      	movs	r0, r3
 8007e10:	f000 f8e5 	bl	8007fde <HAL_RTCEx_AlarmBEventCallback>

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	6812      	ldr	r2, [r2, #0]
 8007e1c:	68d2      	ldr	r2, [r2, #12]
 8007e1e:	21ff      	movs	r1, #255	; 0xff
 8007e20:	400a      	ands	r2, r1
 8007e22:	4908      	ldr	r1, [pc, #32]	; (8007e44 <HAL_RTC_AlarmIRQHandler+0x94>)
 8007e24:	430a      	orrs	r2, r1
 8007e26:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007e28:	4b07      	ldr	r3, [pc, #28]	; (8007e48 <HAL_RTC_AlarmIRQHandler+0x98>)
 8007e2a:	2280      	movs	r2, #128	; 0x80
 8007e2c:	0292      	lsls	r2, r2, #10
 8007e2e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2221      	movs	r2, #33	; 0x21
 8007e34:	2101      	movs	r1, #1
 8007e36:	5499      	strb	r1, [r3, r2]
}
 8007e38:	46c0      	nop			; (mov r8, r8)
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	b002      	add	sp, #8
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	fffffe7f 	.word	0xfffffe7f
 8007e44:	fffffd7f 	.word	0xfffffd7f
 8007e48:	40010400 	.word	0x40010400

08007e4c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007e54:	2300      	movs	r3, #0
 8007e56:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	6812      	ldr	r2, [r2, #0]
 8007e60:	68d2      	ldr	r2, [r2, #12]
 8007e62:	21a0      	movs	r1, #160	; 0xa0
 8007e64:	438a      	bics	r2, r1
 8007e66:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007e68:	f7fc fed4 	bl	8004c14 <HAL_GetTick>
 8007e6c:	0003      	movs	r3, r0
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007e70:	e00a      	b.n	8007e88 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007e72:	f7fc fecf 	bl	8004c14 <HAL_GetTick>
 8007e76:	0002      	movs	r2, r0
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	1ad2      	subs	r2, r2, r3
 8007e7c:	23fa      	movs	r3, #250	; 0xfa
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d901      	bls.n	8007e88 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e006      	b.n	8007e96 <HAL_RTC_WaitForSynchro+0x4a>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	2220      	movs	r2, #32
 8007e90:	4013      	ands	r3, r2
 8007e92:	d0ee      	beq.n	8007e72 <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8007e94:	2300      	movs	r3, #0
}
 8007e96:	0018      	movs	r0, r3
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	b004      	add	sp, #16
 8007e9c:	bd80      	pop	{r7, pc}

08007e9e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b084      	sub	sp, #16
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	2240      	movs	r2, #64	; 0x40
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	d11a      	bne.n	8007eec <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	4252      	negs	r2, r2
 8007ebe:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007ec0:	f7fc fea8 	bl	8004c14 <HAL_GetTick>
 8007ec4:	0003      	movs	r3, r0
 8007ec6:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007ec8:	e00a      	b.n	8007ee0 <RTC_EnterInitMode+0x42>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8007eca:	f7fc fea3 	bl	8004c14 <HAL_GetTick>
 8007ece:	0002      	movs	r2, r0
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	1ad2      	subs	r2, r2, r3
 8007ed4:	23fa      	movs	r3, #250	; 0xfa
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d901      	bls.n	8007ee0 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	e006      	b.n	8007eee <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	2240      	movs	r2, #64	; 0x40
 8007ee8:	4013      	ands	r3, r2
 8007eea:	d0ee      	beq.n	8007eca <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	0018      	movs	r0, r3
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	b004      	add	sp, #16
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b084      	sub	sp, #16
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	0002      	movs	r2, r0
 8007efe:	1dfb      	adds	r3, r7, #7
 8007f00:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8007f02:	2300      	movs	r3, #0
 8007f04:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8007f06:	e007      	b.n	8007f18 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007f0e:	1dfb      	adds	r3, r7, #7
 8007f10:	1dfa      	adds	r2, r7, #7
 8007f12:	7812      	ldrb	r2, [r2, #0]
 8007f14:	3a0a      	subs	r2, #10
 8007f16:	701a      	strb	r2, [r3, #0]
  while(Value >= 10U)
 8007f18:	1dfb      	adds	r3, r7, #7
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	2b09      	cmp	r3, #9
 8007f1e:	d8f3      	bhi.n	8007f08 <RTC_ByteToBcd2+0x12>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	011b      	lsls	r3, r3, #4
 8007f26:	b2da      	uxtb	r2, r3
 8007f28:	1dfb      	adds	r3, r7, #7
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	b2db      	uxtb	r3, r3
}
 8007f30:	0018      	movs	r0, r3
 8007f32:	46bd      	mov	sp, r7
 8007f34:	b004      	add	sp, #16
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	0002      	movs	r2, r0
 8007f40:	1dfb      	adds	r3, r7, #7
 8007f42:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 8007f44:	2300      	movs	r3, #0
 8007f46:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8007f48:	1dfb      	adds	r3, r7, #7
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	091b      	lsrs	r3, r3, #4
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	001a      	movs	r2, r3
 8007f52:	0013      	movs	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	189b      	adds	r3, r3, r2
 8007f58:	005b      	lsls	r3, r3, #1
 8007f5a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8007f5c:	1dfb      	adds	r3, r7, #7
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	220f      	movs	r2, #15
 8007f62:	4013      	ands	r3, r2
 8007f64:	b2da      	uxtb	r2, r3
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	18d3      	adds	r3, r2, r3
 8007f6c:	b2db      	uxtb	r3, r3
}
 8007f6e:	0018      	movs	r0, r3
 8007f70:	46bd      	mov	sp, r7
 8007f72:	b004      	add	sp, #16
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b082      	sub	sp, #8
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2220      	movs	r2, #32
 8007f82:	5c9b      	ldrb	r3, [r3, r2]
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d101      	bne.n	8007f8c <HAL_RTCEx_EnableBypassShadow+0x16>
 8007f88:	2302      	movs	r3, #2
 8007f8a:	e024      	b.n	8007fd6 <HAL_RTCEx_EnableBypassShadow+0x60>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	2101      	movs	r1, #1
 8007f92:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2221      	movs	r2, #33	; 0x21
 8007f98:	2102      	movs	r1, #2
 8007f9a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	22ca      	movs	r2, #202	; 0xca
 8007fa2:	625a      	str	r2, [r3, #36]	; 0x24
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2253      	movs	r2, #83	; 0x53
 8007faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	6812      	ldr	r2, [r2, #0]
 8007fb4:	6892      	ldr	r2, [r2, #8]
 8007fb6:	2120      	movs	r1, #32
 8007fb8:	430a      	orrs	r2, r1
 8007fba:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	22ff      	movs	r2, #255	; 0xff
 8007fc2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2221      	movs	r2, #33	; 0x21
 8007fc8:	2101      	movs	r1, #1
 8007fca:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	0018      	movs	r0, r3
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	b002      	add	sp, #8
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b082      	sub	sp, #8
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007fe6:	46c0      	nop			; (mov r8, r8)
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	b002      	add	sp, #8
 8007fec:	bd80      	pop	{r7, pc}
	...

08007ff0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d101      	bne.n	8008002 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e059      	b.n	80080b6 <HAL_SPI_Init+0xc6>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

  if(hspi->State == HAL_SPI_STATE_RESET)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2251      	movs	r2, #81	; 0x51
 8008006:	5c9b      	ldrb	r3, [r3, r2]
 8008008:	b2db      	uxtb	r3, r3
 800800a:	2b00      	cmp	r3, #0
 800800c:	d107      	bne.n	800801e <HAL_SPI_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2250      	movs	r2, #80	; 0x50
 8008012:	2100      	movs	r1, #0
 8008014:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	0018      	movs	r0, r3
 800801a:	f000 f853 	bl	80080c4 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2251      	movs	r2, #81	; 0x51
 8008022:	2102      	movs	r1, #2
 8008024:	5499      	strb	r1, [r3, r2]

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	6812      	ldr	r2, [r2, #0]
 800802e:	6812      	ldr	r2, [r2, #0]
 8008030:	2140      	movs	r1, #64	; 0x40
 8008032:	438a      	bics	r2, r1
 8008034:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	6851      	ldr	r1, [r2, #4]
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	6892      	ldr	r2, [r2, #8]
 8008042:	4311      	orrs	r1, r2
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	68d2      	ldr	r2, [r2, #12]
 8008048:	4311      	orrs	r1, r2
 800804a:	687a      	ldr	r2, [r7, #4]
 800804c:	6912      	ldr	r2, [r2, #16]
 800804e:	4311      	orrs	r1, r2
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	6952      	ldr	r2, [r2, #20]
 8008054:	4311      	orrs	r1, r2
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	6990      	ldr	r0, [r2, #24]
 800805a:	2280      	movs	r2, #128	; 0x80
 800805c:	0092      	lsls	r2, r2, #2
 800805e:	4002      	ands	r2, r0
 8008060:	4311      	orrs	r1, r2
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	69d2      	ldr	r2, [r2, #28]
 8008066:	4311      	orrs	r1, r2
 8008068:	687a      	ldr	r2, [r7, #4]
 800806a:	6a12      	ldr	r2, [r2, #32]
 800806c:	4311      	orrs	r1, r2
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008072:	430a      	orrs	r2, r1
 8008074:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	6992      	ldr	r2, [r2, #24]
 800807e:	0c12      	lsrs	r2, r2, #16
 8008080:	2104      	movs	r1, #4
 8008082:	4011      	ands	r1, r2
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008088:	430a      	orrs	r2, r1
 800808a:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008094:	611a      	str	r2, [r3, #16]
  
#if !defined(STM32L011xx) && !defined(STM32L021xx) && !defined(STM32L031xx) && !defined(STM32L041xx)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	6812      	ldr	r2, [r2, #0]
 800809e:	69d2      	ldr	r2, [r2, #28]
 80080a0:	4907      	ldr	r1, [pc, #28]	; (80080c0 <HAL_SPI_Init+0xd0>)
 80080a2:	400a      	ands	r2, r1
 80080a4:	61da      	str	r2, [r3, #28]
#endif
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2251      	movs	r2, #81	; 0x51
 80080b0:	2101      	movs	r1, #1
 80080b2:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	0018      	movs	r0, r3
 80080b8:	46bd      	mov	sp, r7
 80080ba:	b002      	add	sp, #8
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	46c0      	nop			; (mov r8, r8)
 80080c0:	fffff7ff 	.word	0xfffff7ff

080080c4 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
 {
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function Should not be modified, when the callback is needed,
             the HAL_SPI_MspInit could be implenetd in the user file
  */
}
 80080cc:	46c0      	nop			; (mov r8, r8)
 80080ce:	46bd      	mov	sp, r7
 80080d0:	b002      	add	sp, #8
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b086      	sub	sp, #24
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	607a      	str	r2, [r7, #4]
 80080e0:	001a      	movs	r2, r3
 80080e2:	1cbb      	adds	r3, r7, #2
 80080e4:	801a      	strh	r2, [r3, #0]
  __IO uint16_t tmpreg = 0U;
 80080e6:	2316      	movs	r3, #22
 80080e8:	18fb      	adds	r3, r7, r3
 80080ea:	2200      	movs	r2, #0
 80080ec:	801a      	strh	r2, [r3, #0]

  if((hspi->State == HAL_SPI_STATE_READY) || (hspi->State == HAL_SPI_STATE_BUSY_RX))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2251      	movs	r2, #81	; 0x51
 80080f2:	5c9b      	ldrb	r3, [r3, r2]
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d006      	beq.n	8008108 <HAL_SPI_TransmitReceive+0x34>
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2251      	movs	r2, #81	; 0x51
 80080fe:	5c9b      	ldrb	r3, [r3, r2]
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b22      	cmp	r3, #34	; 0x22
 8008104:	d000      	beq.n	8008108 <HAL_SPI_TransmitReceive+0x34>
 8008106:	e256      	b.n	80085b6 <HAL_SPI_TransmitReceive+0x4e2>
  {
    if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d006      	beq.n	800811c <HAL_SPI_TransmitReceive+0x48>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d003      	beq.n	800811c <HAL_SPI_TransmitReceive+0x48>
 8008114:	1cbb      	adds	r3, r7, #2
 8008116:	881b      	ldrh	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d101      	bne.n	8008120 <HAL_SPI_TransmitReceive+0x4c>
    {
      return  HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	e24b      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>

    /* Check the parameters */
    assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

    /* Process Locked */
    __HAL_LOCK(hspi);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2250      	movs	r2, #80	; 0x50
 8008124:	5c9b      	ldrb	r3, [r3, r2]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d101      	bne.n	800812e <HAL_SPI_TransmitReceive+0x5a>
 800812a:	2302      	movs	r3, #2
 800812c:	e244      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2250      	movs	r2, #80	; 0x50
 8008132:	2101      	movs	r1, #1
 8008134:	5499      	strb	r1, [r3, r2]
 
    /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
    if(hspi->State == HAL_SPI_STATE_READY)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2251      	movs	r2, #81	; 0x51
 800813a:	5c9b      	ldrb	r3, [r3, r2]
 800813c:	b2db      	uxtb	r3, r3
 800813e:	2b01      	cmp	r3, #1
 8008140:	d103      	bne.n	800814a <HAL_SPI_TransmitReceive+0x76>
    {
      hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2251      	movs	r2, #81	; 0x51
 8008146:	2132      	movs	r1, #50	; 0x32
 8008148:	5499      	strb	r1, [r3, r2]
    }

     /* Configure communication */   
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pRxBuffPtr  = pRxData;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = Size;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	1cba      	adds	r2, r7, #2
 800815a:	8812      	ldrh	r2, [r2, #0]
 800815c:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = Size;  
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	1cba      	adds	r2, r7, #2
 8008162:	8812      	ldrh	r2, [r2, #0]
 8008164:	87da      	strh	r2, [r3, #62]	; 0x3e
    
    hspi->pTxBuffPtr  = pTxData;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	68ba      	ldr	r2, [r7, #8]
 800816a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = Size; 
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	1cba      	adds	r2, r7, #2
 8008170:	8812      	ldrh	r2, [r2, #0]
 8008172:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = Size;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	1cba      	adds	r2, r7, #2
 8008178:	8812      	ldrh	r2, [r2, #0]
 800817a:	86da      	strh	r2, [r3, #54]	; 0x36

    /*Init field not used in handle to zero */
    hspi->RxISR = 0U;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2200      	movs	r2, #0
 8008180:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->TxISR = 0U;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2200      	movs	r2, #0
 8008186:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800818c:	2380      	movs	r3, #128	; 0x80
 800818e:	019b      	lsls	r3, r3, #6
 8008190:	429a      	cmp	r2, r3
 8008192:	d110      	bne.n	80081b6 <HAL_SPI_TransmitReceive+0xe2>
    {
      SPI_RESET_CRC(hspi);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	6812      	ldr	r2, [r2, #0]
 800819c:	6812      	ldr	r2, [r2, #0]
 800819e:	49ca      	ldr	r1, [pc, #808]	; (80084c8 <HAL_SPI_TransmitReceive+0x3f4>)
 80081a0:	400a      	ands	r2, r1
 80081a2:	601a      	str	r2, [r3, #0]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	6812      	ldr	r2, [r2, #0]
 80081ac:	6812      	ldr	r2, [r2, #0]
 80081ae:	2180      	movs	r1, #128	; 0x80
 80081b0:	0189      	lsls	r1, r1, #6
 80081b2:	430a      	orrs	r2, r1
 80081b4:	601a      	str	r2, [r3, #0]
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2240      	movs	r2, #64	; 0x40
 80081be:	4013      	ands	r3, r2
 80081c0:	2b40      	cmp	r3, #64	; 0x40
 80081c2:	d007      	beq.n	80081d4 <HAL_SPI_TransmitReceive+0x100>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	6812      	ldr	r2, [r2, #0]
 80081cc:	6812      	ldr	r2, [r2, #0]
 80081ce:	2140      	movs	r1, #64	; 0x40
 80081d0:	430a      	orrs	r2, r1
 80081d2:	601a      	str	r2, [r3, #0]
    }

    /* Transmit and Receive data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	68da      	ldr	r2, [r3, #12]
 80081d8:	2380      	movs	r3, #128	; 0x80
 80081da:	011b      	lsls	r3, r3, #4
 80081dc:	429a      	cmp	r2, r3
 80081de:	d000      	beq.n	80081e2 <HAL_SPI_TransmitReceive+0x10e>
 80081e0:	e0c8      	b.n	8008374 <HAL_SPI_TransmitReceive+0x2a0>
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01U)))
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d00a      	beq.n	8008200 <HAL_SPI_TransmitReceive+0x12c>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	2382      	movs	r3, #130	; 0x82
 80081f0:	005b      	lsls	r3, r3, #1
 80081f2:	429a      	cmp	r2, r3
 80081f4:	d116      	bne.n	8008224 <HAL_SPI_TransmitReceive+0x150>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d111      	bne.n	8008224 <HAL_SPI_TransmitReceive+0x150>
      {
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008208:	8812      	ldrh	r2, [r2, #0]
 800820a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2U;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008210:	1c9a      	adds	r2, r3, #2
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800821a:	b29b      	uxth	r3, r3
 800821c:	3b01      	subs	r3, #1
 800821e:	b29a      	uxth	r2, r3
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0U)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008228:	b29b      	uxth	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	d000      	beq.n	8008230 <HAL_SPI_TransmitReceive+0x15c>
 800822e:	e079      	b.n	8008324 <HAL_SPI_TransmitReceive+0x250>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008234:	2380      	movs	r3, #128	; 0x80
 8008236:	019b      	lsls	r3, r3, #6
 8008238:	429a      	cmp	r2, r3
 800823a:	d108      	bne.n	800824e <HAL_SPI_TransmitReceive+0x17a>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	6812      	ldr	r2, [r2, #0]
 8008244:	6812      	ldr	r2, [r2, #0]
 8008246:	2180      	movs	r1, #128	; 0x80
 8008248:	0149      	lsls	r1, r1, #5
 800824a:	430a      	orrs	r2, r1
 800824c:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 800824e:	6a3b      	ldr	r3, [r7, #32]
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	2200      	movs	r2, #0
 8008254:	2101      	movs	r1, #1
 8008256:	f000 fa6b 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 800825a:	1e03      	subs	r3, r0, #0
 800825c:	d001      	beq.n	8008262 <HAL_SPI_TransmitReceive+0x18e>
        { 
          return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e1aa      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
        }

        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	b29b      	uxth	r3, r3
 800826e:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr+=2U;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008274:	1c9a      	adds	r2, r3, #2
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800827e:	b29b      	uxth	r3, r3
 8008280:	3b01      	subs	r3, #1
 8008282:	b29a      	uxth	r2, r3
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008288:	e131      	b.n	80084ee <HAL_SPI_TransmitReceive+0x41a>
      else
      {
        while(hspi->TxXferCount > 0U)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 800828a:	6a3b      	ldr	r3, [r7, #32]
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	2200      	movs	r2, #0
 8008290:	2102      	movs	r1, #2
 8008292:	f000 fa4d 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 8008296:	1e03      	subs	r3, r0, #0
 8008298:	d001      	beq.n	800829e <HAL_SPI_TransmitReceive+0x1ca>
          { 
            return HAL_TIMEOUT;
 800829a:	2303      	movs	r3, #3
 800829c:	e18c      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
          }

          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80082a6:	8812      	ldrh	r2, [r2, #0]
 80082a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr+=2U;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ae:	1c9a      	adds	r2, r3, #2
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	631a      	str	r2, [r3, #48]	; 0x30
          hspi->TxXferCount--;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	3b01      	subs	r3, #1
 80082bc:	b29a      	uxth	r2, r3
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10e      	bne.n	80082ea <HAL_SPI_TransmitReceive+0x216>
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80082d0:	2380      	movs	r3, #128	; 0x80
 80082d2:	019b      	lsls	r3, r3, #6
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d108      	bne.n	80082ea <HAL_SPI_TransmitReceive+0x216>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	68fa      	ldr	r2, [r7, #12]
 80082de:	6812      	ldr	r2, [r2, #0]
 80082e0:	6812      	ldr	r2, [r2, #0]
 80082e2:	2180      	movs	r1, #128	; 0x80
 80082e4:	0149      	lsls	r1, r1, #5
 80082e6:	430a      	orrs	r2, r1
 80082e8:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80082ea:	6a3b      	ldr	r3, [r7, #32]
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	2101      	movs	r1, #1
 80082f2:	f000 fa1d 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 80082f6:	1e03      	subs	r3, r0, #0
 80082f8:	d001      	beq.n	80082fe <HAL_SPI_TransmitReceive+0x22a>
          { 
            return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e15c      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
          }

          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	b29b      	uxth	r3, r3
 800830a:	8013      	strh	r3, [r2, #0]
          hspi->pRxBuffPtr+=2U;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008310:	1c9a      	adds	r2, r3, #2
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800831a:	b29b      	uxth	r3, r3
 800831c:	3b01      	subs	r3, #1
 800831e:	b29a      	uxth	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	87da      	strh	r2, [r3, #62]	; 0x3e
        while(hspi->TxXferCount > 0U)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1ad      	bne.n	800828a <HAL_SPI_TransmitReceive+0x1b6>
        }
        /* Receive the last byte */
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d000      	beq.n	8008338 <HAL_SPI_TransmitReceive+0x264>
 8008336:	e0da      	b.n	80084ee <HAL_SPI_TransmitReceive+0x41a>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8008338:	6a3b      	ldr	r3, [r7, #32]
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	2200      	movs	r2, #0
 800833e:	2101      	movs	r1, #1
 8008340:	f000 f9f6 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 8008344:	1e03      	subs	r3, r0, #0
 8008346:	d001      	beq.n	800834c <HAL_SPI_TransmitReceive+0x278>
          {
            return HAL_TIMEOUT;
 8008348:	2303      	movs	r3, #3
 800834a:	e135      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
          }
          
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	b29b      	uxth	r3, r3
 8008358:	8013      	strh	r3, [r2, #0]
          hspi->pRxBuffPtr+=2U;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800835e:	1c9a      	adds	r2, r3, #2
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008368:	b29b      	uxth	r3, r3
 800836a:	3b01      	subs	r3, #1
 800836c:	b29a      	uxth	r2, r3
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008372:	e0bc      	b.n	80084ee <HAL_SPI_TransmitReceive+0x41a>
      }
    }
    /* Transmit and Receive data in 8 Bit mode */
    else
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01U)))
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00a      	beq.n	8008392 <HAL_SPI_TransmitReceive+0x2be>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	2382      	movs	r3, #130	; 0x82
 8008382:	005b      	lsls	r3, r3, #1
 8008384:	429a      	cmp	r2, r3
 8008386:	d114      	bne.n	80083b2 <HAL_SPI_TransmitReceive+0x2de>
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800838c:	b29b      	uxth	r3, r3
 800838e:	2b01      	cmp	r3, #1
 8008390:	d10f      	bne.n	80083b2 <HAL_SPI_TransmitReceive+0x2de>
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800839a:	1c50      	adds	r0, r2, #1
 800839c:	68f9      	ldr	r1, [r7, #12]
 800839e:	6308      	str	r0, [r1, #48]	; 0x30
 80083a0:	7812      	ldrb	r2, [r2, #0]
 80083a2:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	3b01      	subs	r3, #1
 80083ac:	b29a      	uxth	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0U)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d000      	beq.n	80083be <HAL_SPI_TransmitReceive+0x2ea>
 80083bc:	e070      	b.n	80084a0 <HAL_SPI_TransmitReceive+0x3cc>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80083c2:	2380      	movs	r3, #128	; 0x80
 80083c4:	019b      	lsls	r3, r3, #6
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d108      	bne.n	80083dc <HAL_SPI_TransmitReceive+0x308>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	6812      	ldr	r2, [r2, #0]
 80083d2:	6812      	ldr	r2, [r2, #0]
 80083d4:	2180      	movs	r1, #128	; 0x80
 80083d6:	0149      	lsls	r1, r1, #5
 80083d8:	430a      	orrs	r2, r1
 80083da:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80083dc:	6a3b      	ldr	r3, [r7, #32]
 80083de:	68f8      	ldr	r0, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	2101      	movs	r1, #1
 80083e4:	f000 f9a4 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 80083e8:	1e03      	subs	r3, r0, #0
 80083ea:	d001      	beq.n	80083f0 <HAL_SPI_TransmitReceive+0x31c>
        {
          return HAL_TIMEOUT;
 80083ec:	2303      	movs	r3, #3
 80083ee:	e0e3      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
        }

        (*hspi->pRxBuffPtr) = hspi->Instance->DR;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008402:	b29b      	uxth	r3, r3
 8008404:	3b01      	subs	r3, #1
 8008406:	b29a      	uxth	r2, r3
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800840c:	e06f      	b.n	80084ee <HAL_SPI_TransmitReceive+0x41a>
      else
      {
        while(hspi->TxXferCount > 0U)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 800840e:	6a3b      	ldr	r3, [r7, #32]
 8008410:	68f8      	ldr	r0, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	2102      	movs	r1, #2
 8008416:	f000 f98b 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 800841a:	1e03      	subs	r3, r0, #0
 800841c:	d001      	beq.n	8008422 <HAL_SPI_TransmitReceive+0x34e>
          {
            return HAL_TIMEOUT;
 800841e:	2303      	movs	r3, #3
 8008420:	e0ca      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
          }

          hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800842a:	1c50      	adds	r0, r2, #1
 800842c:	68f9      	ldr	r1, [r7, #12]
 800842e:	6308      	str	r0, [r1, #48]	; 0x30
 8008430:	7812      	ldrb	r2, [r2, #0]
 8008432:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008438:	b29b      	uxth	r3, r3
 800843a:	3b01      	subs	r3, #1
 800843c:	b29a      	uxth	r2, r3
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008446:	b29b      	uxth	r3, r3
 8008448:	2b00      	cmp	r3, #0
 800844a:	d10e      	bne.n	800846a <HAL_SPI_TransmitReceive+0x396>
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008450:	2380      	movs	r3, #128	; 0x80
 8008452:	019b      	lsls	r3, r3, #6
 8008454:	429a      	cmp	r2, r3
 8008456:	d108      	bne.n	800846a <HAL_SPI_TransmitReceive+0x396>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68fa      	ldr	r2, [r7, #12]
 800845e:	6812      	ldr	r2, [r2, #0]
 8008460:	6812      	ldr	r2, [r2, #0]
 8008462:	2180      	movs	r1, #128	; 0x80
 8008464:	0149      	lsls	r1, r1, #5
 8008466:	430a      	orrs	r2, r1
 8008468:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 800846a:	6a3b      	ldr	r3, [r7, #32]
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	2101      	movs	r1, #1
 8008472:	f000 f95d 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 8008476:	1e03      	subs	r3, r0, #0
 8008478:	d001      	beq.n	800847e <HAL_SPI_TransmitReceive+0x3aa>
          {
            return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e09c      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
          }

          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008482:	1c59      	adds	r1, r3, #1
 8008484:	68fa      	ldr	r2, [r7, #12]
 8008486:	6391      	str	r1, [r2, #56]	; 0x38
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	6812      	ldr	r2, [r2, #0]
 800848c:	68d2      	ldr	r2, [r2, #12]
 800848e:	b2d2      	uxtb	r2, r2
 8008490:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008496:	b29b      	uxth	r3, r3
 8008498:	3b01      	subs	r3, #1
 800849a:	b29a      	uxth	r2, r3
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	87da      	strh	r2, [r3, #62]	; 0x3e
        while(hspi->TxXferCount > 0U)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1b1      	bne.n	800840e <HAL_SPI_TransmitReceive+0x33a>
        }
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d11d      	bne.n	80084ee <HAL_SPI_TransmitReceive+0x41a>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80084b2:	6a3b      	ldr	r3, [r7, #32]
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	2200      	movs	r2, #0
 80084b8:	2101      	movs	r1, #1
 80084ba:	f000 f939 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 80084be:	1e03      	subs	r3, r0, #0
 80084c0:	d004      	beq.n	80084cc <HAL_SPI_TransmitReceive+0x3f8>
          {
            return HAL_TIMEOUT;
 80084c2:	2303      	movs	r3, #3
 80084c4:	e078      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
 80084c6:	46c0      	nop			; (mov r8, r8)
 80084c8:	ffffdfff 	.word	0xffffdfff
          }
          
          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d0:	1c59      	adds	r1, r3, #1
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	6391      	str	r1, [r2, #56]	; 0x38
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	6812      	ldr	r2, [r2, #0]
 80084da:	68d2      	ldr	r2, [r2, #12]
 80084dc:	b2d2      	uxtb	r2, r2
 80084de:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	3b01      	subs	r3, #1
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
      }
    }

    /* Read CRC from DR to close CRC calculation process */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80084f2:	2380      	movs	r3, #128	; 0x80
 80084f4:	019b      	lsls	r3, r3, #6
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d119      	bne.n	800852e <HAL_SPI_TransmitReceive+0x45a>
    {
      /* Wait until RXNE flag is set */
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80084fa:	6a3b      	ldr	r3, [r7, #32]
 80084fc:	68f8      	ldr	r0, [r7, #12]
 80084fe:	2200      	movs	r2, #0
 8008500:	2101      	movs	r1, #1
 8008502:	f000 f915 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 8008506:	1e03      	subs	r3, r0, #0
 8008508:	d007      	beq.n	800851a <HAL_SPI_TransmitReceive+0x446>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800850e:	2202      	movs	r2, #2
 8008510:	431a      	orrs	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008516:	2303      	movs	r3, #3
 8008518:	e04e      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
      }
      /* Read CRC */
      tmpreg = hspi->Instance->DR;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	68db      	ldr	r3, [r3, #12]
 8008520:	b29a      	uxth	r2, r3
 8008522:	2316      	movs	r3, #22
 8008524:	18fb      	adds	r3, r7, r3
 8008526:	801a      	strh	r2, [r3, #0]
      UNUSED(tmpreg);		/* avoid warning on tmpreg affectation with stupid compiler */
 8008528:	2316      	movs	r3, #22
 800852a:	18fb      	adds	r3, r7, r3
 800852c:	881b      	ldrh	r3, [r3, #0]
    }

    /* Wait until Busy flag is reset before disabling SPI */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout) != HAL_OK)
 800852e:	6a3b      	ldr	r3, [r7, #32]
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	2201      	movs	r2, #1
 8008534:	2180      	movs	r1, #128	; 0x80
 8008536:	f000 f8fb 	bl	8008730 <SPI_WaitOnFlagUntilTimeout>
 800853a:	1e03      	subs	r3, r0, #0
 800853c:	d007      	beq.n	800854e <HAL_SPI_TransmitReceive+0x47a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008542:	2220      	movs	r2, #32
 8008544:	431a      	orrs	r2, r3
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800854a:	2303      	movs	r3, #3
 800854c:	e034      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
    }
    
    hspi->State = HAL_SPI_STATE_READY;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2251      	movs	r2, #81	; 0x51
 8008552:	2101      	movs	r1, #1
 8008554:	5499      	strb	r1, [r3, r2]

    /* Check if CRC error occurred */
    if((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET))
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800855a:	2380      	movs	r3, #128	; 0x80
 800855c:	019b      	lsls	r3, r3, #6
 800855e:	429a      	cmp	r2, r3
 8008560:	d123      	bne.n	80085aa <HAL_SPI_TransmitReceive+0x4d6>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	2210      	movs	r2, #16
 800856a:	4013      	ands	r3, r2
 800856c:	2b10      	cmp	r3, #16
 800856e:	d11c      	bne.n	80085aa <HAL_SPI_TransmitReceive+0x4d6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008574:	2202      	movs	r2, #2
 8008576:	431a      	orrs	r2, r3
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	655a      	str	r2, [r3, #84]	; 0x54

      SPI_RESET_CRC(hspi);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	68fa      	ldr	r2, [r7, #12]
 8008582:	6812      	ldr	r2, [r2, #0]
 8008584:	6812      	ldr	r2, [r2, #0]
 8008586:	490e      	ldr	r1, [pc, #56]	; (80085c0 <HAL_SPI_TransmitReceive+0x4ec>)
 8008588:	400a      	ands	r2, r1
 800858a:	601a      	str	r2, [r3, #0]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	6812      	ldr	r2, [r2, #0]
 8008594:	6812      	ldr	r2, [r2, #0]
 8008596:	2180      	movs	r1, #128	; 0x80
 8008598:	0189      	lsls	r1, r1, #6
 800859a:	430a      	orrs	r2, r1
 800859c:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2250      	movs	r2, #80	; 0x50
 80085a2:	2100      	movs	r1, #0
 80085a4:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR; 
 80085a6:	2301      	movs	r3, #1
 80085a8:	e006      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2250      	movs	r2, #80	; 0x50
 80085ae:	2100      	movs	r1, #0
 80085b0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	e000      	b.n	80085b8 <HAL_SPI_TransmitReceive+0x4e4>
  }
  else
  {
    return HAL_BUSY;
 80085b6:	2302      	movs	r3, #2
  }
}
 80085b8:	0018      	movs	r0, r3
 80085ba:	46bd      	mov	sp, r7
 80085bc:	b006      	add	sp, #24
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	ffffdfff 	.word	0xffffdfff

080085c4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  /* SPI in mode Receiver and Overrun not occurred ---------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) == RESET))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	2240      	movs	r2, #64	; 0x40
 80085d4:	4013      	ands	r3, r2
 80085d6:	2b40      	cmp	r3, #64	; 0x40
 80085d8:	d113      	bne.n	8008602 <HAL_SPI_IRQHandler+0x3e>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	2201      	movs	r2, #1
 80085e2:	4013      	ands	r3, r2
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d10c      	bne.n	8008602 <HAL_SPI_IRQHandler+0x3e>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	2240      	movs	r2, #64	; 0x40
 80085f0:	4013      	ands	r3, r2
 80085f2:	2b40      	cmp	r3, #64	; 0x40
 80085f4:	d005      	beq.n	8008602 <HAL_SPI_IRQHandler+0x3e>
  {
    hspi->RxISR(hspi);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085fa:	687a      	ldr	r2, [r7, #4]
 80085fc:	0010      	movs	r0, r2
 80085fe:	4798      	blx	r3
    return;
 8008600:	e08b      	b.n	800871a <HAL_SPI_IRQHandler+0x156>
  }

  /* SPI in mode Tramitter ---------------------------------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_TXE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE) != RESET))
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	2280      	movs	r2, #128	; 0x80
 800860a:	4013      	ands	r3, r2
 800860c:	2b80      	cmp	r3, #128	; 0x80
 800860e:	d10c      	bne.n	800862a <HAL_SPI_IRQHandler+0x66>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	689b      	ldr	r3, [r3, #8]
 8008616:	2202      	movs	r2, #2
 8008618:	4013      	ands	r3, r2
 800861a:	2b02      	cmp	r3, #2
 800861c:	d105      	bne.n	800862a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	0010      	movs	r0, r2
 8008626:	4798      	blx	r3
    return;
 8008628:	e077      	b.n	800871a <HAL_SPI_IRQHandler+0x156>
  }

  if(__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_ERR) != RESET)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	2220      	movs	r2, #32
 8008632:	4013      	ands	r3, r2
 8008634:	2b20      	cmp	r3, #32
 8008636:	d170      	bne.n	800871a <HAL_SPI_IRQHandler+0x156>
  {
    /* SPI CRC error interrupt occurred ---------------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	2210      	movs	r2, #16
 8008640:	4013      	ands	r3, r2
 8008642:	2b10      	cmp	r3, #16
 8008644:	d10a      	bne.n	800865c <HAL_SPI_IRQHandler+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800864a:	2202      	movs	r2, #2
 800864c:	431a      	orrs	r2, r3
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2211      	movs	r2, #17
 8008658:	4252      	negs	r2, r2
 800865a:	609a      	str	r2, [r3, #8]
    }
    /* SPI Mode Fault error interrupt occurred --------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_MODF) != RESET)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	689b      	ldr	r3, [r3, #8]
 8008662:	2220      	movs	r2, #32
 8008664:	4013      	ands	r3, r2
 8008666:	2b20      	cmp	r3, #32
 8008668:	d112      	bne.n	8008690 <HAL_SPI_IRQHandler+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800866e:	2201      	movs	r2, #1
 8008670:	431a      	orrs	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	617b      	str	r3, [r7, #20]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	6812      	ldr	r2, [r2, #0]
 8008686:	6812      	ldr	r2, [r2, #0]
 8008688:	2140      	movs	r1, #64	; 0x40
 800868a:	438a      	bics	r2, r1
 800868c:	601a      	str	r2, [r3, #0]
 800868e:	697b      	ldr	r3, [r7, #20]
    }
    
    /* SPI Overrun error interrupt occurred -----------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) != RESET)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	2240      	movs	r2, #64	; 0x40
 8008698:	4013      	ands	r3, r2
 800869a:	2b40      	cmp	r3, #64	; 0x40
 800869c:	d114      	bne.n	80086c8 <HAL_SPI_IRQHandler+0x104>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2251      	movs	r2, #81	; 0x51
 80086a2:	5c9b      	ldrb	r3, [r3, r2]
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b12      	cmp	r3, #18
 80086a8:	d00e      	beq.n	80086c8 <HAL_SPI_IRQHandler+0x104>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086ae:	2204      	movs	r2, #4
 80086b0:	431a      	orrs	r2, r3
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);      
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	613b      	str	r3, [r7, #16]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	613b      	str	r3, [r7, #16]
 80086c6:	693b      	ldr	r3, [r7, #16]
      }
    }

    /* SPI Frame error interrupt occurred -------------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_FRE) != RESET)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	689a      	ldr	r2, [r3, #8]
 80086ce:	2380      	movs	r3, #128	; 0x80
 80086d0:	005b      	lsls	r3, r3, #1
 80086d2:	401a      	ands	r2, r3
 80086d4:	2380      	movs	r3, #128	; 0x80
 80086d6:	005b      	lsls	r3, r3, #1
 80086d8:	429a      	cmp	r2, r3
 80086da:	d10a      	bne.n	80086f2 <HAL_SPI_IRQHandler+0x12e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086e0:	2208      	movs	r2, #8
 80086e2:	431a      	orrs	r2, r3
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	60fb      	str	r3, [r7, #12]
 80086f0:	68fb      	ldr	r3, [r7, #12]
    }

    /* Call the Error call Back in case of Errors */
    if(hspi->ErrorCode!=HAL_SPI_ERROR_NONE)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00f      	beq.n	800871a <HAL_SPI_IRQHandler+0x156>
    {
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	6852      	ldr	r2, [r2, #4]
 8008704:	21e0      	movs	r1, #224	; 0xe0
 8008706:	438a      	bics	r2, r1
 8008708:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2251      	movs	r2, #81	; 0x51
 800870e:	2101      	movs	r1, #1
 8008710:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	0018      	movs	r0, r3
 8008716:	f000 f803 	bl	8008720 <HAL_SPI_ErrorCallback>
    }
  }
}
 800871a:	46bd      	mov	sp, r7
 800871c:	b006      	add	sp, #24
 800871e:	bd80      	pop	{r7, pc}

08008720 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function Should not be modified, when the callback is needed,
            the HAL_SPI_ErrorCallback() could be implenetd in the user file.
            - The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred.
   */
}
 8008728:	46c0      	nop			; (mov r8, r8)
 800872a:	46bd      	mov	sp, r7
 800872c:	b002      	add	sp, #8
 800872e:	bd80      	pop	{r7, pc}

08008730 <SPI_WaitOnFlagUntilTimeout>:
  * @param  Status: Flag status to check: RESET or set
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	603b      	str	r3, [r7, #0]
 800873c:	1dfb      	adds	r3, r7, #7
 800873e:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8008740:	2300      	movs	r3, #0
 8008742:	617b      	str	r3, [r7, #20]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008744:	f7fc fa66 	bl	8004c14 <HAL_GetTick>
 8008748:	0003      	movs	r3, r0
 800874a:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 800874c:	1dfb      	adds	r3, r7, #7
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d000      	beq.n	8008756 <SPI_WaitOnFlagUntilTimeout+0x26>
 8008754:	e087      	b.n	8008866 <SPI_WaitOnFlagUntilTimeout+0x136>
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 8008756:	e03e      	b.n	80087d6 <SPI_WaitOnFlagUntilTimeout+0xa6>
    {
      if(Timeout != HAL_MAX_DELAY)
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	3301      	adds	r3, #1
 800875c:	d03b      	beq.n	80087d6 <SPI_WaitOnFlagUntilTimeout+0xa6>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d007      	beq.n	8008774 <SPI_WaitOnFlagUntilTimeout+0x44>
 8008764:	f7fc fa56 	bl	8004c14 <HAL_GetTick>
 8008768:	0002      	movs	r2, r0
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	1ad2      	subs	r2, r2, r3
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	429a      	cmp	r2, r3
 8008772:	d930      	bls.n	80087d6 <SPI_WaitOnFlagUntilTimeout+0xa6>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	68fa      	ldr	r2, [r7, #12]
 800877a:	6812      	ldr	r2, [r2, #0]
 800877c:	6852      	ldr	r2, [r2, #4]
 800877e:	21e0      	movs	r1, #224	; 0xe0
 8008780:	438a      	bics	r2, r1
 8008782:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	68fa      	ldr	r2, [r7, #12]
 800878a:	6812      	ldr	r2, [r2, #0]
 800878c:	6812      	ldr	r2, [r2, #0]
 800878e:	2140      	movs	r1, #64	; 0x40
 8008790:	438a      	bics	r2, r1
 8008792:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008798:	2380      	movs	r3, #128	; 0x80
 800879a:	019b      	lsls	r3, r3, #6
 800879c:	429a      	cmp	r2, r3
 800879e:	d110      	bne.n	80087c2 <SPI_WaitOnFlagUntilTimeout+0x92>
          {
            SPI_RESET_CRC(hspi);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	6812      	ldr	r2, [r2, #0]
 80087a8:	6812      	ldr	r2, [r2, #0]
 80087aa:	4935      	ldr	r1, [pc, #212]	; (8008880 <SPI_WaitOnFlagUntilTimeout+0x150>)
 80087ac:	400a      	ands	r2, r1
 80087ae:	601a      	str	r2, [r3, #0]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	68fa      	ldr	r2, [r7, #12]
 80087b6:	6812      	ldr	r2, [r2, #0]
 80087b8:	6812      	ldr	r2, [r2, #0]
 80087ba:	2180      	movs	r1, #128	; 0x80
 80087bc:	0189      	lsls	r1, r1, #6
 80087be:	430a      	orrs	r2, r1
 80087c0:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2251      	movs	r2, #81	; 0x51
 80087c6:	2101      	movs	r1, #1
 80087c8:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2250      	movs	r2, #80	; 0x50
 80087ce:	2100      	movs	r1, #0
 80087d0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80087d2:	2303      	movs	r3, #3
 80087d4:	e050      	b.n	8008878 <SPI_WaitOnFlagUntilTimeout+0x148>
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	689b      	ldr	r3, [r3, #8]
 80087dc:	68ba      	ldr	r2, [r7, #8]
 80087de:	401a      	ands	r2, r3
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d1b8      	bne.n	8008758 <SPI_WaitOnFlagUntilTimeout+0x28>
 80087e6:	e046      	b.n	8008876 <SPI_WaitOnFlagUntilTimeout+0x146>
  }
  else
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
    {
      if(Timeout != HAL_MAX_DELAY)
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	3301      	adds	r3, #1
 80087ec:	d03b      	beq.n	8008866 <SPI_WaitOnFlagUntilTimeout+0x136>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d007      	beq.n	8008804 <SPI_WaitOnFlagUntilTimeout+0xd4>
 80087f4:	f7fc fa0e 	bl	8004c14 <HAL_GetTick>
 80087f8:	0002      	movs	r2, r0
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	1ad2      	subs	r2, r2, r3
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	429a      	cmp	r2, r3
 8008802:	d930      	bls.n	8008866 <SPI_WaitOnFlagUntilTimeout+0x136>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	68fa      	ldr	r2, [r7, #12]
 800880a:	6812      	ldr	r2, [r2, #0]
 800880c:	6852      	ldr	r2, [r2, #4]
 800880e:	21e0      	movs	r1, #224	; 0xe0
 8008810:	438a      	bics	r2, r1
 8008812:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	6812      	ldr	r2, [r2, #0]
 800881c:	6812      	ldr	r2, [r2, #0]
 800881e:	2140      	movs	r1, #64	; 0x40
 8008820:	438a      	bics	r2, r1
 8008822:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008828:	2380      	movs	r3, #128	; 0x80
 800882a:	019b      	lsls	r3, r3, #6
 800882c:	429a      	cmp	r2, r3
 800882e:	d110      	bne.n	8008852 <SPI_WaitOnFlagUntilTimeout+0x122>
          {
            SPI_RESET_CRC(hspi);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	6812      	ldr	r2, [r2, #0]
 8008838:	6812      	ldr	r2, [r2, #0]
 800883a:	4911      	ldr	r1, [pc, #68]	; (8008880 <SPI_WaitOnFlagUntilTimeout+0x150>)
 800883c:	400a      	ands	r2, r1
 800883e:	601a      	str	r2, [r3, #0]
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	6812      	ldr	r2, [r2, #0]
 8008848:	6812      	ldr	r2, [r2, #0]
 800884a:	2180      	movs	r1, #128	; 0x80
 800884c:	0189      	lsls	r1, r1, #6
 800884e:	430a      	orrs	r2, r1
 8008850:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2251      	movs	r2, #81	; 0x51
 8008856:	2101      	movs	r1, #1
 8008858:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2250      	movs	r2, #80	; 0x50
 800885e:	2100      	movs	r1, #0
 8008860:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e008      	b.n	8008878 <SPI_WaitOnFlagUntilTimeout+0x148>
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	68ba      	ldr	r2, [r7, #8]
 800886e:	401a      	ands	r2, r3
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	429a      	cmp	r2, r3
 8008874:	d0b8      	beq.n	80087e8 <SPI_WaitOnFlagUntilTimeout+0xb8>
        }
      }
    }
  }
  return HAL_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	0018      	movs	r0, r3
 800887a:	46bd      	mov	sp, r7
 800887c:	b006      	add	sp, #24
 800887e:	bd80      	pop	{r7, pc}
 8008880:	ffffdfff 	.word	0xffffdfff

08008884 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b082      	sub	sp, #8
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d101      	bne.n	8008896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	e047      	b.n	8008926 <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2269      	movs	r2, #105	; 0x69
 800889a:	5c9b      	ldrb	r3, [r3, r2]
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d107      	bne.n	80088b2 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2268      	movs	r2, #104	; 0x68
 80088a6:	2100      	movs	r1, #0
 80088a8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	0018      	movs	r0, r3
 80088ae:	f003 fd6d 	bl	800c38c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2269      	movs	r2, #105	; 0x69
 80088b6:	2124      	movs	r1, #36	; 0x24
 80088b8:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	6812      	ldr	r2, [r2, #0]
 80088c2:	6812      	ldr	r2, [r2, #0]
 80088c4:	2101      	movs	r1, #1
 80088c6:	438a      	bics	r2, r1
 80088c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d003      	beq.n	80088da <HAL_UART_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	0018      	movs	r0, r3
 80088d6:	f000 fe53 	bl	8009580 <UART_AdvFeatureConfig>
  }

  if (UART_SetConfig(huart) == HAL_ERROR)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	0018      	movs	r0, r3
 80088de:	f000 fb01 	bl	8008ee4 <UART_SetConfig>
 80088e2:	0003      	movs	r3, r0
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d101      	bne.n	80088ec <HAL_UART_Init+0x68>
  {
    return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e01c      	b.n	8008926 <HAL_UART_Init+0xa2>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	6812      	ldr	r2, [r2, #0]
 80088f4:	6852      	ldr	r2, [r2, #4]
 80088f6:	490e      	ldr	r1, [pc, #56]	; (8008930 <HAL_UART_Init+0xac>)
 80088f8:	400a      	ands	r2, r1
 80088fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	6812      	ldr	r2, [r2, #0]
 8008904:	6892      	ldr	r2, [r2, #8]
 8008906:	212a      	movs	r1, #42	; 0x2a
 8008908:	438a      	bics	r2, r1
 800890a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	6812      	ldr	r2, [r2, #0]
 8008914:	6812      	ldr	r2, [r2, #0]
 8008916:	2101      	movs	r1, #1
 8008918:	430a      	orrs	r2, r1
 800891a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	0018      	movs	r0, r3
 8008920:	f000 feda 	bl	80096d8 <UART_CheckIdleState>
 8008924:	0003      	movs	r3, r0
}
 8008926:	0018      	movs	r0, r3
 8008928:	46bd      	mov	sp, r7
 800892a:	b002      	add	sp, #8
 800892c:	bd80      	pop	{r7, pc}
 800892e:	46c0      	nop			; (mov r8, r8)
 8008930:	ffffb7ff 	.word	0xffffb7ff

08008934 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b088      	sub	sp, #32
 8008938:	af02      	add	r7, sp, #8
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	603b      	str	r3, [r7, #0]
 8008940:	1dbb      	adds	r3, r7, #6
 8008942:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0;
 8008944:	2300      	movs	r3, #0
 8008946:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2269      	movs	r2, #105	; 0x69
 800894c:	5c9b      	ldrb	r3, [r3, r2]
 800894e:	b2db      	uxtb	r3, r3
 8008950:	2b20      	cmp	r3, #32
 8008952:	d000      	beq.n	8008956 <HAL_UART_Transmit+0x22>
 8008954:	e08a      	b.n	8008a6c <HAL_UART_Transmit+0x138>
  {
    if((pData == NULL ) || (Size == 0U))
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d003      	beq.n	8008964 <HAL_UART_Transmit+0x30>
 800895c:	1dbb      	adds	r3, r7, #6
 800895e:	881b      	ldrh	r3, [r3, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d101      	bne.n	8008968 <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	e082      	b.n	8008a6e <HAL_UART_Transmit+0x13a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	689a      	ldr	r2, [r3, #8]
 800896c:	2380      	movs	r3, #128	; 0x80
 800896e:	015b      	lsls	r3, r3, #5
 8008970:	429a      	cmp	r2, r3
 8008972:	d109      	bne.n	8008988 <HAL_UART_Transmit+0x54>
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	691b      	ldr	r3, [r3, #16]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d105      	bne.n	8008988 <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1) != 0)
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	2201      	movs	r2, #1
 8008980:	4013      	ands	r3, r2
 8008982:	d001      	beq.n	8008988 <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e072      	b.n	8008a6e <HAL_UART_Transmit+0x13a>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2268      	movs	r2, #104	; 0x68
 800898c:	5c9b      	ldrb	r3, [r3, r2]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d101      	bne.n	8008996 <HAL_UART_Transmit+0x62>
 8008992:	2302      	movs	r3, #2
 8008994:	e06b      	b.n	8008a6e <HAL_UART_Transmit+0x13a>
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2268      	movs	r2, #104	; 0x68
 800899a:	2101      	movs	r1, #1
 800899c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2200      	movs	r2, #0
 80089a2:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2269      	movs	r2, #105	; 0x69
 80089a8:	2121      	movs	r1, #33	; 0x21
 80089aa:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80089ac:	f7fc f932 	bl	8004c14 <HAL_GetTick>
 80089b0:	0003      	movs	r3, r0
 80089b2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	1dba      	adds	r2, r7, #6
 80089b8:	2150      	movs	r1, #80	; 0x50
 80089ba:	8812      	ldrh	r2, [r2, #0]
 80089bc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	1dba      	adds	r2, r7, #6
 80089c2:	2152      	movs	r1, #82	; 0x52
 80089c4:	8812      	ldrh	r2, [r2, #0]
 80089c6:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0U)
 80089c8:	e033      	b.n	8008a32 <HAL_UART_Transmit+0xfe>
    {
      huart->TxXferCount--;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2252      	movs	r2, #82	; 0x52
 80089ce:	5a9b      	ldrh	r3, [r3, r2]
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	3b01      	subs	r3, #1
 80089d4:	b299      	uxth	r1, r3
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2252      	movs	r2, #82	; 0x52
 80089da:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089dc:	697a      	ldr	r2, [r7, #20]
 80089de:	68f8      	ldr	r0, [r7, #12]
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	9300      	str	r3, [sp, #0]
 80089e4:	0013      	movs	r3, r2
 80089e6:	2200      	movs	r2, #0
 80089e8:	2180      	movs	r1, #128	; 0x80
 80089ea:	f000 febf 	bl	800976c <UART_WaitOnFlagUntilTimeout>
 80089ee:	1e03      	subs	r3, r0, #0
 80089f0:	d001      	beq.n	80089f6 <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 80089f2:	2303      	movs	r3, #3
 80089f4:	e03b      	b.n	8008a6e <HAL_UART_Transmit+0x13a>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	689a      	ldr	r2, [r3, #8]
 80089fa:	2380      	movs	r3, #128	; 0x80
 80089fc:	015b      	lsls	r3, r3, #5
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d110      	bne.n	8008a24 <HAL_UART_Transmit+0xf0>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d10c      	bne.n	8008a24 <HAL_UART_Transmit+0xf0>
      {
        tmp = (uint16_t*) pData;
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	8812      	ldrh	r2, [r2, #0]
 8008a16:	05d2      	lsls	r2, r2, #23
 8008a18:	0dd2      	lsrs	r2, r2, #23
 8008a1a:	629a      	str	r2, [r3, #40]	; 0x28
        pData += 2U;
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	3302      	adds	r3, #2
 8008a20:	60bb      	str	r3, [r7, #8]
 8008a22:	e006      	b.n	8008a32 <HAL_UART_Transmit+0xfe>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68ba      	ldr	r2, [r7, #8]
 8008a2a:	1c51      	adds	r1, r2, #1
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	7812      	ldrb	r2, [r2, #0]
 8008a30:	629a      	str	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2252      	movs	r2, #82	; 0x52
 8008a36:	5a9b      	ldrh	r3, [r3, r2]
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1c5      	bne.n	80089ca <HAL_UART_Transmit+0x96>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	68f8      	ldr	r0, [r7, #12]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	9300      	str	r3, [sp, #0]
 8008a46:	0013      	movs	r3, r2
 8008a48:	2200      	movs	r2, #0
 8008a4a:	2140      	movs	r1, #64	; 0x40
 8008a4c:	f000 fe8e 	bl	800976c <UART_WaitOnFlagUntilTimeout>
 8008a50:	1e03      	subs	r3, r0, #0
 8008a52:	d001      	beq.n	8008a58 <HAL_UART_Transmit+0x124>
    {
      return HAL_TIMEOUT;
 8008a54:	2303      	movs	r3, #3
 8008a56:	e00a      	b.n	8008a6e <HAL_UART_Transmit+0x13a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2269      	movs	r2, #105	; 0x69
 8008a5c:	2120      	movs	r1, #32
 8008a5e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2268      	movs	r2, #104	; 0x68
 8008a64:	2100      	movs	r1, #0
 8008a66:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	e000      	b.n	8008a6e <HAL_UART_Transmit+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8008a6c:	2302      	movs	r3, #2
  }
}
 8008a6e:	0018      	movs	r0, r3
 8008a70:	46bd      	mov	sp, r7
 8008a72:	b006      	add	sp, #24
 8008a74:	bd80      	pop	{r7, pc}
	...

08008a78 <HAL_UART_Transmit_DMA>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b084      	sub	sp, #16
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	1dbb      	adds	r3, r7, #6
 8008a84:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2269      	movs	r2, #105	; 0x69
 8008a8a:	5c9b      	ldrb	r3, [r3, r2]
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	2b20      	cmp	r3, #32
 8008a90:	d166      	bne.n	8008b60 <HAL_UART_Transmit_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0U))
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d003      	beq.n	8008aa0 <HAL_UART_Transmit_DMA+0x28>
 8008a98:	1dbb      	adds	r3, r7, #6
 8008a9a:	881b      	ldrh	r3, [r3, #0]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d101      	bne.n	8008aa4 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	e05e      	b.n	8008b62 <HAL_UART_Transmit_DMA+0xea>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data copy into TDR will be 
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	689a      	ldr	r2, [r3, #8]
 8008aa8:	2380      	movs	r3, #128	; 0x80
 8008aaa:	015b      	lsls	r3, r3, #5
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d109      	bne.n	8008ac4 <HAL_UART_Transmit_DMA+0x4c>
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d105      	bne.n	8008ac4 <HAL_UART_Transmit_DMA+0x4c>
    {
      if((((uint32_t)pData)&1) != 0)
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	2201      	movs	r2, #1
 8008abc:	4013      	ands	r3, r2
 8008abe:	d001      	beq.n	8008ac4 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e04e      	b.n	8008b62 <HAL_UART_Transmit_DMA+0xea>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2268      	movs	r2, #104	; 0x68
 8008ac8:	5c9b      	ldrb	r3, [r3, r2]
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d101      	bne.n	8008ad2 <HAL_UART_Transmit_DMA+0x5a>
 8008ace:	2302      	movs	r3, #2
 8008ad0:	e047      	b.n	8008b62 <HAL_UART_Transmit_DMA+0xea>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2268      	movs	r2, #104	; 0x68
 8008ad6:	2101      	movs	r1, #1
 8008ad8:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr = pData;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	1dba      	adds	r2, r7, #6
 8008ae4:	2150      	movs	r1, #80	; 0x50
 8008ae6:	8812      	ldrh	r2, [r2, #0]
 8008ae8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	1dba      	adds	r2, r7, #6
 8008aee:	2152      	movs	r1, #82	; 0x52
 8008af0:	8812      	ldrh	r2, [r2, #0]
 8008af2:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2200      	movs	r2, #0
 8008af8:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2269      	movs	r2, #105	; 0x69
 8008afe:	2121      	movs	r1, #33	; 0x21
 8008b00:	5499      	strb	r1, [r3, r2]

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b06:	4a19      	ldr	r2, [pc, #100]	; (8008b6c <HAL_UART_Transmit_DMA+0xf4>)
 8008b08:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b0e:	4a18      	ldr	r2, [pc, #96]	; (8008b70 <HAL_UART_Transmit_DMA+0xf8>)
 8008b10:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b16:	4a17      	ldr	r2, [pc, #92]	; (8008b74 <HAL_UART_Transmit_DMA+0xfc>)
 8008b18:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b1e:	2200      	movs	r2, #0
 8008b20:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the UART transmit DMA channel */
    HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b2a:	0019      	movs	r1, r3
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	3328      	adds	r3, #40	; 0x28
 8008b32:	001a      	movs	r2, r3
 8008b34:	1dbb      	adds	r3, r7, #6
 8008b36:	881b      	ldrh	r3, [r3, #0]
 8008b38:	f7fc fe8a 	bl	8005850 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2240      	movs	r2, #64	; 0x40
 8008b42:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2268      	movs	r2, #104	; 0x68
 8008b48:	2100      	movs	r1, #0
 8008b4a:	5499      	strb	r1, [r3, r2]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	68fa      	ldr	r2, [r7, #12]
 8008b52:	6812      	ldr	r2, [r2, #0]
 8008b54:	6892      	ldr	r2, [r2, #8]
 8008b56:	2180      	movs	r1, #128	; 0x80
 8008b58:	430a      	orrs	r2, r1
 8008b5a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	e000      	b.n	8008b62 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008b60:	2302      	movs	r3, #2
  }
}
 8008b62:	0018      	movs	r0, r3
 8008b64:	46bd      	mov	sp, r7
 8008b66:	b004      	add	sp, #16
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	46c0      	nop			; (mov r8, r8)
 8008b6c:	08009869 	.word	0x08009869
 8008b70:	080098bd 	.word	0x080098bd
 8008b74:	0800996b 	.word	0x0800996b

08008b78 <HAL_UART_Receive_DMA>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	1dbb      	adds	r3, r7, #6
 8008b84:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	226a      	movs	r2, #106	; 0x6a
 8008b8a:	5c9b      	ldrb	r3, [r3, r2]
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	2b20      	cmp	r3, #32
 8008b90:	d000      	beq.n	8008b94 <HAL_UART_Receive_DMA+0x1c>
 8008b92:	e06e      	b.n	8008c72 <HAL_UART_Receive_DMA+0xfa>
  {
    if((pData == NULL ) || (Size == 0U))
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d003      	beq.n	8008ba2 <HAL_UART_Receive_DMA+0x2a>
 8008b9a:	1dbb      	adds	r3, r7, #6
 8008b9c:	881b      	ldrh	r3, [r3, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d101      	bne.n	8008ba6 <HAL_UART_Receive_DMA+0x2e>
    {
      return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e066      	b.n	8008c74 <HAL_UART_Receive_DMA+0xfc>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data copy from RDR will be 
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	689a      	ldr	r2, [r3, #8]
 8008baa:	2380      	movs	r3, #128	; 0x80
 8008bac:	015b      	lsls	r3, r3, #5
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d109      	bne.n	8008bc6 <HAL_UART_Receive_DMA+0x4e>
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	691b      	ldr	r3, [r3, #16]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d105      	bne.n	8008bc6 <HAL_UART_Receive_DMA+0x4e>
    {
      if((((uint32_t)pData)&1) != 0)
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	d001      	beq.n	8008bc6 <HAL_UART_Receive_DMA+0x4e>
      {
        return  HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e056      	b.n	8008c74 <HAL_UART_Receive_DMA+0xfc>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2268      	movs	r2, #104	; 0x68
 8008bca:	5c9b      	ldrb	r3, [r3, r2]
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d101      	bne.n	8008bd4 <HAL_UART_Receive_DMA+0x5c>
 8008bd0:	2302      	movs	r3, #2
 8008bd2:	e04f      	b.n	8008c74 <HAL_UART_Receive_DMA+0xfc>
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2268      	movs	r2, #104	; 0x68
 8008bd8:	2101      	movs	r1, #1
 8008bda:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	68ba      	ldr	r2, [r7, #8]
 8008be0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	1dba      	adds	r2, r7, #6
 8008be6:	2158      	movs	r1, #88	; 0x58
 8008be8:	8812      	ldrh	r2, [r2, #0]
 8008bea:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	226a      	movs	r2, #106	; 0x6a
 8008bf6:	2122      	movs	r1, #34	; 0x22
 8008bf8:	5499      	strb	r1, [r3, r2]

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bfe:	4a1f      	ldr	r2, [pc, #124]	; (8008c7c <HAL_UART_Receive_DMA+0x104>)
 8008c00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c06:	4a1e      	ldr	r2, [pc, #120]	; (8008c80 <HAL_UART_Receive_DMA+0x108>)
 8008c08:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c0e:	4a1d      	ldr	r2, [pc, #116]	; (8008c84 <HAL_UART_Receive_DMA+0x10c>)
 8008c10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c16:	2200      	movs	r2, #0
 8008c18:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	3324      	adds	r3, #36	; 0x24
 8008c24:	0019      	movs	r1, r3
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c2a:	001a      	movs	r2, r3
 8008c2c:	1dbb      	adds	r3, r7, #6
 8008c2e:	881b      	ldrh	r3, [r3, #0]
 8008c30:	f7fc fe0e 	bl	8005850 <HAL_DMA_Start_IT>

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2268      	movs	r2, #104	; 0x68
 8008c38:	2100      	movs	r1, #0
 8008c3a:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	68fa      	ldr	r2, [r7, #12]
 8008c42:	6812      	ldr	r2, [r2, #0]
 8008c44:	6812      	ldr	r2, [r2, #0]
 8008c46:	2180      	movs	r1, #128	; 0x80
 8008c48:	0049      	lsls	r1, r1, #1
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	6812      	ldr	r2, [r2, #0]
 8008c56:	6892      	ldr	r2, [r2, #8]
 8008c58:	2101      	movs	r1, #1
 8008c5a:	430a      	orrs	r2, r1
 8008c5c:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	6812      	ldr	r2, [r2, #0]
 8008c66:	6892      	ldr	r2, [r2, #8]
 8008c68:	2140      	movs	r1, #64	; 0x40
 8008c6a:	430a      	orrs	r2, r1
 8008c6c:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	e000      	b.n	8008c74 <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 8008c72:	2302      	movs	r3, #2
  }
}
 8008c74:	0018      	movs	r0, r3
 8008c76:	46bd      	mov	sp, r7
 8008c78:	b004      	add	sp, #16
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	080098dd 	.word	0x080098dd
 8008c80:	0800994d 	.word	0x0800994d
 8008c84:	0800996b 	.word	0x0800996b

08008c88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart: UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	69db      	ldr	r3, [r3, #28]
 8008c96:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	613b      	str	r3, [r7, #16]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	220f      	movs	r2, #15
 8008ca4:	4013      	ands	r3, r2
 8008ca6:	60fb      	str	r3, [r7, #12]
  if (errorflags == RESET)
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d10c      	bne.n	8008cc8 <HAL_UART_IRQHandler+0x40>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	d008      	beq.n	8008cc8 <HAL_UART_IRQHandler+0x40>
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	2220      	movs	r2, #32
 8008cba:	4013      	ands	r3, r2
 8008cbc:	d004      	beq.n	8008cc8 <HAL_UART_IRQHandler+0x40>
    {
      UART_Receive_IT(huart);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	0018      	movs	r0, r3
 8008cc2:	f000 ff15 	bl	8009af0 <UART_Receive_IT>
      return;
 8008cc6:	e0ef      	b.n	8008ea8 <HAL_UART_IRQHandler+0x220>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	60bb      	str	r3, [r7, #8]
  if(   (errorflags != RESET)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d100      	bne.n	8008cd8 <HAL_UART_IRQHandler+0x50>
 8008cd6:	e0af      	b.n	8008e38 <HAL_UART_IRQHandler+0x1b0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	2201      	movs	r2, #1
 8008cdc:	4013      	ands	r3, r2
 8008cde:	d105      	bne.n	8008cec <HAL_UART_IRQHandler+0x64>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8008ce0:	693a      	ldr	r2, [r7, #16]
 8008ce2:	2390      	movs	r3, #144	; 0x90
 8008ce4:	005b      	lsls	r3, r3, #1
 8008ce6:	4013      	ands	r3, r2
 8008ce8:	d100      	bne.n	8008cec <HAL_UART_IRQHandler+0x64>
 8008cea:	e0a5      	b.n	8008e38 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	d00e      	beq.n	8008d12 <HAL_UART_IRQHandler+0x8a>
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	2380      	movs	r3, #128	; 0x80
 8008cf8:	005b      	lsls	r3, r3, #1
 8008cfa:	4013      	ands	r3, r2
 8008cfc:	d009      	beq.n	8008d12 <HAL_UART_IRQHandler+0x8a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	2201      	movs	r2, #1
 8008d04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	431a      	orrs	r2, r3
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	2202      	movs	r2, #2
 8008d16:	4013      	ands	r3, r2
 8008d18:	d00d      	beq.n	8008d36 <HAL_UART_IRQHandler+0xae>
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	4013      	ands	r3, r2
 8008d20:	d009      	beq.n	8008d36 <HAL_UART_IRQHandler+0xae>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2202      	movs	r2, #2
 8008d28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d2e:	2204      	movs	r2, #4
 8008d30:	431a      	orrs	r2, r3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	2204      	movs	r2, #4
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	d00d      	beq.n	8008d5a <HAL_UART_IRQHandler+0xd2>
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	2201      	movs	r2, #1
 8008d42:	4013      	ands	r3, r2
 8008d44:	d009      	beq.n	8008d5a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	2204      	movs	r2, #4
 8008d4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d52:	2202      	movs	r2, #2
 8008d54:	431a      	orrs	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	2208      	movs	r2, #8
 8008d5e:	4013      	ands	r3, r2
 8008d60:	d011      	beq.n	8008d86 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	2220      	movs	r2, #32
 8008d66:	4013      	ands	r3, r2
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8008d68:	d103      	bne.n	8008d72 <HAL_UART_IRQHandler+0xea>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	4013      	ands	r3, r2
 8008d70:	d009      	beq.n	8008d86 <HAL_UART_IRQHandler+0xfe>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	2208      	movs	r2, #8
 8008d78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d7e:	2208      	movs	r2, #8
 8008d80:	431a      	orrs	r2, r3
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d100      	bne.n	8008d90 <HAL_UART_IRQHandler+0x108>
 8008d8e:	e08a      	b.n	8008ea6 <HAL_UART_IRQHandler+0x21e>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	2220      	movs	r2, #32
 8008d94:	4013      	ands	r3, r2
 8008d96:	d007      	beq.n	8008da8 <HAL_UART_IRQHandler+0x120>
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	2220      	movs	r2, #32
 8008d9c:	4013      	ands	r3, r2
 8008d9e:	d003      	beq.n	8008da8 <HAL_UART_IRQHandler+0x120>
      {
        UART_Receive_IT(huart);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	0018      	movs	r0, r3
 8008da4:	f000 fea4 	bl	8009af0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008dac:	2208      	movs	r2, #8
 8008dae:	4013      	ands	r3, r2
 8008db0:	d105      	bne.n	8008dbe <HAL_UART_IRQHandler+0x136>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	2240      	movs	r2, #64	; 0x40
 8008dba:	4013      	ands	r3, r2
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8008dbc:	d032      	beq.n	8008e24 <HAL_UART_IRQHandler+0x19c>
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	0018      	movs	r0, r3
 8008dc2:	f000 fd33 	bl	800982c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	2240      	movs	r2, #64	; 0x40
 8008dce:	4013      	ands	r3, r2
 8008dd0:	d023      	beq.n	8008e1a <HAL_UART_IRQHandler+0x192>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	687a      	ldr	r2, [r7, #4]
 8008dd8:	6812      	ldr	r2, [r2, #0]
 8008dda:	6892      	ldr	r2, [r2, #8]
 8008ddc:	2140      	movs	r1, #64	; 0x40
 8008dde:	438a      	bics	r2, r1
 8008de0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d012      	beq.n	8008e10 <HAL_UART_IRQHandler+0x188>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008dee:	4a30      	ldr	r2, [pc, #192]	; (8008eb0 <HAL_UART_IRQHandler+0x228>)
 8008df0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008df6:	0018      	movs	r0, r3
 8008df8:	f7fc fd74 	bl	80058e4 <HAL_DMA_Abort_IT>
 8008dfc:	1e03      	subs	r3, r0, #0
 8008dfe:	d019      	beq.n	8008e34 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e0a:	0018      	movs	r0, r3
 8008e0c:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e0e:	e011      	b.n	8008e34 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	0018      	movs	r0, r3
 8008e14:	f000 f85e 	bl	8008ed4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e18:	e00c      	b.n	8008e34 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	0018      	movs	r0, r3
 8008e1e:	f000 f859 	bl	8008ed4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e22:	e007      	b.n	8008e34 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	0018      	movs	r0, r3
 8008e28:	f000 f854 	bl	8008ed4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8008e32:	e038      	b.n	8008ea6 <HAL_UART_IRQHandler+0x21e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e34:	46c0      	nop			; (mov r8, r8)
    return;
 8008e36:	e036      	b.n	8008ea6 <HAL_UART_IRQHandler+0x21e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8008e38:	697a      	ldr	r2, [r7, #20]
 8008e3a:	2380      	movs	r3, #128	; 0x80
 8008e3c:	035b      	lsls	r3, r3, #13
 8008e3e:	4013      	ands	r3, r2
 8008e40:	d016      	beq.n	8008e70 <HAL_UART_IRQHandler+0x1e8>
 8008e42:	68ba      	ldr	r2, [r7, #8]
 8008e44:	2380      	movs	r3, #128	; 0x80
 8008e46:	03db      	lsls	r3, r3, #15
 8008e48:	4013      	ands	r3, r2
 8008e4a:	d011      	beq.n	8008e70 <HAL_UART_IRQHandler+0x1e8>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2280      	movs	r2, #128	; 0x80
 8008e52:	0352      	lsls	r2, r2, #13
 8008e54:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2269      	movs	r2, #105	; 0x69
 8008e5a:	2120      	movs	r1, #32
 8008e5c:	5499      	strb	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_READY;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	226a      	movs	r2, #106	; 0x6a
 8008e62:	2120      	movs	r1, #32
 8008e64:	5499      	strb	r1, [r3, r2]
    HAL_UARTEx_WakeupCallback(huart);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	0018      	movs	r0, r3
 8008e6a:	f000 febb 	bl	8009be4 <HAL_UARTEx_WakeupCallback>
    return;
 8008e6e:	e01b      	b.n	8008ea8 <HAL_UART_IRQHandler+0x220>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	2280      	movs	r2, #128	; 0x80
 8008e74:	4013      	ands	r3, r2
 8008e76:	d008      	beq.n	8008e8a <HAL_UART_IRQHandler+0x202>
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	2280      	movs	r2, #128	; 0x80
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	d004      	beq.n	8008e8a <HAL_UART_IRQHandler+0x202>
  {
    UART_Transmit_IT(huart);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	0018      	movs	r0, r3
 8008e84:	f000 fdc5 	bl	8009a12 <UART_Transmit_IT>
    return;
 8008e88:	e00e      	b.n	8008ea8 <HAL_UART_IRQHandler+0x220>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	2240      	movs	r2, #64	; 0x40
 8008e8e:	4013      	ands	r3, r2
 8008e90:	d00a      	beq.n	8008ea8 <HAL_UART_IRQHandler+0x220>
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	2240      	movs	r2, #64	; 0x40
 8008e96:	4013      	ands	r3, r2
 8008e98:	d006      	beq.n	8008ea8 <HAL_UART_IRQHandler+0x220>
  {
    UART_EndTransmit_IT(huart);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	0018      	movs	r0, r3
 8008e9e:	f000 fe0d 	bl	8009abc <UART_EndTransmit_IT>
    return;
 8008ea2:	46c0      	nop			; (mov r8, r8)
 8008ea4:	e000      	b.n	8008ea8 <HAL_UART_IRQHandler+0x220>
    return;
 8008ea6:	46c0      	nop			; (mov r8, r8)
  }

}
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	b006      	add	sp, #24
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	46c0      	nop			; (mov r8, r8)
 8008eb0:	080099e5 	.word	0x080099e5

08008eb4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart: UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ebc:	46c0      	nop			; (mov r8, r8)
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	b002      	add	sp, #8
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart: UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ecc:	46c0      	nop			; (mov r8, r8)
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	b002      	add	sp, #8
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart: UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008edc:	46c0      	nop			; (mov r8, r8)
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	b002      	add	sp, #8
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ee4:	b5b0      	push	{r4, r5, r7, lr}
 8008ee6:	b08c      	sub	sp, #48	; 0x30
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg                     = 0x00000000U;
 8008eec:	2300      	movs	r3, #0
 8008eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8008ef0:	2313      	movs	r3, #19
 8008ef2:	2218      	movs	r2, #24
 8008ef4:	4694      	mov	ip, r2
 8008ef6:	44bc      	add	ip, r7
 8008ef8:	4463      	add	r3, ip
 8008efa:	2210      	movs	r2, #16
 8008efc:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8008efe:	230c      	movs	r3, #12
 8008f00:	2218      	movs	r2, #24
 8008f02:	4694      	mov	ip, r2
 8008f04:	44bc      	add	ip, r7
 8008f06:	4463      	add	r3, ip
 8008f08:	2200      	movs	r2, #0
 8008f0a:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8008f0c:	2310      	movs	r3, #16
 8008f0e:	2218      	movs	r2, #24
 8008f10:	4694      	mov	ip, r2
 8008f12:	44bc      	add	ip, r7
 8008f14:	4463      	add	r3, ip
 8008f16:	2200      	movs	r2, #0
 8008f18:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f1a:	230f      	movs	r3, #15
 8008f1c:	2218      	movs	r2, #24
 8008f1e:	4694      	mov	ip, r2
 8008f20:	44bc      	add	ip, r7
 8008f22:	4463      	add	r3, ip
 8008f24:	2200      	movs	r2, #0
 8008f26:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	689a      	ldr	r2, [r3, #8]
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	431a      	orrs	r2, r3
 8008f32:	69fb      	ldr	r3, [r7, #28]
 8008f34:	695b      	ldr	r3, [r3, #20]
 8008f36:	431a      	orrs	r2, r3
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	69db      	ldr	r3, [r3, #28]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	69fa      	ldr	r2, [r7, #28]
 8008f46:	6812      	ldr	r2, [r2, #0]
 8008f48:	6812      	ldr	r2, [r2, #0]
 8008f4a:	49c7      	ldr	r1, [pc, #796]	; (8009268 <UART_SetConfig+0x384>)
 8008f4c:	4011      	ands	r1, r2
 8008f4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f50:	430a      	orrs	r2, r1
 8008f52:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	69fa      	ldr	r2, [r7, #28]
 8008f5a:	6812      	ldr	r2, [r2, #0]
 8008f5c:	6852      	ldr	r2, [r2, #4]
 8008f5e:	49c3      	ldr	r1, [pc, #780]	; (800926c <UART_SetConfig+0x388>)
 8008f60:	4011      	ands	r1, r2
 8008f62:	69fa      	ldr	r2, [r7, #28]
 8008f64:	68d2      	ldr	r2, [r2, #12]
 8008f66:	430a      	orrs	r2, r1
 8008f68:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f6a:	69fb      	ldr	r3, [r7, #28]
 8008f6c:	699b      	ldr	r3, [r3, #24]
 8008f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4abe      	ldr	r2, [pc, #760]	; (8009270 <UART_SetConfig+0x38c>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d004      	beq.n	8008f84 <UART_SetConfig+0xa0>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f80:	4313      	orrs	r3, r2
 8008f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	69fa      	ldr	r2, [r7, #28]
 8008f8a:	6812      	ldr	r2, [r2, #0]
 8008f8c:	6892      	ldr	r2, [r2, #8]
 8008f8e:	49b9      	ldr	r1, [pc, #740]	; (8009274 <UART_SetConfig+0x390>)
 8008f90:	4011      	ands	r1, r2
 8008f92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f94:	430a      	orrs	r2, r1
 8008f96:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f98:	69fb      	ldr	r3, [r7, #28]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4ab6      	ldr	r2, [pc, #728]	; (8009278 <UART_SetConfig+0x394>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d134      	bne.n	800900c <UART_SetConfig+0x128>
 8008fa2:	4bb6      	ldr	r3, [pc, #728]	; (800927c <UART_SetConfig+0x398>)
 8008fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fa6:	2203      	movs	r2, #3
 8008fa8:	4013      	ands	r3, r2
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d015      	beq.n	8008fda <UART_SetConfig+0xf6>
 8008fae:	d304      	bcc.n	8008fba <UART_SetConfig+0xd6>
 8008fb0:	2b02      	cmp	r3, #2
 8008fb2:	d00a      	beq.n	8008fca <UART_SetConfig+0xe6>
 8008fb4:	2b03      	cmp	r3, #3
 8008fb6:	d018      	beq.n	8008fea <UART_SetConfig+0x106>
 8008fb8:	e01f      	b.n	8008ffa <UART_SetConfig+0x116>
 8008fba:	2313      	movs	r3, #19
 8008fbc:	2218      	movs	r2, #24
 8008fbe:	4694      	mov	ip, r2
 8008fc0:	44bc      	add	ip, r7
 8008fc2:	4463      	add	r3, ip
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	701a      	strb	r2, [r3, #0]
 8008fc8:	e0bc      	b.n	8009144 <UART_SetConfig+0x260>
 8008fca:	2313      	movs	r3, #19
 8008fcc:	2218      	movs	r2, #24
 8008fce:	4694      	mov	ip, r2
 8008fd0:	44bc      	add	ip, r7
 8008fd2:	4463      	add	r3, ip
 8008fd4:	2202      	movs	r2, #2
 8008fd6:	701a      	strb	r2, [r3, #0]
 8008fd8:	e0b4      	b.n	8009144 <UART_SetConfig+0x260>
 8008fda:	2313      	movs	r3, #19
 8008fdc:	2218      	movs	r2, #24
 8008fde:	4694      	mov	ip, r2
 8008fe0:	44bc      	add	ip, r7
 8008fe2:	4463      	add	r3, ip
 8008fe4:	2204      	movs	r2, #4
 8008fe6:	701a      	strb	r2, [r3, #0]
 8008fe8:	e0ac      	b.n	8009144 <UART_SetConfig+0x260>
 8008fea:	2313      	movs	r3, #19
 8008fec:	2218      	movs	r2, #24
 8008fee:	4694      	mov	ip, r2
 8008ff0:	44bc      	add	ip, r7
 8008ff2:	4463      	add	r3, ip
 8008ff4:	2208      	movs	r2, #8
 8008ff6:	701a      	strb	r2, [r3, #0]
 8008ff8:	e0a4      	b.n	8009144 <UART_SetConfig+0x260>
 8008ffa:	2313      	movs	r3, #19
 8008ffc:	2218      	movs	r2, #24
 8008ffe:	4694      	mov	ip, r2
 8009000:	44bc      	add	ip, r7
 8009002:	4463      	add	r3, ip
 8009004:	2210      	movs	r2, #16
 8009006:	701a      	strb	r2, [r3, #0]
 8009008:	46c0      	nop			; (mov r8, r8)
 800900a:	e09b      	b.n	8009144 <UART_SetConfig+0x260>
 800900c:	69fb      	ldr	r3, [r7, #28]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a9b      	ldr	r2, [pc, #620]	; (8009280 <UART_SetConfig+0x39c>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d137      	bne.n	8009086 <UART_SetConfig+0x1a2>
 8009016:	4b99      	ldr	r3, [pc, #612]	; (800927c <UART_SetConfig+0x398>)
 8009018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800901a:	220c      	movs	r2, #12
 800901c:	4013      	ands	r3, r2
 800901e:	2b04      	cmp	r3, #4
 8009020:	d018      	beq.n	8009054 <UART_SetConfig+0x170>
 8009022:	d802      	bhi.n	800902a <UART_SetConfig+0x146>
 8009024:	2b00      	cmp	r3, #0
 8009026:	d005      	beq.n	8009034 <UART_SetConfig+0x150>
 8009028:	e024      	b.n	8009074 <UART_SetConfig+0x190>
 800902a:	2b08      	cmp	r3, #8
 800902c:	d00a      	beq.n	8009044 <UART_SetConfig+0x160>
 800902e:	2b0c      	cmp	r3, #12
 8009030:	d018      	beq.n	8009064 <UART_SetConfig+0x180>
 8009032:	e01f      	b.n	8009074 <UART_SetConfig+0x190>
 8009034:	2313      	movs	r3, #19
 8009036:	2218      	movs	r2, #24
 8009038:	4694      	mov	ip, r2
 800903a:	44bc      	add	ip, r7
 800903c:	4463      	add	r3, ip
 800903e:	2200      	movs	r2, #0
 8009040:	701a      	strb	r2, [r3, #0]
 8009042:	e07f      	b.n	8009144 <UART_SetConfig+0x260>
 8009044:	2313      	movs	r3, #19
 8009046:	2218      	movs	r2, #24
 8009048:	4694      	mov	ip, r2
 800904a:	44bc      	add	ip, r7
 800904c:	4463      	add	r3, ip
 800904e:	2202      	movs	r2, #2
 8009050:	701a      	strb	r2, [r3, #0]
 8009052:	e077      	b.n	8009144 <UART_SetConfig+0x260>
 8009054:	2313      	movs	r3, #19
 8009056:	2218      	movs	r2, #24
 8009058:	4694      	mov	ip, r2
 800905a:	44bc      	add	ip, r7
 800905c:	4463      	add	r3, ip
 800905e:	2204      	movs	r2, #4
 8009060:	701a      	strb	r2, [r3, #0]
 8009062:	e06f      	b.n	8009144 <UART_SetConfig+0x260>
 8009064:	2313      	movs	r3, #19
 8009066:	2218      	movs	r2, #24
 8009068:	4694      	mov	ip, r2
 800906a:	44bc      	add	ip, r7
 800906c:	4463      	add	r3, ip
 800906e:	2208      	movs	r2, #8
 8009070:	701a      	strb	r2, [r3, #0]
 8009072:	e067      	b.n	8009144 <UART_SetConfig+0x260>
 8009074:	2313      	movs	r3, #19
 8009076:	2218      	movs	r2, #24
 8009078:	4694      	mov	ip, r2
 800907a:	44bc      	add	ip, r7
 800907c:	4463      	add	r3, ip
 800907e:	2210      	movs	r2, #16
 8009080:	701a      	strb	r2, [r3, #0]
 8009082:	46c0      	nop			; (mov r8, r8)
 8009084:	e05e      	b.n	8009144 <UART_SetConfig+0x260>
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a7e      	ldr	r2, [pc, #504]	; (8009284 <UART_SetConfig+0x3a0>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d107      	bne.n	80090a0 <UART_SetConfig+0x1bc>
 8009090:	2313      	movs	r3, #19
 8009092:	2218      	movs	r2, #24
 8009094:	4694      	mov	ip, r2
 8009096:	44bc      	add	ip, r7
 8009098:	4463      	add	r3, ip
 800909a:	2200      	movs	r2, #0
 800909c:	701a      	strb	r2, [r3, #0]
 800909e:	e052      	b.n	8009146 <UART_SetConfig+0x262>
 80090a0:	69fb      	ldr	r3, [r7, #28]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a78      	ldr	r2, [pc, #480]	; (8009288 <UART_SetConfig+0x3a4>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d107      	bne.n	80090ba <UART_SetConfig+0x1d6>
 80090aa:	2313      	movs	r3, #19
 80090ac:	2218      	movs	r2, #24
 80090ae:	4694      	mov	ip, r2
 80090b0:	44bc      	add	ip, r7
 80090b2:	4463      	add	r3, ip
 80090b4:	2200      	movs	r2, #0
 80090b6:	701a      	strb	r2, [r3, #0]
 80090b8:	e045      	b.n	8009146 <UART_SetConfig+0x262>
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a6c      	ldr	r2, [pc, #432]	; (8009270 <UART_SetConfig+0x38c>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d140      	bne.n	8009146 <UART_SetConfig+0x262>
 80090c4:	4b6d      	ldr	r3, [pc, #436]	; (800927c <UART_SetConfig+0x398>)
 80090c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090c8:	23c0      	movs	r3, #192	; 0xc0
 80090ca:	011b      	lsls	r3, r3, #4
 80090cc:	4013      	ands	r3, r2
 80090ce:	2280      	movs	r2, #128	; 0x80
 80090d0:	00d2      	lsls	r2, r2, #3
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d01f      	beq.n	8009116 <UART_SetConfig+0x232>
 80090d6:	2280      	movs	r2, #128	; 0x80
 80090d8:	00d2      	lsls	r2, r2, #3
 80090da:	4293      	cmp	r3, r2
 80090dc:	d802      	bhi.n	80090e4 <UART_SetConfig+0x200>
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d009      	beq.n	80090f6 <UART_SetConfig+0x212>
 80090e2:	e028      	b.n	8009136 <UART_SetConfig+0x252>
 80090e4:	2280      	movs	r2, #128	; 0x80
 80090e6:	0112      	lsls	r2, r2, #4
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d00c      	beq.n	8009106 <UART_SetConfig+0x222>
 80090ec:	22c0      	movs	r2, #192	; 0xc0
 80090ee:	0112      	lsls	r2, r2, #4
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d018      	beq.n	8009126 <UART_SetConfig+0x242>
 80090f4:	e01f      	b.n	8009136 <UART_SetConfig+0x252>
 80090f6:	2313      	movs	r3, #19
 80090f8:	2218      	movs	r2, #24
 80090fa:	4694      	mov	ip, r2
 80090fc:	44bc      	add	ip, r7
 80090fe:	4463      	add	r3, ip
 8009100:	2200      	movs	r2, #0
 8009102:	701a      	strb	r2, [r3, #0]
 8009104:	e01e      	b.n	8009144 <UART_SetConfig+0x260>
 8009106:	2313      	movs	r3, #19
 8009108:	2218      	movs	r2, #24
 800910a:	4694      	mov	ip, r2
 800910c:	44bc      	add	ip, r7
 800910e:	4463      	add	r3, ip
 8009110:	2202      	movs	r2, #2
 8009112:	701a      	strb	r2, [r3, #0]
 8009114:	e016      	b.n	8009144 <UART_SetConfig+0x260>
 8009116:	2313      	movs	r3, #19
 8009118:	2218      	movs	r2, #24
 800911a:	4694      	mov	ip, r2
 800911c:	44bc      	add	ip, r7
 800911e:	4463      	add	r3, ip
 8009120:	2204      	movs	r2, #4
 8009122:	701a      	strb	r2, [r3, #0]
 8009124:	e00e      	b.n	8009144 <UART_SetConfig+0x260>
 8009126:	2313      	movs	r3, #19
 8009128:	2218      	movs	r2, #24
 800912a:	4694      	mov	ip, r2
 800912c:	44bc      	add	ip, r7
 800912e:	4463      	add	r3, ip
 8009130:	2208      	movs	r2, #8
 8009132:	701a      	strb	r2, [r3, #0]
 8009134:	e006      	b.n	8009144 <UART_SetConfig+0x260>
 8009136:	2313      	movs	r3, #19
 8009138:	2218      	movs	r2, #24
 800913a:	4694      	mov	ip, r2
 800913c:	44bc      	add	ip, r7
 800913e:	4463      	add	r3, ip
 8009140:	2210      	movs	r2, #16
 8009142:	701a      	strb	r2, [r3, #0]
 8009144:	46c0      	nop			; (mov r8, r8)
  uint32_t frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_USART2);
 8009146:	2002      	movs	r0, #2
 8009148:	f7fd ff72 	bl	8007030 <HAL_RCCEx_GetPeriphCLKFreq>
 800914c:	0003      	movs	r3, r0
 800914e:	623b      	str	r3, [r7, #32]

  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a46      	ldr	r2, [pc, #280]	; (8009270 <UART_SetConfig+0x38c>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d000      	beq.n	800915c <UART_SetConfig+0x278>
 800915a:	e09f      	b.n	800929c <UART_SetConfig+0x3b8>
  {
    /* Retrieve frequency clock */
    tmpreg = 0;
 800915c:	2300      	movs	r3, #0
 800915e:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch (clocksource)
 8009160:	2313      	movs	r3, #19
 8009162:	2218      	movs	r2, #24
 8009164:	4694      	mov	ip, r2
 8009166:	44bc      	add	ip, r7
 8009168:	4463      	add	r3, ip
 800916a:	781b      	ldrb	r3, [r3, #0]
 800916c:	2b02      	cmp	r3, #2
 800916e:	d00d      	beq.n	800918c <UART_SetConfig+0x2a8>
 8009170:	dc02      	bgt.n	8009178 <UART_SetConfig+0x294>
 8009172:	2b00      	cmp	r3, #0
 8009174:	d005      	beq.n	8009182 <UART_SetConfig+0x29e>
 8009176:	e01d      	b.n	80091b4 <UART_SetConfig+0x2d0>
 8009178:	2b04      	cmp	r3, #4
 800917a:	d012      	beq.n	80091a2 <UART_SetConfig+0x2be>
 800917c:	2b08      	cmp	r3, #8
 800917e:	d015      	beq.n	80091ac <UART_SetConfig+0x2c8>
 8009180:	e018      	b.n	80091b4 <UART_SetConfig+0x2d0>
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
 8009182:	f7fd fd7f 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8009186:	0003      	movs	r3, r0
 8009188:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 800918a:	e01b      	b.n	80091c4 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800918c:	4b3b      	ldr	r3, [pc, #236]	; (800927c <UART_SetConfig+0x398>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	2210      	movs	r2, #16
 8009192:	4013      	ands	r3, r2
 8009194:	d002      	beq.n	800919c <UART_SetConfig+0x2b8>
      {
        tmpreg = (uint32_t) (HSI_VALUE >> 2U);
 8009196:	4b3d      	ldr	r3, [pc, #244]	; (800928c <UART_SetConfig+0x3a8>)
 8009198:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      else
      {
        tmpreg = (uint32_t) HSI_VALUE;
      }
      break;
 800919a:	e013      	b.n	80091c4 <UART_SetConfig+0x2e0>
        tmpreg = (uint32_t) HSI_VALUE;
 800919c:	4b3c      	ldr	r3, [pc, #240]	; (8009290 <UART_SetConfig+0x3ac>)
 800919e:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80091a0:	e010      	b.n	80091c4 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
 80091a2:	f7fd fce7 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 80091a6:	0003      	movs	r3, r0
 80091a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80091aa:	e00b      	b.n	80091c4 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_LSE:
      tmpreg = (uint32_t) LSE_VALUE;
 80091ac:	2380      	movs	r3, #128	; 0x80
 80091ae:	021b      	lsls	r3, r3, #8
 80091b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80091b2:	e007      	b.n	80091c4 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80091b4:	230f      	movs	r3, #15
 80091b6:	2218      	movs	r2, #24
 80091b8:	4694      	mov	ip, r2
 80091ba:	44bc      	add	ip, r7
 80091bc:	4463      	add	r3, ip
 80091be:	2201      	movs	r2, #1
 80091c0:	701a      	strb	r2, [r3, #0]
      break;
 80091c2:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (tmpreg != 0)
 80091c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d100      	bne.n	80091cc <UART_SetConfig+0x2e8>
 80091ca:	e1c0      	b.n	800954e <UART_SetConfig+0x66a>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80091cc:	69fb      	ldr	r3, [r7, #28]
 80091ce:	685a      	ldr	r2, [r3, #4]
 80091d0:	0013      	movs	r3, r2
 80091d2:	005b      	lsls	r3, r3, #1
 80091d4:	189a      	adds	r2, r3, r2
 80091d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d8:	429a      	cmp	r2, r3
 80091da:	d805      	bhi.n	80091e8 <UART_SetConfig+0x304>
           (tmpreg > (4096 * huart->Init.BaudRate) ))
 80091dc:	69fb      	ldr	r3, [r7, #28]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	031a      	lsls	r2, r3, #12
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80091e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d207      	bcs.n	80091f8 <UART_SetConfig+0x314>
      {
        ret = HAL_ERROR;
 80091e8:	230f      	movs	r3, #15
 80091ea:	2218      	movs	r2, #24
 80091ec:	4694      	mov	ip, r2
 80091ee:	44bc      	add	ip, r7
 80091f0:	4463      	add	r3, ip
 80091f2:	2201      	movs	r2, #1
 80091f4:	701a      	strb	r2, [r3, #0]
 80091f6:	e1aa      	b.n	800954e <UART_SetConfig+0x66a>
      }
      else
      {
        tmpreg = (uint32_t)(UART_DIV_LPUART(tmpreg, huart->Init.BaudRate));
 80091f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091fa:	613b      	str	r3, [r7, #16]
 80091fc:	2300      	movs	r3, #0
 80091fe:	617b      	str	r3, [r7, #20]
 8009200:	6939      	ldr	r1, [r7, #16]
 8009202:	697a      	ldr	r2, [r7, #20]
 8009204:	000b      	movs	r3, r1
 8009206:	0e1b      	lsrs	r3, r3, #24
 8009208:	0010      	movs	r0, r2
 800920a:	0205      	lsls	r5, r0, #8
 800920c:	431d      	orrs	r5, r3
 800920e:	000b      	movs	r3, r1
 8009210:	021c      	lsls	r4, r3, #8
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	085b      	lsrs	r3, r3, #1
 8009218:	60bb      	str	r3, [r7, #8]
 800921a:	2300      	movs	r3, #0
 800921c:	60fb      	str	r3, [r7, #12]
 800921e:	68b8      	ldr	r0, [r7, #8]
 8009220:	68f9      	ldr	r1, [r7, #12]
 8009222:	1900      	adds	r0, r0, r4
 8009224:	4169      	adcs	r1, r5
 8009226:	69fb      	ldr	r3, [r7, #28]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	603b      	str	r3, [r7, #0]
 800922c:	2300      	movs	r3, #0
 800922e:	607b      	str	r3, [r7, #4]
 8009230:	683a      	ldr	r2, [r7, #0]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f7f7 f924 	bl	8000480 <__aeabi_uldivmod>
 8009238:	0003      	movs	r3, r0
 800923a:	000c      	movs	r4, r1
 800923c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 800923e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009240:	4a14      	ldr	r2, [pc, #80]	; (8009294 <UART_SetConfig+0x3b0>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d908      	bls.n	8009258 <UART_SetConfig+0x374>
 8009246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009248:	4a13      	ldr	r2, [pc, #76]	; (8009298 <UART_SetConfig+0x3b4>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d804      	bhi.n	8009258 <UART_SetConfig+0x374>
        {
           huart->Instance->BRR = tmpreg;
 800924e:	69fb      	ldr	r3, [r7, #28]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009254:	60da      	str	r2, [r3, #12]
 8009256:	e17a      	b.n	800954e <UART_SetConfig+0x66a>
        }
        else
        {
          ret = HAL_ERROR;
 8009258:	230f      	movs	r3, #15
 800925a:	2218      	movs	r2, #24
 800925c:	4694      	mov	ip, r2
 800925e:	44bc      	add	ip, r7
 8009260:	4463      	add	r3, ip
 8009262:	2201      	movs	r2, #1
 8009264:	701a      	strb	r2, [r3, #0]
 8009266:	e172      	b.n	800954e <UART_SetConfig+0x66a>
 8009268:	efff69f3 	.word	0xefff69f3
 800926c:	ffffcfff 	.word	0xffffcfff
 8009270:	40004800 	.word	0x40004800
 8009274:	fffff4ff 	.word	0xfffff4ff
 8009278:	40013800 	.word	0x40013800
 800927c:	40021000 	.word	0x40021000
 8009280:	40004400 	.word	0x40004400
 8009284:	40004c00 	.word	0x40004c00
 8009288:	40005000 	.word	0x40005000
 800928c:	003d0900 	.word	0x003d0900
 8009290:	00f42400 	.word	0x00f42400
 8009294:	000002ff 	.word	0x000002ff
 8009298:	000fffff 	.word	0x000fffff
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	69da      	ldr	r2, [r3, #28]
 80092a0:	2380      	movs	r3, #128	; 0x80
 80092a2:	021b      	lsls	r3, r3, #8
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d000      	beq.n	80092aa <UART_SetConfig+0x3c6>
 80092a8:	e0ca      	b.n	8009440 <UART_SetConfig+0x55c>
  {
    switch (clocksource)
 80092aa:	2313      	movs	r3, #19
 80092ac:	2218      	movs	r2, #24
 80092ae:	4694      	mov	ip, r2
 80092b0:	44bc      	add	ip, r7
 80092b2:	4463      	add	r3, ip
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	2b08      	cmp	r3, #8
 80092b8:	d900      	bls.n	80092bc <UART_SetConfig+0x3d8>
 80092ba:	e089      	b.n	80093d0 <UART_SetConfig+0x4ec>
 80092bc:	009a      	lsls	r2, r3, #2
 80092be:	4ba9      	ldr	r3, [pc, #676]	; (8009564 <UART_SetConfig+0x680>)
 80092c0:	18d3      	adds	r3, r2, r3
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	469f      	mov	pc, r3
    {
    case UART_CLOCKSOURCE_PCLK1:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(frequency, huart->Init.BaudRate));
 80092c6:	6a3b      	ldr	r3, [r7, #32]
 80092c8:	005a      	lsls	r2, r3, #1
 80092ca:	69fb      	ldr	r3, [r7, #28]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	085b      	lsrs	r3, r3, #1
 80092d0:	18d2      	adds	r2, r2, r3
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	0019      	movs	r1, r3
 80092d8:	0010      	movs	r0, r2
 80092da:	f7f6 ff1d 	bl	8000118 <__udivsi3>
 80092de:	0003      	movs	r3, r0
 80092e0:	001a      	movs	r2, r3
 80092e2:	2310      	movs	r3, #16
 80092e4:	2118      	movs	r1, #24
 80092e6:	468c      	mov	ip, r1
 80092e8:	44bc      	add	ip, r7
 80092ea:	4463      	add	r3, ip
 80092ec:	801a      	strh	r2, [r3, #0]
      break;
 80092ee:	e077      	b.n	80093e0 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_PCLK2:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80092f0:	f7fd fcde 	bl	8006cb0 <HAL_RCC_GetPCLK2Freq>
 80092f4:	0003      	movs	r3, r0
 80092f6:	005a      	lsls	r2, r3, #1
 80092f8:	69fb      	ldr	r3, [r7, #28]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	085b      	lsrs	r3, r3, #1
 80092fe:	18d2      	adds	r2, r2, r3
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	0019      	movs	r1, r3
 8009306:	0010      	movs	r0, r2
 8009308:	f7f6 ff06 	bl	8000118 <__udivsi3>
 800930c:	0003      	movs	r3, r0
 800930e:	001a      	movs	r2, r3
 8009310:	2310      	movs	r3, #16
 8009312:	2118      	movs	r1, #24
 8009314:	468c      	mov	ip, r1
 8009316:	44bc      	add	ip, r7
 8009318:	4463      	add	r3, ip
 800931a:	801a      	strh	r2, [r3, #0]
      break;
 800931c:	e060      	b.n	80093e0 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800931e:	4b92      	ldr	r3, [pc, #584]	; (8009568 <UART_SetConfig+0x684>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2210      	movs	r2, #16
 8009324:	4013      	ands	r3, r2
 8009326:	d013      	beq.n	8009350 <UART_SetConfig+0x46c>
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	085b      	lsrs	r3, r3, #1
 800932e:	4a8f      	ldr	r2, [pc, #572]	; (800956c <UART_SetConfig+0x688>)
 8009330:	189a      	adds	r2, r3, r2
 8009332:	69fb      	ldr	r3, [r7, #28]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	0019      	movs	r1, r3
 8009338:	0010      	movs	r0, r2
 800933a:	f7f6 feed 	bl	8000118 <__udivsi3>
 800933e:	0003      	movs	r3, r0
 8009340:	001a      	movs	r2, r3
 8009342:	2310      	movs	r3, #16
 8009344:	2118      	movs	r1, #24
 8009346:	468c      	mov	ip, r1
 8009348:	44bc      	add	ip, r7
 800934a:	4463      	add	r3, ip
 800934c:	801a      	strh	r2, [r3, #0]
      }
      else
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
      }
      break;
 800934e:	e047      	b.n	80093e0 <UART_SetConfig+0x4fc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	085b      	lsrs	r3, r3, #1
 8009356:	4a86      	ldr	r2, [pc, #536]	; (8009570 <UART_SetConfig+0x68c>)
 8009358:	189a      	adds	r2, r3, r2
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	0019      	movs	r1, r3
 8009360:	0010      	movs	r0, r2
 8009362:	f7f6 fed9 	bl	8000118 <__udivsi3>
 8009366:	0003      	movs	r3, r0
 8009368:	001a      	movs	r2, r3
 800936a:	2310      	movs	r3, #16
 800936c:	2118      	movs	r1, #24
 800936e:	468c      	mov	ip, r1
 8009370:	44bc      	add	ip, r7
 8009372:	4463      	add	r3, ip
 8009374:	801a      	strh	r2, [r3, #0]
      break;
 8009376:	e033      	b.n	80093e0 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009378:	f7fd fbfc 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 800937c:	0003      	movs	r3, r0
 800937e:	005a      	lsls	r2, r3, #1
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	085b      	lsrs	r3, r3, #1
 8009386:	18d2      	adds	r2, r2, r3
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	0019      	movs	r1, r3
 800938e:	0010      	movs	r0, r2
 8009390:	f7f6 fec2 	bl	8000118 <__udivsi3>
 8009394:	0003      	movs	r3, r0
 8009396:	001a      	movs	r2, r3
 8009398:	2310      	movs	r3, #16
 800939a:	2118      	movs	r1, #24
 800939c:	468c      	mov	ip, r1
 800939e:	44bc      	add	ip, r7
 80093a0:	4463      	add	r3, ip
 80093a2:	801a      	strh	r2, [r3, #0]
      break;
 80093a4:	e01c      	b.n	80093e0 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80093a6:	69fb      	ldr	r3, [r7, #28]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	085b      	lsrs	r3, r3, #1
 80093ac:	2280      	movs	r2, #128	; 0x80
 80093ae:	0252      	lsls	r2, r2, #9
 80093b0:	189a      	adds	r2, r3, r2
 80093b2:	69fb      	ldr	r3, [r7, #28]
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	0019      	movs	r1, r3
 80093b8:	0010      	movs	r0, r2
 80093ba:	f7f6 fead 	bl	8000118 <__udivsi3>
 80093be:	0003      	movs	r3, r0
 80093c0:	001a      	movs	r2, r3
 80093c2:	2310      	movs	r3, #16
 80093c4:	2118      	movs	r1, #24
 80093c6:	468c      	mov	ip, r1
 80093c8:	44bc      	add	ip, r7
 80093ca:	4463      	add	r3, ip
 80093cc:	801a      	strh	r2, [r3, #0]
      break;
 80093ce:	e007      	b.n	80093e0 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80093d0:	230f      	movs	r3, #15
 80093d2:	2218      	movs	r2, #24
 80093d4:	4694      	mov	ip, r2
 80093d6:	44bc      	add	ip, r7
 80093d8:	4463      	add	r3, ip
 80093da:	2201      	movs	r2, #1
 80093dc:	701a      	strb	r2, [r3, #0]
      break;
 80093de:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 80093e0:	230c      	movs	r3, #12
 80093e2:	2218      	movs	r2, #24
 80093e4:	4694      	mov	ip, r2
 80093e6:	44bc      	add	ip, r7
 80093e8:	4463      	add	r3, ip
 80093ea:	2210      	movs	r2, #16
 80093ec:	2118      	movs	r1, #24
 80093ee:	468c      	mov	ip, r1
 80093f0:	44bc      	add	ip, r7
 80093f2:	4462      	add	r2, ip
 80093f4:	8812      	ldrh	r2, [r2, #0]
 80093f6:	210f      	movs	r1, #15
 80093f8:	438a      	bics	r2, r1
 80093fa:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((uint16_t)(usartdiv & (uint16_t)0x000FU) >> (uint16_t)1U);
 80093fc:	2310      	movs	r3, #16
 80093fe:	2218      	movs	r2, #24
 8009400:	4694      	mov	ip, r2
 8009402:	44bc      	add	ip, r7
 8009404:	4463      	add	r3, ip
 8009406:	881b      	ldrh	r3, [r3, #0]
 8009408:	105b      	asrs	r3, r3, #1
 800940a:	b29b      	uxth	r3, r3
 800940c:	2207      	movs	r2, #7
 800940e:	4013      	ands	r3, r2
 8009410:	b299      	uxth	r1, r3
 8009412:	230c      	movs	r3, #12
 8009414:	2218      	movs	r2, #24
 8009416:	4694      	mov	ip, r2
 8009418:	44bc      	add	ip, r7
 800941a:	4463      	add	r3, ip
 800941c:	220c      	movs	r2, #12
 800941e:	2018      	movs	r0, #24
 8009420:	4684      	mov	ip, r0
 8009422:	44bc      	add	ip, r7
 8009424:	4462      	add	r2, ip
 8009426:	8812      	ldrh	r2, [r2, #0]
 8009428:	430a      	orrs	r2, r1
 800942a:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	220c      	movs	r2, #12
 8009432:	2118      	movs	r1, #24
 8009434:	468c      	mov	ip, r1
 8009436:	44bc      	add	ip, r7
 8009438:	4462      	add	r2, ip
 800943a:	8812      	ldrh	r2, [r2, #0]
 800943c:	60da      	str	r2, [r3, #12]
 800943e:	e086      	b.n	800954e <UART_SetConfig+0x66a>
  }
  else
  {
    switch (clocksource)
 8009440:	2313      	movs	r3, #19
 8009442:	2218      	movs	r2, #24
 8009444:	4694      	mov	ip, r2
 8009446:	44bc      	add	ip, r7
 8009448:	4463      	add	r3, ip
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	2b08      	cmp	r3, #8
 800944e:	d876      	bhi.n	800953e <UART_SetConfig+0x65a>
 8009450:	009a      	lsls	r2, r3, #2
 8009452:	4b48      	ldr	r3, [pc, #288]	; (8009574 <UART_SetConfig+0x690>)
 8009454:	18d3      	adds	r3, r2, r3
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	469f      	mov	pc, r3
    {
    case UART_CLOCKSOURCE_PCLK1:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	681c      	ldr	r4, [r3, #0]
 800945e:	f7fd fc11 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8009462:	0002      	movs	r2, r0
 8009464:	69fb      	ldr	r3, [r7, #28]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	085b      	lsrs	r3, r3, #1
 800946a:	18d2      	adds	r2, r2, r3
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	0019      	movs	r1, r3
 8009472:	0010      	movs	r0, r2
 8009474:	f7f6 fe50 	bl	8000118 <__udivsi3>
 8009478:	0003      	movs	r3, r0
 800947a:	b29b      	uxth	r3, r3
 800947c:	60e3      	str	r3, [r4, #12]
      break;
 800947e:	e066      	b.n	800954e <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_PCLK2:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009480:	69fb      	ldr	r3, [r7, #28]
 8009482:	681c      	ldr	r4, [r3, #0]
 8009484:	f7fd fc14 	bl	8006cb0 <HAL_RCC_GetPCLK2Freq>
 8009488:	0002      	movs	r2, r0
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	085b      	lsrs	r3, r3, #1
 8009490:	18d2      	adds	r2, r2, r3
 8009492:	69fb      	ldr	r3, [r7, #28]
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	0019      	movs	r1, r3
 8009498:	0010      	movs	r0, r2
 800949a:	f7f6 fe3d 	bl	8000118 <__udivsi3>
 800949e:	0003      	movs	r3, r0
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	60e3      	str	r3, [r4, #12]
      break;
 80094a4:	e053      	b.n	800954e <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094a6:	4b30      	ldr	r3, [pc, #192]	; (8009568 <UART_SetConfig+0x684>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	2210      	movs	r2, #16
 80094ac:	4013      	ands	r3, r2
 80094ae:	d010      	beq.n	80094d2 <UART_SetConfig+0x5ee>
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	681c      	ldr	r4, [r3, #0]
 80094b4:	69fb      	ldr	r3, [r7, #28]
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	085b      	lsrs	r3, r3, #1
 80094ba:	4a2f      	ldr	r2, [pc, #188]	; (8009578 <UART_SetConfig+0x694>)
 80094bc:	189a      	adds	r2, r3, r2
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	0019      	movs	r1, r3
 80094c4:	0010      	movs	r0, r2
 80094c6:	f7f6 fe27 	bl	8000118 <__udivsi3>
 80094ca:	0003      	movs	r3, r0
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	60e3      	str	r3, [r4, #12]
      }
      else
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
      }
      break;
 80094d0:	e03d      	b.n	800954e <UART_SetConfig+0x66a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80094d2:	69fb      	ldr	r3, [r7, #28]
 80094d4:	681c      	ldr	r4, [r3, #0]
 80094d6:	69fb      	ldr	r3, [r7, #28]
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	085b      	lsrs	r3, r3, #1
 80094dc:	4a27      	ldr	r2, [pc, #156]	; (800957c <UART_SetConfig+0x698>)
 80094de:	189a      	adds	r2, r3, r2
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	0019      	movs	r1, r3
 80094e6:	0010      	movs	r0, r2
 80094e8:	f7f6 fe16 	bl	8000118 <__udivsi3>
 80094ec:	0003      	movs	r3, r0
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	60e3      	str	r3, [r4, #12]
      break;
 80094f2:	e02c      	b.n	800954e <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_SYSCLK:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	681c      	ldr	r4, [r3, #0]
 80094f8:	f7fd fb3c 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 80094fc:	0002      	movs	r2, r0
 80094fe:	69fb      	ldr	r3, [r7, #28]
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	085b      	lsrs	r3, r3, #1
 8009504:	18d2      	adds	r2, r2, r3
 8009506:	69fb      	ldr	r3, [r7, #28]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	0019      	movs	r1, r3
 800950c:	0010      	movs	r0, r2
 800950e:	f7f6 fe03 	bl	8000118 <__udivsi3>
 8009512:	0003      	movs	r3, r0
 8009514:	b29b      	uxth	r3, r3
 8009516:	60e3      	str	r3, [r4, #12]
      break;
 8009518:	e019      	b.n	800954e <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_LSE:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800951a:	69fb      	ldr	r3, [r7, #28]
 800951c:	681c      	ldr	r4, [r3, #0]
 800951e:	69fb      	ldr	r3, [r7, #28]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	085b      	lsrs	r3, r3, #1
 8009524:	2280      	movs	r2, #128	; 0x80
 8009526:	0212      	lsls	r2, r2, #8
 8009528:	189a      	adds	r2, r3, r2
 800952a:	69fb      	ldr	r3, [r7, #28]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	0019      	movs	r1, r3
 8009530:	0010      	movs	r0, r2
 8009532:	f7f6 fdf1 	bl	8000118 <__udivsi3>
 8009536:	0003      	movs	r3, r0
 8009538:	b29b      	uxth	r3, r3
 800953a:	60e3      	str	r3, [r4, #12]
      break;
 800953c:	e007      	b.n	800954e <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800953e:	230f      	movs	r3, #15
 8009540:	2218      	movs	r2, #24
 8009542:	4694      	mov	ip, r2
 8009544:	44bc      	add	ip, r7
 8009546:	4463      	add	r3, ip
 8009548:	2201      	movs	r2, #1
 800954a:	701a      	strb	r2, [r3, #0]
      break;
 800954c:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 800954e:	230f      	movs	r3, #15
 8009550:	2218      	movs	r2, #24
 8009552:	4694      	mov	ip, r2
 8009554:	44bc      	add	ip, r7
 8009556:	4463      	add	r3, ip
 8009558:	781b      	ldrb	r3, [r3, #0]

}
 800955a:	0018      	movs	r0, r3
 800955c:	46bd      	mov	sp, r7
 800955e:	b00c      	add	sp, #48	; 0x30
 8009560:	bdb0      	pop	{r4, r5, r7, pc}
 8009562:	46c0      	nop			; (mov r8, r8)
 8009564:	0800d270 	.word	0x0800d270
 8009568:	40021000 	.word	0x40021000
 800956c:	007a1200 	.word	0x007a1200
 8009570:	01e84800 	.word	0x01e84800
 8009574:	0800d294 	.word	0x0800d294
 8009578:	003d0900 	.word	0x003d0900
 800957c:	00f42400 	.word	0x00f42400

08009580 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b082      	sub	sp, #8
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800958c:	2201      	movs	r2, #1
 800958e:	4013      	ands	r3, r2
 8009590:	d00a      	beq.n	80095a8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	6812      	ldr	r2, [r2, #0]
 800959a:	6852      	ldr	r2, [r2, #4]
 800959c:	4945      	ldr	r1, [pc, #276]	; (80096b4 <UART_AdvFeatureConfig+0x134>)
 800959e:	4011      	ands	r1, r2
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80095a4:	430a      	orrs	r2, r1
 80095a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ac:	2202      	movs	r2, #2
 80095ae:	4013      	ands	r3, r2
 80095b0:	d00a      	beq.n	80095c8 <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	6812      	ldr	r2, [r2, #0]
 80095ba:	6852      	ldr	r2, [r2, #4]
 80095bc:	493e      	ldr	r1, [pc, #248]	; (80096b8 <UART_AdvFeatureConfig+0x138>)
 80095be:	4011      	ands	r1, r2
 80095c0:	687a      	ldr	r2, [r7, #4]
 80095c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80095c4:	430a      	orrs	r2, r1
 80095c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095cc:	2204      	movs	r2, #4
 80095ce:	4013      	ands	r3, r2
 80095d0:	d00a      	beq.n	80095e8 <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	687a      	ldr	r2, [r7, #4]
 80095d8:	6812      	ldr	r2, [r2, #0]
 80095da:	6852      	ldr	r2, [r2, #4]
 80095dc:	4937      	ldr	r1, [pc, #220]	; (80096bc <UART_AdvFeatureConfig+0x13c>)
 80095de:	4011      	ands	r1, r2
 80095e0:	687a      	ldr	r2, [r7, #4]
 80095e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80095e4:	430a      	orrs	r2, r1
 80095e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ec:	2208      	movs	r2, #8
 80095ee:	4013      	ands	r3, r2
 80095f0:	d00a      	beq.n	8009608 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	687a      	ldr	r2, [r7, #4]
 80095f8:	6812      	ldr	r2, [r2, #0]
 80095fa:	6852      	ldr	r2, [r2, #4]
 80095fc:	4930      	ldr	r1, [pc, #192]	; (80096c0 <UART_AdvFeatureConfig+0x140>)
 80095fe:	4011      	ands	r1, r2
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009604:	430a      	orrs	r2, r1
 8009606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800960c:	2210      	movs	r2, #16
 800960e:	4013      	ands	r3, r2
 8009610:	d00a      	beq.n	8009628 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	6812      	ldr	r2, [r2, #0]
 800961a:	6892      	ldr	r2, [r2, #8]
 800961c:	4929      	ldr	r1, [pc, #164]	; (80096c4 <UART_AdvFeatureConfig+0x144>)
 800961e:	4011      	ands	r1, r2
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009624:	430a      	orrs	r2, r1
 8009626:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962c:	2220      	movs	r2, #32
 800962e:	4013      	ands	r3, r2
 8009630:	d00a      	beq.n	8009648 <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	6812      	ldr	r2, [r2, #0]
 800963a:	6892      	ldr	r2, [r2, #8]
 800963c:	4922      	ldr	r1, [pc, #136]	; (80096c8 <UART_AdvFeatureConfig+0x148>)
 800963e:	4011      	ands	r1, r2
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009644:	430a      	orrs	r2, r1
 8009646:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800964c:	2240      	movs	r2, #64	; 0x40
 800964e:	4013      	ands	r3, r2
 8009650:	d01b      	beq.n	800968a <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	687a      	ldr	r2, [r7, #4]
 8009658:	6812      	ldr	r2, [r2, #0]
 800965a:	6852      	ldr	r2, [r2, #4]
 800965c:	491b      	ldr	r1, [pc, #108]	; (80096cc <UART_AdvFeatureConfig+0x14c>)
 800965e:	4011      	ands	r1, r2
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009664:	430a      	orrs	r2, r1
 8009666:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800966c:	2380      	movs	r3, #128	; 0x80
 800966e:	035b      	lsls	r3, r3, #13
 8009670:	429a      	cmp	r2, r3
 8009672:	d10a      	bne.n	800968a <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	6812      	ldr	r2, [r2, #0]
 800967c:	6852      	ldr	r2, [r2, #4]
 800967e:	4914      	ldr	r1, [pc, #80]	; (80096d0 <UART_AdvFeatureConfig+0x150>)
 8009680:	4011      	ands	r1, r2
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009686:	430a      	orrs	r2, r1
 8009688:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800968e:	2280      	movs	r2, #128	; 0x80
 8009690:	4013      	ands	r3, r2
 8009692:	d00a      	beq.n	80096aa <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	6812      	ldr	r2, [r2, #0]
 800969c:	6852      	ldr	r2, [r2, #4]
 800969e:	490d      	ldr	r1, [pc, #52]	; (80096d4 <UART_AdvFeatureConfig+0x154>)
 80096a0:	4011      	ands	r1, r2
 80096a2:	687a      	ldr	r2, [r7, #4]
 80096a4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80096a6:	430a      	orrs	r2, r1
 80096a8:	605a      	str	r2, [r3, #4]
  }
}
 80096aa:	46c0      	nop			; (mov r8, r8)
 80096ac:	46bd      	mov	sp, r7
 80096ae:	b002      	add	sp, #8
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	46c0      	nop			; (mov r8, r8)
 80096b4:	fffdffff 	.word	0xfffdffff
 80096b8:	fffeffff 	.word	0xfffeffff
 80096bc:	fffbffff 	.word	0xfffbffff
 80096c0:	ffff7fff 	.word	0xffff7fff
 80096c4:	ffffefff 	.word	0xffffefff
 80096c8:	ffffdfff 	.word	0xffffdfff
 80096cc:	ffefffff 	.word	0xffefffff
 80096d0:	ff9fffff 	.word	0xff9fffff
 80096d4:	fff7ffff 	.word	0xfff7ffff

080096d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b086      	sub	sp, #24
 80096dc:	af02      	add	r7, sp, #8
 80096de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80096e0:	2300      	movs	r3, #0
 80096e2:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80096ea:	f7fb fa93 	bl	8004c14 <HAL_GetTick>
 80096ee:	0003      	movs	r3, r0
 80096f0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	2208      	movs	r2, #8
 80096fa:	4013      	ands	r3, r2
 80096fc:	2b08      	cmp	r3, #8
 80096fe:	d10d      	bne.n	800971c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	2380      	movs	r3, #128	; 0x80
 8009704:	0399      	lsls	r1, r3, #14
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	4b17      	ldr	r3, [pc, #92]	; (8009768 <UART_CheckIdleState+0x90>)
 800970a:	9300      	str	r3, [sp, #0]
 800970c:	0013      	movs	r3, r2
 800970e:	2200      	movs	r2, #0
 8009710:	f000 f82c 	bl	800976c <UART_WaitOnFlagUntilTimeout>
 8009714:	1e03      	subs	r3, r0, #0
 8009716:	d001      	beq.n	800971c <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009718:	2303      	movs	r3, #3
 800971a:	e021      	b.n	8009760 <UART_CheckIdleState+0x88>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2204      	movs	r2, #4
 8009724:	4013      	ands	r3, r2
 8009726:	2b04      	cmp	r3, #4
 8009728:	d10d      	bne.n	8009746 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800972a:	68fa      	ldr	r2, [r7, #12]
 800972c:	2380      	movs	r3, #128	; 0x80
 800972e:	03d9      	lsls	r1, r3, #15
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	4b0d      	ldr	r3, [pc, #52]	; (8009768 <UART_CheckIdleState+0x90>)
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	0013      	movs	r3, r2
 8009738:	2200      	movs	r2, #0
 800973a:	f000 f817 	bl	800976c <UART_WaitOnFlagUntilTimeout>
 800973e:	1e03      	subs	r3, r0, #0
 8009740:	d001      	beq.n	8009746 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009742:	2303      	movs	r3, #3
 8009744:	e00c      	b.n	8009760 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2269      	movs	r2, #105	; 0x69
 800974a:	2120      	movs	r1, #32
 800974c:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	226a      	movs	r2, #106	; 0x6a
 8009752:	2120      	movs	r1, #32
 8009754:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2268      	movs	r2, #104	; 0x68
 800975a:	2100      	movs	r1, #0
 800975c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800975e:	2300      	movs	r3, #0
}
 8009760:	0018      	movs	r0, r3
 8009762:	46bd      	mov	sp, r7
 8009764:	b004      	add	sp, #16
 8009766:	bd80      	pop	{r7, pc}
 8009768:	01ffffff 	.word	0x01ffffff

0800976c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	603b      	str	r3, [r7, #0]
 8009778:	1dfb      	adds	r3, r7, #7
 800977a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800977c:	e02b      	b.n	80097d6 <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	3301      	adds	r3, #1
 8009782:	d028      	beq.n	80097d6 <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8009784:	69bb      	ldr	r3, [r7, #24]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d007      	beq.n	800979a <UART_WaitOnFlagUntilTimeout+0x2e>
 800978a:	f7fb fa43 	bl	8004c14 <HAL_GetTick>
 800978e:	0002      	movs	r2, r0
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	1ad2      	subs	r2, r2, r3
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	429a      	cmp	r2, r3
 8009798:	d91d      	bls.n	80097d6 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	6812      	ldr	r2, [r2, #0]
 80097a2:	6812      	ldr	r2, [r2, #0]
 80097a4:	4916      	ldr	r1, [pc, #88]	; (8009800 <UART_WaitOnFlagUntilTimeout+0x94>)
 80097a6:	400a      	ands	r2, r1
 80097a8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	68fa      	ldr	r2, [r7, #12]
 80097b0:	6812      	ldr	r2, [r2, #0]
 80097b2:	6892      	ldr	r2, [r2, #8]
 80097b4:	2101      	movs	r1, #1
 80097b6:	438a      	bics	r2, r1
 80097b8:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2269      	movs	r2, #105	; 0x69
 80097be:	2120      	movs	r1, #32
 80097c0:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	226a      	movs	r2, #106	; 0x6a
 80097c6:	2120      	movs	r1, #32
 80097c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2268      	movs	r2, #104	; 0x68
 80097ce:	2100      	movs	r1, #0
 80097d0:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80097d2:	2303      	movs	r3, #3
 80097d4:	e00f      	b.n	80097f6 <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	69db      	ldr	r3, [r3, #28]
 80097dc:	68ba      	ldr	r2, [r7, #8]
 80097de:	401a      	ands	r2, r3
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	1ad3      	subs	r3, r2, r3
 80097e4:	425a      	negs	r2, r3
 80097e6:	4153      	adcs	r3, r2
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	001a      	movs	r2, r3
 80097ec:	1dfb      	adds	r3, r7, #7
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d0c4      	beq.n	800977e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80097f4:	2300      	movs	r3, #0
}
 80097f6:	0018      	movs	r0, r3
 80097f8:	46bd      	mov	sp, r7
 80097fa:	b004      	add	sp, #16
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	46c0      	nop			; (mov r8, r8)
 8009800:	fffffe5f 	.word	0xfffffe5f

08009804 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	6812      	ldr	r2, [r2, #0]
 8009814:	6812      	ldr	r2, [r2, #0]
 8009816:	21c0      	movs	r1, #192	; 0xc0
 8009818:	438a      	bics	r2, r1
 800981a:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2269      	movs	r2, #105	; 0x69
 8009820:	2120      	movs	r1, #32
 8009822:	5499      	strb	r1, [r3, r2]
}
 8009824:	46c0      	nop			; (mov r8, r8)
 8009826:	46bd      	mov	sp, r7
 8009828:	b002      	add	sp, #8
 800982a:	bd80      	pop	{r7, pc}

0800982c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	687a      	ldr	r2, [r7, #4]
 800983a:	6812      	ldr	r2, [r2, #0]
 800983c:	6812      	ldr	r2, [r2, #0]
 800983e:	4909      	ldr	r1, [pc, #36]	; (8009864 <UART_EndRxTransfer+0x38>)
 8009840:	400a      	ands	r2, r1
 8009842:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	6812      	ldr	r2, [r2, #0]
 800984c:	6892      	ldr	r2, [r2, #8]
 800984e:	2101      	movs	r1, #1
 8009850:	438a      	bics	r2, r1
 8009852:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	226a      	movs	r2, #106	; 0x6a
 8009858:	2120      	movs	r1, #32
 800985a:	5499      	strb	r1, [r3, r2]
}
 800985c:	46c0      	nop			; (mov r8, r8)
 800985e:	46bd      	mov	sp, r7
 8009860:	b002      	add	sp, #8
 8009862:	bd80      	pop	{r7, pc}
 8009864:	fffffedf 	.word	0xfffffedf

08009868 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b084      	sub	sp, #16
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009874:	60fb      	str	r3, [r7, #12]
  
  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2220      	movs	r2, #32
 800987e:	4013      	ands	r3, r2
 8009880:	d114      	bne.n	80098ac <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2252      	movs	r2, #82	; 0x52
 8009886:	2100      	movs	r1, #0
 8009888:	5299      	strh	r1, [r3, r2]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	6812      	ldr	r2, [r2, #0]
 8009892:	6892      	ldr	r2, [r2, #8]
 8009894:	2180      	movs	r1, #128	; 0x80
 8009896:	438a      	bics	r2, r1
 8009898:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	68fa      	ldr	r2, [r7, #12]
 80098a0:	6812      	ldr	r2, [r2, #0]
 80098a2:	6812      	ldr	r2, [r2, #0]
 80098a4:	2140      	movs	r1, #64	; 0x40
 80098a6:	430a      	orrs	r2, r1
 80098a8:	601a      	str	r2, [r3, #0]
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }

}
 80098aa:	e003      	b.n	80098b4 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	0018      	movs	r0, r3
 80098b0:	f002 fc22 	bl	800c0f8 <HAL_UART_TxCpltCallback>
}
 80098b4:	46c0      	nop			; (mov r8, r8)
 80098b6:	46bd      	mov	sp, r7
 80098b8:	b004      	add	sp, #16
 80098ba:	bd80      	pop	{r7, pc}

080098bc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098c8:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	0018      	movs	r0, r3
 80098ce:	f7ff faf1 	bl	8008eb4 <HAL_UART_TxHalfCpltCallback>
}
 80098d2:	46c0      	nop			; (mov r8, r8)
 80098d4:	46bd      	mov	sp, r7
 80098d6:	b004      	add	sp, #16
 80098d8:	bd80      	pop	{r7, pc}
	...

080098dc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098e8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2220      	movs	r2, #32
 80098f2:	4013      	ands	r3, r2
 80098f4:	d11f      	bne.n	8009936 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	225a      	movs	r2, #90	; 0x5a
 80098fa:	2100      	movs	r1, #0
 80098fc:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	68fa      	ldr	r2, [r7, #12]
 8009904:	6812      	ldr	r2, [r2, #0]
 8009906:	6812      	ldr	r2, [r2, #0]
 8009908:	490f      	ldr	r1, [pc, #60]	; (8009948 <UART_DMAReceiveCplt+0x6c>)
 800990a:	400a      	ands	r2, r1
 800990c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	6812      	ldr	r2, [r2, #0]
 8009916:	6892      	ldr	r2, [r2, #8]
 8009918:	2101      	movs	r1, #1
 800991a:	438a      	bics	r2, r1
 800991c:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	68fa      	ldr	r2, [r7, #12]
 8009924:	6812      	ldr	r2, [r2, #0]
 8009926:	6892      	ldr	r2, [r2, #8]
 8009928:	2140      	movs	r1, #64	; 0x40
 800992a:	438a      	bics	r2, r1
 800992c:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	226a      	movs	r2, #106	; 0x6a
 8009932:	2120      	movs	r1, #32
 8009934:	5499      	strb	r1, [r3, r2]
  }

  HAL_UART_RxCpltCallback(huart);
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	0018      	movs	r0, r3
 800993a:	f002 fbfb 	bl	800c134 <HAL_UART_RxCpltCallback>
}
 800993e:	46c0      	nop			; (mov r8, r8)
 8009940:	46bd      	mov	sp, r7
 8009942:	b004      	add	sp, #16
 8009944:	bd80      	pop	{r7, pc}
 8009946:	46c0      	nop			; (mov r8, r8)
 8009948:	fffffeff 	.word	0xfffffeff

0800994c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b084      	sub	sp, #16
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009958:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	0018      	movs	r0, r3
 800995e:	f7ff fab1 	bl	8008ec4 <HAL_UART_RxHalfCpltCallback>
}
 8009962:	46c0      	nop			; (mov r8, r8)
 8009964:	46bd      	mov	sp, r7
 8009966:	b004      	add	sp, #16
 8009968:	bd80      	pop	{r7, pc}

0800996a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800996a:	b580      	push	{r7, lr}
 800996c:	b084      	sub	sp, #16
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009976:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2269      	movs	r2, #105	; 0x69
 800997c:	5c9b      	ldrb	r3, [r3, r2]
 800997e:	b2db      	uxtb	r3, r3
 8009980:	2b21      	cmp	r3, #33	; 0x21
 8009982:	d10d      	bne.n	80099a0 <UART_DMAError+0x36>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	689b      	ldr	r3, [r3, #8]
 800998a:	2280      	movs	r2, #128	; 0x80
 800998c:	4013      	ands	r3, r2
 800998e:	d007      	beq.n	80099a0 <UART_DMAError+0x36>
  {
    huart->TxXferCount = 0;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2252      	movs	r2, #82	; 0x52
 8009994:	2100      	movs	r1, #0
 8009996:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	0018      	movs	r0, r3
 800999c:	f7ff ff32 	bl	8009804 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	226a      	movs	r2, #106	; 0x6a
 80099a4:	5c9b      	ldrb	r3, [r3, r2]
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	2b22      	cmp	r3, #34	; 0x22
 80099aa:	d10d      	bne.n	80099c8 <UART_DMAError+0x5e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	2240      	movs	r2, #64	; 0x40
 80099b4:	4013      	ands	r3, r2
 80099b6:	d007      	beq.n	80099c8 <UART_DMAError+0x5e>
  {
    huart->RxXferCount = 0;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	225a      	movs	r2, #90	; 0x5a
 80099bc:	2100      	movs	r1, #0
 80099be:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	0018      	movs	r0, r3
 80099c4:	f7ff ff32 	bl	800982c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099cc:	2210      	movs	r2, #16
 80099ce:	431a      	orrs	r2, r3
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	0018      	movs	r0, r3
 80099d8:	f7ff fa7c 	bl	8008ed4 <HAL_UART_ErrorCallback>
}
 80099dc:	46c0      	nop			; (mov r8, r8)
 80099de:	46bd      	mov	sp, r7
 80099e0:	b004      	add	sp, #16
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b084      	sub	sp, #16
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	225a      	movs	r2, #90	; 0x5a
 80099f6:	2100      	movs	r1, #0
 80099f8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2252      	movs	r2, #82	; 0x52
 80099fe:	2100      	movs	r1, #0
 8009a00:	5299      	strh	r1, [r3, r2]

  HAL_UART_ErrorCallback(huart);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	0018      	movs	r0, r3
 8009a06:	f7ff fa65 	bl	8008ed4 <HAL_UART_ErrorCallback>
}
 8009a0a:	46c0      	nop			; (mov r8, r8)
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	b004      	add	sp, #16
 8009a10:	bd80      	pop	{r7, pc}

08009a12 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009a12:	b580      	push	{r7, lr}
 8009a14:	b084      	sub	sp, #16
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2269      	movs	r2, #105	; 0x69
 8009a1e:	5c9b      	ldrb	r3, [r3, r2]
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	2b21      	cmp	r3, #33	; 0x21
 8009a24:	d145      	bne.n	8009ab2 <UART_Transmit_IT+0xa0>
  {
    if(huart->TxXferCount == 0U)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2252      	movs	r2, #82	; 0x52
 8009a2a:	5a9b      	ldrh	r3, [r3, r2]
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d111      	bne.n	8009a56 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	6812      	ldr	r2, [r2, #0]
 8009a3a:	6812      	ldr	r2, [r2, #0]
 8009a3c:	2180      	movs	r1, #128	; 0x80
 8009a3e:	438a      	bics	r2, r1
 8009a40:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	6812      	ldr	r2, [r2, #0]
 8009a4a:	6812      	ldr	r2, [r2, #0]
 8009a4c:	2140      	movs	r1, #64	; 0x40
 8009a4e:	430a      	orrs	r2, r1
 8009a50:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	e02e      	b.n	8009ab4 <UART_Transmit_IT+0xa2>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	689a      	ldr	r2, [r3, #8]
 8009a5a:	2380      	movs	r3, #128	; 0x80
 8009a5c:	015b      	lsls	r3, r3, #5
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d113      	bne.n	8009a8a <UART_Transmit_IT+0x78>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	691b      	ldr	r3, [r3, #16]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d10f      	bne.n	8009a8a <UART_Transmit_IT+0x78>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a6e:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	68fa      	ldr	r2, [r7, #12]
 8009a76:	8812      	ldrh	r2, [r2, #0]
 8009a78:	05d2      	lsls	r2, r2, #23
 8009a7a:	0dd2      	lsrs	r2, r2, #23
 8009a7c:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a82:	1c9a      	adds	r2, r3, #2
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	64da      	str	r2, [r3, #76]	; 0x4c
 8009a88:	e008      	b.n	8009a9c <UART_Transmit_IT+0x8a>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009a92:	1c50      	adds	r0, r2, #1
 8009a94:	6879      	ldr	r1, [r7, #4]
 8009a96:	64c8      	str	r0, [r1, #76]	; 0x4c
 8009a98:	7812      	ldrb	r2, [r2, #0]
 8009a9a:	629a      	str	r2, [r3, #40]	; 0x28
      }
      huart->TxXferCount--;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2252      	movs	r2, #82	; 0x52
 8009aa0:	5a9b      	ldrh	r3, [r3, r2]
 8009aa2:	b29b      	uxth	r3, r3
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	b299      	uxth	r1, r3
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2252      	movs	r2, #82	; 0x52
 8009aac:	5299      	strh	r1, [r3, r2]

      return HAL_OK;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	e000      	b.n	8009ab4 <UART_Transmit_IT+0xa2>
    }
  }
  else
  {
    return HAL_BUSY;
 8009ab2:	2302      	movs	r3, #2
  }
}
 8009ab4:	0018      	movs	r0, r3
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	b004      	add	sp, #16
 8009aba:	bd80      	pop	{r7, pc}

08009abc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b082      	sub	sp, #8
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	6812      	ldr	r2, [r2, #0]
 8009acc:	6812      	ldr	r2, [r2, #0]
 8009ace:	2140      	movs	r1, #64	; 0x40
 8009ad0:	438a      	bics	r2, r1
 8009ad2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2269      	movs	r2, #105	; 0x69
 8009ad8:	2120      	movs	r1, #32
 8009ada:	5499      	strb	r1, [r3, r2]

  HAL_UART_TxCpltCallback(huart);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	0018      	movs	r0, r3
 8009ae0:	f002 fb0a 	bl	800c0f8 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	b002      	add	sp, #8
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 8009af8:	230e      	movs	r3, #14
 8009afa:	18fb      	adds	r3, r7, r3
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	215c      	movs	r1, #92	; 0x5c
 8009b00:	5a52      	ldrh	r2, [r2, r1]
 8009b02:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	226a      	movs	r2, #106	; 0x6a
 8009b08:	5c9b      	ldrb	r3, [r3, r2]
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	2b22      	cmp	r3, #34	; 0x22
 8009b0e:	d15a      	bne.n	8009bc6 <UART_Receive_IT+0xd6>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b16:	230c      	movs	r3, #12
 8009b18:	18fb      	adds	r3, r7, r3
 8009b1a:	801a      	strh	r2, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	689a      	ldr	r2, [r3, #8]
 8009b20:	2380      	movs	r3, #128	; 0x80
 8009b22:	015b      	lsls	r3, r3, #5
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d116      	bne.n	8009b56 <UART_Receive_IT+0x66>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	691b      	ldr	r3, [r3, #16]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d112      	bne.n	8009b56 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b34:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 8009b36:	230c      	movs	r3, #12
 8009b38:	18fb      	adds	r3, r7, r3
 8009b3a:	220e      	movs	r2, #14
 8009b3c:	18ba      	adds	r2, r7, r2
 8009b3e:	881b      	ldrh	r3, [r3, #0]
 8009b40:	8812      	ldrh	r2, [r2, #0]
 8009b42:	4013      	ands	r3, r2
 8009b44:	b29a      	uxth	r2, r3
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b4e:	1c9a      	adds	r2, r3, #2
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	655a      	str	r2, [r3, #84]	; 0x54
 8009b54:	e00f      	b.n	8009b76 <UART_Receive_IT+0x86>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b5a:	1c59      	adds	r1, r3, #1
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	6551      	str	r1, [r2, #84]	; 0x54
 8009b60:	220c      	movs	r2, #12
 8009b62:	18ba      	adds	r2, r7, r2
 8009b64:	8812      	ldrh	r2, [r2, #0]
 8009b66:	b2d2      	uxtb	r2, r2
 8009b68:	210e      	movs	r1, #14
 8009b6a:	1879      	adds	r1, r7, r1
 8009b6c:	8809      	ldrh	r1, [r1, #0]
 8009b6e:	b2c9      	uxtb	r1, r1
 8009b70:	400a      	ands	r2, r1
 8009b72:	b2d2      	uxtb	r2, r2
 8009b74:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	225a      	movs	r2, #90	; 0x5a
 8009b7a:	5a9b      	ldrh	r3, [r3, r2]
 8009b7c:	b29b      	uxth	r3, r3
 8009b7e:	3b01      	subs	r3, #1
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	687a      	ldr	r2, [r7, #4]
 8009b84:	215a      	movs	r1, #90	; 0x5a
 8009b86:	1c18      	adds	r0, r3, #0
 8009b88:	5250      	strh	r0, [r2, r1]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d119      	bne.n	8009bc2 <UART_Receive_IT+0xd2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	687a      	ldr	r2, [r7, #4]
 8009b94:	6812      	ldr	r2, [r2, #0]
 8009b96:	6812      	ldr	r2, [r2, #0]
 8009b98:	4911      	ldr	r1, [pc, #68]	; (8009be0 <UART_Receive_IT+0xf0>)
 8009b9a:	400a      	ands	r2, r1
 8009b9c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	687a      	ldr	r2, [r7, #4]
 8009ba4:	6812      	ldr	r2, [r2, #0]
 8009ba6:	6892      	ldr	r2, [r2, #8]
 8009ba8:	2101      	movs	r1, #1
 8009baa:	438a      	bics	r2, r1
 8009bac:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	226a      	movs	r2, #106	; 0x6a
 8009bb2:	2120      	movs	r1, #32
 8009bb4:	5499      	strb	r1, [r3, r2]

      HAL_UART_RxCpltCallback(huart);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	0018      	movs	r0, r3
 8009bba:	f002 fabb 	bl	800c134 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	e00a      	b.n	8009bd8 <UART_Receive_IT+0xe8>
    }

    return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	e008      	b.n	8009bd8 <UART_Receive_IT+0xe8>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	687a      	ldr	r2, [r7, #4]
 8009bcc:	6812      	ldr	r2, [r2, #0]
 8009bce:	6992      	ldr	r2, [r2, #24]
 8009bd0:	2108      	movs	r1, #8
 8009bd2:	430a      	orrs	r2, r1
 8009bd4:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8009bd6:	2302      	movs	r3, #2
  }
}
 8009bd8:	0018      	movs	r0, r3
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	b004      	add	sp, #16
 8009bde:	bd80      	pop	{r7, pc}
 8009be0:	fffffedf 	.word	0xfffffedf

08009be4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart: UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009bec:	46c0      	nop			; (mov r8, r8)
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	b002      	add	sp, #8
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <lora_Init>:
}
/**
 *  lora Init
 */
void lora_Init (LoRaMainCallback_t *callbacks, LoRaParam_t* LoRaParam )
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b086      	sub	sp, #24
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	6039      	str	r1, [r7, #0]
  /* init the DeviceState*/
  DeviceState= DEVICE_STATE_INIT;
 8009bfe:	4b3a      	ldr	r3, [pc, #232]	; (8009ce8 <lora_Init+0xf4>)
 8009c00:	2200      	movs	r2, #0
 8009c02:	701a      	strb	r2, [r3, #0]
  
  /* init the Tx Duty Cycle*/
  LoRaParamInit = LoRaParam;
 8009c04:	4b39      	ldr	r3, [pc, #228]	; (8009cec <lora_Init+0xf8>)
 8009c06:	683a      	ldr	r2, [r7, #0]
 8009c08:	601a      	str	r2, [r3, #0]
  
  /* init the main call backs*/
  LoRaMainCallbacks = callbacks;
 8009c0a:	4b39      	ldr	r3, [pc, #228]	; (8009cf0 <lora_Init+0xfc>)
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	601a      	str	r2, [r3, #0]
  
#if (STATIC_DEVICE_EUI != 1)
  LoRaMainCallbacks->BoardGetUniqueId( DevEui );  
 8009c10:	4b37      	ldr	r3, [pc, #220]	; (8009cf0 <lora_Init+0xfc>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	4a37      	ldr	r2, [pc, #220]	; (8009cf4 <lora_Init+0x100>)
 8009c18:	0010      	movs	r0, r2
 8009c1a:	4798      	blx	r3
#endif
  
#if( OVER_THE_AIR_ACTIVATION != 0 )

  PRINTF("OTAA\n\r");
 8009c1c:	4b36      	ldr	r3, [pc, #216]	; (8009cf8 <lora_Init+0x104>)
 8009c1e:	0018      	movs	r0, r3
 8009c20:	f002 fad6 	bl	800c1d0 <vcom_Send>
  PRINTF("DevEui= %02X", DevEui[0]) ;for(int i=1; i<8 ; i++) {PRINTF("-%02X", DevEui[i]); }; PRINTF("\n\r");
 8009c24:	4b33      	ldr	r3, [pc, #204]	; (8009cf4 <lora_Init+0x100>)
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	001a      	movs	r2, r3
 8009c2a:	4b34      	ldr	r3, [pc, #208]	; (8009cfc <lora_Init+0x108>)
 8009c2c:	0011      	movs	r1, r2
 8009c2e:	0018      	movs	r0, r3
 8009c30:	f002 face 	bl	800c1d0 <vcom_Send>
 8009c34:	2301      	movs	r3, #1
 8009c36:	617b      	str	r3, [r7, #20]
 8009c38:	e00c      	b.n	8009c54 <lora_Init+0x60>
 8009c3a:	4a2e      	ldr	r2, [pc, #184]	; (8009cf4 <lora_Init+0x100>)
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	18d3      	adds	r3, r2, r3
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	001a      	movs	r2, r3
 8009c44:	4b2e      	ldr	r3, [pc, #184]	; (8009d00 <lora_Init+0x10c>)
 8009c46:	0011      	movs	r1, r2
 8009c48:	0018      	movs	r0, r3
 8009c4a:	f002 fac1 	bl	800c1d0 <vcom_Send>
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	3301      	adds	r3, #1
 8009c52:	617b      	str	r3, [r7, #20]
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	2b07      	cmp	r3, #7
 8009c58:	ddef      	ble.n	8009c3a <lora_Init+0x46>
 8009c5a:	4b2a      	ldr	r3, [pc, #168]	; (8009d04 <lora_Init+0x110>)
 8009c5c:	0018      	movs	r0, r3
 8009c5e:	f002 fab7 	bl	800c1d0 <vcom_Send>
  PRINTF("AppEui= %02X", AppEui[0]) ;for(int i=1; i<8 ; i++) {PRINTF("-%02X", AppEui[i]); }; PRINTF("\n\r");
 8009c62:	4b29      	ldr	r3, [pc, #164]	; (8009d08 <lora_Init+0x114>)
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	001a      	movs	r2, r3
 8009c68:	4b28      	ldr	r3, [pc, #160]	; (8009d0c <lora_Init+0x118>)
 8009c6a:	0011      	movs	r1, r2
 8009c6c:	0018      	movs	r0, r3
 8009c6e:	f002 faaf 	bl	800c1d0 <vcom_Send>
 8009c72:	2301      	movs	r3, #1
 8009c74:	613b      	str	r3, [r7, #16]
 8009c76:	e00c      	b.n	8009c92 <lora_Init+0x9e>
 8009c78:	4a23      	ldr	r2, [pc, #140]	; (8009d08 <lora_Init+0x114>)
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	18d3      	adds	r3, r2, r3
 8009c7e:	781b      	ldrb	r3, [r3, #0]
 8009c80:	001a      	movs	r2, r3
 8009c82:	4b1f      	ldr	r3, [pc, #124]	; (8009d00 <lora_Init+0x10c>)
 8009c84:	0011      	movs	r1, r2
 8009c86:	0018      	movs	r0, r3
 8009c88:	f002 faa2 	bl	800c1d0 <vcom_Send>
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	613b      	str	r3, [r7, #16]
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	2b07      	cmp	r3, #7
 8009c96:	ddef      	ble.n	8009c78 <lora_Init+0x84>
 8009c98:	4b1a      	ldr	r3, [pc, #104]	; (8009d04 <lora_Init+0x110>)
 8009c9a:	0018      	movs	r0, r3
 8009c9c:	f002 fa98 	bl	800c1d0 <vcom_Send>
  PRINTF("AppKey= %02X", AppKey[0]) ;for(int i=1; i<16; i++) {PRINTF(" %02X", AppKey[i]); }; PRINTF("\n\n\r");
 8009ca0:	4b1b      	ldr	r3, [pc, #108]	; (8009d10 <lora_Init+0x11c>)
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	001a      	movs	r2, r3
 8009ca6:	4b1b      	ldr	r3, [pc, #108]	; (8009d14 <lora_Init+0x120>)
 8009ca8:	0011      	movs	r1, r2
 8009caa:	0018      	movs	r0, r3
 8009cac:	f002 fa90 	bl	800c1d0 <vcom_Send>
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	60fb      	str	r3, [r7, #12]
 8009cb4:	e00c      	b.n	8009cd0 <lora_Init+0xdc>
 8009cb6:	4a16      	ldr	r2, [pc, #88]	; (8009d10 <lora_Init+0x11c>)
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	18d3      	adds	r3, r2, r3
 8009cbc:	781b      	ldrb	r3, [r3, #0]
 8009cbe:	001a      	movs	r2, r3
 8009cc0:	4b15      	ldr	r3, [pc, #84]	; (8009d18 <lora_Init+0x124>)
 8009cc2:	0011      	movs	r1, r2
 8009cc4:	0018      	movs	r0, r3
 8009cc6:	f002 fa83 	bl	800c1d0 <vcom_Send>
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	3301      	adds	r3, #1
 8009cce:	60fb      	str	r3, [r7, #12]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2b0f      	cmp	r3, #15
 8009cd4:	ddef      	ble.n	8009cb6 <lora_Init+0xc2>
 8009cd6:	4b11      	ldr	r3, [pc, #68]	; (8009d1c <lora_Init+0x128>)
 8009cd8:	0018      	movs	r0, r3
 8009cda:	f002 fa79 	bl	800c1d0 <vcom_Send>
  PRINTF("DevAdd=  %08X\n\r", DevAddr) ;
  PRINTF("NwkSKey= %02X", NwkSKey[0]) ;for(int i=1; i<16 ; i++) {PRINTF(" %02X", NwkSKey[i]); }; PRINTF("\n\r");
  PRINTF("AppSKey= %02X", AppSKey[0]) ;for(int i=1; i<16 ; i++) {PRINTF(" %02X", AppSKey[i]); }; PRINTF("\n\r");
#endif

}
 8009cde:	46c0      	nop			; (mov r8, r8)
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	b006      	add	sp, #24
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	46c0      	nop			; (mov r8, r8)
 8009ce8:	20000214 	.word	0x20000214
 8009cec:	20000210 	.word	0x20000210
 8009cf0:	20000218 	.word	0x20000218
 8009cf4:	20000028 	.word	0x20000028
 8009cf8:	0800cfd8 	.word	0x0800cfd8
 8009cfc:	0800cfe0 	.word	0x0800cfe0
 8009d00:	0800cff0 	.word	0x0800cff0
 8009d04:	0800cff8 	.word	0x0800cff8
 8009d08:	20000030 	.word	0x20000030
 8009d0c:	0800cffc 	.word	0x0800cffc
 8009d10:	20000038 	.word	0x20000038
 8009d14:	0800d00c 	.word	0x0800d00c
 8009d18:	0800d01c 	.word	0x0800d01c
 8009d1c:	0800d024 	.word	0x0800d024

08009d20 <DelayMs>:
/* Includes ------------------------------------------------------------------*/
#include "hw.h"
#include "timeServer.h"

void DelayMs( uint32_t ms )
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b082      	sub	sp, #8
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  HW_RTC_DelayMs( ms );
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	0018      	movs	r0, r3
 8009d2c:	f000 ff1a 	bl	800ab64 <HW_RTC_DelayMs>

}
 8009d30:	46c0      	nop			; (mov r8, r8)
 8009d32:	46bd      	mov	sp, r7
 8009d34:	b002      	add	sp, #8
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <LowPower_Disable>:
 * \brief API to set flag allowing power mode
 *
 * \param [IN] enum e_LOW_POWER_State_Id_t  
 */
void LowPower_Disable( e_LOW_POWER_State_Id_t state )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b086      	sub	sp, #24
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	0002      	movs	r2, r0
 8009d40:	1dfb      	adds	r3, r7, #7
 8009d42:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009d44:	f3ef 8310 	mrs	r3, PRIMASK
 8009d48:	60fb      	str	r3, [r7, #12]
  return(result);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
  BACKUP_PRIMASK();
 8009d4c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009d4e:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  LowPower_State |= state;
 8009d50:	1dfb      	adds	r3, r7, #7
 8009d52:	781a      	ldrb	r2, [r3, #0]
 8009d54:	4b06      	ldr	r3, [pc, #24]	; (8009d70 <LowPower_Disable+0x38>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	431a      	orrs	r2, r3
 8009d5a:	4b05      	ldr	r3, [pc, #20]	; (8009d70 <LowPower_Disable+0x38>)
 8009d5c:	601a      	str	r2, [r3, #0]
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	613b      	str	r3, [r7, #16]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	f383 8810 	msr	PRIMASK, r3

  RESTORE_PRIMASK( );
}
 8009d68:	46c0      	nop			; (mov r8, r8)
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	b006      	add	sp, #24
 8009d6e:	bd80      	pop	{r7, pc}
 8009d70:	2000021c 	.word	0x2000021c

08009d74 <LowPower_Enable>:
 * \brief API to reset flag allowing power mode
 *
 * \param [IN] enum e_LOW_POWER_State_Id_t 
 */
void LowPower_Enable( e_LOW_POWER_State_Id_t state )
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b086      	sub	sp, #24
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	0002      	movs	r2, r0
 8009d7c:	1dfb      	adds	r3, r7, #7
 8009d7e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009d80:	f3ef 8310 	mrs	r3, PRIMASK
 8009d84:	60fb      	str	r3, [r7, #12]
  return(result);
 8009d86:	68fb      	ldr	r3, [r7, #12]
  BACKUP_PRIMASK();
 8009d88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009d8a:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  LowPower_State &= ~state;
 8009d8c:	1dfb      	adds	r3, r7, #7
 8009d8e:	781b      	ldrb	r3, [r3, #0]
 8009d90:	43db      	mvns	r3, r3
 8009d92:	001a      	movs	r2, r3
 8009d94:	4b06      	ldr	r3, [pc, #24]	; (8009db0 <LowPower_Enable+0x3c>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	401a      	ands	r2, r3
 8009d9a:	4b05      	ldr	r3, [pc, #20]	; (8009db0 <LowPower_Enable+0x3c>)
 8009d9c:	601a      	str	r2, [r3, #0]
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	f383 8810 	msr	PRIMASK, r3
  
  RESTORE_PRIMASK( );
}
 8009da8:	46c0      	nop			; (mov r8, r8)
 8009daa:	46bd      	mov	sp, r7
 8009dac:	b006      	add	sp, #24
 8009dae:	bd80      	pop	{r7, pc}
 8009db0:	2000021c 	.word	0x2000021c

08009db4 <LowPower_GetState>:
 * \note When flag is 0, low power mode is allowed
 * \param [IN] state
 * \retval flag state 
 */
uint32_t LowPower_GetState( void )
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	af00      	add	r7, sp, #0
  return LowPower_State;
 8009db8:	4b02      	ldr	r3, [pc, #8]	; (8009dc4 <LowPower_GetState+0x10>)
 8009dba:	681b      	ldr	r3, [r3, #0]
}
 8009dbc:	0018      	movs	r0, r3
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}
 8009dc2:	46c0      	nop			; (mov r8, r8)
 8009dc4:	2000021c 	.word	0x2000021c

08009dc8 <TimerInit>:
static bool TimerExists( TimerEvent_t *obj );



void TimerInit( TimerEvent_t *obj, void ( *callback )( void ) )
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b082      	sub	sp, #8
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	6039      	str	r1, [r7, #0]
  obj->Timestamp = 0;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = 0;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	605a      	str	r2, [r3, #4]
  obj->IsRunning = false;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	721a      	strb	r2, [r3, #8]
  obj->Callback = callback;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	683a      	ldr	r2, [r7, #0]
 8009de8:	60da      	str	r2, [r3, #12]
  obj->Next = NULL;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	611a      	str	r2, [r3, #16]
}
 8009df0:	46c0      	nop			; (mov r8, r8)
 8009df2:	46bd      	mov	sp, r7
 8009df4:	b002      	add	sp, #8
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <TimerStart>:

void TimerStart( TimerEvent_t *obj )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b088      	sub	sp, #32
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  uint32_t elapsedTime = 0;
 8009e00:	2300      	movs	r3, #0
 8009e02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009e04:	f3ef 8310 	mrs	r3, PRIMASK
 8009e08:	617b      	str	r3, [r7, #20]
  return(result);
 8009e0a:	697b      	ldr	r3, [r7, #20]
  
  BACKUP_PRIMASK();
 8009e0c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8009e0e:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  

  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d005      	beq.n	8009e22 <TimerStart+0x2a>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	0018      	movs	r0, r3
 8009e1a:	f000 f97b 	bl	800a114 <TimerExists>
 8009e1e:	1e03      	subs	r3, r0, #0
 8009e20:	d005      	beq.n	8009e2e <TimerStart+0x36>
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8009e2c:	e030      	b.n	8009e90 <TimerStart+0x98>
  }
  obj->Timestamp = obj->ReloadValue;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	685a      	ldr	r2, [r3, #4]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	601a      	str	r2, [r3, #0]
  obj->IsRunning = false;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	721a      	strb	r2, [r3, #8]

  if( TimerListHead == NULL )
 8009e3c:	4b16      	ldr	r3, [pc, #88]	; (8009e98 <TimerStart+0xa0>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d106      	bne.n	8009e52 <TimerStart+0x5a>
  {
    HW_RTC_SetTimerContext( );
 8009e44:	f000 feae 	bl	800aba4 <HW_RTC_SetTimerContext>
    TimerInsertNewHeadTimer( obj ); // insert a timeout at now+obj->Timestamp
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	0018      	movs	r0, r3
 8009e4c:	f000 f854 	bl	8009ef8 <TimerInsertNewHeadTimer>
 8009e50:	e019      	b.n	8009e86 <TimerStart+0x8e>
  }
  else 
  {
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 8009e52:	f000 fe37 	bl	800aac4 <HW_RTC_GetTimerElapsedTime>
 8009e56:	0003      	movs	r3, r0
 8009e58:	61fb      	str	r3, [r7, #28]
    obj->Timestamp += elapsedTime;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681a      	ldr	r2, [r3, #0]
 8009e5e:	69fb      	ldr	r3, [r7, #28]
 8009e60:	18d2      	adds	r2, r2, r3
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	601a      	str	r2, [r3, #0]
  
    if( obj->Timestamp < TimerListHead->Timestamp )
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681a      	ldr	r2, [r3, #0]
 8009e6a:	4b0b      	ldr	r3, [pc, #44]	; (8009e98 <TimerStart+0xa0>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d204      	bcs.n	8009e7e <TimerStart+0x86>
    {
      TimerInsertNewHeadTimer( obj);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	0018      	movs	r0, r3
 8009e78:	f000 f83e 	bl	8009ef8 <TimerInsertNewHeadTimer>
 8009e7c:	e003      	b.n	8009e86 <TimerStart+0x8e>
    }
    else
    {
      TimerInsertTimer( obj);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	0018      	movs	r0, r3
 8009e82:	f000 f80b 	bl	8009e9c <TimerInsertTimer>
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	60fb      	str	r3, [r7, #12]
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f383 8810 	msr	PRIMASK, r3
    }
  }
  RESTORE_PRIMASK( );
}
 8009e90:	46bd      	mov	sp, r7
 8009e92:	b008      	add	sp, #32
 8009e94:	bd80      	pop	{r7, pc}
 8009e96:	46c0      	nop			; (mov r8, r8)
 8009e98:	20000220 	.word	0x20000220

08009e9c <TimerInsertTimer>:

static void TimerInsertTimer( TimerEvent_t *obj)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8009ea4:	4b13      	ldr	r3, [pc, #76]	; (8009ef4 <TimerInsertTimer+0x58>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	60fb      	str	r3, [r7, #12]
  TimerEvent_t* next = TimerListHead->Next;
 8009eaa:	4b12      	ldr	r3, [pc, #72]	; (8009ef4 <TimerInsertTimer+0x58>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	691b      	ldr	r3, [r3, #16]
 8009eb0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8009eb2:	e012      	b.n	8009eda <TimerInsertTimer+0x3e>
  {  
    if( obj->Timestamp  > next->Timestamp )
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d905      	bls.n	8009ecc <TimerInsertTimer+0x30>
    {
        cur = next;
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	691b      	ldr	r3, [r3, #16]
 8009ec8:	60bb      	str	r3, [r7, #8]
 8009eca:	e006      	b.n	8009eda <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = obj;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	611a      	str	r2, [r3, #16]
        obj->Next = next;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	68ba      	ldr	r2, [r7, #8]
 8009ed6:	611a      	str	r2, [r3, #16]
        return;
 8009ed8:	e009      	b.n	8009eee <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	691b      	ldr	r3, [r3, #16]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d1e8      	bne.n	8009eb4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = obj;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	611a      	str	r2, [r3, #16]
  obj->Next = NULL;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	611a      	str	r2, [r3, #16]
}
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	b004      	add	sp, #16
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	20000220 	.word	0x20000220

08009ef8 <TimerInsertNewHeadTimer>:

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b084      	sub	sp, #16
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8009f00:	4b0b      	ldr	r3, [pc, #44]	; (8009f30 <TimerInsertNewHeadTimer+0x38>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d002      	beq.n	8009f12 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsRunning = false;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	721a      	strb	r2, [r3, #8]
  }

  obj->Next = cur;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	611a      	str	r2, [r3, #16]
  TimerListHead = obj;
 8009f18:	4b05      	ldr	r3, [pc, #20]	; (8009f30 <TimerInsertNewHeadTimer+0x38>)
 8009f1a:	687a      	ldr	r2, [r7, #4]
 8009f1c:	601a      	str	r2, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8009f1e:	4b04      	ldr	r3, [pc, #16]	; (8009f30 <TimerInsertNewHeadTimer+0x38>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	0018      	movs	r0, r3
 8009f24:	f000 f937 	bl	800a196 <TimerSetTimeout>
}
 8009f28:	46c0      	nop			; (mov r8, r8)
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	b004      	add	sp, #16
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	20000220 	.word	0x20000220

08009f34 <TimerIrqHandler>:

void TimerIrqHandler( void )
{
 8009f34:	b590      	push	{r4, r7, lr}
 8009f36:	b087      	sub	sp, #28
 8009f38:	af00      	add	r7, sp, #0
  TimerEvent_t* cur;
  TimerEvent_t* next;
  

  
  uint32_t old =  HW_RTC_GetTimerContext( );
 8009f3a:	f000 fe49 	bl	800abd0 <HW_RTC_GetTimerContext>
 8009f3e:	0003      	movs	r3, r0
 8009f40:	613b      	str	r3, [r7, #16]
  uint32_t now =  HW_RTC_SetTimerContext( );
 8009f42:	f000 fe2f 	bl	800aba4 <HW_RTC_SetTimerContext>
 8009f46:	0003      	movs	r3, r0
 8009f48:	60fb      	str	r3, [r7, #12]
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 8009f4a:	68fa      	ldr	r2, [r7, #12]
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	1ad3      	subs	r3, r2, r3
 8009f50:	60bb      	str	r3, [r7, #8]
  
  /* update timeStamp based upon new Time Reference*/
  /* beacuse delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8009f52:	4b33      	ldr	r3, [pc, #204]	; (800a020 <TimerIrqHandler+0xec>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d01c      	beq.n	8009f94 <TimerIrqHandler+0x60>
  {
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 8009f5a:	4b31      	ldr	r3, [pc, #196]	; (800a020 <TimerIrqHandler+0xec>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	617b      	str	r3, [r7, #20]
 8009f60:	e014      	b.n	8009f8c <TimerIrqHandler+0x58>
    {
      next =cur->Next;
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	691b      	ldr	r3, [r3, #16]
 8009f66:	607b      	str	r3, [r7, #4]
      if (next->Timestamp > DeltaContext)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d906      	bls.n	8009f80 <TimerIrqHandler+0x4c>
      {
        next->Timestamp -= DeltaContext;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	1ad2      	subs	r2, r2, r3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	601a      	str	r2, [r3, #0]
 8009f7e:	e002      	b.n	8009f86 <TimerIrqHandler+0x52>
      }
      else
      {
        next->Timestamp = 0 ;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2200      	movs	r2, #0
 8009f84:	601a      	str	r2, [r3, #0]
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	691b      	ldr	r3, [r3, #16]
 8009f8a:	617b      	str	r3, [r7, #20]
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	691b      	ldr	r3, [r3, #16]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d1e6      	bne.n	8009f62 <TimerIrqHandler+0x2e>
      }
    }
  }
  
  /* execute imediately the alarm callback */
  if ( TimerListHead != NULL )
 8009f94:	4b22      	ldr	r3, [pc, #136]	; (800a020 <TimerIrqHandler+0xec>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d020      	beq.n	8009fde <TimerIrqHandler+0xaa>
  {
    cur = TimerListHead;
 8009f9c:	4b20      	ldr	r3, [pc, #128]	; (800a020 <TimerIrqHandler+0xec>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	617b      	str	r3, [r7, #20]
    TimerListHead = TimerListHead->Next;
 8009fa2:	4b1f      	ldr	r3, [pc, #124]	; (800a020 <TimerIrqHandler+0xec>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	691a      	ldr	r2, [r3, #16]
 8009fa8:	4b1d      	ldr	r3, [pc, #116]	; (800a020 <TimerIrqHandler+0xec>)
 8009faa:	601a      	str	r2, [r3, #0]
    exec_cb( cur->Callback );
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d100      	bne.n	8009fb6 <TimerIrqHandler+0x82>
 8009fb4:	e7fe      	b.n	8009fb4 <TimerIrqHandler+0x80>
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	68db      	ldr	r3, [r3, #12]
 8009fba:	4798      	blx	r3
  }


  // remove all the expired object from the list
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8009fbc:	e00f      	b.n	8009fde <TimerIrqHandler+0xaa>
  {
   cur = TimerListHead;
 8009fbe:	4b18      	ldr	r3, [pc, #96]	; (800a020 <TimerIrqHandler+0xec>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	617b      	str	r3, [r7, #20]
   TimerListHead = TimerListHead->Next;
 8009fc4:	4b16      	ldr	r3, [pc, #88]	; (800a020 <TimerIrqHandler+0xec>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	691a      	ldr	r2, [r3, #16]
 8009fca:	4b15      	ldr	r3, [pc, #84]	; (800a020 <TimerIrqHandler+0xec>)
 8009fcc:	601a      	str	r2, [r3, #0]
   exec_cb( cur->Callback );
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	68db      	ldr	r3, [r3, #12]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d100      	bne.n	8009fd8 <TimerIrqHandler+0xa4>
 8009fd6:	e7fe      	b.n	8009fd6 <TimerIrqHandler+0xa2>
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	68db      	ldr	r3, [r3, #12]
 8009fdc:	4798      	blx	r3
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8009fde:	4b10      	ldr	r3, [pc, #64]	; (800a020 <TimerIrqHandler+0xec>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d007      	beq.n	8009ff6 <TimerIrqHandler+0xc2>
 8009fe6:	4b0e      	ldr	r3, [pc, #56]	; (800a020 <TimerIrqHandler+0xec>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681c      	ldr	r4, [r3, #0]
 8009fec:	f000 fd6a 	bl	800aac4 <HW_RTC_GetTimerElapsedTime>
 8009ff0:	0003      	movs	r3, r0
 8009ff2:	429c      	cmp	r4, r3
 8009ff4:	d3e3      	bcc.n	8009fbe <TimerIrqHandler+0x8a>
  }

  /* start the next TimerListHead if it exists AND NOT running */
  if(( TimerListHead != NULL ) && (TimerListHead->IsRunning == false))
 8009ff6:	4b0a      	ldr	r3, [pc, #40]	; (800a020 <TimerIrqHandler+0xec>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d00c      	beq.n	800a018 <TimerIrqHandler+0xe4>
 8009ffe:	4b08      	ldr	r3, [pc, #32]	; (800a020 <TimerIrqHandler+0xec>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	7a1b      	ldrb	r3, [r3, #8]
 800a004:	2201      	movs	r2, #1
 800a006:	4053      	eors	r3, r2
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d004      	beq.n	800a018 <TimerIrqHandler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800a00e:	4b04      	ldr	r3, [pc, #16]	; (800a020 <TimerIrqHandler+0xec>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	0018      	movs	r0, r3
 800a014:	f000 f8bf 	bl	800a196 <TimerSetTimeout>
  }
}
 800a018:	46c0      	nop			; (mov r8, r8)
 800a01a:	46bd      	mov	sp, r7
 800a01c:	b007      	add	sp, #28
 800a01e:	bd90      	pop	{r4, r7, pc}
 800a020:	20000220 	.word	0x20000220

0800a024 <TimerStop>:

void TimerStop( TimerEvent_t *obj ) 
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b088      	sub	sp, #32
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a02c:	f3ef 8310 	mrs	r3, PRIMASK
 800a030:	613b      	str	r3, [r7, #16]
  return(result);
 800a032:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 800a034:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a036:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  TimerEvent_t* prev = TimerListHead;
 800a038:	4b35      	ldr	r3, [pc, #212]	; (800a110 <TimerStop+0xec>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	61fb      	str	r3, [r7, #28]
  TimerEvent_t* cur = TimerListHead;
 800a03e:	4b34      	ldr	r3, [pc, #208]	; (800a110 <TimerStop+0xec>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	61bb      	str	r3, [r7, #24]

  // List is empty or the Obj to stop does not exist 
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 800a044:	4b32      	ldr	r3, [pc, #200]	; (800a110 <TimerStop+0xec>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d002      	beq.n	800a052 <TimerStop+0x2e>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d105      	bne.n	800a05e <TimerStop+0x3a>
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 800a05c:	e054      	b.n	800a108 <TimerStop+0xe4>
  }

  if( TimerListHead == obj ) // Stop the Head                  
 800a05e:	4b2c      	ldr	r3, [pc, #176]	; (800a110 <TimerStop+0xec>)
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	429a      	cmp	r2, r3
 800a066:	d147      	bne.n	800a0f8 <TimerStop+0xd4>
  {
    if( TimerListHead->IsRunning == true ) // The head is already running 
 800a068:	4b29      	ldr	r3, [pc, #164]	; (800a110 <TimerStop+0xec>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	7a1b      	ldrb	r3, [r3, #8]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d019      	beq.n	800a0a6 <TimerStop+0x82>
    {    
      if( TimerListHead->Next != NULL )
 800a072:	4b27      	ldr	r3, [pc, #156]	; (800a110 <TimerStop+0xec>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	691b      	ldr	r3, [r3, #16]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d00e      	beq.n	800a09a <TimerStop+0x76>
      {
        TimerListHead->IsRunning = false;
 800a07c:	4b24      	ldr	r3, [pc, #144]	; (800a110 <TimerStop+0xec>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2200      	movs	r2, #0
 800a082:	721a      	strb	r2, [r3, #8]
        TimerListHead = TimerListHead->Next;
 800a084:	4b22      	ldr	r3, [pc, #136]	; (800a110 <TimerStop+0xec>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	691a      	ldr	r2, [r3, #16]
 800a08a:	4b21      	ldr	r3, [pc, #132]	; (800a110 <TimerStop+0xec>)
 800a08c:	601a      	str	r2, [r3, #0]
        TimerSetTimeout( TimerListHead );
 800a08e:	4b20      	ldr	r3, [pc, #128]	; (800a110 <TimerStop+0xec>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	0018      	movs	r0, r3
 800a094:	f000 f87f 	bl	800a196 <TimerSetTimeout>
 800a098:	e031      	b.n	800a0fe <TimerStop+0xda>
      }
      else
      {
        HW_RTC_StopAlarm( );
 800a09a:	f000 fd3b 	bl	800ab14 <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 800a09e:	4b1c      	ldr	r3, [pc, #112]	; (800a110 <TimerStop+0xec>)
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	601a      	str	r2, [r3, #0]
 800a0a4:	e02b      	b.n	800a0fe <TimerStop+0xda>
      }
    }
    else // Stop the head before it is started
    {   
      if( TimerListHead->Next != NULL )   
 800a0a6:	4b1a      	ldr	r3, [pc, #104]	; (800a110 <TimerStop+0xec>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	691b      	ldr	r3, [r3, #16]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d005      	beq.n	800a0bc <TimerStop+0x98>
      {
        TimerListHead = TimerListHead->Next;
 800a0b0:	4b17      	ldr	r3, [pc, #92]	; (800a110 <TimerStop+0xec>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	691a      	ldr	r2, [r3, #16]
 800a0b6:	4b16      	ldr	r3, [pc, #88]	; (800a110 <TimerStop+0xec>)
 800a0b8:	601a      	str	r2, [r3, #0]
 800a0ba:	e020      	b.n	800a0fe <TimerStop+0xda>
      }
      else
      {
        TimerListHead = NULL;
 800a0bc:	4b14      	ldr	r3, [pc, #80]	; (800a110 <TimerStop+0xec>)
 800a0be:	2200      	movs	r2, #0
 800a0c0:	601a      	str	r2, [r3, #0]
 800a0c2:	e01c      	b.n	800a0fe <TimerStop+0xda>
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
    {
      if( cur == obj )
 800a0c4:	69ba      	ldr	r2, [r7, #24]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d110      	bne.n	800a0ee <TimerStop+0xca>
      {
        if( cur->Next != NULL )
 800a0cc:	69bb      	ldr	r3, [r7, #24]
 800a0ce:	691b      	ldr	r3, [r3, #16]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d006      	beq.n	800a0e2 <TimerStop+0xbe>
        {
          cur = cur->Next;
 800a0d4:	69bb      	ldr	r3, [r7, #24]
 800a0d6:	691b      	ldr	r3, [r3, #16]
 800a0d8:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 800a0da:	69fb      	ldr	r3, [r7, #28]
 800a0dc:	69ba      	ldr	r2, [r7, #24]
 800a0de:	611a      	str	r2, [r3, #16]
        else
        {
          cur = NULL;
          prev->Next = cur;
        }
        break;
 800a0e0:	e00d      	b.n	800a0fe <TimerStop+0xda>
          cur = NULL;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 800a0e6:	69fb      	ldr	r3, [r7, #28]
 800a0e8:	69ba      	ldr	r2, [r7, #24]
 800a0ea:	611a      	str	r2, [r3, #16]
        break;
 800a0ec:	e007      	b.n	800a0fe <TimerStop+0xda>
      }
      else
      {
        prev = cur;
 800a0ee:	69bb      	ldr	r3, [r7, #24]
 800a0f0:	61fb      	str	r3, [r7, #28]
        cur = cur->Next;
 800a0f2:	69bb      	ldr	r3, [r7, #24]
 800a0f4:	691b      	ldr	r3, [r3, #16]
 800a0f6:	61bb      	str	r3, [r7, #24]
    while( cur != NULL )
 800a0f8:	69bb      	ldr	r3, [r7, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d1e2      	bne.n	800a0c4 <TimerStop+0xa0>
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	60bb      	str	r3, [r7, #8]
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	f383 8810 	msr	PRIMASK, r3
      }
    }   
  }
  
  RESTORE_PRIMASK( );
}  
 800a108:	46bd      	mov	sp, r7
 800a10a:	b008      	add	sp, #32
 800a10c:	bd80      	pop	{r7, pc}
 800a10e:	46c0      	nop			; (mov r8, r8)
 800a110:	20000220 	.word	0x20000220

0800a114 <TimerExists>:
  
static bool TimerExists( TimerEvent_t *obj )
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 800a11c:	4b0a      	ldr	r3, [pc, #40]	; (800a148 <TimerExists+0x34>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800a122:	e008      	b.n	800a136 <TimerExists+0x22>
  {
    if( cur == obj )
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d101      	bne.n	800a130 <TimerExists+0x1c>
    {
      return true;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e006      	b.n	800a13e <TimerExists+0x2a>
    }
    cur = cur->Next;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	691b      	ldr	r3, [r3, #16]
 800a134:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d1f3      	bne.n	800a124 <TimerExists+0x10>
  }
  return false;
 800a13c:	2300      	movs	r3, #0
}
 800a13e:	0018      	movs	r0, r3
 800a140:	46bd      	mov	sp, r7
 800a142:	b004      	add	sp, #16
 800a144:	bd80      	pop	{r7, pc}
 800a146:	46c0      	nop			; (mov r8, r8)
 800a148:	20000220 	.word	0x20000220

0800a14c <TimerSetValue>:
  TimerStop( obj );
  TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b084      	sub	sp, #16
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
 800a154:	6039      	str	r1, [r7, #0]
  uint32_t minValue = 0;
 800a156:	2300      	movs	r3, #0
 800a158:	60bb      	str	r3, [r7, #8]
  uint32_t ticks = HW_RTC_ms2Tick( value );
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	0018      	movs	r0, r3
 800a15e:	f000 fc69 	bl	800aa34 <HW_RTC_ms2Tick>
 800a162:	0003      	movs	r3, r0
 800a164:	60fb      	str	r3, [r7, #12]

  TimerStop( obj );
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	0018      	movs	r0, r3
 800a16a:	f7ff ff5b 	bl	800a024 <TimerStop>

  minValue = HW_RTC_GetMinimumTimeout( );
 800a16e:	f000 fc5b 	bl	800aa28 <HW_RTC_GetMinimumTimeout>
 800a172:	0003      	movs	r3, r0
 800a174:	60bb      	str	r3, [r7, #8]
  
  if( ticks < minValue )
 800a176:	68fa      	ldr	r2, [r7, #12]
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	429a      	cmp	r2, r3
 800a17c:	d201      	bcs.n	800a182 <TimerSetValue+0x36>
  {
    ticks = minValue;
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	60fb      	str	r3, [r7, #12]
  }

  obj->Timestamp = ticks;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = ticks;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	68fa      	ldr	r2, [r7, #12]
 800a18c:	605a      	str	r2, [r3, #4]
}
 800a18e:	46c0      	nop			; (mov r8, r8)
 800a190:	46bd      	mov	sp, r7
 800a192:	b004      	add	sp, #16
 800a194:	bd80      	pop	{r7, pc}

0800a196 <TimerSetTimeout>:
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
 800a196:	b590      	push	{r4, r7, lr}
 800a198:	b085      	sub	sp, #20
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	6078      	str	r0, [r7, #4]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 800a19e:	f000 fc43 	bl	800aa28 <HW_RTC_GetMinimumTimeout>
 800a1a2:	0003      	movs	r3, r0
 800a1a4:	60fb      	str	r3, [r7, #12]
  obj->IsRunning = true; 
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	721a      	strb	r2, [r3, #8]

  //in case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681c      	ldr	r4, [r3, #0]
 800a1b0:	f000 fc88 	bl	800aac4 <HW_RTC_GetTimerElapsedTime>
 800a1b4:	0002      	movs	r2, r0
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	18d3      	adds	r3, r2, r3
 800a1ba:	429c      	cmp	r4, r3
 800a1bc:	d206      	bcs.n	800a1cc <TimerSetTimeout+0x36>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 800a1be:	f000 fc81 	bl	800aac4 <HW_RTC_GetTimerElapsedTime>
 800a1c2:	0002      	movs	r2, r0
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	18d2      	adds	r2, r2, r3
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	601a      	str	r2, [r3, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	0018      	movs	r0, r3
 800a1d2:	f000 fc47 	bl	800aa64 <HW_RTC_SetAlarm>
}
 800a1d6:	46c0      	nop			; (mov r8, r8)
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	b005      	add	sp, #20
 800a1dc:	bd90      	pop	{r4, r7, pc}

0800a1de <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b084      	sub	sp, #16
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	60f8      	str	r0, [r7, #12]
 800a1e6:	60b9      	str	r1, [r7, #8]
 800a1e8:	1dbb      	adds	r3, r7, #6
 800a1ea:	801a      	strh	r2, [r3, #0]
    while( size-- )
 800a1ec:	e007      	b.n	800a1fe <memcpy1+0x20>
    {
        *dst++ = *src++;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	60fa      	str	r2, [r7, #12]
 800a1f4:	68ba      	ldr	r2, [r7, #8]
 800a1f6:	1c51      	adds	r1, r2, #1
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	7812      	ldrb	r2, [r2, #0]
 800a1fc:	701a      	strb	r2, [r3, #0]
    while( size-- )
 800a1fe:	1dbb      	adds	r3, r7, #6
 800a200:	881b      	ldrh	r3, [r3, #0]
 800a202:	1dba      	adds	r2, r7, #6
 800a204:	1e59      	subs	r1, r3, #1
 800a206:	8011      	strh	r1, [r2, #0]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1f0      	bne.n	800a1ee <memcpy1+0x10>
    }
}
 800a20c:	46c0      	nop			; (mov r8, r8)
 800a20e:	46bd      	mov	sp, r7
 800a210:	b004      	add	sp, #16
 800a212:	bd80      	pop	{r7, pc}

0800a214 <DBG_Init>:
  * @brief Initializes the debug
  * @param None
  * @retval None
  */
void DBG_Init( void )
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b086      	sub	sp, #24
 800a218:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode( );
  
#else /* DEBUG */
  /* sw interface off*/
  GPIO_InitTypeDef GPIO_InitStructure; 
  GPIO_InitStructure.Mode   = GPIO_MODE_ANALOG;
 800a21a:	1d3b      	adds	r3, r7, #4
 800a21c:	2203      	movs	r2, #3
 800a21e:	605a      	str	r2, [r3, #4]
  GPIO_InitStructure.Pull   = GPIO_NOPULL;
 800a220:	1d3b      	adds	r3, r7, #4
 800a222:	2200      	movs	r2, #0
 800a224:	609a      	str	r2, [r3, #8]
  GPIO_InitStructure.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 800a226:	1d3b      	adds	r3, r7, #4
 800a228:	22c0      	movs	r2, #192	; 0xc0
 800a22a:	01d2      	lsls	r2, r2, #7
 800a22c:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800a22e:	1d3a      	adds	r2, r7, #4
 800a230:	23a0      	movs	r3, #160	; 0xa0
 800a232:	05db      	lsls	r3, r3, #23
 800a234:	0011      	movs	r1, r2
 800a236:	0018      	movs	r0, r3
 800a238:	f7fb fde6 	bl	8005e08 <HAL_GPIO_Init>
  
  __HAL_RCC_DBGMCU_CLK_ENABLE( );
 800a23c:	4b0b      	ldr	r3, [pc, #44]	; (800a26c <DBG_Init+0x58>)
 800a23e:	4a0b      	ldr	r2, [pc, #44]	; (800a26c <DBG_Init+0x58>)
 800a240:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a242:	2180      	movs	r1, #128	; 0x80
 800a244:	03c9      	lsls	r1, r1, #15
 800a246:	430a      	orrs	r2, r1
 800a248:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_DBGMCU_DisableDBGSleepMode( );
 800a24a:	f7fa fced 	bl	8004c28 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode( );
 800a24e:	f7fa fcf9 	bl	8004c44 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode( );
 800a252:	f7fa fd05 	bl	8004c60 <HAL_DBGMCU_DisableDBGStandbyMode>
  __HAL_RCC_DBGMCU_CLK_DISABLE( );
 800a256:	4b05      	ldr	r3, [pc, #20]	; (800a26c <DBG_Init+0x58>)
 800a258:	4a04      	ldr	r2, [pc, #16]	; (800a26c <DBG_Init+0x58>)
 800a25a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a25c:	4904      	ldr	r1, [pc, #16]	; (800a270 <DBG_Init+0x5c>)
 800a25e:	400a      	ands	r2, r1
 800a260:	635a      	str	r2, [r3, #52]	; 0x34
#endif
}
 800a262:	46c0      	nop			; (mov r8, r8)
 800a264:	46bd      	mov	sp, r7
 800a266:	b006      	add	sp, #24
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	46c0      	nop			; (mov r8, r8)
 800a26c:	40021000 	.word	0x40021000
 800a270:	ffbfffff 	.word	0xffbfffff

0800a274 <Error_Handler>:
  * @brief Error_Handler
  * @param None
  * @retval None
  */
void Error_Handler(void)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	af00      	add	r7, sp, #0
  DBG_PRINTF("Error_Handler\n");
  while(1);
 800a278:	e7fe      	b.n	800a278 <Error_Handler+0x4>
	...

0800a27c <LCD_Config>:
/**
  * @brief  Configuracion del LCD
  * @param  None
  * @retval None
  */
void LCD_Config(void) {
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b088      	sub	sp, #32
 800a280:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOH_CLK_ENABLE();
 800a282:	4b37      	ldr	r3, [pc, #220]	; (800a360 <LCD_Config+0xe4>)
 800a284:	4a36      	ldr	r2, [pc, #216]	; (800a360 <LCD_Config+0xe4>)
 800a286:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a288:	2180      	movs	r1, #128	; 0x80
 800a28a:	430a      	orrs	r2, r1
 800a28c:	62da      	str	r2, [r3, #44]	; 0x2c
 800a28e:	4b34      	ldr	r3, [pc, #208]	; (800a360 <LCD_Config+0xe4>)
 800a290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a292:	2280      	movs	r2, #128	; 0x80
 800a294:	4013      	ands	r3, r2
 800a296:	60bb      	str	r3, [r7, #8]
 800a298:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin = RS | E; // pin que desamos configurar
 800a29a:	230c      	movs	r3, #12
 800a29c:	18fb      	adds	r3, r7, r3
 800a29e:	2203      	movs	r2, #3
 800a2a0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 800a2a2:	230c      	movs	r3, #12
 800a2a4:	18fb      	adds	r3, r7, r3
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2aa:	230c      	movs	r3, #12
 800a2ac:	18fb      	adds	r3, r7, r3
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a2b2:	230c      	movs	r3, #12
 800a2b4:	18fb      	adds	r3, r7, r3
 800a2b6:	2202      	movs	r2, #2
 800a2b8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(Control_Port, &GPIO_InitStruct);
 800a2ba:	230c      	movs	r3, #12
 800a2bc:	18fb      	adds	r3, r7, r3
 800a2be:	4a29      	ldr	r2, [pc, #164]	; (800a364 <LCD_Config+0xe8>)
 800a2c0:	0019      	movs	r1, r3
 800a2c2:	0010      	movs	r0, r2
 800a2c4:	f7fb fda0 	bl	8005e08 <HAL_GPIO_Init>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800a2c8:	4b25      	ldr	r3, [pc, #148]	; (800a360 <LCD_Config+0xe4>)
 800a2ca:	4a25      	ldr	r2, [pc, #148]	; (800a360 <LCD_Config+0xe4>)
 800a2cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a2ce:	2101      	movs	r1, #1
 800a2d0:	430a      	orrs	r2, r1
 800a2d2:	62da      	str	r2, [r3, #44]	; 0x2c
 800a2d4:	4b22      	ldr	r3, [pc, #136]	; (800a360 <LCD_Config+0xe4>)
 800a2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d8:	2201      	movs	r2, #1
 800a2da:	4013      	ands	r3, r2
 800a2dc:	607b      	str	r3, [r7, #4]
 800a2de:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = DB7 | DB6 | DB5 | DB4 | DB3 | DB2; // pin que desamos configurar
 800a2e0:	230c      	movs	r3, #12
 800a2e2:	18fb      	adds	r3, r7, r3
 800a2e4:	4a20      	ldr	r2, [pc, #128]	; (800a368 <LCD_Config+0xec>)
 800a2e6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 800a2e8:	230c      	movs	r3, #12
 800a2ea:	18fb      	adds	r3, r7, r3
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2f0:	230c      	movs	r3, #12
 800a2f2:	18fb      	adds	r3, r7, r3
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a2f8:	230c      	movs	r3, #12
 800a2fa:	18fb      	adds	r3, r7, r3
 800a2fc:	2202      	movs	r2, #2
 800a2fe:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a300:	230c      	movs	r3, #12
 800a302:	18fa      	adds	r2, r7, r3
 800a304:	23a0      	movs	r3, #160	; 0xa0
 800a306:	05db      	lsls	r3, r3, #23
 800a308:	0011      	movs	r1, r2
 800a30a:	0018      	movs	r0, r3
 800a30c:	f7fb fd7c 	bl	8005e08 <HAL_GPIO_Init>

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800a310:	4b13      	ldr	r3, [pc, #76]	; (800a360 <LCD_Config+0xe4>)
 800a312:	4a13      	ldr	r2, [pc, #76]	; (800a360 <LCD_Config+0xe4>)
 800a314:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a316:	2102      	movs	r1, #2
 800a318:	430a      	orrs	r2, r1
 800a31a:	62da      	str	r2, [r3, #44]	; 0x2c
 800a31c:	4b10      	ldr	r3, [pc, #64]	; (800a360 <LCD_Config+0xe4>)
 800a31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a320:	2202      	movs	r2, #2
 800a322:	4013      	ands	r3, r2
 800a324:	603b      	str	r3, [r7, #0]
 800a326:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin =  DB1 | DB0; // pin que desamos configurar
 800a328:	230c      	movs	r3, #12
 800a32a:	18fb      	adds	r3, r7, r3
 800a32c:	4a0f      	ldr	r2, [pc, #60]	; (800a36c <LCD_Config+0xf0>)
 800a32e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 800a330:	230c      	movs	r3, #12
 800a332:	18fb      	adds	r3, r7, r3
 800a334:	2201      	movs	r2, #1
 800a336:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a338:	230c      	movs	r3, #12
 800a33a:	18fb      	adds	r3, r7, r3
 800a33c:	2200      	movs	r2, #0
 800a33e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a340:	230c      	movs	r3, #12
 800a342:	18fb      	adds	r3, r7, r3
 800a344:	2202      	movs	r2, #2
 800a346:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a348:	230c      	movs	r3, #12
 800a34a:	18fb      	adds	r3, r7, r3
 800a34c:	4a08      	ldr	r2, [pc, #32]	; (800a370 <LCD_Config+0xf4>)
 800a34e:	0019      	movs	r1, r3
 800a350:	0010      	movs	r0, r2
 800a352:	f7fb fd59 	bl	8005e08 <HAL_GPIO_Init>



}
 800a356:	46c0      	nop			; (mov r8, r8)
 800a358:	46bd      	mov	sp, r7
 800a35a:	b008      	add	sp, #32
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	46c0      	nop			; (mov r8, r8)
 800a360:	40021000 	.word	0x40021000
 800a364:	50001c00 	.word	0x50001c00
 800a368:	00001f01 	.word	0x00001f01
 800a36c:	00001004 	.word	0x00001004
 800a370:	50000400 	.word	0x50000400

0800a374 <writePin>:
/**
  * @brief  Se escribe el estado (Set,Reset) en el pin seleccionado
  * @param  pin: ID del pin, state: estado (set, reset) al que se quiere poner
  * @retval None
  */
void writePin(uint32_t pin, uint8_t state) {
 800a374:	b580      	push	{r7, lr}
 800a376:	b082      	sub	sp, #8
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	000a      	movs	r2, r1
 800a37e:	1cfb      	adds	r3, r7, #3
 800a380:	701a      	strb	r2, [r3, #0]
//	if (pin == RS || pin == RW || pin == E) {
	if (pin == RS || pin == E) {
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2b01      	cmp	r3, #1
 800a386:	d002      	beq.n	800a38e <writePin+0x1a>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d108      	bne.n	800a3a0 <writePin+0x2c>
		HAL_GPIO_WritePin(Control_Port, pin, state);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	b299      	uxth	r1, r3
 800a392:	1cfb      	adds	r3, r7, #3
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	4809      	ldr	r0, [pc, #36]	; (800a3bc <writePin+0x48>)
 800a398:	001a      	movs	r2, r3
 800a39a:	f7fb feb3 	bl	8006104 <HAL_GPIO_WritePin>
 800a39e:	e008      	b.n	800a3b2 <writePin+0x3e>
	} else {
		HAL_GPIO_WritePin(LCD_PORT, pin, state);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	b299      	uxth	r1, r3
 800a3a4:	1cfb      	adds	r3, r7, #3
 800a3a6:	781a      	ldrb	r2, [r3, #0]
 800a3a8:	23a0      	movs	r3, #160	; 0xa0
 800a3aa:	05db      	lsls	r3, r3, #23
 800a3ac:	0018      	movs	r0, r3
 800a3ae:	f7fb fea9 	bl	8006104 <HAL_GPIO_WritePin>
	}
}
 800a3b2:	46c0      	nop			; (mov r8, r8)
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	b002      	add	sp, #8
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	46c0      	nop			; (mov r8, r8)
 800a3bc:	50001c00 	.word	0x50001c00

0800a3c0 <LCD_Enable>:
/**
  * @brief  Se activa el pin E para que funcione el mdulo o no acepte ordenes de funcionamiento
  * @param  None
  * @retval None
  */
void LCD_Enable(void) {
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	af00      	add	r7, sp, #0
	writePin(E, GPIO_PIN_SET);
 800a3c4:	2101      	movs	r1, #1
 800a3c6:	2002      	movs	r0, #2
 800a3c8:	f7ff ffd4 	bl	800a374 <writePin>
	HAL_Delay(2);
 800a3cc:	2002      	movs	r0, #2
 800a3ce:	f001 fa19 	bl	800b804 <HAL_Delay>
	writePin(E, GPIO_PIN_RESET);
 800a3d2:	2100      	movs	r1, #0
 800a3d4:	2002      	movs	r0, #2
 800a3d6:	f7ff ffcd 	bl	800a374 <writePin>
}
 800a3da:	46c0      	nop			; (mov r8, r8)
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <LCD_Output>:
/**
  * @brief  Se encienden o apagan los pines necesarios segun el dato que le pasamos
  * @param  data: datos
  * @retval None
  */
void LCD_Output(uint8_t data) {
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	0002      	movs	r2, r0
 800a3e8:	1dfb      	adds	r3, r7, #7
 800a3ea:	701a      	strb	r2, [r3, #0]
	if (data & 0x80)
 800a3ec:	1dfb      	adds	r3, r7, #7
 800a3ee:	781b      	ldrb	r3, [r3, #0]
 800a3f0:	b25b      	sxtb	r3, r3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	da07      	bge.n	800a406 <LCD_Output+0x26>
		HAL_GPIO_WritePin(LCD_PORT, DB7, GPIO_PIN_SET);
 800a3f6:	23a0      	movs	r3, #160	; 0xa0
 800a3f8:	05db      	lsls	r3, r3, #23
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	2101      	movs	r1, #1
 800a3fe:	0018      	movs	r0, r3
 800a400:	f7fb fe80 	bl	8006104 <HAL_GPIO_WritePin>
 800a404:	e006      	b.n	800a414 <LCD_Output+0x34>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB7, GPIO_PIN_RESET);
 800a406:	23a0      	movs	r3, #160	; 0xa0
 800a408:	05db      	lsls	r3, r3, #23
 800a40a:	2200      	movs	r2, #0
 800a40c:	2101      	movs	r1, #1
 800a40e:	0018      	movs	r0, r3
 800a410:	f7fb fe78 	bl	8006104 <HAL_GPIO_WritePin>
	if (data & 0x40)
 800a414:	1dfb      	adds	r3, r7, #7
 800a416:	781b      	ldrb	r3, [r3, #0]
 800a418:	2240      	movs	r2, #64	; 0x40
 800a41a:	4013      	ands	r3, r2
 800a41c:	d008      	beq.n	800a430 <LCD_Output+0x50>
		HAL_GPIO_WritePin(LCD_PORT, DB6, GPIO_PIN_SET);
 800a41e:	2380      	movs	r3, #128	; 0x80
 800a420:	0099      	lsls	r1, r3, #2
 800a422:	23a0      	movs	r3, #160	; 0xa0
 800a424:	05db      	lsls	r3, r3, #23
 800a426:	2201      	movs	r2, #1
 800a428:	0018      	movs	r0, r3
 800a42a:	f7fb fe6b 	bl	8006104 <HAL_GPIO_WritePin>
 800a42e:	e007      	b.n	800a440 <LCD_Output+0x60>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB6, GPIO_PIN_RESET);
 800a430:	2380      	movs	r3, #128	; 0x80
 800a432:	0099      	lsls	r1, r3, #2
 800a434:	23a0      	movs	r3, #160	; 0xa0
 800a436:	05db      	lsls	r3, r3, #23
 800a438:	2200      	movs	r2, #0
 800a43a:	0018      	movs	r0, r3
 800a43c:	f7fb fe62 	bl	8006104 <HAL_GPIO_WritePin>
	if (data & 0x20)
 800a440:	1dfb      	adds	r3, r7, #7
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	2220      	movs	r2, #32
 800a446:	4013      	ands	r3, r2
 800a448:	d008      	beq.n	800a45c <LCD_Output+0x7c>
		HAL_GPIO_WritePin(LCD_PORT, DB5, GPIO_PIN_SET);
 800a44a:	2380      	movs	r3, #128	; 0x80
 800a44c:	0159      	lsls	r1, r3, #5
 800a44e:	23a0      	movs	r3, #160	; 0xa0
 800a450:	05db      	lsls	r3, r3, #23
 800a452:	2201      	movs	r2, #1
 800a454:	0018      	movs	r0, r3
 800a456:	f7fb fe55 	bl	8006104 <HAL_GPIO_WritePin>
 800a45a:	e007      	b.n	800a46c <LCD_Output+0x8c>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB5, GPIO_PIN_RESET);
 800a45c:	2380      	movs	r3, #128	; 0x80
 800a45e:	0159      	lsls	r1, r3, #5
 800a460:	23a0      	movs	r3, #160	; 0xa0
 800a462:	05db      	lsls	r3, r3, #23
 800a464:	2200      	movs	r2, #0
 800a466:	0018      	movs	r0, r3
 800a468:	f7fb fe4c 	bl	8006104 <HAL_GPIO_WritePin>
	if (data & 0x10)
 800a46c:	1dfb      	adds	r3, r7, #7
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	2210      	movs	r2, #16
 800a472:	4013      	ands	r3, r2
 800a474:	d008      	beq.n	800a488 <LCD_Output+0xa8>
		HAL_GPIO_WritePin(LCD_PORT, DB4, GPIO_PIN_SET);
 800a476:	2380      	movs	r3, #128	; 0x80
 800a478:	0119      	lsls	r1, r3, #4
 800a47a:	23a0      	movs	r3, #160	; 0xa0
 800a47c:	05db      	lsls	r3, r3, #23
 800a47e:	2201      	movs	r2, #1
 800a480:	0018      	movs	r0, r3
 800a482:	f7fb fe3f 	bl	8006104 <HAL_GPIO_WritePin>
 800a486:	e007      	b.n	800a498 <LCD_Output+0xb8>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB4, GPIO_PIN_RESET);
 800a488:	2380      	movs	r3, #128	; 0x80
 800a48a:	0119      	lsls	r1, r3, #4
 800a48c:	23a0      	movs	r3, #160	; 0xa0
 800a48e:	05db      	lsls	r3, r3, #23
 800a490:	2200      	movs	r2, #0
 800a492:	0018      	movs	r0, r3
 800a494:	f7fb fe36 	bl	8006104 <HAL_GPIO_WritePin>
	if (data & 0x08)
 800a498:	1dfb      	adds	r3, r7, #7
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	2208      	movs	r2, #8
 800a49e:	4013      	ands	r3, r2
 800a4a0:	d008      	beq.n	800a4b4 <LCD_Output+0xd4>
		HAL_GPIO_WritePin(LCD_PORT, DB3, GPIO_PIN_SET);
 800a4a2:	2380      	movs	r3, #128	; 0x80
 800a4a4:	0059      	lsls	r1, r3, #1
 800a4a6:	23a0      	movs	r3, #160	; 0xa0
 800a4a8:	05db      	lsls	r3, r3, #23
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	0018      	movs	r0, r3
 800a4ae:	f7fb fe29 	bl	8006104 <HAL_GPIO_WritePin>
 800a4b2:	e007      	b.n	800a4c4 <LCD_Output+0xe4>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB3, GPIO_PIN_RESET);
 800a4b4:	2380      	movs	r3, #128	; 0x80
 800a4b6:	0059      	lsls	r1, r3, #1
 800a4b8:	23a0      	movs	r3, #160	; 0xa0
 800a4ba:	05db      	lsls	r3, r3, #23
 800a4bc:	2200      	movs	r2, #0
 800a4be:	0018      	movs	r0, r3
 800a4c0:	f7fb fe20 	bl	8006104 <HAL_GPIO_WritePin>
	if (data & 0x04)
 800a4c4:	1dfb      	adds	r3, r7, #7
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	2204      	movs	r2, #4
 800a4ca:	4013      	ands	r3, r2
 800a4cc:	d008      	beq.n	800a4e0 <LCD_Output+0x100>
		HAL_GPIO_WritePin(LCD_PORT, DB2, GPIO_PIN_SET);
 800a4ce:	2380      	movs	r3, #128	; 0x80
 800a4d0:	00d9      	lsls	r1, r3, #3
 800a4d2:	23a0      	movs	r3, #160	; 0xa0
 800a4d4:	05db      	lsls	r3, r3, #23
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	0018      	movs	r0, r3
 800a4da:	f7fb fe13 	bl	8006104 <HAL_GPIO_WritePin>
 800a4de:	e007      	b.n	800a4f0 <LCD_Output+0x110>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB2, GPIO_PIN_RESET);
 800a4e0:	2380      	movs	r3, #128	; 0x80
 800a4e2:	00d9      	lsls	r1, r3, #3
 800a4e4:	23a0      	movs	r3, #160	; 0xa0
 800a4e6:	05db      	lsls	r3, r3, #23
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	0018      	movs	r0, r3
 800a4ec:	f7fb fe0a 	bl	8006104 <HAL_GPIO_WritePin>
	if (data & 0x02)
 800a4f0:	1dfb      	adds	r3, r7, #7
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	2202      	movs	r2, #2
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	d006      	beq.n	800a508 <LCD_Output+0x128>
		HAL_GPIO_WritePin(GPIOB, DB1, GPIO_PIN_SET);
 800a4fa:	4b13      	ldr	r3, [pc, #76]	; (800a548 <LCD_Output+0x168>)
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	2104      	movs	r1, #4
 800a500:	0018      	movs	r0, r3
 800a502:	f7fb fdff 	bl	8006104 <HAL_GPIO_WritePin>
 800a506:	e005      	b.n	800a514 <LCD_Output+0x134>
	else
		HAL_GPIO_WritePin(GPIOB, DB1, GPIO_PIN_RESET);
 800a508:	4b0f      	ldr	r3, [pc, #60]	; (800a548 <LCD_Output+0x168>)
 800a50a:	2200      	movs	r2, #0
 800a50c:	2104      	movs	r1, #4
 800a50e:	0018      	movs	r0, r3
 800a510:	f7fb fdf8 	bl	8006104 <HAL_GPIO_WritePin>
	if (data & 0x01)
 800a514:	1dfb      	adds	r3, r7, #7
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	2201      	movs	r2, #1
 800a51a:	4013      	ands	r3, r2
 800a51c:	d007      	beq.n	800a52e <LCD_Output+0x14e>
		HAL_GPIO_WritePin(GPIOB, DB0, GPIO_PIN_SET);
 800a51e:	2380      	movs	r3, #128	; 0x80
 800a520:	015b      	lsls	r3, r3, #5
 800a522:	4809      	ldr	r0, [pc, #36]	; (800a548 <LCD_Output+0x168>)
 800a524:	2201      	movs	r2, #1
 800a526:	0019      	movs	r1, r3
 800a528:	f7fb fdec 	bl	8006104 <HAL_GPIO_WritePin>
 800a52c:	e006      	b.n	800a53c <LCD_Output+0x15c>
	else
		HAL_GPIO_WritePin(GPIOB, DB0, GPIO_PIN_RESET);
 800a52e:	2380      	movs	r3, #128	; 0x80
 800a530:	015b      	lsls	r3, r3, #5
 800a532:	4805      	ldr	r0, [pc, #20]	; (800a548 <LCD_Output+0x168>)
 800a534:	2200      	movs	r2, #0
 800a536:	0019      	movs	r1, r3
 800a538:	f7fb fde4 	bl	8006104 <HAL_GPIO_WritePin>
	LCD_Enable();
 800a53c:	f7ff ff40 	bl	800a3c0 <LCD_Enable>
}
 800a540:	46c0      	nop			; (mov r8, r8)
 800a542:	46bd      	mov	sp, r7
 800a544:	b002      	add	sp, #8
 800a546:	bd80      	pop	{r7, pc}
 800a548:	50000400 	.word	0x50000400

0800a54c <LCD_Command>:
/**
  * @brief  Se envia el comando
  * @param  cmd: comando
  * @retval None
  */
void LCD_Command(uint8_t cmd) {
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b082      	sub	sp, #8
 800a550:	af00      	add	r7, sp, #0
 800a552:	0002      	movs	r2, r0
 800a554:	1dfb      	adds	r3, r7, #7
 800a556:	701a      	strb	r2, [r3, #0]
	writePin(RS, GPIO_PIN_RESET); //comando
 800a558:	2100      	movs	r1, #0
 800a55a:	2001      	movs	r0, #1
 800a55c:	f7ff ff0a 	bl	800a374 <writePin>
	LCD_Output(cmd);
 800a560:	1dfb      	adds	r3, r7, #7
 800a562:	781b      	ldrb	r3, [r3, #0]
 800a564:	0018      	movs	r0, r3
 800a566:	f7ff ff3b 	bl	800a3e0 <LCD_Output>
}
 800a56a:	46c0      	nop			; (mov r8, r8)
 800a56c:	46bd      	mov	sp, r7
 800a56e:	b002      	add	sp, #8
 800a570:	bd80      	pop	{r7, pc}

0800a572 <LCD_Init>:
/**
  * @brief  Inicializacion del LCD
  * @param  None
  * @retval None
  */
void LCD_Init(void) {
 800a572:	b580      	push	{r7, lr}
 800a574:	af00      	add	r7, sp, #0

	/* RS = 0; */
	writePin(RS, GPIO_PIN_RESET);
 800a576:	2100      	movs	r1, #0
 800a578:	2001      	movs	r0, #1
 800a57a:	f7ff fefb 	bl	800a374 <writePin>
	/* E = 0;  */
	writePin(E, GPIO_PIN_RESET);
 800a57e:	2100      	movs	r1, #0
 800a580:	2002      	movs	r0, #2
 800a582:	f7ff fef7 	bl	800a374 <writePin>

	LCD_Command(0x30);
 800a586:	2030      	movs	r0, #48	; 0x30
 800a588:	f7ff ffe0 	bl	800a54c <LCD_Command>
	HAL_Delay(17);
 800a58c:	2011      	movs	r0, #17
 800a58e:	f001 f939 	bl	800b804 <HAL_Delay>
	LCD_Command(0x30);
 800a592:	2030      	movs	r0, #48	; 0x30
 800a594:	f7ff ffda 	bl	800a54c <LCD_Command>
	HAL_Delay(5);
 800a598:	2005      	movs	r0, #5
 800a59a:	f001 f933 	bl	800b804 <HAL_Delay>
	LCD_Command(0x30);
 800a59e:	2030      	movs	r0, #48	; 0x30
 800a5a0:	f7ff ffd4 	bl	800a54c <LCD_Command>
	HAL_Delay(3);
 800a5a4:	2003      	movs	r0, #3
 800a5a6:	f001 f92d 	bl	800b804 <HAL_Delay>
	LCD_Command(LCD_SET_FUNCTION | LCD_8BIT | LCD_2LINE | LCD_58);
 800a5aa:	2038      	movs	r0, #56	; 0x38
 800a5ac:	f7ff ffce 	bl	800a54c <LCD_Command>
	HAL_Delay(2);
 800a5b0:	2002      	movs	r0, #2
 800a5b2:	f001 f927 	bl	800b804 <HAL_Delay>
	LCD_Command(LCD_DISPLAY_OFF);
 800a5b6:	2000      	movs	r0, #0
 800a5b8:	f7ff ffc8 	bl	800a54c <LCD_Command>
	HAL_Delay(2);
 800a5bc:	2002      	movs	r0, #2
 800a5be:	f001 f921 	bl	800b804 <HAL_Delay>
	LCD_Command(LCD_CLEAR_DISPLAY);
 800a5c2:	2001      	movs	r0, #1
 800a5c4:	f7ff ffc2 	bl	800a54c <LCD_Command>
	HAL_Delay(3);
 800a5c8:	2003      	movs	r0, #3
 800a5ca:	f001 f91b 	bl	800b804 <HAL_Delay>
	LCD_Command(LCD_SET_DISPLAY | LCD_DISPLAY_ON | LCD_CURSOR_ON | LCD_BLINKING_ON);
 800a5ce:	200f      	movs	r0, #15
 800a5d0:	f7ff ffbc 	bl	800a54c <LCD_Command>
	HAL_Delay(3);
 800a5d4:	2003      	movs	r0, #3
 800a5d6:	f001 f915 	bl	800b804 <HAL_Delay>
	LCD_Command(LCD_SET_ENTRY | LCD_ENTRY_INCREASE | LCD_ENTRY_NOSHIFT);
 800a5da:	2006      	movs	r0, #6
 800a5dc:	f7ff ffb6 	bl	800a54c <LCD_Command>
	HAL_Delay(3);
 800a5e0:	2003      	movs	r0, #3
 800a5e2:	f001 f90f 	bl	800b804 <HAL_Delay>
	LCD_Command(LCD_SET_SHIFT | LCD_CURSOR_MOVE | LCD_SHIFT_RIGHT);
 800a5e6:	2014      	movs	r0, #20
 800a5e8:	f7ff ffb0 	bl	800a54c <LCD_Command>

}
 800a5ec:	46c0      	nop			; (mov r8, r8)
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
	...

0800a5f4 <SPI_Config>:
#include "hw.h"

SPI_HandleTypeDef hspi2;

void SPI_Config()
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b086      	sub	sp, #24
 800a5f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __SPI2_CLK_ENABLE();
 800a5fa:	4b21      	ldr	r3, [pc, #132]	; (800a680 <SPI_Config+0x8c>)
 800a5fc:	4a20      	ldr	r2, [pc, #128]	; (800a680 <SPI_Config+0x8c>)
 800a5fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a600:	2180      	movs	r1, #128	; 0x80
 800a602:	01c9      	lsls	r1, r1, #7
 800a604:	430a      	orrs	r2, r1
 800a606:	639a      	str	r2, [r3, #56]	; 0x38
	__GPIOB_CLK_ENABLE();
 800a608:	4b1d      	ldr	r3, [pc, #116]	; (800a680 <SPI_Config+0x8c>)
 800a60a:	4a1d      	ldr	r2, [pc, #116]	; (800a680 <SPI_Config+0x8c>)
 800a60c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a60e:	2102      	movs	r1, #2
 800a610:	430a      	orrs	r2, r1
 800a612:	62da      	str	r2, [r3, #44]	; 0x2c
 800a614:	4b1a      	ldr	r3, [pc, #104]	; (800a680 <SPI_Config+0x8c>)
 800a616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a618:	2202      	movs	r2, #2
 800a61a:	4013      	ands	r3, r2
 800a61c:	603b      	str	r3, [r7, #0]
 800a61e:	683b      	ldr	r3, [r7, #0]
	 PB15     ------> SPI2_MOSI
	 PB14     ------> SPI2_MISO
	 PB13     ------> SPI2_SCK
	 PB12     ------> SPI2_NSS
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_15 | GPIO_PIN_14 |GPIO_PIN_13;
 800a620:	1d3b      	adds	r3, r7, #4
 800a622:	22e0      	movs	r2, #224	; 0xe0
 800a624:	0212      	lsls	r2, r2, #8
 800a626:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a628:	1d3b      	adds	r3, r7, #4
 800a62a:	2202      	movs	r2, #2
 800a62c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN; //NOPULL
 800a62e:	1d3b      	adds	r3, r7, #4
 800a630:	2202      	movs	r2, #2
 800a632:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800a634:	1d3b      	adds	r3, r7, #4
 800a636:	2203      	movs	r2, #3
 800a638:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800a63a:	1d3b      	adds	r3, r7, #4
 800a63c:	2200      	movs	r2, #0
 800a63e:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a640:	1d3b      	adds	r3, r7, #4
 800a642:	4a10      	ldr	r2, [pc, #64]	; (800a684 <SPI_Config+0x90>)
 800a644:	0019      	movs	r1, r3
 800a646:	0010      	movs	r0, r2
 800a648:	f7fb fbde 	bl	8005e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin  = GPIO_PIN_12;
 800a64c:	1d3b      	adds	r3, r7, #4
 800a64e:	2280      	movs	r2, #128	; 0x80
 800a650:	0152      	lsls	r2, r2, #5
 800a652:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a654:	1d3b      	adds	r3, r7, #4
 800a656:	2201      	movs	r2, #1
 800a658:	605a      	str	r2, [r3, #4]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a65a:	1d3b      	adds	r3, r7, #4
 800a65c:	4a09      	ldr	r2, [pc, #36]	; (800a684 <SPI_Config+0x90>)
 800a65e:	0019      	movs	r1, r3
 800a660:	0010      	movs	r0, r2
 800a662:	f7fb fbd1 	bl	8005e08 <HAL_GPIO_Init>

	/* Peripheral interrupt init*/
	HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800a666:	2200      	movs	r2, #0
 800a668:	2100      	movs	r1, #0
 800a66a:	201a      	movs	r0, #26
 800a66c:	f7fa ffbe 	bl	80055ec <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800a670:	201a      	movs	r0, #26
 800a672:	f7fa ffd1 	bl	8005618 <HAL_NVIC_EnableIRQ>
}
 800a676:	46c0      	nop			; (mov r8, r8)
 800a678:	46bd      	mov	sp, r7
 800a67a:	b006      	add	sp, #24
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	46c0      	nop			; (mov r8, r8)
 800a680:	40021000 	.word	0x40021000
 800a684:	50000400 	.word	0x50000400

0800a688 <SPI_Init>:


void SPI_Init(void)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 800a68c:	4b15      	ldr	r3, [pc, #84]	; (800a6e4 <SPI_Init+0x5c>)
 800a68e:	4a16      	ldr	r2, [pc, #88]	; (800a6e8 <SPI_Init+0x60>)
 800a690:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800a692:	4b14      	ldr	r3, [pc, #80]	; (800a6e4 <SPI_Init+0x5c>)
 800a694:	2200      	movs	r2, #0
 800a696:	605a      	str	r2, [r3, #4]

  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800a698:	4b12      	ldr	r3, [pc, #72]	; (800a6e4 <SPI_Init+0x5c>)
 800a69a:	2238      	movs	r2, #56	; 0x38
 800a69c:	61da      	str	r2, [r3, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800a69e:	4b11      	ldr	r3, [pc, #68]	; (800a6e4 <SPI_Init+0x5c>)
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a6a4:	4b0f      	ldr	r3, [pc, #60]	; (800a6e4 <SPI_Init+0x5c>)
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a6aa:	4b0e      	ldr	r3, [pc, #56]	; (800a6e4 <SPI_Init+0x5c>)
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800a6b0:	4b0c      	ldr	r3, [pc, #48]	; (800a6e4 <SPI_Init+0x5c>)
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800a6b6:	4b0b      	ldr	r3, [pc, #44]	; (800a6e4 <SPI_Init+0x5c>)
 800a6b8:	220a      	movs	r2, #10
 800a6ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800a6bc:	4b09      	ldr	r3, [pc, #36]	; (800a6e4 <SPI_Init+0x5c>)
 800a6be:	2200      	movs	r2, #0
 800a6c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a6c2:	4b08      	ldr	r3, [pc, #32]	; (800a6e4 <SPI_Init+0x5c>)
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	621a      	str	r2, [r3, #32]
  hspi2.Init.NSS = SPI_NSS_SOFT; //SPI_NSS_HARD_OUTPUT
 800a6c8:	4b06      	ldr	r3, [pc, #24]	; (800a6e4 <SPI_Init+0x5c>)
 800a6ca:	2280      	movs	r2, #128	; 0x80
 800a6cc:	0092      	lsls	r2, r2, #2
 800a6ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLED;
 800a6d0:	4b04      	ldr	r3, [pc, #16]	; (800a6e4 <SPI_Init+0x5c>)
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_SPI_Init(&hspi2);
 800a6d6:	4b03      	ldr	r3, [pc, #12]	; (800a6e4 <SPI_Init+0x5c>)
 800a6d8:	0018      	movs	r0, r3
 800a6da:	f7fd fc89 	bl	8007ff0 <HAL_SPI_Init>
}
 800a6de:	46c0      	nop			; (mov r8, r8)
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	200005f8 	.word	0x200005f8
 800a6e8:	40003800 	.word	0x40003800

0800a6ec <HW_GPIO_Init>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] initStruct  GPIO_InitTypeDef intit structure
 * @retval none
 */
void HW_GPIO_Init( GPIO_TypeDef* port, uint16_t GPIO_Pin, GPIO_InitTypeDef* initStruct)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b08a      	sub	sp, #40	; 0x28
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	607a      	str	r2, [r7, #4]
 800a6f6:	230a      	movs	r3, #10
 800a6f8:	18fb      	adds	r3, r7, r3
 800a6fa:	1c0a      	adds	r2, r1, #0
 800a6fc:	801a      	strh	r2, [r3, #0]

  RCC_GPIO_CLK_ENABLE(  (uint32_t) port);
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	4a30      	ldr	r2, [pc, #192]	; (800a7c4 <HW_GPIO_Init+0xd8>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d01b      	beq.n	800a73e <HW_GPIO_Init+0x52>
 800a706:	4a2f      	ldr	r2, [pc, #188]	; (800a7c4 <HW_GPIO_Init+0xd8>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d804      	bhi.n	800a716 <HW_GPIO_Init+0x2a>
 800a70c:	22a0      	movs	r2, #160	; 0xa0
 800a70e:	05d2      	lsls	r2, r2, #23
 800a710:	4293      	cmp	r3, r2
 800a712:	d007      	beq.n	800a724 <HW_GPIO_Init+0x38>
 800a714:	e03a      	b.n	800a78c <HW_GPIO_Init+0xa0>
 800a716:	4a2c      	ldr	r2, [pc, #176]	; (800a7c8 <HW_GPIO_Init+0xdc>)
 800a718:	4293      	cmp	r3, r2
 800a71a:	d01d      	beq.n	800a758 <HW_GPIO_Init+0x6c>
 800a71c:	4a2b      	ldr	r2, [pc, #172]	; (800a7cc <HW_GPIO_Init+0xe0>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d027      	beq.n	800a772 <HW_GPIO_Init+0x86>
 800a722:	e033      	b.n	800a78c <HW_GPIO_Init+0xa0>
 800a724:	4b2a      	ldr	r3, [pc, #168]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a726:	4a2a      	ldr	r2, [pc, #168]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a728:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a72a:	2101      	movs	r1, #1
 800a72c:	430a      	orrs	r2, r1
 800a72e:	62da      	str	r2, [r3, #44]	; 0x2c
 800a730:	4b27      	ldr	r3, [pc, #156]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a734:	2201      	movs	r2, #1
 800a736:	4013      	ands	r3, r2
 800a738:	627b      	str	r3, [r7, #36]	; 0x24
 800a73a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a73c:	e032      	b.n	800a7a4 <HW_GPIO_Init+0xb8>
 800a73e:	4b24      	ldr	r3, [pc, #144]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a740:	4a23      	ldr	r2, [pc, #140]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a742:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a744:	2102      	movs	r1, #2
 800a746:	430a      	orrs	r2, r1
 800a748:	62da      	str	r2, [r3, #44]	; 0x2c
 800a74a:	4b21      	ldr	r3, [pc, #132]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a74c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a74e:	2202      	movs	r2, #2
 800a750:	4013      	ands	r3, r2
 800a752:	623b      	str	r3, [r7, #32]
 800a754:	6a3b      	ldr	r3, [r7, #32]
 800a756:	e025      	b.n	800a7a4 <HW_GPIO_Init+0xb8>
 800a758:	4b1d      	ldr	r3, [pc, #116]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a75a:	4a1d      	ldr	r2, [pc, #116]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a75c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a75e:	2104      	movs	r1, #4
 800a760:	430a      	orrs	r2, r1
 800a762:	62da      	str	r2, [r3, #44]	; 0x2c
 800a764:	4b1a      	ldr	r3, [pc, #104]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a768:	2204      	movs	r2, #4
 800a76a:	4013      	ands	r3, r2
 800a76c:	61fb      	str	r3, [r7, #28]
 800a76e:	69fb      	ldr	r3, [r7, #28]
 800a770:	e018      	b.n	800a7a4 <HW_GPIO_Init+0xb8>
 800a772:	4b17      	ldr	r3, [pc, #92]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a774:	4a16      	ldr	r2, [pc, #88]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a776:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a778:	2108      	movs	r1, #8
 800a77a:	430a      	orrs	r2, r1
 800a77c:	62da      	str	r2, [r3, #44]	; 0x2c
 800a77e:	4b14      	ldr	r3, [pc, #80]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a782:	2208      	movs	r2, #8
 800a784:	4013      	ands	r3, r2
 800a786:	61bb      	str	r3, [r7, #24]
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	e00b      	b.n	800a7a4 <HW_GPIO_Init+0xb8>
 800a78c:	4b10      	ldr	r3, [pc, #64]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a78e:	4a10      	ldr	r2, [pc, #64]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a790:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a792:	2180      	movs	r1, #128	; 0x80
 800a794:	430a      	orrs	r2, r1
 800a796:	62da      	str	r2, [r3, #44]	; 0x2c
 800a798:	4b0d      	ldr	r3, [pc, #52]	; (800a7d0 <HW_GPIO_Init+0xe4>)
 800a79a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a79c:	2280      	movs	r2, #128	; 0x80
 800a79e:	4013      	ands	r3, r2
 800a7a0:	617b      	str	r3, [r7, #20]
 800a7a2:	697b      	ldr	r3, [r7, #20]

  initStruct->Pin = GPIO_Pin ;
 800a7a4:	230a      	movs	r3, #10
 800a7a6:	18fb      	adds	r3, r7, r3
 800a7a8:	881a      	ldrh	r2, [r3, #0]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	601a      	str	r2, [r3, #0]

  HAL_GPIO_Init( port, initStruct );
 800a7ae:	687a      	ldr	r2, [r7, #4]
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	0011      	movs	r1, r2
 800a7b4:	0018      	movs	r0, r3
 800a7b6:	f7fb fb27 	bl	8005e08 <HAL_GPIO_Init>
}
 800a7ba:	46c0      	nop			; (mov r8, r8)
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	b00a      	add	sp, #40	; 0x28
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	46c0      	nop			; (mov r8, r8)
 800a7c4:	50000400 	.word	0x50000400
 800a7c8:	50000800 	.word	0x50000800
 800a7cc:	50000c00 	.word	0x50000c00
 800a7d0:	40021000 	.word	0x40021000

0800a7d4 <HW_GPIO_SetIrq>:
 * @param [IN] prio       NVIC priority (0 is highest)
 * @param [IN] irqHandler  points to the  function to execute
 * @retval none
 */
void HW_GPIO_SetIrq( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t prio,  GpioIrqHandler *irqHandler )
{
 800a7d4:	b590      	push	{r4, r7, lr}
 800a7d6:	b087      	sub	sp, #28
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	60f8      	str	r0, [r7, #12]
 800a7dc:	607a      	str	r2, [r7, #4]
 800a7de:	603b      	str	r3, [r7, #0]
 800a7e0:	230a      	movs	r3, #10
 800a7e2:	18fb      	adds	r3, r7, r3
 800a7e4:	1c0a      	adds	r2, r1, #0
 800a7e6:	801a      	strh	r2, [r3, #0]
  IRQn_Type IRQnb;
  
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin ) ;
 800a7e8:	230a      	movs	r3, #10
 800a7ea:	18fb      	adds	r3, r7, r3
 800a7ec:	881b      	ldrh	r3, [r3, #0]
 800a7ee:	0018      	movs	r0, r3
 800a7f0:	f000 f85e 	bl	800a8b0 <HW_GPIO_GetBitPos>
 800a7f4:	0003      	movs	r3, r0
 800a7f6:	617b      	str	r3, [r7, #20]
  
  if ( irqHandler != NULL)
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d01e      	beq.n	800a83c <HW_GPIO_SetIrq+0x68>
  {
    GpioIrq[ BitPos ] = irqHandler;
 800a7fe:	4b11      	ldr	r3, [pc, #68]	; (800a844 <HW_GPIO_SetIrq+0x70>)
 800a800:	697a      	ldr	r2, [r7, #20]
 800a802:	0092      	lsls	r2, r2, #2
 800a804:	6839      	ldr	r1, [r7, #0]
 800a806:	50d1      	str	r1, [r2, r3]

    IRQnb = MSP_GetIRQn( GPIO_Pin );
 800a808:	2313      	movs	r3, #19
 800a80a:	18fc      	adds	r4, r7, r3
 800a80c:	230a      	movs	r3, #10
 800a80e:	18fb      	adds	r3, r7, r3
 800a810:	881b      	ldrh	r3, [r3, #0]
 800a812:	0018      	movs	r0, r3
 800a814:	f001 f871 	bl	800b8fa <MSP_GetIRQn>
 800a818:	0003      	movs	r3, r0
 800a81a:	7023      	strb	r3, [r4, #0]

    HAL_NVIC_SetPriority( IRQnb , prio, 0);
 800a81c:	6879      	ldr	r1, [r7, #4]
 800a81e:	2313      	movs	r3, #19
 800a820:	18fb      	adds	r3, r7, r3
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	b25b      	sxtb	r3, r3
 800a826:	2200      	movs	r2, #0
 800a828:	0018      	movs	r0, r3
 800a82a:	f7fa fedf 	bl	80055ec <HAL_NVIC_SetPriority>
    
    HAL_NVIC_EnableIRQ( IRQnb );
 800a82e:	2313      	movs	r3, #19
 800a830:	18fb      	adds	r3, r7, r3
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	b25b      	sxtb	r3, r3
 800a836:	0018      	movs	r0, r3
 800a838:	f7fa feee 	bl	8005618 <HAL_NVIC_EnableIRQ>
  }
}
 800a83c:	46c0      	nop			; (mov r8, r8)
 800a83e:	46bd      	mov	sp, r7
 800a840:	b007      	add	sp, #28
 800a842:	bd90      	pop	{r4, r7, pc}
 800a844:	20000224 	.word	0x20000224

0800a848 <HW_GPIO_IrqHandler>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval none
 */
void HW_GPIO_IrqHandler( uint16_t GPIO_Pin )
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	0002      	movs	r2, r0
 800a850:	1dbb      	adds	r3, r7, #6
 800a852:	801a      	strh	r2, [r3, #0]
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin );
 800a854:	1dbb      	adds	r3, r7, #6
 800a856:	881b      	ldrh	r3, [r3, #0]
 800a858:	0018      	movs	r0, r3
 800a85a:	f000 f829 	bl	800a8b0 <HW_GPIO_GetBitPos>
 800a85e:	0003      	movs	r3, r0
 800a860:	60fb      	str	r3, [r7, #12]
  
  if ( GpioIrq[ BitPos ]  != NULL)
 800a862:	4b07      	ldr	r3, [pc, #28]	; (800a880 <HW_GPIO_IrqHandler+0x38>)
 800a864:	68fa      	ldr	r2, [r7, #12]
 800a866:	0092      	lsls	r2, r2, #2
 800a868:	58d3      	ldr	r3, [r2, r3]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d004      	beq.n	800a878 <HW_GPIO_IrqHandler+0x30>
  {
    GpioIrq[ BitPos ] ( );
 800a86e:	4b04      	ldr	r3, [pc, #16]	; (800a880 <HW_GPIO_IrqHandler+0x38>)
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	0092      	lsls	r2, r2, #2
 800a874:	58d3      	ldr	r3, [r2, r3]
 800a876:	4798      	blx	r3
  }
}
 800a878:	46c0      	nop			; (mov r8, r8)
 800a87a:	46bd      	mov	sp, r7
 800a87c:	b004      	add	sp, #16
 800a87e:	bd80      	pop	{r7, pc}
 800a880:	20000224 	.word	0x20000224

0800a884 <HW_GPIO_Write>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void HW_GPIO_Write( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,  uint32_t value )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	60f8      	str	r0, [r7, #12]
 800a88c:	607a      	str	r2, [r7, #4]
 800a88e:	230a      	movs	r3, #10
 800a890:	18fb      	adds	r3, r7, r3
 800a892:	1c0a      	adds	r2, r1, #0
 800a894:	801a      	strh	r2, [r3, #0]
  HAL_GPIO_WritePin( GPIOx, GPIO_Pin , (GPIO_PinState) value );
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	b2da      	uxtb	r2, r3
 800a89a:	230a      	movs	r3, #10
 800a89c:	18fb      	adds	r3, r7, r3
 800a89e:	8819      	ldrh	r1, [r3, #0]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	0018      	movs	r0, r3
 800a8a4:	f7fb fc2e 	bl	8006104 <HAL_GPIO_WritePin>
}
 800a8a8:	46c0      	nop			; (mov r8, r8)
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	b004      	add	sp, #16
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <HW_GPIO_GetBitPos>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval the position of the bit
 */
static uint8_t HW_GPIO_GetBitPos(uint16_t GPIO_Pin)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	0002      	movs	r2, r0
 800a8b8:	1dbb      	adds	r3, r7, #6
 800a8ba:	801a      	strh	r2, [r3, #0]
  uint8_t PinPos=0;
 800a8bc:	230f      	movs	r3, #15
 800a8be:	18fb      	adds	r3, r7, r3
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	701a      	strb	r2, [r3, #0]
  
  if ( ( GPIO_Pin & 0xFF00 ) != 0) { PinPos |= 0x8; }
 800a8c4:	1dbb      	adds	r3, r7, #6
 800a8c6:	881a      	ldrh	r2, [r3, #0]
 800a8c8:	23ff      	movs	r3, #255	; 0xff
 800a8ca:	021b      	lsls	r3, r3, #8
 800a8cc:	4013      	ands	r3, r2
 800a8ce:	d007      	beq.n	800a8e0 <HW_GPIO_GetBitPos+0x30>
 800a8d0:	230f      	movs	r3, #15
 800a8d2:	18fb      	adds	r3, r7, r3
 800a8d4:	220f      	movs	r2, #15
 800a8d6:	18ba      	adds	r2, r7, r2
 800a8d8:	7812      	ldrb	r2, [r2, #0]
 800a8da:	2108      	movs	r1, #8
 800a8dc:	430a      	orrs	r2, r1
 800a8de:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xF0F0 ) != 0) { PinPos |= 0x4; }
 800a8e0:	1dbb      	adds	r3, r7, #6
 800a8e2:	881b      	ldrh	r3, [r3, #0]
 800a8e4:	4a15      	ldr	r2, [pc, #84]	; (800a93c <HW_GPIO_GetBitPos+0x8c>)
 800a8e6:	4013      	ands	r3, r2
 800a8e8:	d007      	beq.n	800a8fa <HW_GPIO_GetBitPos+0x4a>
 800a8ea:	230f      	movs	r3, #15
 800a8ec:	18fb      	adds	r3, r7, r3
 800a8ee:	220f      	movs	r2, #15
 800a8f0:	18ba      	adds	r2, r7, r2
 800a8f2:	7812      	ldrb	r2, [r2, #0]
 800a8f4:	2104      	movs	r1, #4
 800a8f6:	430a      	orrs	r2, r1
 800a8f8:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xCCCC ) != 0) { PinPos |= 0x2; }
 800a8fa:	1dbb      	adds	r3, r7, #6
 800a8fc:	881b      	ldrh	r3, [r3, #0]
 800a8fe:	4a10      	ldr	r2, [pc, #64]	; (800a940 <HW_GPIO_GetBitPos+0x90>)
 800a900:	4013      	ands	r3, r2
 800a902:	d007      	beq.n	800a914 <HW_GPIO_GetBitPos+0x64>
 800a904:	230f      	movs	r3, #15
 800a906:	18fb      	adds	r3, r7, r3
 800a908:	220f      	movs	r2, #15
 800a90a:	18ba      	adds	r2, r7, r2
 800a90c:	7812      	ldrb	r2, [r2, #0]
 800a90e:	2102      	movs	r1, #2
 800a910:	430a      	orrs	r2, r1
 800a912:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xAAAA ) != 0) { PinPos |= 0x1; }
 800a914:	1dbb      	adds	r3, r7, #6
 800a916:	881b      	ldrh	r3, [r3, #0]
 800a918:	4a0a      	ldr	r2, [pc, #40]	; (800a944 <HW_GPIO_GetBitPos+0x94>)
 800a91a:	4013      	ands	r3, r2
 800a91c:	d007      	beq.n	800a92e <HW_GPIO_GetBitPos+0x7e>
 800a91e:	230f      	movs	r3, #15
 800a920:	18fb      	adds	r3, r7, r3
 800a922:	220f      	movs	r2, #15
 800a924:	18ba      	adds	r2, r7, r2
 800a926:	7812      	ldrb	r2, [r2, #0]
 800a928:	2101      	movs	r1, #1
 800a92a:	430a      	orrs	r2, r1
 800a92c:	701a      	strb	r2, [r3, #0]
  
  return PinPos;
 800a92e:	230f      	movs	r3, #15
 800a930:	18fb      	adds	r3, r7, r3
 800a932:	781b      	ldrb	r3, [r3, #0]
}
 800a934:	0018      	movs	r0, r3
 800a936:	46bd      	mov	sp, r7
 800a938:	b004      	add	sp, #16
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	0000f0f0 	.word	0x0000f0f0
 800a940:	0000cccc 	.word	0x0000cccc
 800a944:	0000aaaa 	.word	0x0000aaaa

0800a948 <HW_RTC_Init>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
void HW_RTC_Init( void )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	af00      	add	r7, sp, #0
  if( HW_RTC_Initalized == false )
 800a94c:	4b09      	ldr	r3, [pc, #36]	; (800a974 <HW_RTC_Init+0x2c>)
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	2201      	movs	r2, #1
 800a952:	4053      	eors	r3, r2
 800a954:	b2db      	uxtb	r3, r3
 800a956:	2b00      	cmp	r3, #0
 800a958:	d008      	beq.n	800a96c <HW_RTC_Init+0x24>
  {
    HW_RTC_SetConfig( );
 800a95a:	f000 f80d 	bl	800a978 <HW_RTC_SetConfig>
    HW_RTC_SetAlarmConfig( );
 800a95e:	f000 f941 	bl	800abe4 <HW_RTC_SetAlarmConfig>
    HW_RTC_SetTimerContext( );
 800a962:	f000 f91f 	bl	800aba4 <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 800a966:	4b03      	ldr	r3, [pc, #12]	; (800a974 <HW_RTC_Init+0x2c>)
 800a968:	2201      	movs	r2, #1
 800a96a:	701a      	strb	r2, [r3, #0]
  }
}
 800a96c:	46c0      	nop			; (mov r8, r8)
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
 800a972:	46c0      	nop			; (mov r8, r8)
 800a974:	20000264 	.word	0x20000264

0800a978 <HW_RTC_SetConfig>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
static void HW_RTC_SetConfig( void )
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b086      	sub	sp, #24
 800a97c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  RtcHandle.Instance = RTC;
 800a97e:	4b27      	ldr	r3, [pc, #156]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a980:	4a27      	ldr	r2, [pc, #156]	; (800aa20 <HW_RTC_SetConfig+0xa8>)
 800a982:	601a      	str	r2, [r3, #0]

  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 800a984:	4b25      	ldr	r3, [pc, #148]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a986:	2200      	movs	r2, #0
 800a988:	605a      	str	r2, [r3, #4]
  RtcHandle.Init.AsynchPrediv = PREDIV_A; /* RTC_ASYNCH_PREDIV; */
 800a98a:	4b24      	ldr	r3, [pc, #144]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a98c:	221f      	movs	r2, #31
 800a98e:	609a      	str	r2, [r3, #8]
  RtcHandle.Init.SynchPrediv = PREDIV_S; /* RTC_SYNCH_PREDIV; */
 800a990:	4b22      	ldr	r3, [pc, #136]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a992:	4a24      	ldr	r2, [pc, #144]	; (800aa24 <HW_RTC_SetConfig+0xac>)
 800a994:	60da      	str	r2, [r3, #12]
  RtcHandle.Init.OutPut = RTC_OUTPUT;
 800a996:	4b21      	ldr	r3, [pc, #132]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a998:	2200      	movs	r2, #0
 800a99a:	611a      	str	r2, [r3, #16]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a99c:	4b1f      	ldr	r3, [pc, #124]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a99e:	2200      	movs	r2, #0
 800a9a0:	619a      	str	r2, [r3, #24]
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a9a2:	4b1e      	ldr	r3, [pc, #120]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	61da      	str	r2, [r3, #28]

  HAL_RTC_Init( &RtcHandle );
 800a9a8:	4b1c      	ldr	r3, [pc, #112]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a9aa:	0018      	movs	r0, r3
 800a9ac:	f7fc fd30 	bl	8007410 <HAL_RTC_Init>
  
  /*Monday 1st January 2016*/
  RTC_DateStruct.Year = 16;
 800a9b0:	003b      	movs	r3, r7
 800a9b2:	2210      	movs	r2, #16
 800a9b4:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct.Month = RTC_MONTH_JANUARY;
 800a9b6:	003b      	movs	r3, r7
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct.Date = 1;
 800a9bc:	003b      	movs	r3, r7
 800a9be:	2201      	movs	r2, #1
 800a9c0:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 800a9c2:	003b      	movs	r3, r7
 800a9c4:	2201      	movs	r2, #1
 800a9c6:	701a      	strb	r2, [r3, #0]
  HAL_RTC_SetDate(&RtcHandle , &RTC_DateStruct, RTC_FORMAT_BIN);
 800a9c8:	0039      	movs	r1, r7
 800a9ca:	4b14      	ldr	r3, [pc, #80]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	0018      	movs	r0, r3
 800a9d0:	f7fc fece 	bl	8007770 <HAL_RTC_SetDate>
  
  /*at 0:0:0*/
  RTC_TimeStruct.Hours = 0;
 800a9d4:	1d3b      	adds	r3, r7, #4
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct.Minutes = 0;
 800a9da:	1d3b      	adds	r3, r7, #4
 800a9dc:	2200      	movs	r2, #0
 800a9de:	705a      	strb	r2, [r3, #1]

  RTC_TimeStruct.Seconds = 0;
 800a9e0:	1d3b      	adds	r3, r7, #4
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct.TimeFormat = 0;
 800a9e6:	1d3b      	adds	r3, r7, #4
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	70da      	strb	r2, [r3, #3]
  RTC_TimeStruct.SubSeconds = 0;
 800a9ec:	1d3b      	adds	r3, r7, #4
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	605a      	str	r2, [r3, #4]
  RTC_TimeStruct.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
 800a9f2:	1d3b      	adds	r3, r7, #4
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	611a      	str	r2, [r3, #16]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 800a9f8:	1d3b      	adds	r3, r7, #4
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	60da      	str	r2, [r3, #12]
  
  HAL_RTC_SetTime(&RtcHandle , &RTC_TimeStruct, RTC_FORMAT_BIN);
 800a9fe:	1d39      	adds	r1, r7, #4
 800aa00:	4b06      	ldr	r3, [pc, #24]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800aa02:	2200      	movs	r2, #0
 800aa04:	0018      	movs	r0, r3
 800aa06:	f7fc fd87 	bl	8007518 <HAL_RTC_SetTime>
  
 /*Enable Direct Read of the calendar registers (not through Shadow) */
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 800aa0a:	4b04      	ldr	r3, [pc, #16]	; (800aa1c <HW_RTC_SetConfig+0xa4>)
 800aa0c:	0018      	movs	r0, r3
 800aa0e:	f7fd fab2 	bl	8007f76 <HAL_RTCEx_EnableBypassShadow>
}
 800aa12:	46c0      	nop			; (mov r8, r8)
 800aa14:	46bd      	mov	sp, r7
 800aa16:	b006      	add	sp, #24
 800aa18:	bd80      	pop	{r7, pc}
 800aa1a:	46c0      	nop			; (mov r8, r8)
 800aa1c:	20000268 	.word	0x20000268
 800aa20:	40002800 	.word	0x40002800
 800aa24:	000003ff 	.word	0x000003ff

0800aa28 <HW_RTC_GetMinimumTimeout>:
 * @brief returns the wake up time in ticks
 * @param none
 * @retval wake up time in ticks
 */
uint32_t HW_RTC_GetMinimumTimeout( void )
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	af00      	add	r7, sp, #0
  return( MIN_ALARM_DELAY );
 800aa2c:	2303      	movs	r3, #3
}
 800aa2e:	0018      	movs	r0, r3
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <HW_RTC_ms2Tick>:
 * @brief converts time in ms to time in ticks
 * @param [IN] time in milliseconds
 * @retval returns time in timer ticks
 */
uint32_t HW_RTC_ms2Tick( TimerTime_t timeMicroSec )
{
 800aa34:	b5b0      	push	{r4, r5, r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
/*return( ( timeMicroSec / RTC_ALARM_TIME_BASE ) ); */
  return ( uint32_t) ( ( ((uint64_t)timeMicroSec) * CONV_DENOM ) / CONV_NUMER );
 800aa3c:	6879      	ldr	r1, [r7, #4]
 800aa3e:	000a      	movs	r2, r1
 800aa40:	2100      	movs	r1, #0
 800aa42:	000b      	movs	r3, r1
 800aa44:	0e51      	lsrs	r1, r2, #25
 800aa46:	01dd      	lsls	r5, r3, #7
 800aa48:	430d      	orrs	r5, r1
 800aa4a:	01d4      	lsls	r4, r2, #7
 800aa4c:	227d      	movs	r2, #125	; 0x7d
 800aa4e:	2300      	movs	r3, #0
 800aa50:	0020      	movs	r0, r4
 800aa52:	0029      	movs	r1, r5
 800aa54:	f7f5 fd14 	bl	8000480 <__aeabi_uldivmod>
 800aa58:	0003      	movs	r3, r0
 800aa5a:	000c      	movs	r4, r1
}
 800aa5c:	0018      	movs	r0, r3
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	b002      	add	sp, #8
 800aa62:	bdb0      	pop	{r4, r5, r7, pc}

0800aa64 <HW_RTC_SetAlarm>:
 * @brief Set the alarm
 * @note The alarm is set at now (read in this funtion) + timeout
 * @param timeout Duration of the Timer ticks
 */
void HW_RTC_SetAlarm( uint32_t timeout )
{
 800aa64:	b590      	push	{r4, r7, lr}
 800aa66:	b083      	sub	sp, #12
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  /* we don't go in Low Power mode for timeout below MIN_ALARM_DELAY */
  if ( (MIN_ALARM_DELAY + McuWakeUpTimeCal ) < ((timeout - HW_RTC_GetTimerElapsedTime( ) )) )
 800aa6c:	4b14      	ldr	r3, [pc, #80]	; (800aac0 <HW_RTC_SetAlarm+0x5c>)
 800aa6e:	2200      	movs	r2, #0
 800aa70:	5e9b      	ldrsh	r3, [r3, r2]
 800aa72:	3303      	adds	r3, #3
 800aa74:	001c      	movs	r4, r3
 800aa76:	f000 f825 	bl	800aac4 <HW_RTC_GetTimerElapsedTime>
 800aa7a:	0002      	movs	r2, r0
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	1a9b      	subs	r3, r3, r2
 800aa80:	429c      	cmp	r4, r3
 800aa82:	d203      	bcs.n	800aa8c <HW_RTC_SetAlarm+0x28>
  {
    LowPower_Enable( e_LOW_POWER_RTC );
 800aa84:	2001      	movs	r0, #1
 800aa86:	f7ff f975 	bl	8009d74 <LowPower_Enable>
 800aa8a:	e002      	b.n	800aa92 <HW_RTC_SetAlarm+0x2e>
  }
  else
  {
    LowPower_Disable( e_LOW_POWER_RTC );
 800aa8c:	2001      	movs	r0, #1
 800aa8e:	f7ff f953 	bl	8009d38 <LowPower_Disable>
  }

  if( LowPower_GetState() == 0 )
 800aa92:	f7ff f98f 	bl	8009db4 <LowPower_GetState>
 800aa96:	1e03      	subs	r3, r0, #0
 800aa98:	d109      	bne.n	800aaae <HW_RTC_SetAlarm+0x4a>
  {
    LowPower_Enable( e_LOW_POWER_RTC );
 800aa9a:	2001      	movs	r0, #1
 800aa9c:	f7ff f96a 	bl	8009d74 <LowPower_Enable>
    timeout = timeout -  McuWakeUpTimeCal;
 800aaa0:	4b07      	ldr	r3, [pc, #28]	; (800aac0 <HW_RTC_SetAlarm+0x5c>)
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	5e9b      	ldrsh	r3, [r3, r2]
 800aaa6:	001a      	movs	r2, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	1a9b      	subs	r3, r3, r2
 800aaac:	607b      	str	r3, [r7, #4]
  }

  HW_RTC_StartWakeUpAlarm( timeout );
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	0018      	movs	r0, r3
 800aab2:	f000 f8a5 	bl	800ac00 <HW_RTC_StartWakeUpAlarm>
}
 800aab6:	46c0      	nop			; (mov r8, r8)
 800aab8:	46bd      	mov	sp, r7
 800aaba:	b003      	add	sp, #12
 800aabc:	bd90      	pop	{r4, r7, pc}
 800aabe:	46c0      	nop			; (mov r8, r8)
 800aac0:	20000266 	.word	0x20000266

0800aac4 <HW_RTC_GetTimerElapsedTime>:
 * @brief Get the RTC timer elapsed time since the last Alarm was set
 * @param none
 * @retval RTC Elapsed time in ticks
 */
uint32_t HW_RTC_GetTimerElapsedTime( void )
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b088      	sub	sp, #32
 800aac8:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;
  
  TimerTime_t CalendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 800aaca:	2308      	movs	r3, #8
 800aacc:	18fa      	adds	r2, r7, r3
 800aace:	1d3b      	adds	r3, r7, #4
 800aad0:	0011      	movs	r1, r2
 800aad2:	0018      	movs	r0, r3
 800aad4:	f000 fa14 	bl	800af00 <HW_RTC_GetCalendarValue>
 800aad8:	0003      	movs	r3, r0
 800aada:	61fb      	str	r3, [r7, #28]

  return( ( uint32_t )( CalendarValue - RtcTimerContext.Rtc_Time ));
 800aadc:	4b03      	ldr	r3, [pc, #12]	; (800aaec <HW_RTC_GetTimerElapsedTime+0x28>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	69fa      	ldr	r2, [r7, #28]
 800aae2:	1ad3      	subs	r3, r2, r3
}
 800aae4:	0018      	movs	r0, r3
 800aae6:	46bd      	mov	sp, r7
 800aae8:	b008      	add	sp, #32
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	200002b4 	.word	0x200002b4

0800aaf0 <HW_RTC_GetTimerValue>:
 * @brief Get the RTC timer value
 * @param none
 * @retval RTC Timer value in ticks
 */
uint32_t HW_RTC_GetTimerValue( void )
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b088      	sub	sp, #32
 800aaf4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;
  
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 800aaf6:	2308      	movs	r3, #8
 800aaf8:	18fa      	adds	r2, r7, r3
 800aafa:	1d3b      	adds	r3, r7, #4
 800aafc:	0011      	movs	r1, r2
 800aafe:	0018      	movs	r0, r3
 800ab00:	f000 f9fe 	bl	800af00 <HW_RTC_GetCalendarValue>
 800ab04:	0003      	movs	r3, r0
 800ab06:	61fb      	str	r3, [r7, #28]

  return( CalendarValue );
 800ab08:	69fb      	ldr	r3, [r7, #28]
}
 800ab0a:	0018      	movs	r0, r3
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	b008      	add	sp, #32
 800ab10:	bd80      	pop	{r7, pc}
	...

0800ab14 <HW_RTC_StopAlarm>:
 * @brief Stop the Alarm
 * @param none
 * @retval none
 */
void HW_RTC_StopAlarm( void )
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	af00      	add	r7, sp, #0

  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG( &RtcHandle, RTC_FLAG_ALRAF);
 800ab18:	4b09      	ldr	r3, [pc, #36]	; (800ab40 <HW_RTC_StopAlarm+0x2c>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	4a08      	ldr	r2, [pc, #32]	; (800ab40 <HW_RTC_StopAlarm+0x2c>)
 800ab1e:	6812      	ldr	r2, [r2, #0]
 800ab20:	68d2      	ldr	r2, [r2, #12]
 800ab22:	21ff      	movs	r1, #255	; 0xff
 800ab24:	400a      	ands	r2, r1
 800ab26:	4907      	ldr	r1, [pc, #28]	; (800ab44 <HW_RTC_StopAlarm+0x30>)
 800ab28:	430a      	orrs	r2, r1
 800ab2a:	60da      	str	r2, [r3, #12]

  /* Disable the Alarm A interrupt */

  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A );
 800ab2c:	2380      	movs	r3, #128	; 0x80
 800ab2e:	005a      	lsls	r2, r3, #1
 800ab30:	4b03      	ldr	r3, [pc, #12]	; (800ab40 <HW_RTC_StopAlarm+0x2c>)
 800ab32:	0011      	movs	r1, r2
 800ab34:	0018      	movs	r0, r3
 800ab36:	f7fd f899 	bl	8007c6c <HAL_RTC_DeactivateAlarm>
}
 800ab3a:	46c0      	nop			; (mov r8, r8)
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}
 800ab40:	20000268 	.word	0x20000268
 800ab44:	fffffe7f 	.word	0xfffffe7f

0800ab48 <HW_RTC_IrqHandler>:
 * @brief RTC IRQ Handler on the RTC Alarm
 * @param none
 * @retval none
 */
void HW_RTC_IrqHandler ( void )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	af00      	add	r7, sp, #0
  /* enable low power at irq*/
  LowPower_Enable( e_LOW_POWER_RTC );
 800ab4c:	2001      	movs	r0, #1
 800ab4e:	f7ff f911 	bl	8009d74 <LowPower_Enable>
  
  HAL_RTC_AlarmIRQHandler( &RtcHandle);
 800ab52:	4b03      	ldr	r3, [pc, #12]	; (800ab60 <HW_RTC_IrqHandler+0x18>)
 800ab54:	0018      	movs	r0, r3
 800ab56:	f7fd f92b 	bl	8007db0 <HAL_RTC_AlarmIRQHandler>
}
 800ab5a:	46c0      	nop			; (mov r8, r8)
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	20000268 	.word	0x20000268

0800ab64 <HW_RTC_DelayMs>:
 * @brief a delay of delay ms by polling RTC
 * @param delay in ms
 * @retval none
 */
void HW_RTC_DelayMs( uint32_t delay )
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  TimerTime_t delayValue = 0;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	60fb      	str	r3, [r7, #12]
  TimerTime_t timeout = 0;
 800ab70:	2300      	movs	r3, #0
 800ab72:	60bb      	str	r3, [r7, #8]

  delayValue = HW_RTC_ms2Tick( delay );
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	0018      	movs	r0, r3
 800ab78:	f7ff ff5c 	bl	800aa34 <HW_RTC_ms2Tick>
 800ab7c:	0003      	movs	r3, r0
 800ab7e:	60fb      	str	r3, [r7, #12]

  /* Wait delay ms */
  timeout = HW_RTC_GetTimerValue( );
 800ab80:	f7ff ffb6 	bl	800aaf0 <HW_RTC_GetTimerValue>
 800ab84:	0003      	movs	r3, r0
 800ab86:	60bb      	str	r3, [r7, #8]
  while( ( ( HW_RTC_GetTimerValue( ) - timeout ) ) < delayValue )
 800ab88:	e000      	b.n	800ab8c <HW_RTC_DelayMs+0x28>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800ab8a:	46c0      	nop			; (mov r8, r8)
 800ab8c:	f7ff ffb0 	bl	800aaf0 <HW_RTC_GetTimerValue>
 800ab90:	0002      	movs	r2, r0
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	1ad2      	subs	r2, r2, r3
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d3f6      	bcc.n	800ab8a <HW_RTC_DelayMs+0x26>
  {
    __NOP( );
  }
}
 800ab9c:	46c0      	nop			; (mov r8, r8)
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	b004      	add	sp, #16
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <HW_RTC_SetTimerContext>:
 * @brief set Time Reference set also the RTC_DateStruct and RTC_TimeStruct
 * @param none
 * @retval Timer Value
 */
uint32_t HW_RTC_SetTimerContext( void )
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	af00      	add	r7, sp, #0
  RtcTimerContext.Rtc_Time = HW_RTC_GetCalendarValue( &RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time );
 800aba8:	4a06      	ldr	r2, [pc, #24]	; (800abc4 <HW_RTC_SetTimerContext+0x20>)
 800abaa:	4b07      	ldr	r3, [pc, #28]	; (800abc8 <HW_RTC_SetTimerContext+0x24>)
 800abac:	0011      	movs	r1, r2
 800abae:	0018      	movs	r0, r3
 800abb0:	f000 f9a6 	bl	800af00 <HW_RTC_GetCalendarValue>
 800abb4:	0002      	movs	r2, r0
 800abb6:	4b05      	ldr	r3, [pc, #20]	; (800abcc <HW_RTC_SetTimerContext+0x28>)
 800abb8:	601a      	str	r2, [r3, #0]
  return ( uint32_t ) RtcTimerContext.Rtc_Time;
 800abba:	4b04      	ldr	r3, [pc, #16]	; (800abcc <HW_RTC_SetTimerContext+0x28>)
 800abbc:	681b      	ldr	r3, [r3, #0]
}
 800abbe:	0018      	movs	r0, r3
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	200002b8 	.word	0x200002b8
 800abc8:	200002cc 	.word	0x200002cc
 800abcc:	200002b4 	.word	0x200002b4

0800abd0 <HW_RTC_GetTimerContext>:
 * @brief Get the RTC timer Reference
 * @param none
 * @retval Timer Value in  Ticks
 */
uint32_t HW_RTC_GetTimerContext( void )
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	af00      	add	r7, sp, #0
  return (uint32_t) RtcTimerContext.Rtc_Time;
 800abd4:	4b02      	ldr	r3, [pc, #8]	; (800abe0 <HW_RTC_GetTimerContext+0x10>)
 800abd6:	681b      	ldr	r3, [r3, #0]
}
 800abd8:	0018      	movs	r0, r3
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	46c0      	nop			; (mov r8, r8)
 800abe0:	200002b4 	.word	0x200002b4

0800abe4 <HW_RTC_SetAlarmConfig>:
 * @brief configure alarm at init
 * @param none
 * @retval none
 */
static void HW_RTC_SetAlarmConfig( void )
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	af00      	add	r7, sp, #0
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 800abe8:	2380      	movs	r3, #128	; 0x80
 800abea:	005a      	lsls	r2, r3, #1
 800abec:	4b03      	ldr	r3, [pc, #12]	; (800abfc <HW_RTC_SetAlarmConfig+0x18>)
 800abee:	0011      	movs	r1, r2
 800abf0:	0018      	movs	r0, r3
 800abf2:	f7fd f83b 	bl	8007c6c <HAL_RTC_DeactivateAlarm>
}
 800abf6:	46c0      	nop			; (mov r8, r8)
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	20000268 	.word	0x20000268

0800ac00 <HW_RTC_StartWakeUpAlarm>:
 * @note  alarm in RtcTimerContext.Rtc_Time + timeoutValue
 * @param timeoutValue in ticks
 * @retval none
 */
static void HW_RTC_StartWakeUpAlarm( uint32_t timeoutValue )
{
 800ac00:	b590      	push	{r4, r7, lr}
 800ac02:	b08d      	sub	sp, #52	; 0x34
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  uint16_t rtcAlarmSubSeconds = 0;
 800ac08:	232e      	movs	r3, #46	; 0x2e
 800ac0a:	18fb      	adds	r3, r7, r3
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmSeconds = 0;
 800ac10:	232c      	movs	r3, #44	; 0x2c
 800ac12:	18fb      	adds	r3, r7, r3
 800ac14:	2200      	movs	r2, #0
 800ac16:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmMinutes = 0;
 800ac18:	232a      	movs	r3, #42	; 0x2a
 800ac1a:	18fb      	adds	r3, r7, r3
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmHours = 0;
 800ac20:	2328      	movs	r3, #40	; 0x28
 800ac22:	18fb      	adds	r3, r7, r3
 800ac24:	2200      	movs	r2, #0
 800ac26:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmDays = 0;
 800ac28:	2326      	movs	r3, #38	; 0x26
 800ac2a:	18fb      	adds	r3, r7, r3
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	801a      	strh	r2, [r3, #0]
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 800ac30:	2310      	movs	r3, #16
 800ac32:	18fa      	adds	r2, r7, r3
 800ac34:	4baa      	ldr	r3, [pc, #680]	; (800aee0 <HW_RTC_StartWakeUpAlarm+0x2e0>)
 800ac36:	3304      	adds	r3, #4
 800ac38:	cb13      	ldmia	r3!, {r0, r1, r4}
 800ac3a:	c213      	stmia	r2!, {r0, r1, r4}
 800ac3c:	cb03      	ldmia	r3!, {r0, r1}
 800ac3e:	c203      	stmia	r2!, {r0, r1}
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 800ac40:	230c      	movs	r3, #12
 800ac42:	18fb      	adds	r3, r7, r3
 800ac44:	4aa6      	ldr	r2, [pc, #664]	; (800aee0 <HW_RTC_StartWakeUpAlarm+0x2e0>)
 800ac46:	6992      	ldr	r2, [r2, #24]
 800ac48:	601a      	str	r2, [r3, #0]

  HW_RTC_StopAlarm( );
 800ac4a:	f7ff ff63 	bl	800ab14 <HW_RTC_StopAlarm>
  DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  
  /*reverse counter */
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 800ac4e:	2310      	movs	r3, #16
 800ac50:	18fb      	adds	r3, r7, r3
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	232e      	movs	r3, #46	; 0x2e
 800ac58:	18fb      	adds	r3, r7, r3
 800ac5a:	49a2      	ldr	r1, [pc, #648]	; (800aee4 <HW_RTC_StartWakeUpAlarm+0x2e4>)
 800ac5c:	1a8a      	subs	r2, r1, r2
 800ac5e:	801a      	strh	r2, [r3, #0]
  rtcAlarmSubSeconds += ( timeoutValue & PREDIV_S);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	059b      	lsls	r3, r3, #22
 800ac66:	0d9b      	lsrs	r3, r3, #22
 800ac68:	b299      	uxth	r1, r3
 800ac6a:	232e      	movs	r3, #46	; 0x2e
 800ac6c:	18fb      	adds	r3, r7, r3
 800ac6e:	222e      	movs	r2, #46	; 0x2e
 800ac70:	18ba      	adds	r2, r7, r2
 800ac72:	8812      	ldrh	r2, [r2, #0]
 800ac74:	188a      	adds	r2, r1, r2
 800ac76:	801a      	strh	r2, [r3, #0]
  /* convert timeout  to seconds */
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	0a9b      	lsrs	r3, r3, #10
 800ac7c:	607b      	str	r3, [r7, #4]
  
  /*convert microsecs to RTC format and add to 'Now' */
  rtcAlarmDays =  RTC_DateStruct.Date;
 800ac7e:	230c      	movs	r3, #12
 800ac80:	18fb      	adds	r3, r7, r3
 800ac82:	789a      	ldrb	r2, [r3, #2]
 800ac84:	2326      	movs	r3, #38	; 0x26
 800ac86:	18fb      	adds	r3, r7, r3
 800ac88:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInDay)
 800ac8a:	e00a      	b.n	800aca2 <HW_RTC_StartWakeUpAlarm+0xa2>
  {
    timeoutValue -= SecondsInDay;
 800ac8c:	4a96      	ldr	r2, [pc, #600]	; (800aee8 <HW_RTC_StartWakeUpAlarm+0x2e8>)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	1a9b      	subs	r3, r3, r2
 800ac92:	607b      	str	r3, [r7, #4]
    rtcAlarmDays++;
 800ac94:	2326      	movs	r3, #38	; 0x26
 800ac96:	18fb      	adds	r3, r7, r3
 800ac98:	881a      	ldrh	r2, [r3, #0]
 800ac9a:	2326      	movs	r3, #38	; 0x26
 800ac9c:	18fb      	adds	r3, r7, r3
 800ac9e:	3201      	adds	r2, #1
 800aca0:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInDay)
 800aca2:	4a91      	ldr	r2, [pc, #580]	; (800aee8 <HW_RTC_StartWakeUpAlarm+0x2e8>)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4293      	cmp	r3, r2
 800aca8:	d2f0      	bcs.n	800ac8c <HW_RTC_StartWakeUpAlarm+0x8c>
  }
  
  /* calc hours */
  rtcAlarmHours = RTC_TimeStruct.Hours;
 800acaa:	2310      	movs	r3, #16
 800acac:	18fb      	adds	r3, r7, r3
 800acae:	781a      	ldrb	r2, [r3, #0]
 800acb0:	2328      	movs	r3, #40	; 0x28
 800acb2:	18fb      	adds	r3, r7, r3
 800acb4:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInHour)
 800acb6:	e00c      	b.n	800acd2 <HW_RTC_StartWakeUpAlarm+0xd2>
  {
    timeoutValue -= SecondsInHour;
 800acb8:	23e1      	movs	r3, #225	; 0xe1
 800acba:	011b      	lsls	r3, r3, #4
 800acbc:	001a      	movs	r2, r3
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	1a9b      	subs	r3, r3, r2
 800acc2:	607b      	str	r3, [r7, #4]
    rtcAlarmHours++;
 800acc4:	2328      	movs	r3, #40	; 0x28
 800acc6:	18fb      	adds	r3, r7, r3
 800acc8:	881a      	ldrh	r2, [r3, #0]
 800acca:	2328      	movs	r3, #40	; 0x28
 800accc:	18fb      	adds	r3, r7, r3
 800acce:	3201      	adds	r2, #1
 800acd0:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInHour)
 800acd2:	23e1      	movs	r3, #225	; 0xe1
 800acd4:	011b      	lsls	r3, r3, #4
 800acd6:	001a      	movs	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	429a      	cmp	r2, r3
 800acdc:	d9ec      	bls.n	800acb8 <HW_RTC_StartWakeUpAlarm+0xb8>
  }
  
  /* calc minutes */
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 800acde:	2310      	movs	r3, #16
 800ace0:	18fb      	adds	r3, r7, r3
 800ace2:	785a      	ldrb	r2, [r3, #1]
 800ace4:	232a      	movs	r3, #42	; 0x2a
 800ace6:	18fb      	adds	r3, r7, r3
 800ace8:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInMinute)
 800acea:	e00b      	b.n	800ad04 <HW_RTC_StartWakeUpAlarm+0x104>
  {
    timeoutValue -= SecondsInMinute;
 800acec:	233c      	movs	r3, #60	; 0x3c
 800acee:	001a      	movs	r2, r3
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	1a9b      	subs	r3, r3, r2
 800acf4:	607b      	str	r3, [r7, #4]
    rtcAlarmMinutes++;
 800acf6:	232a      	movs	r3, #42	; 0x2a
 800acf8:	18fb      	adds	r3, r7, r3
 800acfa:	881a      	ldrh	r2, [r3, #0]
 800acfc:	232a      	movs	r3, #42	; 0x2a
 800acfe:	18fb      	adds	r3, r7, r3
 800ad00:	3201      	adds	r2, #1
 800ad02:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInMinute)
 800ad04:	233c      	movs	r3, #60	; 0x3c
 800ad06:	001a      	movs	r2, r3
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d9ee      	bls.n	800acec <HW_RTC_StartWakeUpAlarm+0xec>
  }
   
  /* calc seconds */
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;
 800ad0e:	2310      	movs	r3, #16
 800ad10:	18fb      	adds	r3, r7, r3
 800ad12:	789b      	ldrb	r3, [r3, #2]
 800ad14:	b299      	uxth	r1, r3
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	b29a      	uxth	r2, r3
 800ad1a:	232c      	movs	r3, #44	; 0x2c
 800ad1c:	18fb      	adds	r3, r7, r3
 800ad1e:	188a      	adds	r2, r1, r2
 800ad20:	801a      	strh	r2, [r3, #0]

  /***** correct for modulo********/
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 800ad22:	e00f      	b.n	800ad44 <HW_RTC_StartWakeUpAlarm+0x144>
  {
    rtcAlarmSubSeconds -= (PREDIV_S+1);
 800ad24:	232e      	movs	r3, #46	; 0x2e
 800ad26:	18fb      	adds	r3, r7, r3
 800ad28:	222e      	movs	r2, #46	; 0x2e
 800ad2a:	18ba      	adds	r2, r7, r2
 800ad2c:	8812      	ldrh	r2, [r2, #0]
 800ad2e:	496f      	ldr	r1, [pc, #444]	; (800aeec <HW_RTC_StartWakeUpAlarm+0x2ec>)
 800ad30:	468c      	mov	ip, r1
 800ad32:	4462      	add	r2, ip
 800ad34:	801a      	strh	r2, [r3, #0]
    rtcAlarmSeconds++;
 800ad36:	232c      	movs	r3, #44	; 0x2c
 800ad38:	18fb      	adds	r3, r7, r3
 800ad3a:	881a      	ldrh	r2, [r3, #0]
 800ad3c:	232c      	movs	r3, #44	; 0x2c
 800ad3e:	18fb      	adds	r3, r7, r3
 800ad40:	3201      	adds	r2, #1
 800ad42:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 800ad44:	232e      	movs	r3, #46	; 0x2e
 800ad46:	18fb      	adds	r3, r7, r3
 800ad48:	881b      	ldrh	r3, [r3, #0]
 800ad4a:	4a66      	ldr	r2, [pc, #408]	; (800aee4 <HW_RTC_StartWakeUpAlarm+0x2e4>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d8e9      	bhi.n	800ad24 <HW_RTC_StartWakeUpAlarm+0x124>
  }
  
  while (rtcAlarmSeconds >= 60)
 800ad50:	e00d      	b.n	800ad6e <HW_RTC_StartWakeUpAlarm+0x16e>
  { 
    rtcAlarmSeconds -= 60;
 800ad52:	232c      	movs	r3, #44	; 0x2c
 800ad54:	18fb      	adds	r3, r7, r3
 800ad56:	222c      	movs	r2, #44	; 0x2c
 800ad58:	18ba      	adds	r2, r7, r2
 800ad5a:	8812      	ldrh	r2, [r2, #0]
 800ad5c:	3a3c      	subs	r2, #60	; 0x3c
 800ad5e:	801a      	strh	r2, [r3, #0]
    rtcAlarmMinutes++;
 800ad60:	232a      	movs	r3, #42	; 0x2a
 800ad62:	18fb      	adds	r3, r7, r3
 800ad64:	881a      	ldrh	r2, [r3, #0]
 800ad66:	232a      	movs	r3, #42	; 0x2a
 800ad68:	18fb      	adds	r3, r7, r3
 800ad6a:	3201      	adds	r2, #1
 800ad6c:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmSeconds >= 60)
 800ad6e:	232c      	movs	r3, #44	; 0x2c
 800ad70:	18fb      	adds	r3, r7, r3
 800ad72:	881b      	ldrh	r3, [r3, #0]
 800ad74:	2b3b      	cmp	r3, #59	; 0x3b
 800ad76:	d8ec      	bhi.n	800ad52 <HW_RTC_StartWakeUpAlarm+0x152>
  }

  while (rtcAlarmMinutes >= 60)
 800ad78:	e00d      	b.n	800ad96 <HW_RTC_StartWakeUpAlarm+0x196>
  {
    rtcAlarmMinutes -= 60;
 800ad7a:	232a      	movs	r3, #42	; 0x2a
 800ad7c:	18fb      	adds	r3, r7, r3
 800ad7e:	222a      	movs	r2, #42	; 0x2a
 800ad80:	18ba      	adds	r2, r7, r2
 800ad82:	8812      	ldrh	r2, [r2, #0]
 800ad84:	3a3c      	subs	r2, #60	; 0x3c
 800ad86:	801a      	strh	r2, [r3, #0]
    rtcAlarmHours++;
 800ad88:	2328      	movs	r3, #40	; 0x28
 800ad8a:	18fb      	adds	r3, r7, r3
 800ad8c:	881a      	ldrh	r2, [r3, #0]
 800ad8e:	2328      	movs	r3, #40	; 0x28
 800ad90:	18fb      	adds	r3, r7, r3
 800ad92:	3201      	adds	r2, #1
 800ad94:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmMinutes >= 60)
 800ad96:	232a      	movs	r3, #42	; 0x2a
 800ad98:	18fb      	adds	r3, r7, r3
 800ad9a:	881b      	ldrh	r3, [r3, #0]
 800ad9c:	2b3b      	cmp	r3, #59	; 0x3b
 800ad9e:	d8ec      	bhi.n	800ad7a <HW_RTC_StartWakeUpAlarm+0x17a>
  }
  
  while (rtcAlarmHours >= HoursInDay)
 800ada0:	e00f      	b.n	800adc2 <HW_RTC_StartWakeUpAlarm+0x1c2>
  {
    rtcAlarmHours -= HoursInDay;
 800ada2:	2318      	movs	r3, #24
 800ada4:	b29a      	uxth	r2, r3
 800ada6:	2328      	movs	r3, #40	; 0x28
 800ada8:	18fb      	adds	r3, r7, r3
 800adaa:	2128      	movs	r1, #40	; 0x28
 800adac:	1879      	adds	r1, r7, r1
 800adae:	8809      	ldrh	r1, [r1, #0]
 800adb0:	1a8a      	subs	r2, r1, r2
 800adb2:	801a      	strh	r2, [r3, #0]
    rtcAlarmDays++;
 800adb4:	2326      	movs	r3, #38	; 0x26
 800adb6:	18fb      	adds	r3, r7, r3
 800adb8:	881a      	ldrh	r2, [r3, #0]
 800adba:	2326      	movs	r3, #38	; 0x26
 800adbc:	18fb      	adds	r3, r7, r3
 800adbe:	3201      	adds	r2, #1
 800adc0:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmHours >= HoursInDay)
 800adc2:	2318      	movs	r3, #24
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	2228      	movs	r2, #40	; 0x28
 800adc8:	18ba      	adds	r2, r7, r2
 800adca:	8812      	ldrh	r2, [r2, #0]
 800adcc:	429a      	cmp	r2, r3
 800adce:	d2e8      	bcs.n	800ada2 <HW_RTC_StartWakeUpAlarm+0x1a2>
  }

  if( RTC_DateStruct.Year % 4 == 0 ) 
 800add0:	230c      	movs	r3, #12
 800add2:	18fb      	adds	r3, r7, r3
 800add4:	78db      	ldrb	r3, [r3, #3]
 800add6:	2203      	movs	r2, #3
 800add8:	4013      	ands	r3, r2
 800adda:	b2db      	uxtb	r3, r3
 800addc:	2b00      	cmp	r3, #0
 800adde:	d11d      	bne.n	800ae1c <HW_RTC_StartWakeUpAlarm+0x21c>
  {
    if( rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ] )    
 800ade0:	230c      	movs	r3, #12
 800ade2:	18fb      	adds	r3, r7, r3
 800ade4:	785b      	ldrb	r3, [r3, #1]
 800ade6:	3b01      	subs	r3, #1
 800ade8:	4a41      	ldr	r2, [pc, #260]	; (800aef0 <HW_RTC_StartWakeUpAlarm+0x2f0>)
 800adea:	5cd3      	ldrb	r3, [r2, r3]
 800adec:	b29b      	uxth	r3, r3
 800adee:	2226      	movs	r2, #38	; 0x26
 800adf0:	18ba      	adds	r2, r7, r2
 800adf2:	8812      	ldrh	r2, [r2, #0]
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d92e      	bls.n	800ae56 <HW_RTC_StartWakeUpAlarm+0x256>
    {
      rtcAlarmDays = rtcAlarmDays % DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ];
 800adf8:	2326      	movs	r3, #38	; 0x26
 800adfa:	18fb      	adds	r3, r7, r3
 800adfc:	8818      	ldrh	r0, [r3, #0]
 800adfe:	230c      	movs	r3, #12
 800ae00:	18fb      	adds	r3, r7, r3
 800ae02:	785b      	ldrb	r3, [r3, #1]
 800ae04:	3b01      	subs	r3, #1
 800ae06:	4a3a      	ldr	r2, [pc, #232]	; (800aef0 <HW_RTC_StartWakeUpAlarm+0x2f0>)
 800ae08:	5cd3      	ldrb	r3, [r2, r3]
 800ae0a:	0019      	movs	r1, r3
 800ae0c:	f7f5 faf4 	bl	80003f8 <__aeabi_idivmod>
 800ae10:	000b      	movs	r3, r1
 800ae12:	001a      	movs	r2, r3
 800ae14:	2326      	movs	r3, #38	; 0x26
 800ae16:	18fb      	adds	r3, r7, r3
 800ae18:	801a      	strh	r2, [r3, #0]
 800ae1a:	e01c      	b.n	800ae56 <HW_RTC_StartWakeUpAlarm+0x256>
    }
  }
  else
  {
    if( rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ] )    
 800ae1c:	230c      	movs	r3, #12
 800ae1e:	18fb      	adds	r3, r7, r3
 800ae20:	785b      	ldrb	r3, [r3, #1]
 800ae22:	3b01      	subs	r3, #1
 800ae24:	4a33      	ldr	r2, [pc, #204]	; (800aef4 <HW_RTC_StartWakeUpAlarm+0x2f4>)
 800ae26:	5cd3      	ldrb	r3, [r2, r3]
 800ae28:	b29b      	uxth	r3, r3
 800ae2a:	2226      	movs	r2, #38	; 0x26
 800ae2c:	18ba      	adds	r2, r7, r2
 800ae2e:	8812      	ldrh	r2, [r2, #0]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d910      	bls.n	800ae56 <HW_RTC_StartWakeUpAlarm+0x256>
    {   
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 800ae34:	2326      	movs	r3, #38	; 0x26
 800ae36:	18fb      	adds	r3, r7, r3
 800ae38:	8818      	ldrh	r0, [r3, #0]
 800ae3a:	230c      	movs	r3, #12
 800ae3c:	18fb      	adds	r3, r7, r3
 800ae3e:	785b      	ldrb	r3, [r3, #1]
 800ae40:	3b01      	subs	r3, #1
 800ae42:	4a2c      	ldr	r2, [pc, #176]	; (800aef4 <HW_RTC_StartWakeUpAlarm+0x2f4>)
 800ae44:	5cd3      	ldrb	r3, [r2, r3]
 800ae46:	0019      	movs	r1, r3
 800ae48:	f7f5 fad6 	bl	80003f8 <__aeabi_idivmod>
 800ae4c:	000b      	movs	r3, r1
 800ae4e:	001a      	movs	r2, r3
 800ae50:	2326      	movs	r3, #38	; 0x26
 800ae52:	18fb      	adds	r3, r7, r3
 800ae54:	801a      	strh	r2, [r3, #0]
    }
  }

  /* Set RTC_AlarmStructure with calculated values*/
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S-rtcAlarmSubSeconds;
 800ae56:	232e      	movs	r3, #46	; 0x2e
 800ae58:	18fb      	adds	r3, r7, r3
 800ae5a:	881b      	ldrh	r3, [r3, #0]
 800ae5c:	4a21      	ldr	r2, [pc, #132]	; (800aee4 <HW_RTC_StartWakeUpAlarm+0x2e4>)
 800ae5e:	1ad3      	subs	r3, r2, r3
 800ae60:	001a      	movs	r2, r3
 800ae62:	4b25      	ldr	r3, [pc, #148]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800ae64:	605a      	str	r2, [r3, #4]
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK; 
 800ae66:	4b24      	ldr	r3, [pc, #144]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800ae68:	22a0      	movs	r2, #160	; 0xa0
 800ae6a:	0512      	lsls	r2, r2, #20
 800ae6c:	619a      	str	r2, [r3, #24]
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 800ae6e:	232c      	movs	r3, #44	; 0x2c
 800ae70:	18fb      	adds	r3, r7, r3
 800ae72:	881b      	ldrh	r3, [r3, #0]
 800ae74:	b2da      	uxtb	r2, r3
 800ae76:	4b20      	ldr	r3, [pc, #128]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800ae78:	709a      	strb	r2, [r3, #2]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 800ae7a:	232a      	movs	r3, #42	; 0x2a
 800ae7c:	18fb      	adds	r3, r7, r3
 800ae7e:	881b      	ldrh	r3, [r3, #0]
 800ae80:	b2da      	uxtb	r2, r3
 800ae82:	4b1d      	ldr	r3, [pc, #116]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800ae84:	705a      	strb	r2, [r3, #1]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 800ae86:	2328      	movs	r3, #40	; 0x28
 800ae88:	18fb      	adds	r3, r7, r3
 800ae8a:	881b      	ldrh	r3, [r3, #0]
 800ae8c:	b2da      	uxtb	r2, r3
 800ae8e:	4b1a      	ldr	r3, [pc, #104]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800ae90:	701a      	strb	r2, [r3, #0]
  RTC_AlarmStructure.AlarmDateWeekDay    = ( uint8_t )rtcAlarmDays;
 800ae92:	2326      	movs	r3, #38	; 0x26
 800ae94:	18fb      	adds	r3, r7, r3
 800ae96:	881b      	ldrh	r3, [r3, #0]
 800ae98:	b2d9      	uxtb	r1, r3
 800ae9a:	4b17      	ldr	r3, [pc, #92]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800ae9c:	2220      	movs	r2, #32
 800ae9e:	5499      	strb	r1, [r3, r2]
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 800aea0:	2310      	movs	r3, #16
 800aea2:	18fb      	adds	r3, r7, r3
 800aea4:	78da      	ldrb	r2, [r3, #3]
 800aea6:	4b14      	ldr	r3, [pc, #80]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800aea8:	70da      	strb	r2, [r3, #3]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE; 
 800aeaa:	4b13      	ldr	r3, [pc, #76]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800aeac:	2200      	movs	r2, #0
 800aeae:	61da      	str	r2, [r3, #28]
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 800aeb0:	4b11      	ldr	r3, [pc, #68]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	615a      	str	r2, [r3, #20]
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 800aeb6:	4b10      	ldr	r3, [pc, #64]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800aeb8:	2280      	movs	r2, #128	; 0x80
 800aeba:	0052      	lsls	r2, r2, #1
 800aebc:	625a      	str	r2, [r3, #36]	; 0x24
  RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800aebe:	4b0e      	ldr	r3, [pc, #56]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800aec0:	2200      	movs	r2, #0
 800aec2:	60da      	str	r2, [r3, #12]
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800aec4:	4b0c      	ldr	r3, [pc, #48]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800aec6:	2200      	movs	r2, #0
 800aec8:	611a      	str	r2, [r3, #16]
  
  /* Set RTC_Alarm */
  HAL_RTC_SetAlarm_IT( &RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN );
 800aeca:	490b      	ldr	r1, [pc, #44]	; (800aef8 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800aecc:	4b0b      	ldr	r3, [pc, #44]	; (800aefc <HW_RTC_StartWakeUpAlarm+0x2fc>)
 800aece:	2200      	movs	r2, #0
 800aed0:	0018      	movs	r0, r3
 800aed2:	f7fc fd5b 	bl	800798c <HAL_RTC_SetAlarm_IT>
  DBG( HW_RTC_GetCalendarValue( &RTC_DateStruct, &RTC_TimeStruct ); );
  DBG_PRINTF("it's %d:%d:%d:%d ", RTC_TimeStruct.Hours, RTC_TimeStruct.Minutes, RTC_TimeStruct.Seconds, ((PREDIV_S - RTC_TimeStruct.SubSeconds)*1000)>>N_PREDIV_S);
  DBG_PRINTF("WU@ %d:%d:%d:%d\n", rtcAlarmHours, rtcAlarmMinutes, rtcAlarmSeconds, (rtcAlarmSubSeconds*1000)>>N_PREDIV_S );
  
  DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
}
 800aed6:	46c0      	nop			; (mov r8, r8)
 800aed8:	46bd      	mov	sp, r7
 800aeda:	b00d      	add	sp, #52	; 0x34
 800aedc:	bd90      	pop	{r4, r7, pc}
 800aede:	46c0      	nop			; (mov r8, r8)
 800aee0:	200002b4 	.word	0x200002b4
 800aee4:	000003ff 	.word	0x000003ff
 800aee8:	00015180 	.word	0x00015180
 800aeec:	fffffc00 	.word	0xfffffc00
 800aef0:	0800d2c4 	.word	0x0800d2c4
 800aef4:	0800d2b8 	.word	0x0800d2b8
 800aef8:	2000028c 	.word	0x2000028c
 800aefc:	20000268 	.word	0x20000268

0800af00 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static TimerTime_t HW_RTC_GetCalendarValue( RTC_DateTypeDef* RTC_DateStruct, RTC_TimeTypeDef* RTC_TimeStruct )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b086      	sub	sp, #24
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
  TimerTime_t calendarValue = 0;
 800af0a:	2300      	movs	r3, #0
 800af0c:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 800af0e:	2300      	movs	r3, #0
 800af10:	613b      	str	r3, [r7, #16]
  uint32_t first_read;
  
  /* Get Time and Date*/
  HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 800af12:	6839      	ldr	r1, [r7, #0]
 800af14:	4b4a      	ldr	r3, [pc, #296]	; (800b040 <HW_RTC_GetCalendarValue+0x140>)
 800af16:	2200      	movs	r2, #0
 800af18:	0018      	movs	r0, r3
 800af1a:	f7fc fbcb 	bl	80076b4 <HAL_RTC_GetTime>
 
   /* make sure it is correct due to asynchronus nature of RTC*/
  do {
    first_read = RTC_TimeStruct->SubSeconds;
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	685b      	ldr	r3, [r3, #4]
 800af22:	60fb      	str	r3, [r7, #12]
    HAL_RTC_GetDate( &RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN );
 800af24:	6879      	ldr	r1, [r7, #4]
 800af26:	4b46      	ldr	r3, [pc, #280]	; (800b040 <HW_RTC_GetCalendarValue+0x140>)
 800af28:	2200      	movs	r2, #0
 800af2a:	0018      	movs	r0, r3
 800af2c:	f7fc fcde 	bl	80078ec <HAL_RTC_GetDate>
    HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 800af30:	6839      	ldr	r1, [r7, #0]
 800af32:	4b43      	ldr	r3, [pc, #268]	; (800b040 <HW_RTC_GetCalendarValue+0x140>)
 800af34:	2200      	movs	r2, #0
 800af36:	0018      	movs	r0, r3
 800af38:	f7fc fbbc 	bl	80076b4 <HAL_RTC_GetTime>
  } while (first_read != RTC_TimeStruct->SubSeconds);
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	685a      	ldr	r2, [r3, #4]
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	429a      	cmp	r2, r3
 800af44:	d1eb      	bne.n	800af1e <HW_RTC_GetCalendarValue+0x1e>
 
  /* years (calc valid up to year 2099)*/
  for( i = 0; i < RTC_DateStruct->Year; i++ )
 800af46:	2300      	movs	r3, #0
 800af48:	613b      	str	r3, [r7, #16]
 800af4a:	e017      	b.n	800af7c <HW_RTC_GetCalendarValue+0x7c>
  {
    if( (i % 4) == 0 )
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	2203      	movs	r2, #3
 800af50:	4013      	ands	r3, r2
 800af52:	d108      	bne.n	800af66 <HW_RTC_GetCalendarValue+0x66>
    {
      calendarValue += DaysInLeapYear * SecondsInDay;
 800af54:	23b7      	movs	r3, #183	; 0xb7
 800af56:	005b      	lsls	r3, r3, #1
 800af58:	001a      	movs	r2, r3
 800af5a:	4b3a      	ldr	r3, [pc, #232]	; (800b044 <HW_RTC_GetCalendarValue+0x144>)
 800af5c:	4353      	muls	r3, r2
 800af5e:	697a      	ldr	r2, [r7, #20]
 800af60:	18d3      	adds	r3, r2, r3
 800af62:	617b      	str	r3, [r7, #20]
 800af64:	e007      	b.n	800af76 <HW_RTC_GetCalendarValue+0x76>
    }
    else
    {
      calendarValue += DaysInYear * SecondsInDay;
 800af66:	236e      	movs	r3, #110	; 0x6e
 800af68:	33ff      	adds	r3, #255	; 0xff
 800af6a:	001a      	movs	r2, r3
 800af6c:	4b35      	ldr	r3, [pc, #212]	; (800b044 <HW_RTC_GetCalendarValue+0x144>)
 800af6e:	4353      	muls	r3, r2
 800af70:	697a      	ldr	r2, [r7, #20]
 800af72:	18d3      	adds	r3, r2, r3
 800af74:	617b      	str	r3, [r7, #20]
  for( i = 0; i < RTC_DateStruct->Year; i++ )
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	3301      	adds	r3, #1
 800af7a:	613b      	str	r3, [r7, #16]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	78db      	ldrb	r3, [r3, #3]
 800af80:	001a      	movs	r2, r3
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	429a      	cmp	r2, r3
 800af86:	d8e1      	bhi.n	800af4c <HW_RTC_GetCalendarValue+0x4c>
    }
  }

  /* months (calc valid up to year 2099)*/
  if(( (RTC_DateStruct->Year % 4) == 0 ) )
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	78db      	ldrb	r3, [r3, #3]
 800af8c:	2203      	movs	r2, #3
 800af8e:	4013      	ands	r3, r2
 800af90:	b2db      	uxtb	r3, r3
 800af92:	2b00      	cmp	r3, #0
 800af94:	d117      	bne.n	800afc6 <HW_RTC_GetCalendarValue+0xc6>
  {
    for( i = 0; i < ( RTC_DateStruct->Month - 1 ); i++ )
 800af96:	2300      	movs	r3, #0
 800af98:	613b      	str	r3, [r7, #16]
 800af9a:	e00c      	b.n	800afb6 <HW_RTC_GetCalendarValue+0xb6>
    {
      calendarValue += DaysInMonthLeapYear[i] * SecondsInDay;
 800af9c:	4a2a      	ldr	r2, [pc, #168]	; (800b048 <HW_RTC_GetCalendarValue+0x148>)
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	18d3      	adds	r3, r2, r3
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	001a      	movs	r2, r3
 800afa6:	4b27      	ldr	r3, [pc, #156]	; (800b044 <HW_RTC_GetCalendarValue+0x144>)
 800afa8:	4353      	muls	r3, r2
 800afaa:	697a      	ldr	r2, [r7, #20]
 800afac:	18d3      	adds	r3, r2, r3
 800afae:	617b      	str	r3, [r7, #20]
    for( i = 0; i < ( RTC_DateStruct->Month - 1 ); i++ )
 800afb0:	693b      	ldr	r3, [r7, #16]
 800afb2:	3301      	adds	r3, #1
 800afb4:	613b      	str	r3, [r7, #16]
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	785b      	ldrb	r3, [r3, #1]
 800afba:	3b01      	subs	r3, #1
 800afbc:	001a      	movs	r2, r3
 800afbe:	693b      	ldr	r3, [r7, #16]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	d8eb      	bhi.n	800af9c <HW_RTC_GetCalendarValue+0x9c>
 800afc4:	e016      	b.n	800aff4 <HW_RTC_GetCalendarValue+0xf4>
    }
  }
  else
  {
    for( i = 0;  i < ( RTC_DateStruct->Month - 1 ); i++ )
 800afc6:	2300      	movs	r3, #0
 800afc8:	613b      	str	r3, [r7, #16]
 800afca:	e00c      	b.n	800afe6 <HW_RTC_GetCalendarValue+0xe6>
    {
      calendarValue += DaysInMonth[i] * SecondsInDay;
 800afcc:	4a1f      	ldr	r2, [pc, #124]	; (800b04c <HW_RTC_GetCalendarValue+0x14c>)
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	18d3      	adds	r3, r2, r3
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	001a      	movs	r2, r3
 800afd6:	4b1b      	ldr	r3, [pc, #108]	; (800b044 <HW_RTC_GetCalendarValue+0x144>)
 800afd8:	4353      	muls	r3, r2
 800afda:	697a      	ldr	r2, [r7, #20]
 800afdc:	18d3      	adds	r3, r2, r3
 800afde:	617b      	str	r3, [r7, #20]
    for( i = 0;  i < ( RTC_DateStruct->Month - 1 ); i++ )
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	3301      	adds	r3, #1
 800afe4:	613b      	str	r3, [r7, #16]
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	785b      	ldrb	r3, [r3, #1]
 800afea:	3b01      	subs	r3, #1
 800afec:	001a      	movs	r2, r3
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	429a      	cmp	r2, r3
 800aff2:	d8eb      	bhi.n	800afcc <HW_RTC_GetCalendarValue+0xcc>
    }
  }

  /* days */
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	789b      	ldrb	r3, [r3, #2]
 800aff8:	0019      	movs	r1, r3
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	781b      	ldrb	r3, [r3, #0]
 800affe:	001a      	movs	r2, r3
 800b000:	23e1      	movs	r3, #225	; 0xe1
 800b002:	011b      	lsls	r3, r3, #4
 800b004:	435a      	muls	r2, r3
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	785b      	ldrb	r3, [r3, #1]
 800b00a:	203c      	movs	r0, #60	; 0x3c
 800b00c:	4343      	muls	r3, r0
 800b00e:	18d3      	adds	r3, r2, r3
 800b010:	18ca      	adds	r2, r1, r3
                     ( ( uint32_t )( RTC_DateStruct->Date * SecondsInDay ) ) );
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	789b      	ldrb	r3, [r3, #2]
 800b016:	0019      	movs	r1, r3
 800b018:	4b0a      	ldr	r3, [pc, #40]	; (800b044 <HW_RTC_GetCalendarValue+0x144>)
 800b01a:	434b      	muls	r3, r1
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
 800b01c:	18d3      	adds	r3, r2, r3
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
 800b01e:	697a      	ldr	r2, [r7, #20]
 800b020:	18d3      	adds	r3, r2, r3
 800b022:	617b      	str	r3, [r7, #20]
  
  calendarValue = (calendarValue<<N_PREDIV_S) + ( PREDIV_S - RTC_TimeStruct->SubSeconds);
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	029a      	lsls	r2, r3, #10
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	685b      	ldr	r3, [r3, #4]
 800b02c:	1ad3      	subs	r3, r2, r3
 800b02e:	4a08      	ldr	r2, [pc, #32]	; (800b050 <HW_RTC_GetCalendarValue+0x150>)
 800b030:	4694      	mov	ip, r2
 800b032:	4463      	add	r3, ip
 800b034:	617b      	str	r3, [r7, #20]

  return( calendarValue );
 800b036:	697b      	ldr	r3, [r7, #20]
}
 800b038:	0018      	movs	r0, r3
 800b03a:	46bd      	mov	sp, r7
 800b03c:	b006      	add	sp, #24
 800b03e:	bd80      	pop	{r7, pc}
 800b040:	20000268 	.word	0x20000268
 800b044:	00015180 	.word	0x00015180
 800b048:	0800d2c4 	.word	0x0800d2c4
 800b04c:	0800d2b8 	.word	0x0800d2b8
 800b050:	000003ff 	.word	0x000003ff

0800b054 <HW_SPI_Init>:
 * @brief Initializes the SPI object and MCU peripheral
 *
 * @param [IN] none
 */
void HW_SPI_Init( void )
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b086      	sub	sp, #24
 800b058:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 800b05a:	1d3b      	adds	r3, r7, #4
 800b05c:	0018      	movs	r0, r3
 800b05e:	2314      	movs	r3, #20
 800b060:	001a      	movs	r2, r3
 800b062:	2100      	movs	r1, #0
 800b064:	f001 fa29 	bl	800c4ba <memset>
  /*##-1- Configure the SPI peripheral */
  /* Set the SPI parameters */

  hspi.Instance = SPI1;
 800b068:	4b37      	ldr	r3, [pc, #220]	; (800b148 <HW_SPI_Init+0xf4>)
 800b06a:	4a38      	ldr	r2, [pc, #224]	; (800b14c <HW_SPI_Init+0xf8>)
 800b06c:	601a      	str	r2, [r3, #0]

  hspi.Init.BaudRatePrescaler = SpiFrequency( 10000000 );
 800b06e:	4b38      	ldr	r3, [pc, #224]	; (800b150 <HW_SPI_Init+0xfc>)
 800b070:	0018      	movs	r0, r3
 800b072:	f000 f88d 	bl	800b190 <SpiFrequency>
 800b076:	0002      	movs	r2, r0
 800b078:	4b33      	ldr	r3, [pc, #204]	; (800b148 <HW_SPI_Init+0xf4>)
 800b07a:	61da      	str	r2, [r3, #28]
  hspi.Init.Direction      = SPI_DIRECTION_2LINES;
 800b07c:	4b32      	ldr	r3, [pc, #200]	; (800b148 <HW_SPI_Init+0xf4>)
 800b07e:	2200      	movs	r2, #0
 800b080:	609a      	str	r2, [r3, #8]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 800b082:	4b31      	ldr	r3, [pc, #196]	; (800b148 <HW_SPI_Init+0xf4>)
 800b084:	2282      	movs	r2, #130	; 0x82
 800b086:	0052      	lsls	r2, r2, #1
 800b088:	605a      	str	r2, [r3, #4]
  hspi.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800b08a:	4b2f      	ldr	r3, [pc, #188]	; (800b148 <HW_SPI_Init+0xf4>)
 800b08c:	2200      	movs	r2, #0
 800b08e:	611a      	str	r2, [r3, #16]
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800b090:	4b2d      	ldr	r3, [pc, #180]	; (800b148 <HW_SPI_Init+0xf4>)
 800b092:	2200      	movs	r2, #0
 800b094:	615a      	str	r2, [r3, #20]
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 800b096:	4b2c      	ldr	r3, [pc, #176]	; (800b148 <HW_SPI_Init+0xf4>)
 800b098:	2200      	movs	r2, #0
 800b09a:	60da      	str	r2, [r3, #12]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;  
 800b09c:	4b2a      	ldr	r3, [pc, #168]	; (800b148 <HW_SPI_Init+0xf4>)
 800b09e:	2200      	movs	r2, #0
 800b0a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800b0a2:	4b29      	ldr	r3, [pc, #164]	; (800b148 <HW_SPI_Init+0xf4>)
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 800b0a8:	4b27      	ldr	r3, [pc, #156]	; (800b148 <HW_SPI_Init+0xf4>)
 800b0aa:	2280      	movs	r2, #128	; 0x80
 800b0ac:	0092      	lsls	r2, r2, #2
 800b0ae:	619a      	str	r2, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 800b0b0:	4b25      	ldr	r3, [pc, #148]	; (800b148 <HW_SPI_Init+0xf4>)
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	625a      	str	r2, [r3, #36]	; 0x24


  SPI_CLK_ENABLE(); 
 800b0b6:	4b27      	ldr	r3, [pc, #156]	; (800b154 <HW_SPI_Init+0x100>)
 800b0b8:	4a26      	ldr	r2, [pc, #152]	; (800b154 <HW_SPI_Init+0x100>)
 800b0ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b0bc:	2180      	movs	r1, #128	; 0x80
 800b0be:	0149      	lsls	r1, r1, #5
 800b0c0:	430a      	orrs	r2, r1
 800b0c2:	635a      	str	r2, [r3, #52]	; 0x34


  if(HAL_SPI_Init( &hspi) != HAL_OK)
 800b0c4:	4b20      	ldr	r3, [pc, #128]	; (800b148 <HW_SPI_Init+0xf4>)
 800b0c6:	0018      	movs	r0, r3
 800b0c8:	f7fc ff92 	bl	8007ff0 <HAL_SPI_Init>
 800b0cc:	1e03      	subs	r3, r0, #0
 800b0ce:	d001      	beq.n	800b0d4 <HW_SPI_Init+0x80>
  {
    /* Initialization Error */
     Error_Handler();
 800b0d0:	f7ff f8d0 	bl	800a274 <Error_Handler>
  }

  /*##-2- Configure the SPI GPIOs */
  initStruct.Mode =GPIO_MODE_AF_PP;
 800b0d4:	1d3b      	adds	r3, r7, #4
 800b0d6:	2202      	movs	r2, #2
 800b0d8:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLDOWN;
 800b0da:	1d3b      	adds	r3, r7, #4
 800b0dc:	2202      	movs	r2, #2
 800b0de:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 800b0e0:	1d3b      	adds	r3, r7, #4
 800b0e2:	2203      	movs	r2, #3
 800b0e4:	60da      	str	r2, [r3, #12]
  initStruct.Alternate= SPI1_AF ;
 800b0e6:	1d3b      	adds	r3, r7, #4
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	611a      	str	r2, [r3, #16]

  HW_GPIO_Init( RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct); 
 800b0ec:	1d3b      	adds	r3, r7, #4
 800b0ee:	481a      	ldr	r0, [pc, #104]	; (800b158 <HW_SPI_Init+0x104>)
 800b0f0:	001a      	movs	r2, r3
 800b0f2:	2108      	movs	r1, #8
 800b0f4:	f7ff fafa 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct); 
 800b0f8:	1d3a      	adds	r2, r7, #4
 800b0fa:	23a0      	movs	r3, #160	; 0xa0
 800b0fc:	05db      	lsls	r3, r3, #23
 800b0fe:	2140      	movs	r1, #64	; 0x40
 800b100:	0018      	movs	r0, r3
 800b102:	f7ff faf3 	bl	800a6ec <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct); 
 800b106:	1d3a      	adds	r2, r7, #4
 800b108:	23a0      	movs	r3, #160	; 0xa0
 800b10a:	05db      	lsls	r3, r3, #23
 800b10c:	2180      	movs	r1, #128	; 0x80
 800b10e:	0018      	movs	r0, r3
 800b110:	f7ff faec 	bl	800a6ec <HW_GPIO_Init>

  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 800b114:	1d3b      	adds	r3, r7, #4
 800b116:	2201      	movs	r2, #1
 800b118:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLUP;
 800b11a:	1d3b      	adds	r3, r7, #4
 800b11c:	2201      	movs	r2, #1
 800b11e:	609a      	str	r2, [r3, #8]

  HW_GPIO_Init(  RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct );
 800b120:	1d3a      	adds	r2, r7, #4
 800b122:	2380      	movs	r3, #128	; 0x80
 800b124:	0219      	lsls	r1, r3, #8
 800b126:	23a0      	movs	r3, #160	; 0xa0
 800b128:	05db      	lsls	r3, r3, #23
 800b12a:	0018      	movs	r0, r3
 800b12c:	f7ff fade 	bl	800a6ec <HW_GPIO_Init>

  HW_GPIO_Write ( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 800b130:	2380      	movs	r3, #128	; 0x80
 800b132:	0219      	lsls	r1, r3, #8
 800b134:	23a0      	movs	r3, #160	; 0xa0
 800b136:	05db      	lsls	r3, r3, #23
 800b138:	2201      	movs	r2, #1
 800b13a:	0018      	movs	r0, r3
 800b13c:	f7ff fba2 	bl	800a884 <HW_GPIO_Write>
}
 800b140:	46c0      	nop			; (mov r8, r8)
 800b142:	46bd      	mov	sp, r7
 800b144:	b006      	add	sp, #24
 800b146:	bd80      	pop	{r7, pc}
 800b148:	200002d0 	.word	0x200002d0
 800b14c:	40013000 	.word	0x40013000
 800b150:	00989680 	.word	0x00989680
 800b154:	40021000 	.word	0x40021000
 800b158:	50000400 	.word	0x50000400

0800b15c <HW_SPI_InOut>:
 *
 * @param [IN] outData Byte to be sent
 * @retval inData      Received byte.
 */
uint16_t HW_SPI_InOut( uint16_t txData )
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b086      	sub	sp, #24
 800b160:	af02      	add	r7, sp, #8
 800b162:	0002      	movs	r2, r0
 800b164:	1dbb      	adds	r3, r7, #6
 800b166:	801a      	strh	r2, [r3, #0]
  uint16_t rxData ;

  HAL_SPI_TransmitReceive( &hspi, ( uint8_t * ) &txData, ( uint8_t* ) &rxData, 1, HAL_MAX_DELAY);	
 800b168:	230e      	movs	r3, #14
 800b16a:	18fa      	adds	r2, r7, r3
 800b16c:	1db9      	adds	r1, r7, #6
 800b16e:	4807      	ldr	r0, [pc, #28]	; (800b18c <HW_SPI_InOut+0x30>)
 800b170:	2301      	movs	r3, #1
 800b172:	425b      	negs	r3, r3
 800b174:	9300      	str	r3, [sp, #0]
 800b176:	2301      	movs	r3, #1
 800b178:	f7fc ffac 	bl	80080d4 <HAL_SPI_TransmitReceive>

  return rxData;
 800b17c:	230e      	movs	r3, #14
 800b17e:	18fb      	adds	r3, r7, r3
 800b180:	881b      	ldrh	r3, [r3, #0]
}
 800b182:	0018      	movs	r0, r3
 800b184:	46bd      	mov	sp, r7
 800b186:	b004      	add	sp, #16
 800b188:	bd80      	pop	{r7, pc}
 800b18a:	46c0      	nop			; (mov r8, r8)
 800b18c:	200002d0 	.word	0x200002d0

0800b190 <SpiFrequency>:

/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency( uint32_t hz )
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b086      	sub	sp, #24
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
  uint32_t divisor = 0;
 800b198:	2300      	movs	r3, #0
 800b19a:	617b      	str	r3, [r7, #20]
  uint32_t SysClkTmp = SystemCoreClock;
 800b19c:	4b17      	ldr	r3, [pc, #92]	; (800b1fc <SpiFrequency+0x6c>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	613b      	str	r3, [r7, #16]
  uint32_t baudRate;
  
  while( SysClkTmp > hz)
 800b1a2:	e008      	b.n	800b1b6 <SpiFrequency+0x26>
  {
    divisor++;
 800b1a4:	697b      	ldr	r3, [r7, #20]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	617b      	str	r3, [r7, #20]
    SysClkTmp= ( SysClkTmp >> 1);
 800b1aa:	693b      	ldr	r3, [r7, #16]
 800b1ac:	085b      	lsrs	r3, r3, #1
 800b1ae:	613b      	str	r3, [r7, #16]
    
    if (divisor >= 7)
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	2b06      	cmp	r3, #6
 800b1b4:	d804      	bhi.n	800b1c0 <SpiFrequency+0x30>
  while( SysClkTmp > hz)
 800b1b6:	693a      	ldr	r2, [r7, #16]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	429a      	cmp	r2, r3
 800b1bc:	d8f2      	bhi.n	800b1a4 <SpiFrequency+0x14>
 800b1be:	e000      	b.n	800b1c2 <SpiFrequency+0x32>
      break;
 800b1c0:	46c0      	nop			; (mov r8, r8)
  }
  
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	2204      	movs	r2, #4
 800b1c6:	4013      	ands	r3, r2
 800b1c8:	d101      	bne.n	800b1ce <SpiFrequency+0x3e>
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	e000      	b.n	800b1d0 <SpiFrequency+0x40>
 800b1ce:	2220      	movs	r2, #32
            ((( divisor & 0x2 ) == 0 )? 0x0 : SPI_CR1_BR_1  )| 
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	2102      	movs	r1, #2
 800b1d4:	400b      	ands	r3, r1
 800b1d6:	d101      	bne.n	800b1dc <SpiFrequency+0x4c>
 800b1d8:	2300      	movs	r3, #0
 800b1da:	e000      	b.n	800b1de <SpiFrequency+0x4e>
 800b1dc:	2310      	movs	r3, #16
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800b1de:	431a      	orrs	r2, r3
            ((( divisor & 0x1 ) == 0 )? 0x0 : SPI_CR1_BR_0  );
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	2101      	movs	r1, #1
 800b1e4:	400b      	ands	r3, r1
 800b1e6:	d101      	bne.n	800b1ec <SpiFrequency+0x5c>
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	e000      	b.n	800b1ee <SpiFrequency+0x5e>
 800b1ec:	2308      	movs	r3, #8
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	60fb      	str	r3, [r7, #12]
  
  return baudRate;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
}
 800b1f4:	0018      	movs	r0, r3
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	b006      	add	sp, #24
 800b1fa:	bd80      	pop	{r7, pc}
 800b1fc:	20000070 	.word	0x20000070

0800b200 <main>:
};

struct datosMicro misDat[150];
int dat = 0;

int main(void) {
 800b200:	b590      	push	{r4, r7, lr}
 800b202:	b08b      	sub	sp, #44	; 0x2c
 800b204:	af0a      	add	r7, sp, #40	; 0x28

	HAL_Init();
 800b206:	f7f9 fce5 	bl	8004bd4 <HAL_Init>
	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800b20a:	2301      	movs	r3, #1
 800b20c:	425b      	negs	r3, r3
 800b20e:	2200      	movs	r2, #0
 800b210:	2100      	movs	r1, #0
 800b212:	0018      	movs	r0, r3
 800b214:	f7fa f9ea 	bl	80055ec <HAL_NVIC_SetPriority>

	SystemClock_Config();
 800b218:	f000 fba8 	bl	800b96c <SystemClock_Config>

	DBG_Init();
 800b21c:	f7fe fffa 	bl	800a214 <DBG_Init>
	HW_Init();
 800b220:	f000 fb86 	bl	800b930 <HW_Init>

	LCD_Config();
 800b224:	f7ff f82a 	bl	800a27c <LCD_Config>
	LCD_Init();
 800b228:	f7ff f9a3 	bl	800a572 <LCD_Init>
	LCD_Command(LCD_CLEAR_DISPLAY);
 800b22c:	2001      	movs	r0, #1
 800b22e:	f7ff f98d 	bl	800a54c <LCD_Command>

	SPI_Config();
 800b232:	f7ff f9df 	bl	800a5f4 <SPI_Config>
	SPI_Init();
 800b236:	f7ff fa27 	bl	800a688 <SPI_Init>

	UART_Config();
 800b23a:	f000 fe85 	bl	800bf48 <UART_Config>
	UART1_Init();
 800b23e:	f000 ff29 	bl	800c094 <UART1_Init>

	/* Configure the Lora Stack*/
	lora_Init(&LoRaMainCallbacks, &LoRaParamInit);
 800b242:	4a45      	ldr	r2, [pc, #276]	; (800b358 <main+0x158>)
 800b244:	4b45      	ldr	r3, [pc, #276]	; (800b35c <main+0x15c>)
 800b246:	0011      	movs	r1, r2
 800b248:	0018      	movs	r0, r3
 800b24a:	f7fe fcd3 	bl	8009bf4 <lora_Init>

	PRINTF("VERSION: %X\n\r", VERSION);
 800b24e:	4a44      	ldr	r2, [pc, #272]	; (800b360 <main+0x160>)
 800b250:	4b44      	ldr	r3, [pc, #272]	; (800b364 <main+0x164>)
 800b252:	0011      	movs	r1, r2
 800b254:	0018      	movs	r0, r3
 800b256:	f000 ffbb 	bl	800c1d0 <vcom_Send>

	/* Led Timers*/
	TimerInit(&timerLed, OnledEvent);
 800b25a:	4a43      	ldr	r2, [pc, #268]	; (800b368 <main+0x168>)
 800b25c:	4b43      	ldr	r3, [pc, #268]	; (800b36c <main+0x16c>)
 800b25e:	0011      	movs	r1, r2
 800b260:	0018      	movs	r0, r3
 800b262:	f7fe fdb1 	bl	8009dc8 <TimerInit>
	TimerSetValue(&timerLed, LED_PERIOD_MS);
 800b266:	4b41      	ldr	r3, [pc, #260]	; (800b36c <main+0x16c>)
 800b268:	21c8      	movs	r1, #200	; 0xc8
 800b26a:	0018      	movs	r0, r3
 800b26c:	f7fe ff6e 	bl	800a14c <TimerSetValue>

	TimerStart(&timerLed);
 800b270:	4b3e      	ldr	r3, [pc, #248]	; (800b36c <main+0x16c>)
 800b272:	0018      	movs	r0, r3
 800b274:	f7fe fdc0 	bl	8009df8 <TimerStart>

//	 Radio initialization
	RadioEvents.TxDone = OnTxDone;
 800b278:	4b3d      	ldr	r3, [pc, #244]	; (800b370 <main+0x170>)
 800b27a:	4a3e      	ldr	r2, [pc, #248]	; (800b374 <main+0x174>)
 800b27c:	601a      	str	r2, [r3, #0]
	RadioEvents.RxDone = OnRxDone;
 800b27e:	4b3c      	ldr	r3, [pc, #240]	; (800b370 <main+0x170>)
 800b280:	4a3d      	ldr	r2, [pc, #244]	; (800b378 <main+0x178>)
 800b282:	609a      	str	r2, [r3, #8]
	RadioEvents.TxTimeout = OnTxTimeout;
 800b284:	4b3a      	ldr	r3, [pc, #232]	; (800b370 <main+0x170>)
 800b286:	4a3d      	ldr	r2, [pc, #244]	; (800b37c <main+0x17c>)
 800b288:	605a      	str	r2, [r3, #4]
	RadioEvents.RxTimeout = OnRxTimeout;
 800b28a:	4b39      	ldr	r3, [pc, #228]	; (800b370 <main+0x170>)
 800b28c:	4a3c      	ldr	r2, [pc, #240]	; (800b380 <main+0x180>)
 800b28e:	60da      	str	r2, [r3, #12]
	RadioEvents.RxError = OnRxError;
 800b290:	4b37      	ldr	r3, [pc, #220]	; (800b370 <main+0x170>)
 800b292:	4a3c      	ldr	r2, [pc, #240]	; (800b384 <main+0x184>)
 800b294:	611a      	str	r2, [r3, #16]

	Radio.Init(&RadioEvents);
 800b296:	4b3c      	ldr	r3, [pc, #240]	; (800b388 <main+0x188>)
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	4a35      	ldr	r2, [pc, #212]	; (800b370 <main+0x170>)
 800b29c:	0010      	movs	r0, r2
 800b29e:	4798      	blx	r3

	Radio.SetChannel( RF_FREQUENCY);
 800b2a0:	4b39      	ldr	r3, [pc, #228]	; (800b388 <main+0x188>)
 800b2a2:	695b      	ldr	r3, [r3, #20]
 800b2a4:	4a39      	ldr	r2, [pc, #228]	; (800b38c <main+0x18c>)
 800b2a6:	0010      	movs	r0, r2
 800b2a8:	4798      	blx	r3

#if defined( USE_MODEM_LORA )

	Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800b2aa:	4b37      	ldr	r3, [pc, #220]	; (800b388 <main+0x188>)
 800b2ac:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b2ae:	4b38      	ldr	r3, [pc, #224]	; (800b390 <main+0x190>)
 800b2b0:	9308      	str	r3, [sp, #32]
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	9307      	str	r3, [sp, #28]
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	9306      	str	r3, [sp, #24]
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	9305      	str	r3, [sp, #20]
 800b2be:	2301      	movs	r3, #1
 800b2c0:	9304      	str	r3, [sp, #16]
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	9303      	str	r3, [sp, #12]
 800b2c6:	2308      	movs	r3, #8
 800b2c8:	9302      	str	r3, [sp, #8]
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	9301      	str	r3, [sp, #4]
 800b2ce:	2307      	movs	r3, #7
 800b2d0:	9300      	str	r3, [sp, #0]
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	210e      	movs	r1, #14
 800b2d8:	2001      	movs	r0, #1
 800b2da:	47a0      	blx	r4
	LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	true, 0, 0, LORA_IQ_INVERSION_ON, 3000000);

	Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800b2dc:	4b2a      	ldr	r3, [pc, #168]	; (800b388 <main+0x188>)
 800b2de:	6a1c      	ldr	r4, [r3, #32]
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	9309      	str	r3, [sp, #36]	; 0x24
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	9308      	str	r3, [sp, #32]
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	9307      	str	r3, [sp, #28]
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	9306      	str	r3, [sp, #24]
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	9305      	str	r3, [sp, #20]
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	9304      	str	r3, [sp, #16]
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	9303      	str	r3, [sp, #12]
 800b2fc:	2305      	movs	r3, #5
 800b2fe:	9302      	str	r3, [sp, #8]
 800b300:	2308      	movs	r3, #8
 800b302:	9301      	str	r3, [sp, #4]
 800b304:	2300      	movs	r3, #0
 800b306:	9300      	str	r3, [sp, #0]
 800b308:	2301      	movs	r3, #1
 800b30a:	2207      	movs	r2, #7
 800b30c:	2100      	movs	r1, #0
 800b30e:	2001      	movs	r0, #1
 800b310:	47a0      	blx	r4
	LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON, 0, true, 0, 0,
	LORA_IQ_INVERSION_ON, true);
#endif

	//Establece la radio en modo de recepcion durante un tiempo
	Radio.Rx( RX_TIMEOUT_VALUE);
 800b312:	4b1d      	ldr	r3, [pc, #116]	; (800b388 <main+0x188>)
 800b314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b316:	22fa      	movs	r2, #250	; 0xfa
 800b318:	0092      	lsls	r2, r2, #2
 800b31a:	0010      	movs	r0, r2
 800b31c:	4798      	blx	r3
	HAL_UART_Receive_DMA(&huart1,buffVariscite, 10);
 800b31e:	491d      	ldr	r1, [pc, #116]	; (800b394 <main+0x194>)
 800b320:	4b1d      	ldr	r3, [pc, #116]	; (800b398 <main+0x198>)
 800b322:	220a      	movs	r2, #10
 800b324:	0018      	movs	r0, r3
 800b326:	f7fd fc27 	bl	8008b78 <HAL_UART_Receive_DMA>

	while (1) {
		PRINTF("Buffer: %s\r\n", buffVariscite);
 800b32a:	4a1a      	ldr	r2, [pc, #104]	; (800b394 <main+0x194>)
 800b32c:	4b1b      	ldr	r3, [pc, #108]	; (800b39c <main+0x19c>)
 800b32e:	0011      	movs	r1, r2
 800b330:	0018      	movs	r0, r3
 800b332:	f000 ff4d 	bl	800c1d0 <vcom_Send>
		HAL_UART_Transmit_DMA(&huart1,ReadyMsg, strlen(ReadyMsg));
 800b336:	4b1a      	ldr	r3, [pc, #104]	; (800b3a0 <main+0x1a0>)
 800b338:	0018      	movs	r0, r3
 800b33a:	f7f4 fee5 	bl	8000108 <strlen>
 800b33e:	0003      	movs	r3, r0
 800b340:	b29a      	uxth	r2, r3
 800b342:	4917      	ldr	r1, [pc, #92]	; (800b3a0 <main+0x1a0>)
 800b344:	4b14      	ldr	r3, [pc, #80]	; (800b398 <main+0x198>)
 800b346:	0018      	movs	r0, r3
 800b348:	f7fd fb96 	bl	8008a78 <HAL_UART_Transmit_DMA>
		DelayMs(1000);
 800b34c:	23fa      	movs	r3, #250	; 0xfa
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	0018      	movs	r0, r3
 800b352:	f7fe fce5 	bl	8009d20 <DelayMs>
		PRINTF("Buffer: %s\r\n", buffVariscite);
 800b356:	e7e8      	b.n	800b32a <main+0x12a>
 800b358:	2000005c 	.word	0x2000005c
 800b35c:	20000048 	.word	0x20000048
 800b360:	44011000 	.word	0x44011000
 800b364:	0800d034 	.word	0x0800d034
 800b368:	0800b4a5 	.word	0x0800b4a5
 800b36c:	20000344 	.word	0x20000344
 800b370:	20000358 	.word	0x20000358
 800b374:	0800b3a5 	.word	0x0800b3a5
 800b378:	0800b3c5 	.word	0x0800b3c5
 800b37c:	0800b445 	.word	0x0800b445
 800b380:	0800b465 	.word	0x0800b465
 800b384:	0800b485 	.word	0x0800b485
 800b388:	0800d20c 	.word	0x0800d20c
 800b38c:	33bca100 	.word	0x33bca100
 800b390:	002dc6c0 	.word	0x002dc6c0
 800b394:	200041ec 	.word	0x200041ec
 800b398:	2000426c 	.word	0x2000426c
 800b39c:	0800d044 	.word	0x0800d044
 800b3a0:	20000068 	.word	0x20000068

0800b3a4 <OnTxDone>:
//		ENABLE_IRQ( );
	}
}

//La llamada  PRINTF("txDone\n\r"); esta en sx1276.c, funcion SX1276OnDio0Irq
void OnTxDone(void) {
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800b3a8:	4b04      	ldr	r3, [pc, #16]	; (800b3bc <OnTxDone+0x18>)
 800b3aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3ac:	4798      	blx	r3
	State = TX;
 800b3ae:	4b04      	ldr	r3, [pc, #16]	; (800b3c0 <OnTxDone+0x1c>)
 800b3b0:	2204      	movs	r2, #4
 800b3b2:	701a      	strb	r2, [r3, #0]
}
 800b3b4:	46c0      	nop			; (mov r8, r8)
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	46c0      	nop			; (mov r8, r8)
 800b3bc:	0800d20c 	.word	0x0800d20c
 800b3c0:	20000340 	.word	0x20000340

0800b3c4 <OnRxDone>:

//La llamada PRINTF("rxDone\n\r"); esta en sx1276.c, funcion SX1276OnDio0Irq
void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
 800b3c4:	b590      	push	{r4, r7, lr}
 800b3c6:	b085      	sub	sp, #20
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	000c      	movs	r4, r1
 800b3ce:	0010      	movs	r0, r2
 800b3d0:	0019      	movs	r1, r3
 800b3d2:	230a      	movs	r3, #10
 800b3d4:	18fb      	adds	r3, r7, r3
 800b3d6:	1c22      	adds	r2, r4, #0
 800b3d8:	801a      	strh	r2, [r3, #0]
 800b3da:	2308      	movs	r3, #8
 800b3dc:	18fb      	adds	r3, r7, r3
 800b3de:	1c02      	adds	r2, r0, #0
 800b3e0:	801a      	strh	r2, [r3, #0]
 800b3e2:	1dfb      	adds	r3, r7, #7
 800b3e4:	1c0a      	adds	r2, r1, #0
 800b3e6:	701a      	strb	r2, [r3, #0]
	Radio.Sleep();
 800b3e8:	4b10      	ldr	r3, [pc, #64]	; (800b42c <OnRxDone+0x68>)
 800b3ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3ec:	4798      	blx	r3
	BufferSize = size;
 800b3ee:	4b10      	ldr	r3, [pc, #64]	; (800b430 <OnRxDone+0x6c>)
 800b3f0:	220a      	movs	r2, #10
 800b3f2:	18ba      	adds	r2, r7, r2
 800b3f4:	8812      	ldrh	r2, [r2, #0]
 800b3f6:	801a      	strh	r2, [r3, #0]
	memcpy(Buffer, payload, BufferSize);
 800b3f8:	4b0d      	ldr	r3, [pc, #52]	; (800b430 <OnRxDone+0x6c>)
 800b3fa:	881b      	ldrh	r3, [r3, #0]
 800b3fc:	001a      	movs	r2, r3
 800b3fe:	68f9      	ldr	r1, [r7, #12]
 800b400:	4b0c      	ldr	r3, [pc, #48]	; (800b434 <OnRxDone+0x70>)
 800b402:	0018      	movs	r0, r3
 800b404:	f001 f850 	bl	800c4a8 <memcpy>
	RssiValue = rssi;
 800b408:	2308      	movs	r3, #8
 800b40a:	18fb      	adds	r3, r7, r3
 800b40c:	881b      	ldrh	r3, [r3, #0]
 800b40e:	b25a      	sxtb	r2, r3
 800b410:	4b09      	ldr	r3, [pc, #36]	; (800b438 <OnRxDone+0x74>)
 800b412:	701a      	strb	r2, [r3, #0]
	SnrValue = snr;
 800b414:	4b09      	ldr	r3, [pc, #36]	; (800b43c <OnRxDone+0x78>)
 800b416:	1dfa      	adds	r2, r7, #7
 800b418:	7812      	ldrb	r2, [r2, #0]
 800b41a:	701a      	strb	r2, [r3, #0]
	State = RX;
 800b41c:	4b08      	ldr	r3, [pc, #32]	; (800b440 <OnRxDone+0x7c>)
 800b41e:	2201      	movs	r2, #1
 800b420:	701a      	strb	r2, [r3, #0]
}
 800b422:	46c0      	nop			; (mov r8, r8)
 800b424:	46bd      	mov	sp, r7
 800b426:	b005      	add	sp, #20
 800b428:	bd90      	pop	{r4, r7, pc}
 800b42a:	46c0      	nop			; (mov r8, r8)
 800b42c:	0800d20c 	.word	0x0800d20c
 800b430:	2000006e 	.word	0x2000006e
 800b434:	20004168 	.word	0x20004168
 800b438:	20000341 	.word	0x20000341
 800b43c:	20000342 	.word	0x20000342
 800b440:	20000340 	.word	0x20000340

0800b444 <OnTxTimeout>:

void OnTxTimeout(void) {
 800b444:	b580      	push	{r7, lr}
 800b446:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800b448:	4b04      	ldr	r3, [pc, #16]	; (800b45c <OnTxTimeout+0x18>)
 800b44a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b44c:	4798      	blx	r3
	State = TX_TIMEOUT;
 800b44e:	4b04      	ldr	r3, [pc, #16]	; (800b460 <OnTxTimeout+0x1c>)
 800b450:	2205      	movs	r2, #5
 800b452:	701a      	strb	r2, [r3, #0]
}
 800b454:	46c0      	nop			; (mov r8, r8)
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}
 800b45a:	46c0      	nop			; (mov r8, r8)
 800b45c:	0800d20c 	.word	0x0800d20c
 800b460:	20000340 	.word	0x20000340

0800b464 <OnRxTimeout>:

void OnRxTimeout(void) {
 800b464:	b580      	push	{r7, lr}
 800b466:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800b468:	4b04      	ldr	r3, [pc, #16]	; (800b47c <OnRxTimeout+0x18>)
 800b46a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b46c:	4798      	blx	r3
	State = RX_TIMEOUT;
 800b46e:	4b04      	ldr	r3, [pc, #16]	; (800b480 <OnRxTimeout+0x1c>)
 800b470:	2202      	movs	r2, #2
 800b472:	701a      	strb	r2, [r3, #0]
}
 800b474:	46c0      	nop			; (mov r8, r8)
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	46c0      	nop			; (mov r8, r8)
 800b47c:	0800d20c 	.word	0x0800d20c
 800b480:	20000340 	.word	0x20000340

0800b484 <OnRxError>:

void OnRxError(void) {
 800b484:	b580      	push	{r7, lr}
 800b486:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800b488:	4b04      	ldr	r3, [pc, #16]	; (800b49c <OnRxError+0x18>)
 800b48a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b48c:	4798      	blx	r3
	State = RX_ERROR;
 800b48e:	4b04      	ldr	r3, [pc, #16]	; (800b4a0 <OnRxError+0x1c>)
 800b490:	2203      	movs	r2, #3
 800b492:	701a      	strb	r2, [r3, #0]
}
 800b494:	46c0      	nop			; (mov r8, r8)
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
 800b49a:	46c0      	nop			; (mov r8, r8)
 800b49c:	0800d20c 	.word	0x0800d20c
 800b4a0:	20000340 	.word	0x20000340

0800b4a4 <OnledEvent>:

static void OnledEvent(void) {
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	af00      	add	r7, sp, #0
	LED_Toggle(LED_BLUE);
 800b4a8:	2002      	movs	r0, #2
 800b4aa:	f7f6 fed1 	bl	8002250 <BSP_LED_Toggle>
	LED_Toggle(LED_RED1);
 800b4ae:	2001      	movs	r0, #1
 800b4b0:	f7f6 fece 	bl	8002250 <BSP_LED_Toggle>
	LED_Toggle(LED_RED2);
 800b4b4:	2003      	movs	r0, #3
 800b4b6:	f7f6 fecb 	bl	8002250 <BSP_LED_Toggle>
	LED_Toggle(LED_GREEN);
 800b4ba:	2000      	movs	r0, #0
 800b4bc:	f7f6 fec8 	bl	8002250 <BSP_LED_Toggle>

	TimerStart(&timerLed);
 800b4c0:	4b03      	ldr	r3, [pc, #12]	; (800b4d0 <OnledEvent+0x2c>)
 800b4c2:	0018      	movs	r0, r3
 800b4c4:	f7fe fc98 	bl	8009df8 <TimerStart>
}
 800b4c8:	46c0      	nop			; (mov r8, r8)
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	46c0      	nop			; (mov r8, r8)
 800b4d0:	20000344 	.word	0x20000344

0800b4d4 <LoraTxData>:

static void LoraTxData(lora_AppData_t *AppData, FunctionalState* IsTxConfirmed) {
 800b4d4:	b590      	push	{r4, r7, lr}
 800b4d6:	b087      	sub	sp, #28
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 3 */
	uint16_t pressure = 0;
 800b4de:	2316      	movs	r3, #22
 800b4e0:	18fb      	adds	r3, r7, r3
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	801a      	strh	r2, [r3, #0]
	int16_t temperature = 0;
 800b4e6:	2314      	movs	r3, #20
 800b4e8:	18fb      	adds	r3, r7, r3
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	801a      	strh	r2, [r3, #0]
	uint16_t humidity = 0;
 800b4ee:	2312      	movs	r3, #18
 800b4f0:	18fb      	adds	r3, r7, r3
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	801a      	strh	r2, [r3, #0]
	uint8_t batteryLevel;
//  sensor_t sensor_data;

#ifdef USE_B_L072Z_LRWAN1
	TimerInit(&TxLedTimer, OnTimerLedEvent);
 800b4f6:	4a78      	ldr	r2, [pc, #480]	; (800b6d8 <LoraTxData+0x204>)
 800b4f8:	4b78      	ldr	r3, [pc, #480]	; (800b6dc <LoraTxData+0x208>)
 800b4fa:	0011      	movs	r1, r2
 800b4fc:	0018      	movs	r0, r3
 800b4fe:	f7fe fc63 	bl	8009dc8 <TimerInit>

	TimerSetValue(&TxLedTimer, 200);
 800b502:	4b76      	ldr	r3, [pc, #472]	; (800b6dc <LoraTxData+0x208>)
 800b504:	21c8      	movs	r1, #200	; 0xc8
 800b506:	0018      	movs	r0, r3
 800b508:	f7fe fe20 	bl	800a14c <TimerSetValue>

	LED_On(LED_RED1);
 800b50c:	2001      	movs	r0, #1
 800b50e:	f7f6 fe67 	bl	80021e0 <BSP_LED_On>

	TimerStart(&TxLedTimer);
 800b512:	4b72      	ldr	r3, [pc, #456]	; (800b6dc <LoraTxData+0x208>)
 800b514:	0018      	movs	r0, r3
 800b516:	f7fe fc6f 	bl	8009df8 <TimerStart>
	uint16_t altitudeGps = 0;
#endif
//  BSP_sensor_Read( &sensor_data );

#ifdef CAYENNE_LPP
	uint8_t cchannel = 0;
 800b51a:	2311      	movs	r3, #17
 800b51c:	18fb      	adds	r3, r7, r3
 800b51e:	2200      	movs	r2, #0
 800b520:	701a      	strb	r2, [r3, #0]
//  temperature = ( int16_t )( sensor_data.temperature * 10 );     /* in C * 10 */
//  pressure    = ( uint16_t )( sensor_data.pressure * 100 / 10 );  /* in hPa / 10 */
//  humidity    = ( uint16_t )( sensor_data.humidity * 2 );        /* in %*2     */
	uint32_t i = 0;
 800b522:	2300      	movs	r3, #0
 800b524:	60fb      	str	r3, [r7, #12]

	batteryLevel = HW_GetBatteryLevel(); /* 1 (very low) to 254 (fully charged) */
 800b526:	230b      	movs	r3, #11
 800b528:	18fc      	adds	r4, r7, r3
 800b52a:	f000 faf9 	bl	800bb20 <HW_GetBatteryLevel>
 800b52e:	0003      	movs	r3, r0
 800b530:	7023      	strb	r3, [r4, #0]

	AppData->Port = LPP_APP_PORT;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	2263      	movs	r2, #99	; 0x63
 800b536:	715a      	strb	r2, [r3, #5]

	*IsTxConfirmed = LORAWAN_CONFIRMED_MSG;
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	2200      	movs	r2, #0
 800b53c:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	1c59      	adds	r1, r3, #1
 800b546:	60f9      	str	r1, [r7, #12]
 800b548:	18d2      	adds	r2, r2, r3
 800b54a:	2311      	movs	r3, #17
 800b54c:	18fb      	adds	r3, r7, r3
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	2111      	movs	r1, #17
 800b552:	1879      	adds	r1, r7, r1
 800b554:	1c58      	adds	r0, r3, #1
 800b556:	7008      	strb	r0, [r1, #0]
 800b558:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_BAROMETER;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681a      	ldr	r2, [r3, #0]
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	1c59      	adds	r1, r3, #1
 800b562:	60f9      	str	r1, [r7, #12]
 800b564:	18d3      	adds	r3, r2, r3
 800b566:	2273      	movs	r2, #115	; 0x73
 800b568:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = (pressure >> 8) & 0xFF;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681a      	ldr	r2, [r3, #0]
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	1c59      	adds	r1, r3, #1
 800b572:	60f9      	str	r1, [r7, #12]
 800b574:	18d3      	adds	r3, r2, r3
 800b576:	2216      	movs	r2, #22
 800b578:	18ba      	adds	r2, r7, r2
 800b57a:	8812      	ldrh	r2, [r2, #0]
 800b57c:	0a12      	lsrs	r2, r2, #8
 800b57e:	b292      	uxth	r2, r2
 800b580:	b2d2      	uxtb	r2, r2
 800b582:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = pressure & 0xFF;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681a      	ldr	r2, [r3, #0]
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	1c59      	adds	r1, r3, #1
 800b58c:	60f9      	str	r1, [r7, #12]
 800b58e:	18d3      	adds	r3, r2, r3
 800b590:	2216      	movs	r2, #22
 800b592:	18ba      	adds	r2, r7, r2
 800b594:	8812      	ldrh	r2, [r2, #0]
 800b596:	b2d2      	uxtb	r2, r2
 800b598:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681a      	ldr	r2, [r3, #0]
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	1c59      	adds	r1, r3, #1
 800b5a2:	60f9      	str	r1, [r7, #12]
 800b5a4:	18d2      	adds	r2, r2, r3
 800b5a6:	2311      	movs	r3, #17
 800b5a8:	18fb      	adds	r3, r7, r3
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	2111      	movs	r1, #17
 800b5ae:	1879      	adds	r1, r7, r1
 800b5b0:	1c58      	adds	r0, r3, #1
 800b5b2:	7008      	strb	r0, [r1, #0]
 800b5b4:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_TEMPERATURE;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681a      	ldr	r2, [r3, #0]
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	1c59      	adds	r1, r3, #1
 800b5be:	60f9      	str	r1, [r7, #12]
 800b5c0:	18d3      	adds	r3, r2, r3
 800b5c2:	2267      	movs	r2, #103	; 0x67
 800b5c4:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = (temperature >> 8) & 0xFF;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681a      	ldr	r2, [r3, #0]
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	1c59      	adds	r1, r3, #1
 800b5ce:	60f9      	str	r1, [r7, #12]
 800b5d0:	18d3      	adds	r3, r2, r3
 800b5d2:	2214      	movs	r2, #20
 800b5d4:	18ba      	adds	r2, r7, r2
 800b5d6:	2100      	movs	r1, #0
 800b5d8:	5e52      	ldrsh	r2, [r2, r1]
 800b5da:	1212      	asrs	r2, r2, #8
 800b5dc:	b212      	sxth	r2, r2
 800b5de:	b2d2      	uxtb	r2, r2
 800b5e0:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = temperature & 0xFF;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	1c59      	adds	r1, r3, #1
 800b5ea:	60f9      	str	r1, [r7, #12]
 800b5ec:	18d3      	adds	r3, r2, r3
 800b5ee:	2214      	movs	r2, #20
 800b5f0:	18ba      	adds	r2, r7, r2
 800b5f2:	8812      	ldrh	r2, [r2, #0]
 800b5f4:	b2d2      	uxtb	r2, r2
 800b5f6:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	1c59      	adds	r1, r3, #1
 800b600:	60f9      	str	r1, [r7, #12]
 800b602:	18d2      	adds	r2, r2, r3
 800b604:	2311      	movs	r3, #17
 800b606:	18fb      	adds	r3, r7, r3
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	2111      	movs	r1, #17
 800b60c:	1879      	adds	r1, r7, r1
 800b60e:	1c58      	adds	r0, r3, #1
 800b610:	7008      	strb	r0, [r1, #0]
 800b612:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_HUMIDITY;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681a      	ldr	r2, [r3, #0]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	1c59      	adds	r1, r3, #1
 800b61c:	60f9      	str	r1, [r7, #12]
 800b61e:	18d3      	adds	r3, r2, r3
 800b620:	2268      	movs	r2, #104	; 0x68
 800b622:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = humidity & 0xFF;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681a      	ldr	r2, [r3, #0]
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	1c59      	adds	r1, r3, #1
 800b62c:	60f9      	str	r1, [r7, #12]
 800b62e:	18d3      	adds	r3, r2, r3
 800b630:	2212      	movs	r2, #18
 800b632:	18ba      	adds	r2, r7, r2
 800b634:	8812      	ldrh	r2, [r2, #0]
 800b636:	b2d2      	uxtb	r2, r2
 800b638:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681a      	ldr	r2, [r3, #0]
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	1c59      	adds	r1, r3, #1
 800b642:	60f9      	str	r1, [r7, #12]
 800b644:	18d2      	adds	r2, r2, r3
 800b646:	2311      	movs	r3, #17
 800b648:	18fb      	adds	r3, r7, r3
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	2111      	movs	r1, #17
 800b64e:	1879      	adds	r1, r7, r1
 800b650:	1c58      	adds	r0, r3, #1
 800b652:	7008      	strb	r0, [r1, #0]
 800b654:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_DIGITAL_INPUT;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681a      	ldr	r2, [r3, #0]
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	1c59      	adds	r1, r3, #1
 800b65e:	60f9      	str	r1, [r7, #12]
 800b660:	18d3      	adds	r3, r2, r3
 800b662:	2200      	movs	r2, #0
 800b664:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = batteryLevel * 100 / 254;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	1c59      	adds	r1, r3, #1
 800b66e:	60f9      	str	r1, [r7, #12]
 800b670:	18d4      	adds	r4, r2, r3
 800b672:	230b      	movs	r3, #11
 800b674:	18fb      	adds	r3, r7, r3
 800b676:	781b      	ldrb	r3, [r3, #0]
 800b678:	2264      	movs	r2, #100	; 0x64
 800b67a:	4353      	muls	r3, r2
 800b67c:	21fe      	movs	r1, #254	; 0xfe
 800b67e:	0018      	movs	r0, r3
 800b680:	f7f4 fdd4 	bl	800022c <__divsi3>
 800b684:	0003      	movs	r3, r0
 800b686:	b2db      	uxtb	r3, r3
 800b688:	7023      	strb	r3, [r4, #0]
	AppData->Buff[i++] = cchannel++;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681a      	ldr	r2, [r3, #0]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	1c59      	adds	r1, r3, #1
 800b692:	60f9      	str	r1, [r7, #12]
 800b694:	18d2      	adds	r2, r2, r3
 800b696:	2311      	movs	r3, #17
 800b698:	18fb      	adds	r3, r7, r3
 800b69a:	781b      	ldrb	r3, [r3, #0]
 800b69c:	2111      	movs	r1, #17
 800b69e:	1879      	adds	r1, r7, r1
 800b6a0:	1c58      	adds	r0, r3, #1
 800b6a2:	7008      	strb	r0, [r1, #0]
 800b6a4:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_DIGITAL_OUTPUT;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	1c59      	adds	r1, r3, #1
 800b6ae:	60f9      	str	r1, [r7, #12]
 800b6b0:	18d3      	adds	r3, r2, r3
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = AppLedStateOn;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681a      	ldr	r2, [r3, #0]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	1c59      	adds	r1, r3, #1
 800b6be:	60f9      	str	r1, [r7, #12]
 800b6c0:	18d3      	adds	r3, r2, r3
 800b6c2:	4a07      	ldr	r2, [pc, #28]	; (800b6e0 <LoraTxData+0x20c>)
 800b6c4:	7812      	ldrb	r2, [r2, #0]
 800b6c6:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = longitude & 0xFF;
	AppData->Buff[i++] = ( altitudeGps >> 8 ) & 0xFF;
	AppData->Buff[i++] = altitudeGps & 0xFF;
#endif
#endif
	AppData->BuffSize = i;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	b2da      	uxtb	r2, r3
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	711a      	strb	r2, [r3, #4]

	/* USER CODE END 3 */
}
 800b6d0:	46c0      	nop			; (mov r8, r8)
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	b007      	add	sp, #28
 800b6d6:	bd90      	pop	{r4, r7, pc}
 800b6d8:	0800b791 	.word	0x0800b791
 800b6dc:	2000032c 	.word	0x2000032c
 800b6e0:	20000328 	.word	0x20000328

0800b6e4 <LoraRxData>:

static void LoraRxData(lora_AppData_t *AppData) {
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b082      	sub	sp, #8
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 4 */
	switch (AppData->Port) {
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	795b      	ldrb	r3, [r3, #5]
 800b6f0:	2b02      	cmp	r3, #2
 800b6f2:	d002      	beq.n	800b6fa <LoraRxData+0x16>
 800b6f4:	2b63      	cmp	r3, #99	; 0x63
 800b6f6:	d020      	beq.n	800b73a <LoraRxData+0x56>
			LED_On(LED_BLUE);
		}
		break;
	}
	default:
		break;
 800b6f8:	e03f      	b.n	800b77a <LoraRxData+0x96>
		if (AppData->BuffSize == 1) {
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	791b      	ldrb	r3, [r3, #4]
 800b6fe:	2b01      	cmp	r3, #1
 800b700:	d13a      	bne.n	800b778 <LoraRxData+0x94>
			AppLedStateOn = AppData->Buff[0] & 0x01;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	781b      	ldrb	r3, [r3, #0]
 800b708:	2201      	movs	r2, #1
 800b70a:	4013      	ands	r3, r2
 800b70c:	b2da      	uxtb	r2, r3
 800b70e:	4b1d      	ldr	r3, [pc, #116]	; (800b784 <LoraRxData+0xa0>)
 800b710:	701a      	strb	r2, [r3, #0]
			if (AppLedStateOn == RESET) {
 800b712:	4b1c      	ldr	r3, [pc, #112]	; (800b784 <LoraRxData+0xa0>)
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d107      	bne.n	800b72a <LoraRxData+0x46>
				PRINTF("LED OFF\n\r");
 800b71a:	4b1b      	ldr	r3, [pc, #108]	; (800b788 <LoraRxData+0xa4>)
 800b71c:	0018      	movs	r0, r3
 800b71e:	f000 fd57 	bl	800c1d0 <vcom_Send>
				LED_Off(LED_BLUE);
 800b722:	2002      	movs	r0, #2
 800b724:	f7f6 fd78 	bl	8002218 <BSP_LED_Off>
		break;
 800b728:	e026      	b.n	800b778 <LoraRxData+0x94>
				PRINTF("LED ON\n\r");
 800b72a:	4b18      	ldr	r3, [pc, #96]	; (800b78c <LoraRxData+0xa8>)
 800b72c:	0018      	movs	r0, r3
 800b72e:	f000 fd4f 	bl	800c1d0 <vcom_Send>
				LED_On(LED_BLUE);
 800b732:	2002      	movs	r0, #2
 800b734:	f7f6 fd54 	bl	80021e0 <BSP_LED_On>
		break;
 800b738:	e01e      	b.n	800b778 <LoraRxData+0x94>
		AppLedStateOn = (AppData->Buff[2] == 100) ? 0x01 : 0x00;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	3302      	adds	r3, #2
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	3b64      	subs	r3, #100	; 0x64
 800b744:	425a      	negs	r2, r3
 800b746:	4153      	adcs	r3, r2
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	001a      	movs	r2, r3
 800b74c:	4b0d      	ldr	r3, [pc, #52]	; (800b784 <LoraRxData+0xa0>)
 800b74e:	701a      	strb	r2, [r3, #0]
		if (AppLedStateOn == RESET) {
 800b750:	4b0c      	ldr	r3, [pc, #48]	; (800b784 <LoraRxData+0xa0>)
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d107      	bne.n	800b768 <LoraRxData+0x84>
			PRINTF("LED OFF\n\r");
 800b758:	4b0b      	ldr	r3, [pc, #44]	; (800b788 <LoraRxData+0xa4>)
 800b75a:	0018      	movs	r0, r3
 800b75c:	f000 fd38 	bl	800c1d0 <vcom_Send>
			LED_Off(LED_BLUE);
 800b760:	2002      	movs	r0, #2
 800b762:	f7f6 fd59 	bl	8002218 <BSP_LED_Off>
		break;
 800b766:	e008      	b.n	800b77a <LoraRxData+0x96>
			PRINTF("LED ON\n\r");
 800b768:	4b08      	ldr	r3, [pc, #32]	; (800b78c <LoraRxData+0xa8>)
 800b76a:	0018      	movs	r0, r3
 800b76c:	f000 fd30 	bl	800c1d0 <vcom_Send>
			LED_On(LED_BLUE);
 800b770:	2002      	movs	r0, #2
 800b772:	f7f6 fd35 	bl	80021e0 <BSP_LED_On>
		break;
 800b776:	e000      	b.n	800b77a <LoraRxData+0x96>
		break;
 800b778:	46c0      	nop			; (mov r8, r8)
	}
	/* USER CODE END 4 */
}
 800b77a:	46c0      	nop			; (mov r8, r8)
 800b77c:	46bd      	mov	sp, r7
 800b77e:	b002      	add	sp, #8
 800b780:	bd80      	pop	{r7, pc}
 800b782:	46c0      	nop			; (mov r8, r8)
 800b784:	20000328 	.word	0x20000328
 800b788:	0800d054 	.word	0x0800d054
 800b78c:	0800d060 	.word	0x0800d060

0800b790 <OnTimerLedEvent>:

#ifdef USE_B_L072Z_LRWAN1
static void OnTimerLedEvent(void) {
 800b790:	b580      	push	{r7, lr}
 800b792:	af00      	add	r7, sp, #0
	LED_Off(LED_RED1);
 800b794:	2001      	movs	r0, #1
 800b796:	f7f6 fd3f 	bl	8002218 <BSP_LED_Off>
}
 800b79a:	46c0      	nop			; (mov r8, r8)
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800b7a0:	480d      	ldr	r0, [pc, #52]	; (800b7d8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800b7a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800b7a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b7a6:	e003      	b.n	800b7b0 <LoopCopyDataInit>

0800b7a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b7a8:	4b0c      	ldr	r3, [pc, #48]	; (800b7dc <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800b7aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b7ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b7ae:	3104      	adds	r1, #4

0800b7b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800b7b0:	480b      	ldr	r0, [pc, #44]	; (800b7e0 <LoopForever+0xa>)
  ldr  r3, =_edata
 800b7b2:	4b0c      	ldr	r3, [pc, #48]	; (800b7e4 <LoopForever+0xe>)
  adds  r2, r0, r1
 800b7b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b7b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b7b8:	d3f6      	bcc.n	800b7a8 <CopyDataInit>
  ldr  r2, =_sbss
 800b7ba:	4a0b      	ldr	r2, [pc, #44]	; (800b7e8 <LoopForever+0x12>)
  b  LoopFillZerobss
 800b7bc:	e002      	b.n	800b7c4 <LoopFillZerobss>

0800b7be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800b7be:	2300      	movs	r3, #0
  str  r3, [r2]
 800b7c0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b7c2:	3204      	adds	r2, #4

0800b7c4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 800b7c4:	4b09      	ldr	r3, [pc, #36]	; (800b7ec <LoopForever+0x16>)
  cmp  r2, r3
 800b7c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b7c8:	d3f9      	bcc.n	800b7be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800b7ca:	f000 fb7f 	bl	800becc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b7ce:	f000 fe47 	bl	800c460 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b7d2:	f7ff fd15 	bl	800b200 <main>

0800b7d6 <LoopForever>:

LoopForever:
    b LoopForever
 800b7d6:	e7fe      	b.n	800b7d6 <LoopForever>
   ldr   r0, =_estack
 800b7d8:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 800b7dc:	0800d334 	.word	0x0800d334
  ldr  r0, =_sdata
 800b7e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b7e4:	200000d8 	.word	0x200000d8
  ldr  r2, =_sbss
 800b7e8:	200000d8 	.word	0x200000d8
  ldr  r3, = _ebss
 800b7ec:	200042e0 	.word	0x200042e0

0800b7f0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b7f0:	e7fe      	b.n	800b7f0 <ADC1_COMP_IRQHandler>

0800b7f2 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b7f2:	b580      	push	{r7, lr}
 800b7f4:	b082      	sub	sp, #8
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
   /* Return function status */
  return HAL_OK;
 800b7fa:	2300      	movs	r3, #0
}
 800b7fc:	0018      	movs	r0, r3
 800b7fe:	46bd      	mov	sp, r7
 800b800:	b002      	add	sp, #8
 800b802:	bd80      	pop	{r7, pc}

0800b804 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  DelayMs( Delay ); /* based on RTC */
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	0018      	movs	r0, r3
 800b810:	f7fe fa86 	bl	8009d20 <DelayMs>
}
 800b814:	46c0      	nop			; (mov r8, r8)
 800b816:	46bd      	mov	sp, r7
 800b818:	b002      	add	sp, #8
 800b81a:	bd80      	pop	{r7, pc}

0800b81c <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	af00      	add	r7, sp, #0
  /* Disable the Power Voltage Detector */
  HAL_PWR_DisablePVD( ); 
 800b820:	f7fa fcbc 	bl	800619c <HAL_PWR_DisablePVD>

  /* Enables the Ultra Low Power mode */
  HAL_PWREx_EnableUltraLowPower( );
 800b824:	f7fa fcd6 	bl	80061d4 <HAL_PWREx_EnableUltraLowPower>
  
  __HAL_FLASH_SLEEP_POWERDOWN_ENABLE();
 800b828:	4b05      	ldr	r3, [pc, #20]	; (800b840 <HAL_MspInit+0x24>)
 800b82a:	4a05      	ldr	r2, [pc, #20]	; (800b840 <HAL_MspInit+0x24>)
 800b82c:	6812      	ldr	r2, [r2, #0]
 800b82e:	2108      	movs	r1, #8
 800b830:	430a      	orrs	r2, r1
 800b832:	601a      	str	r2, [r3, #0]
   */
  DBG( __HAL_FLASH_SLEEP_POWERDOWN_DISABLE(); );
  
#ifdef ENABLE_FAST_WAKEUP
  /*Enable fast wakeUp*/  
  HAL_PWREx_EnableFastWakeUp( );
 800b834:	f7fa fcc0 	bl	80061b8 <HAL_PWREx_EnableFastWakeUp>
#else  
  HAL_PWREx_DisableFastWakeUp( );
#endif
}
 800b838:	46c0      	nop			; (mov r8, r8)
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}
 800b83e:	46c0      	nop			; (mov r8, r8)
 800b840:	40022000 	.word	0x40022000

0800b844 <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including 
  *        the backup registers) and RCC_CSR register are set to their reset values.  
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b09a      	sub	sp, #104	; 0x68
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;

  /*##-1- Configue the RTC clock soucre ######################################*/
  /* -a- Enable LSE Oscillator */
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSE;
 800b84c:	2330      	movs	r3, #48	; 0x30
 800b84e:	18fb      	adds	r3, r7, r3
 800b850:	2204      	movs	r2, #4
 800b852:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800b854:	2330      	movs	r3, #48	; 0x30
 800b856:	18fb      	adds	r3, r7, r3
 800b858:	2200      	movs	r2, #0
 800b85a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800b85c:	2330      	movs	r3, #48	; 0x30
 800b85e:	18fb      	adds	r3, r7, r3
 800b860:	2280      	movs	r2, #128	; 0x80
 800b862:	0052      	lsls	r2, r2, #1
 800b864:	609a      	str	r2, [r3, #8]
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b866:	2330      	movs	r3, #48	; 0x30
 800b868:	18fb      	adds	r3, r7, r3
 800b86a:	0018      	movs	r0, r3
 800b86c:	f7fa fcc0 	bl	80061f0 <HAL_RCC_OscConfig>
 800b870:	1e03      	subs	r3, r0, #0
 800b872:	d001      	beq.n	800b878 <HAL_RTC_MspInit+0x34>
  {
    Error_Handler();
 800b874:	f7fe fcfe 	bl	800a274 <Error_Handler>
  }

  /* -b- Select LSI as RTC clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800b878:	230c      	movs	r3, #12
 800b87a:	18fb      	adds	r3, r7, r3
 800b87c:	2220      	movs	r2, #32
 800b87e:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b880:	230c      	movs	r3, #12
 800b882:	18fb      	adds	r3, r7, r3
 800b884:	2280      	movs	r2, #128	; 0x80
 800b886:	0252      	lsls	r2, r2, #9
 800b888:	605a      	str	r2, [r3, #4]
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b88a:	230c      	movs	r3, #12
 800b88c:	18fb      	adds	r3, r7, r3
 800b88e:	0018      	movs	r0, r3
 800b890:	f7fb fa7c 	bl	8006d8c <HAL_RCCEx_PeriphCLKConfig>
 800b894:	1e03      	subs	r3, r0, #0
 800b896:	d001      	beq.n	800b89c <HAL_RTC_MspInit+0x58>
  { 
    Error_Handler();
 800b898:	f7fe fcec 	bl	800a274 <Error_Handler>
  }

  /*##-2- Enable the RTC peripheral Clock ####################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 800b89c:	4b09      	ldr	r3, [pc, #36]	; (800b8c4 <HAL_RTC_MspInit+0x80>)
 800b89e:	4a09      	ldr	r2, [pc, #36]	; (800b8c4 <HAL_RTC_MspInit+0x80>)
 800b8a0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b8a2:	2180      	movs	r1, #128	; 0x80
 800b8a4:	02c9      	lsls	r1, r1, #11
 800b8a6:	430a      	orrs	r2, r1
 800b8a8:	651a      	str	r2, [r3, #80]	; 0x50
  
  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	2100      	movs	r1, #0
 800b8ae:	2002      	movs	r0, #2
 800b8b0:	f7f9 fe9c 	bl	80055ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800b8b4:	2002      	movs	r0, #2
 800b8b6:	f7f9 feaf 	bl	8005618 <HAL_NVIC_EnableIRQ>
}
 800b8ba:	46c0      	nop			; (mov r8, r8)
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	b01a      	add	sp, #104	; 0x68
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	46c0      	nop			; (mov r8, r8)
 800b8c4:	40021000 	.word	0x40021000

0800b8c8 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b082      	sub	sp, #8
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
  TimerIrqHandler( );
 800b8d0:	f7fe fb30 	bl	8009f34 <TimerIrqHandler>
}
 800b8d4:	46c0      	nop			; (mov r8, r8)
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	b002      	add	sp, #8
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	0002      	movs	r2, r0
 800b8e4:	1dbb      	adds	r3, r7, #6
 800b8e6:	801a      	strh	r2, [r3, #0]
  HW_GPIO_IrqHandler( GPIO_Pin );
 800b8e8:	1dbb      	adds	r3, r7, #6
 800b8ea:	881b      	ldrh	r3, [r3, #0]
 800b8ec:	0018      	movs	r0, r3
 800b8ee:	f7fe ffab 	bl	800a848 <HW_GPIO_IrqHandler>
}
 800b8f2:	46c0      	nop			; (mov r8, r8)
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	b002      	add	sp, #8
 800b8f8:	bd80      	pop	{r7, pc}

0800b8fa <MSP_GetIRQn>:
  * @brief  Gets IRQ number as a finction of the GPIO_Pin.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn( uint16_t GPIO_Pin)
{
 800b8fa:	b580      	push	{r7, lr}
 800b8fc:	b082      	sub	sp, #8
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	0002      	movs	r2, r0
 800b902:	1dbb      	adds	r3, r7, #6
 800b904:	801a      	strh	r2, [r3, #0]
  switch( GPIO_Pin )
 800b906:	1dbb      	adds	r3, r7, #6
 800b908:	881b      	ldrh	r3, [r3, #0]
 800b90a:	2b04      	cmp	r3, #4
 800b90c:	d009      	beq.n	800b922 <MSP_GetIRQn+0x28>
 800b90e:	dc03      	bgt.n	800b918 <MSP_GetIRQn+0x1e>
 800b910:	3b01      	subs	r3, #1
 800b912:	2b01      	cmp	r3, #1
 800b914:	d807      	bhi.n	800b926 <MSP_GetIRQn+0x2c>
 800b916:	e002      	b.n	800b91e <MSP_GetIRQn+0x24>
 800b918:	2b08      	cmp	r3, #8
 800b91a:	d002      	beq.n	800b922 <MSP_GetIRQn+0x28>
 800b91c:	e003      	b.n	800b926 <MSP_GetIRQn+0x2c>
  {
    case GPIO_PIN_0:  
    case GPIO_PIN_1:  return EXTI0_1_IRQn;
 800b91e:	2305      	movs	r3, #5
 800b920:	e002      	b.n	800b928 <MSP_GetIRQn+0x2e>
    case GPIO_PIN_2: 
    case GPIO_PIN_3:  return EXTI2_3_IRQn;
 800b922:	2306      	movs	r3, #6
 800b924:	e000      	b.n	800b928 <MSP_GetIRQn+0x2e>
    case GPIO_PIN_11:
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15: 
    default: return EXTI4_15_IRQn;
 800b926:	2307      	movs	r3, #7
  }
}
 800b928:	0018      	movs	r0, r3
 800b92a:	46bd      	mov	sp, r7
 800b92c:	b002      	add	sp, #8
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <HW_Init>:
  * @brief This function initializes the hardware
  * @param None
  * @retval None
  */
void HW_Init( void )
{
 800b930:	b580      	push	{r7, lr}
 800b932:	af00      	add	r7, sp, #0
  if( McuInitialized == false )
 800b934:	4b0b      	ldr	r3, [pc, #44]	; (800b964 <HW_Init+0x34>)
 800b936:	781b      	ldrb	r3, [r3, #0]
 800b938:	2201      	movs	r2, #1
 800b93a:	4053      	eors	r3, r2
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d00d      	beq.n	800b95e <HW_Init+0x2e>
#if defined( USE_BOOTLOADER )
    /* Set the Vector Table base location at 0x3000 */
    NVIC_SetVectorTable( NVIC_VectTab_FLASH, 0x3000 );
#endif

    HW_AdcInit( );
 800b942:	f000 f947 	bl	800bbd4 <HW_AdcInit>

    Radio.IoInit( );
 800b946:	4b08      	ldr	r3, [pc, #32]	; (800b968 <HW_Init+0x38>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	4798      	blx	r3

    HW_SPI_Init( );
 800b94c:	f7ff fb82 	bl	800b054 <HW_SPI_Init>

    HW_RTC_Init( );
 800b950:	f7fe fffa 	bl	800a948 <HW_RTC_Init>
    
    vcom_Init( );
 800b954:	f000 fc0c 	bl	800c170 <vcom_Init>

    McuInitialized = true;
 800b958:	4b02      	ldr	r3, [pc, #8]	; (800b964 <HW_Init+0x34>)
 800b95a:	2201      	movs	r2, #1
 800b95c:	701a      	strb	r2, [r3, #0]
  }
}
 800b95e:	46c0      	nop			; (mov r8, r8)
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}
 800b964:	200003d5 	.word	0x200003d5
 800b968:	0800d20c 	.word	0x0800d20c

0800b96c <SystemClock_Config>:
  *            Flash Latency(WS)              = 1
  * @retval None
  */

void SystemClock_Config( void )
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b094      	sub	sp, #80	; 0x50
 800b970:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b972:	233c      	movs	r3, #60	; 0x3c
 800b974:	18fb      	adds	r3, r7, r3
 800b976:	0018      	movs	r0, r3
 800b978:	2314      	movs	r3, #20
 800b97a:	001a      	movs	r2, r3
 800b97c:	2100      	movs	r1, #0
 800b97e:	f000 fd9c 	bl	800c4ba <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b982:	1d3b      	adds	r3, r7, #4
 800b984:	0018      	movs	r0, r3
 800b986:	2338      	movs	r3, #56	; 0x38
 800b988:	001a      	movs	r2, r3
 800b98a:	2100      	movs	r1, #0
 800b98c:	f000 fd95 	bl	800c4ba <memset>

  /* Enable HSE Oscillator and Activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 800b990:	1d3b      	adds	r3, r7, #4
 800b992:	2202      	movs	r2, #2
 800b994:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState            = RCC_HSE_OFF;
 800b996:	1d3b      	adds	r3, r7, #4
 800b998:	2200      	movs	r2, #0
 800b99a:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 800b99c:	1d3b      	adds	r3, r7, #4
 800b99e:	2201      	movs	r2, #1
 800b9a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b9a2:	1d3b      	adds	r3, r7, #4
 800b9a4:	2210      	movs	r2, #16
 800b9a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 800b9a8:	1d3b      	adds	r3, r7, #4
 800b9aa:	2202      	movs	r2, #2
 800b9ac:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 800b9ae:	1d3b      	adds	r3, r7, #4
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL          = RCC_PLLMUL_6;
 800b9b4:	1d3b      	adds	r3, r7, #4
 800b9b6:	2280      	movs	r2, #128	; 0x80
 800b9b8:	0312      	lsls	r2, r2, #12
 800b9ba:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 800b9bc:	1d3b      	adds	r3, r7, #4
 800b9be:	2280      	movs	r2, #128	; 0x80
 800b9c0:	0412      	lsls	r2, r2, #16
 800b9c2:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b9c4:	1d3b      	adds	r3, r7, #4
 800b9c6:	0018      	movs	r0, r3
 800b9c8:	f7fa fc12 	bl	80061f0 <HAL_RCC_OscConfig>
 800b9cc:	1e03      	subs	r3, r0, #0
 800b9ce:	d001      	beq.n	800b9d4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800b9d0:	f7fe fc50 	bl	800a274 <Error_Handler>
  }

  /* Set Voltage scale1 as MCU will run at 32MHz */
  __HAL_RCC_PWR_CLK_ENABLE();
 800b9d4:	4b1c      	ldr	r3, [pc, #112]	; (800ba48 <SystemClock_Config+0xdc>)
 800b9d6:	4a1c      	ldr	r2, [pc, #112]	; (800ba48 <SystemClock_Config+0xdc>)
 800b9d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b9da:	2180      	movs	r1, #128	; 0x80
 800b9dc:	0549      	lsls	r1, r1, #21
 800b9de:	430a      	orrs	r2, r1
 800b9e0:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800b9e2:	4b1a      	ldr	r3, [pc, #104]	; (800ba4c <SystemClock_Config+0xe0>)
 800b9e4:	4a19      	ldr	r2, [pc, #100]	; (800ba4c <SystemClock_Config+0xe0>)
 800b9e6:	6812      	ldr	r2, [r2, #0]
 800b9e8:	4919      	ldr	r1, [pc, #100]	; (800ba50 <SystemClock_Config+0xe4>)
 800b9ea:	400a      	ands	r2, r1
 800b9ec:	2180      	movs	r1, #128	; 0x80
 800b9ee:	0109      	lsls	r1, r1, #4
 800b9f0:	430a      	orrs	r2, r1
 800b9f2:	601a      	str	r2, [r3, #0]
  
  /* Poll VOSF bit of in PWR_CSR. Wait until it is reset to 0 */
  while (__HAL_PWR_GET_FLAG(PWR_FLAG_VOS) != RESET) {};
 800b9f4:	46c0      	nop			; (mov r8, r8)
 800b9f6:	4b15      	ldr	r3, [pc, #84]	; (800ba4c <SystemClock_Config+0xe0>)
 800b9f8:	685b      	ldr	r3, [r3, #4]
 800b9fa:	2210      	movs	r2, #16
 800b9fc:	4013      	ands	r3, r2
 800b9fe:	2b10      	cmp	r3, #16
 800ba00:	d0f9      	beq.n	800b9f6 <SystemClock_Config+0x8a>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800ba02:	233c      	movs	r3, #60	; 0x3c
 800ba04:	18fb      	adds	r3, r7, r3
 800ba06:	220f      	movs	r2, #15
 800ba08:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ba0a:	233c      	movs	r3, #60	; 0x3c
 800ba0c:	18fb      	adds	r3, r7, r3
 800ba0e:	2203      	movs	r2, #3
 800ba10:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ba12:	233c      	movs	r3, #60	; 0x3c
 800ba14:	18fb      	adds	r3, r7, r3
 800ba16:	2200      	movs	r2, #0
 800ba18:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800ba1a:	233c      	movs	r3, #60	; 0x3c
 800ba1c:	18fb      	adds	r3, r7, r3
 800ba1e:	2200      	movs	r2, #0
 800ba20:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800ba22:	233c      	movs	r3, #60	; 0x3c
 800ba24:	18fb      	adds	r3, r7, r3
 800ba26:	2200      	movs	r2, #0
 800ba28:	611a      	str	r2, [r3, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800ba2a:	233c      	movs	r3, #60	; 0x3c
 800ba2c:	18fb      	adds	r3, r7, r3
 800ba2e:	2101      	movs	r1, #1
 800ba30:	0018      	movs	r0, r3
 800ba32:	f7fa ff85 	bl	8006940 <HAL_RCC_ClockConfig>
 800ba36:	1e03      	subs	r3, r0, #0
 800ba38:	d001      	beq.n	800ba3e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800ba3a:	f7fe fc1b 	bl	800a274 <Error_Handler>
  }
}
 800ba3e:	46c0      	nop			; (mov r8, r8)
 800ba40:	46bd      	mov	sp, r7
 800ba42:	b014      	add	sp, #80	; 0x50
 800ba44:	bd80      	pop	{r7, pc}
 800ba46:	46c0      	nop			; (mov r8, r8)
 800ba48:	40021000 	.word	0x40021000
 800ba4c:	40007000 	.word	0x40007000
 800ba50:	ffffe7ff 	.word	0xffffe7ff

0800ba54 <HW_GetRandomSeed>:
  * @note based on the device unique ID
  * @param None
  * @retval see
  */
uint32_t HW_GetRandomSeed( void )
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	af00      	add	r7, sp, #0
  return ( ( *( uint32_t* )ID1 ) ^ ( *( uint32_t* )ID2 ) ^ ( *( uint32_t* )ID3 ) );
 800ba58:	4b05      	ldr	r3, [pc, #20]	; (800ba70 <HW_GetRandomSeed+0x1c>)
 800ba5a:	681a      	ldr	r2, [r3, #0]
 800ba5c:	4b05      	ldr	r3, [pc, #20]	; (800ba74 <HW_GetRandomSeed+0x20>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	405a      	eors	r2, r3
 800ba62:	4b05      	ldr	r3, [pc, #20]	; (800ba78 <HW_GetRandomSeed+0x24>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4053      	eors	r3, r2
}
 800ba68:	0018      	movs	r0, r3
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}
 800ba6e:	46c0      	nop			; (mov r8, r8)
 800ba70:	1ff80050 	.word	0x1ff80050
 800ba74:	1ff80054 	.word	0x1ff80054
 800ba78:	1ff80064 	.word	0x1ff80064

0800ba7c <HW_GetUniqueId>:
  * @brief This function return a unique ID
  * @param unique ID
  * @retval none
  */
void HW_GetUniqueId( uint8_t *id )
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b082      	sub	sp, #8
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
    id[7] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) ) >> 24;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	1dda      	adds	r2, r3, #7
 800ba88:	4b22      	ldr	r3, [pc, #136]	; (800bb14 <HW_GetUniqueId+0x98>)
 800ba8a:	6819      	ldr	r1, [r3, #0]
 800ba8c:	4b22      	ldr	r3, [pc, #136]	; (800bb18 <HW_GetUniqueId+0x9c>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	18cb      	adds	r3, r1, r3
 800ba92:	0e1b      	lsrs	r3, r3, #24
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	7013      	strb	r3, [r2, #0]
    id[6] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) ) >> 16;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	1d9a      	adds	r2, r3, #6
 800ba9c:	4b1d      	ldr	r3, [pc, #116]	; (800bb14 <HW_GetUniqueId+0x98>)
 800ba9e:	6819      	ldr	r1, [r3, #0]
 800baa0:	4b1d      	ldr	r3, [pc, #116]	; (800bb18 <HW_GetUniqueId+0x9c>)
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	18cb      	adds	r3, r1, r3
 800baa6:	0c1b      	lsrs	r3, r3, #16
 800baa8:	b2db      	uxtb	r3, r3
 800baaa:	7013      	strb	r3, [r2, #0]
    id[5] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) ) >> 8;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	1d5a      	adds	r2, r3, #5
 800bab0:	4b18      	ldr	r3, [pc, #96]	; (800bb14 <HW_GetUniqueId+0x98>)
 800bab2:	6819      	ldr	r1, [r3, #0]
 800bab4:	4b18      	ldr	r3, [pc, #96]	; (800bb18 <HW_GetUniqueId+0x9c>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	18cb      	adds	r3, r1, r3
 800baba:	0a1b      	lsrs	r3, r3, #8
 800babc:	b2db      	uxtb	r3, r3
 800babe:	7013      	strb	r3, [r2, #0]
    id[4] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) );
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	1d1a      	adds	r2, r3, #4
 800bac4:	4b13      	ldr	r3, [pc, #76]	; (800bb14 <HW_GetUniqueId+0x98>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	b2d9      	uxtb	r1, r3
 800baca:	4b13      	ldr	r3, [pc, #76]	; (800bb18 <HW_GetUniqueId+0x9c>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	18cb      	adds	r3, r1, r3
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	7013      	strb	r3, [r2, #0]
    id[3] = ( ( *( uint32_t* )ID2 ) ) >> 24;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	1cda      	adds	r2, r3, #3
 800bada:	4b10      	ldr	r3, [pc, #64]	; (800bb1c <HW_GetUniqueId+0xa0>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	0e1b      	lsrs	r3, r3, #24
 800bae0:	b2db      	uxtb	r3, r3
 800bae2:	7013      	strb	r3, [r2, #0]
    id[2] = ( ( *( uint32_t* )ID2 ) ) >> 16;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	1c9a      	adds	r2, r3, #2
 800bae8:	4b0c      	ldr	r3, [pc, #48]	; (800bb1c <HW_GetUniqueId+0xa0>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	0c1b      	lsrs	r3, r3, #16
 800baee:	b2db      	uxtb	r3, r3
 800baf0:	7013      	strb	r3, [r2, #0]
    id[1] = ( ( *( uint32_t* )ID2 ) ) >> 8;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	1c5a      	adds	r2, r3, #1
 800baf6:	4b09      	ldr	r3, [pc, #36]	; (800bb1c <HW_GetUniqueId+0xa0>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	0a1b      	lsrs	r3, r3, #8
 800bafc:	b2db      	uxtb	r3, r3
 800bafe:	7013      	strb	r3, [r2, #0]
    id[0] = ( ( *( uint32_t* )ID2 ) );
 800bb00:	4b06      	ldr	r3, [pc, #24]	; (800bb1c <HW_GetUniqueId+0xa0>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	b2da      	uxtb	r2, r3
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	701a      	strb	r2, [r3, #0]
}
 800bb0a:	46c0      	nop			; (mov r8, r8)
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	b002      	add	sp, #8
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	46c0      	nop			; (mov r8, r8)
 800bb14:	1ff80050 	.word	0x1ff80050
 800bb18:	1ff80064 	.word	0x1ff80064
 800bb1c:	1ff80054 	.word	0x1ff80054

0800bb20 <HW_GetBatteryLevel>:
  * @brief This function return the battery level
  * @param none
  * @retval the battery level  1 (very low) to 254 (fully charged)
  */
uint8_t HW_GetBatteryLevel( void ) 
{
 800bb20:	b590      	push	{r4, r7, lr}
 800bb22:	b085      	sub	sp, #20
 800bb24:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 800bb26:	230f      	movs	r3, #15
 800bb28:	18fb      	adds	r3, r7, r3
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	701a      	strb	r2, [r3, #0]
  uint16_t measuredLevel = 0;
 800bb2e:	1dbb      	adds	r3, r7, #6
 800bb30:	2200      	movs	r2, #0
 800bb32:	801a      	strh	r2, [r3, #0]
  uint32_t batteryLevelmV;

  measuredLevel = HW_AdcReadChannel( ADC_CHANNEL_VREFINT ); 
 800bb34:	1dbc      	adds	r4, r7, #6
 800bb36:	4b22      	ldr	r3, [pc, #136]	; (800bbc0 <HW_GetBatteryLevel+0xa0>)
 800bb38:	0018      	movs	r0, r3
 800bb3a:	f000 f8ad 	bl	800bc98 <HW_AdcReadChannel>
 800bb3e:	0003      	movs	r3, r0
 800bb40:	8023      	strh	r3, [r4, #0]

  if (measuredLevel == 0)
 800bb42:	1dbb      	adds	r3, r7, #6
 800bb44:	881b      	ldrh	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d102      	bne.n	800bb50 <HW_GetBatteryLevel+0x30>
  {
    batteryLevelmV = 0;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	60bb      	str	r3, [r7, #8]
 800bb4e:	e00c      	b.n	800bb6a <HW_GetBatteryLevel+0x4a>
  }
  else
  {
    batteryLevelmV= (( (uint32_t) VDDA_TEMP_CAL * (*VREFINT_CAL ) )/ measuredLevel);
 800bb50:	4b1c      	ldr	r3, [pc, #112]	; (800bbc4 <HW_GetBatteryLevel+0xa4>)
 800bb52:	881b      	ldrh	r3, [r3, #0]
 800bb54:	001a      	movs	r2, r3
 800bb56:	4b1c      	ldr	r3, [pc, #112]	; (800bbc8 <HW_GetBatteryLevel+0xa8>)
 800bb58:	435a      	muls	r2, r3
 800bb5a:	1dbb      	adds	r3, r7, #6
 800bb5c:	881b      	ldrh	r3, [r3, #0]
 800bb5e:	0019      	movs	r1, r3
 800bb60:	0010      	movs	r0, r2
 800bb62:	f7f4 fad9 	bl	8000118 <__udivsi3>
 800bb66:	0003      	movs	r3, r0
 800bb68:	60bb      	str	r3, [r7, #8]
  }

  if (batteryLevelmV > VDD_BAT)
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	4a16      	ldr	r2, [pc, #88]	; (800bbc8 <HW_GetBatteryLevel+0xa8>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d904      	bls.n	800bb7c <HW_GetBatteryLevel+0x5c>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 800bb72:	230f      	movs	r3, #15
 800bb74:	18fb      	adds	r3, r7, r3
 800bb76:	22fe      	movs	r2, #254	; 0xfe
 800bb78:	701a      	strb	r2, [r3, #0]
 800bb7a:	e019      	b.n	800bbb0 <HW_GetBatteryLevel+0x90>
  }
  else if (batteryLevelmV < VDD_MIN)
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	4a13      	ldr	r2, [pc, #76]	; (800bbcc <HW_GetBatteryLevel+0xac>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d804      	bhi.n	800bb8e <HW_GetBatteryLevel+0x6e>
  {
    batteryLevel = 0;
 800bb84:	230f      	movs	r3, #15
 800bb86:	18fb      	adds	r3, r7, r3
 800bb88:	2200      	movs	r2, #0
 800bb8a:	701a      	strb	r2, [r3, #0]
 800bb8c:	e010      	b.n	800bbb0 <HW_GetBatteryLevel+0x90>
  }
  else
  {
    batteryLevel = (( (uint32_t) (batteryLevelmV - VDD_MIN)*LORAWAN_MAX_BAT) /(VDD_BAT-VDD_MIN) ); 
 800bb8e:	68ba      	ldr	r2, [r7, #8]
 800bb90:	0013      	movs	r3, r2
 800bb92:	01db      	lsls	r3, r3, #7
 800bb94:	1a9b      	subs	r3, r3, r2
 800bb96:	005b      	lsls	r3, r3, #1
 800bb98:	4a0d      	ldr	r2, [pc, #52]	; (800bbd0 <HW_GetBatteryLevel+0xb0>)
 800bb9a:	189a      	adds	r2, r3, r2
 800bb9c:	2396      	movs	r3, #150	; 0x96
 800bb9e:	00d9      	lsls	r1, r3, #3
 800bba0:	0010      	movs	r0, r2
 800bba2:	f7f4 fab9 	bl	8000118 <__udivsi3>
 800bba6:	0003      	movs	r3, r0
 800bba8:	001a      	movs	r2, r3
 800bbaa:	230f      	movs	r3, #15
 800bbac:	18fb      	adds	r3, r7, r3
 800bbae:	701a      	strb	r2, [r3, #0]
  }
  return batteryLevel;
 800bbb0:	230f      	movs	r3, #15
 800bbb2:	18fb      	adds	r3, r7, r3
 800bbb4:	781b      	ldrb	r3, [r3, #0]
}
 800bbb6:	0018      	movs	r0, r3
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	b005      	add	sp, #20
 800bbbc:	bd90      	pop	{r4, r7, pc}
 800bbbe:	46c0      	nop			; (mov r8, r8)
 800bbc0:	44020000 	.word	0x44020000
 800bbc4:	1ff80078 	.word	0x1ff80078
 800bbc8:	00000bb8 	.word	0x00000bb8
 800bbcc:	00000707 	.word	0x00000707
 800bbd0:	fff90610 	.word	0xfff90610

0800bbd4 <HW_AdcInit>:
  * @brief This function initializes the ADC
  * @param none
  * @retval none
  */
void HW_AdcInit( void )
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b086      	sub	sp, #24
 800bbd8:	af00      	add	r7, sp, #0
  if( AdcInitialized == false )
 800bbda:	4b2b      	ldr	r3, [pc, #172]	; (800bc88 <HW_AdcInit+0xb4>)
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	2201      	movs	r2, #1
 800bbe0:	4053      	eors	r3, r2
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d04b      	beq.n	800bc80 <HW_AdcInit+0xac>
  {
    AdcInitialized = true;
 800bbe8:	4b27      	ldr	r3, [pc, #156]	; (800bc88 <HW_AdcInit+0xb4>)
 800bbea:	2201      	movs	r2, #1
 800bbec:	701a      	strb	r2, [r3, #0]
    GPIO_InitTypeDef initStruct;
    
    hadc.Instance  = ADC1;
 800bbee:	4b27      	ldr	r3, [pc, #156]	; (800bc8c <HW_AdcInit+0xb8>)
 800bbf0:	4a27      	ldr	r2, [pc, #156]	; (800bc90 <HW_AdcInit+0xbc>)
 800bbf2:	601a      	str	r2, [r3, #0]
    
    hadc.Init.OversamplingMode      = DISABLE;
 800bbf4:	4b25      	ldr	r3, [pc, #148]	; (800bc8c <HW_AdcInit+0xb8>)
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	641a      	str	r2, [r3, #64]	; 0x40
  
    hadc.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV1;
 800bbfa:	4b24      	ldr	r3, [pc, #144]	; (800bc8c <HW_AdcInit+0xb8>)
 800bbfc:	22c0      	movs	r2, #192	; 0xc0
 800bbfe:	0612      	lsls	r2, r2, #24
 800bc00:	605a      	str	r2, [r3, #4]
    hadc.Init.LowPowerAutoPowerOff  = DISABLE;
 800bc02:	4b22      	ldr	r3, [pc, #136]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc04:	2200      	movs	r2, #0
 800bc06:	61da      	str	r2, [r3, #28]
    hadc.Init.LowPowerFrequencyMode = ENABLE;
 800bc08:	4b20      	ldr	r3, [pc, #128]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	639a      	str	r2, [r3, #56]	; 0x38
    hadc.Init.LowPowerAutoWait      = DISABLE;
 800bc0e:	4b1f      	ldr	r3, [pc, #124]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc10:	2200      	movs	r2, #0
 800bc12:	619a      	str	r2, [r3, #24]
    
    hadc.Init.Resolution            = ADC_RESOLUTION_12B;
 800bc14:	4b1d      	ldr	r3, [pc, #116]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc16:	2200      	movs	r2, #0
 800bc18:	609a      	str	r2, [r3, #8]
    hadc.Init.SamplingTime          = ADC_SAMPLETIME_7CYCLES_5;
 800bc1a:	4b1c      	ldr	r3, [pc, #112]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc1c:	2202      	movs	r2, #2
 800bc1e:	63da      	str	r2, [r3, #60]	; 0x3c
    hadc.Init.ScanConvMode          = ADC_SCAN_DIRECTION_FORWARD;
 800bc20:	4b1a      	ldr	r3, [pc, #104]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc22:	2201      	movs	r2, #1
 800bc24:	611a      	str	r2, [r3, #16]
    hadc.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 800bc26:	4b19      	ldr	r3, [pc, #100]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc28:	2200      	movs	r2, #0
 800bc2a:	60da      	str	r2, [r3, #12]
    hadc.Init.ContinuousConvMode    = DISABLE;
 800bc2c:	4b17      	ldr	r3, [pc, #92]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc2e:	2200      	movs	r2, #0
 800bc30:	621a      	str	r2, [r3, #32]
    hadc.Init.DiscontinuousConvMode = DISABLE;
 800bc32:	4b16      	ldr	r3, [pc, #88]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc34:	2200      	movs	r2, #0
 800bc36:	625a      	str	r2, [r3, #36]	; 0x24
    hadc.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800bc38:	4b14      	ldr	r3, [pc, #80]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 800bc3e:	4b13      	ldr	r3, [pc, #76]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc40:	2204      	movs	r2, #4
 800bc42:	615a      	str	r2, [r3, #20]
    hadc.Init.DMAContinuousRequests = DISABLE;
 800bc44:	4b11      	ldr	r3, [pc, #68]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc46:	2200      	movs	r2, #0
 800bc48:	631a      	str	r2, [r3, #48]	; 0x30

    ADCCLK_ENABLE();
 800bc4a:	4b12      	ldr	r3, [pc, #72]	; (800bc94 <HW_AdcInit+0xc0>)
 800bc4c:	4a11      	ldr	r2, [pc, #68]	; (800bc94 <HW_AdcInit+0xc0>)
 800bc4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bc50:	2180      	movs	r1, #128	; 0x80
 800bc52:	0089      	lsls	r1, r1, #2
 800bc54:	430a      	orrs	r2, r1
 800bc56:	635a      	str	r2, [r3, #52]	; 0x34
    

    HAL_ADC_Init( &hadc );
 800bc58:	4b0c      	ldr	r3, [pc, #48]	; (800bc8c <HW_AdcInit+0xb8>)
 800bc5a:	0018      	movs	r0, r3
 800bc5c:	f7f9 f80e 	bl	8004c7c <HAL_ADC_Init>

    initStruct.Mode =GPIO_MODE_ANALOG;
 800bc60:	1d3b      	adds	r3, r7, #4
 800bc62:	2203      	movs	r2, #3
 800bc64:	605a      	str	r2, [r3, #4]
    initStruct.Pull = GPIO_NOPULL;
 800bc66:	1d3b      	adds	r3, r7, #4
 800bc68:	2200      	movs	r2, #0
 800bc6a:	609a      	str	r2, [r3, #8]
    initStruct.Speed = GPIO_SPEED_HIGH;
 800bc6c:	1d3b      	adds	r3, r7, #4
 800bc6e:	2203      	movs	r2, #3
 800bc70:	60da      	str	r2, [r3, #12]

    HW_GPIO_Init( BAT_LEVEL_PORT, BAT_LEVEL_PIN, &initStruct );
 800bc72:	1d3a      	adds	r2, r7, #4
 800bc74:	23a0      	movs	r3, #160	; 0xa0
 800bc76:	05db      	lsls	r3, r3, #23
 800bc78:	2110      	movs	r1, #16
 800bc7a:	0018      	movs	r0, r3
 800bc7c:	f7fe fd36 	bl	800a6ec <HW_GPIO_Init>
  }
}
 800bc80:	46c0      	nop			; (mov r8, r8)
 800bc82:	46bd      	mov	sp, r7
 800bc84:	b006      	add	sp, #24
 800bc86:	bd80      	pop	{r7, pc}
 800bc88:	200003d4 	.word	0x200003d4
 800bc8c:	20000374 	.word	0x20000374
 800bc90:	40012400 	.word	0x40012400
 800bc94:	40021000 	.word	0x40021000

0800bc98 <HW_AdcReadChannel>:
  * @brief This function De-initializes the ADC
  * @param Channel
  * @retval Value
  */
uint16_t HW_AdcReadChannel( uint32_t Channel )
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b086      	sub	sp, #24
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	6078      	str	r0, [r7, #4]

  ADC_ChannelConfTypeDef adcConf;
  uint16_t adcData = 0;
 800bca0:	2316      	movs	r3, #22
 800bca2:	18fb      	adds	r3, r7, r3
 800bca4:	2200      	movs	r2, #0
 800bca6:	801a      	strh	r2, [r3, #0]
  
  if( AdcInitialized == true )
 800bca8:	4b30      	ldr	r3, [pc, #192]	; (800bd6c <HW_AdcReadChannel+0xd4>)
 800bcaa:	781b      	ldrb	r3, [r3, #0]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d056      	beq.n	800bd5e <HW_AdcReadChannel+0xc6>
  {
    /* wait the the Vrefint used by adc is set */
    while (__HAL_PWR_GET_FLAG(PWR_FLAG_VREFINTRDY) == RESET) {};
 800bcb0:	46c0      	nop			; (mov r8, r8)
 800bcb2:	4b2f      	ldr	r3, [pc, #188]	; (800bd70 <HW_AdcReadChannel+0xd8>)
 800bcb4:	685b      	ldr	r3, [r3, #4]
 800bcb6:	2208      	movs	r2, #8
 800bcb8:	4013      	ands	r3, r2
 800bcba:	2b08      	cmp	r3, #8
 800bcbc:	d1f9      	bne.n	800bcb2 <HW_AdcReadChannel+0x1a>
      
    ADCCLK_ENABLE();
 800bcbe:	4b2d      	ldr	r3, [pc, #180]	; (800bd74 <HW_AdcReadChannel+0xdc>)
 800bcc0:	4a2c      	ldr	r2, [pc, #176]	; (800bd74 <HW_AdcReadChannel+0xdc>)
 800bcc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bcc4:	2180      	movs	r1, #128	; 0x80
 800bcc6:	0089      	lsls	r1, r1, #2
 800bcc8:	430a      	orrs	r2, r1
 800bcca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /*calibrate ADC if any calibraiton hardware*/
    HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED );
 800bccc:	4b2a      	ldr	r3, [pc, #168]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bcce:	2100      	movs	r1, #0
 800bcd0:	0018      	movs	r0, r3
 800bcd2:	f7f9 fb41 	bl	8005358 <HAL_ADCEx_Calibration_Start>
    
    /* Deselects all channels*/
    adcConf.Channel = ADC_CHANNEL_MASK;
 800bcd6:	230c      	movs	r3, #12
 800bcd8:	18fb      	adds	r3, r7, r3
 800bcda:	4a28      	ldr	r2, [pc, #160]	; (800bd7c <HW_AdcReadChannel+0xe4>)
 800bcdc:	601a      	str	r2, [r3, #0]
    adcConf.Rank = ADC_RANK_NONE; 
 800bcde:	230c      	movs	r3, #12
 800bce0:	18fb      	adds	r3, r7, r3
 800bce2:	4a27      	ldr	r2, [pc, #156]	; (800bd80 <HW_AdcReadChannel+0xe8>)
 800bce4:	605a      	str	r2, [r3, #4]
    HAL_ADC_ConfigChannel( &hadc, &adcConf);
 800bce6:	230c      	movs	r3, #12
 800bce8:	18fa      	adds	r2, r7, r3
 800bcea:	4b23      	ldr	r3, [pc, #140]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bcec:	0011      	movs	r1, r2
 800bcee:	0018      	movs	r0, r3
 800bcf0:	f7f9 fa2e 	bl	8005150 <HAL_ADC_ConfigChannel>
      
    /* configure adc channel */
    adcConf.Channel = Channel;
 800bcf4:	230c      	movs	r3, #12
 800bcf6:	18fb      	adds	r3, r7, r3
 800bcf8:	687a      	ldr	r2, [r7, #4]
 800bcfa:	601a      	str	r2, [r3, #0]
    adcConf.Rank = ADC_RANK_CHANNEL_NUMBER;
 800bcfc:	230c      	movs	r3, #12
 800bcfe:	18fb      	adds	r3, r7, r3
 800bd00:	2280      	movs	r2, #128	; 0x80
 800bd02:	0152      	lsls	r2, r2, #5
 800bd04:	605a      	str	r2, [r3, #4]
    HAL_ADC_ConfigChannel( &hadc, &adcConf);
 800bd06:	230c      	movs	r3, #12
 800bd08:	18fa      	adds	r2, r7, r3
 800bd0a:	4b1b      	ldr	r3, [pc, #108]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bd0c:	0011      	movs	r1, r2
 800bd0e:	0018      	movs	r0, r3
 800bd10:	f7f9 fa1e 	bl	8005150 <HAL_ADC_ConfigChannel>

    /* Start the conversion process */
    HAL_ADC_Start( &hadc);
 800bd14:	4b18      	ldr	r3, [pc, #96]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bd16:	0018      	movs	r0, r3
 800bd18:	f7f9 f926 	bl	8004f68 <HAL_ADC_Start>
      
    /* Wait for the end of conversion */
    HAL_ADC_PollForConversion( &hadc, HAL_MAX_DELAY );
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	425a      	negs	r2, r3
 800bd20:	4b15      	ldr	r3, [pc, #84]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bd22:	0011      	movs	r1, r2
 800bd24:	0018      	movs	r0, r3
 800bd26:	f7f9 f973 	bl	8005010 <HAL_ADC_PollForConversion>
      
    /* Get the converted value of regular channel */
    adcData = HAL_ADC_GetValue ( &hadc);
 800bd2a:	4b13      	ldr	r3, [pc, #76]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bd2c:	0018      	movs	r0, r3
 800bd2e:	f7f9 fa03 	bl	8005138 <HAL_ADC_GetValue>
 800bd32:	0002      	movs	r2, r0
 800bd34:	2316      	movs	r3, #22
 800bd36:	18fb      	adds	r3, r7, r3
 800bd38:	801a      	strh	r2, [r3, #0]

    __HAL_ADC_DISABLE( &hadc) ;
 800bd3a:	4b0f      	ldr	r3, [pc, #60]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	4a0e      	ldr	r2, [pc, #56]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bd40:	6812      	ldr	r2, [r2, #0]
 800bd42:	6892      	ldr	r2, [r2, #8]
 800bd44:	2102      	movs	r1, #2
 800bd46:	430a      	orrs	r2, r1
 800bd48:	609a      	str	r2, [r3, #8]
 800bd4a:	4b0b      	ldr	r3, [pc, #44]	; (800bd78 <HW_AdcReadChannel+0xe0>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	2203      	movs	r2, #3
 800bd50:	601a      	str	r2, [r3, #0]

    ADCCLK_DISABLE();
 800bd52:	4b08      	ldr	r3, [pc, #32]	; (800bd74 <HW_AdcReadChannel+0xdc>)
 800bd54:	4a07      	ldr	r2, [pc, #28]	; (800bd74 <HW_AdcReadChannel+0xdc>)
 800bd56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bd58:	490a      	ldr	r1, [pc, #40]	; (800bd84 <HW_AdcReadChannel+0xec>)
 800bd5a:	400a      	ands	r2, r1
 800bd5c:	635a      	str	r2, [r3, #52]	; 0x34
  }
  return adcData;
 800bd5e:	2316      	movs	r3, #22
 800bd60:	18fb      	adds	r3, r7, r3
 800bd62:	881b      	ldrh	r3, [r3, #0]
}
 800bd64:	0018      	movs	r0, r3
 800bd66:	46bd      	mov	sp, r7
 800bd68:	b006      	add	sp, #24
 800bd6a:	bd80      	pop	{r7, pc}
 800bd6c:	200003d4 	.word	0x200003d4
 800bd70:	40007000 	.word	0x40007000
 800bd74:	40021000 	.word	0x40021000
 800bd78:	20000374 	.word	0x20000374
 800bd7c:	0007ffff 	.word	0x0007ffff
 800bd80:	00001001 	.word	0x00001001
 800bd84:	fffffdff 	.word	0xfffffdff

0800bd88 <NMI_Handler>:
  * @param  None
  * @retval None
  */

void NMI_Handler(void)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	af00      	add	r7, sp, #0
}
 800bd8c:	46c0      	nop			; (mov r8, r8)
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}

0800bd92 <HardFault_Handler>:
  * @retval None
  */


void HardFault_Handler(void)
{
 800bd92:	b580      	push	{r7, lr}
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	46c0      	nop			; (mov r8, r8)
  while(1)
  {
    __NOP();
 800bd98:	e7fd      	b.n	800bd96 <HardFault_Handler+0x4>

0800bd9a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800bd9a:	b580      	push	{r7, lr}
 800bd9c:	af00      	add	r7, sp, #0
}
 800bd9e:	46c0      	nop			; (mov r8, r8)
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}

0800bda4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	af00      	add	r7, sp, #0
}
 800bda8:	46c0      	nop			; (mov r8, r8)
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}

0800bdae <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800bdae:	b580      	push	{r7, lr}
 800bdb0:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800bdb2:	f7f8 ff23 	bl	8004bfc <HAL_IncTick>
}
 800bdb6:	46c0      	nop			; (mov r8, r8)
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <SPI2_IRQHandler>:
extern UART_HandleTypeDef huart1;
extern DMA_HandleTypeDef hdma_usart1_rx;
extern DMA_HandleTypeDef hdma_usart1_tx;

void SPI2_IRQHandler(void)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi2);
 800bdc0:	4b03      	ldr	r3, [pc, #12]	; (800bdd0 <SPI2_IRQHandler+0x14>)
 800bdc2:	0018      	movs	r0, r3
 800bdc4:	f7fc fbfe 	bl	80085c4 <HAL_SPI_IRQHandler>
}
 800bdc8:	46c0      	nop			; (mov r8, r8)
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}
 800bdce:	46c0      	nop			; (mov r8, r8)
 800bdd0:	200005f8 	.word	0x200005f8

0800bdd4 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 800bdd8:	4b03      	ldr	r3, [pc, #12]	; (800bde8 <USART1_IRQHandler+0x14>)
 800bdda:	0018      	movs	r0, r3
 800bddc:	f7fc ff54 	bl	8008c88 <HAL_UART_IRQHandler>
}
 800bde0:	46c0      	nop			; (mov r8, r8)
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	46c0      	nop			; (mov r8, r8)
 800bde8:	2000426c 	.word	0x2000426c

0800bdec <DMA1_Channel2_3_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 and channel 3 interrupts.
*/
void DMA1_Channel2_3_IRQHandler(void)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800bdf0:	4b05      	ldr	r3, [pc, #20]	; (800be08 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800bdf2:	0018      	movs	r0, r3
 800bdf4:	f7f9 fdfa 	bl	80059ec <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800bdf8:	4b04      	ldr	r3, [pc, #16]	; (800be0c <DMA1_Channel2_3_IRQHandler+0x20>)
 800bdfa:	0018      	movs	r0, r3
 800bdfc:	f7f9 fdf6 	bl	80059ec <HAL_DMA_IRQHandler>
}
 800be00:	46c0      	nop			; (mov r8, r8)
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	46c0      	nop			; (mov r8, r8)
 800be08:	200041ec 	.word	0x200041ec
 800be0c:	2000422c 	.word	0x2000422c

0800be10 <USART2_IRQHandler>:

void USART2_IRQHandler( void )
{
 800be10:	b580      	push	{r7, lr}
 800be12:	af00      	add	r7, sp, #0
   vcom_Print( );
 800be14:	f000 fa6c 	bl	800c2f0 <vcom_Print>
}
 800be18:	46c0      	nop			; (mov r8, r8)
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}

0800be1e <RTC_IRQHandler>:

void RTC_IRQHandler( void )
{
 800be1e:	b580      	push	{r7, lr}
 800be20:	af00      	add	r7, sp, #0
  HW_RTC_IrqHandler ( );
 800be22:	f7fe fe91 	bl	800ab48 <HW_RTC_IrqHandler>
}
 800be26:	46c0      	nop			; (mov r8, r8)
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}

0800be2c <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler( void )
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_0 );
 800be30:	2001      	movs	r0, #1
 800be32:	f7fa f997 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_1 );
 800be36:	2002      	movs	r0, #2
 800be38:	f7fa f994 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
}
 800be3c:	46c0      	nop			; (mov r8, r8)
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}

0800be42 <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler( void )
{
 800be42:	b580      	push	{r7, lr}
 800be44:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_2 );
 800be46:	2004      	movs	r0, #4
 800be48:	f7fa f98c 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_3 );
 800be4c:	2008      	movs	r0, #8
 800be4e:	f7fa f989 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
}
 800be52:	46c0      	nop			; (mov r8, r8)
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}

0800be58 <EXTI4_15_IRQHandler>:


void EXTI4_15_IRQHandler( void )
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_4 );
 800be5c:	2010      	movs	r0, #16
 800be5e:	f7fa f981 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_5 );
 800be62:	2020      	movs	r0, #32
 800be64:	f7fa f97e 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_6 );
 800be68:	2040      	movs	r0, #64	; 0x40
 800be6a:	f7fa f97b 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_7 );
 800be6e:	2080      	movs	r0, #128	; 0x80
 800be70:	f7fa f978 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_8 );
 800be74:	2380      	movs	r3, #128	; 0x80
 800be76:	005b      	lsls	r3, r3, #1
 800be78:	0018      	movs	r0, r3
 800be7a:	f7fa f973 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_9 );
 800be7e:	2380      	movs	r3, #128	; 0x80
 800be80:	009b      	lsls	r3, r3, #2
 800be82:	0018      	movs	r0, r3
 800be84:	f7fa f96e 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_10 );
 800be88:	2380      	movs	r3, #128	; 0x80
 800be8a:	00db      	lsls	r3, r3, #3
 800be8c:	0018      	movs	r0, r3
 800be8e:	f7fa f969 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_11 );
 800be92:	2380      	movs	r3, #128	; 0x80
 800be94:	011b      	lsls	r3, r3, #4
 800be96:	0018      	movs	r0, r3
 800be98:	f7fa f964 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_12 );
 800be9c:	2380      	movs	r3, #128	; 0x80
 800be9e:	015b      	lsls	r3, r3, #5
 800bea0:	0018      	movs	r0, r3
 800bea2:	f7fa f95f 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_13 );
 800bea6:	2380      	movs	r3, #128	; 0x80
 800bea8:	019b      	lsls	r3, r3, #6
 800beaa:	0018      	movs	r0, r3
 800beac:	f7fa f95a 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_14 );
 800beb0:	2380      	movs	r3, #128	; 0x80
 800beb2:	01db      	lsls	r3, r3, #7
 800beb4:	0018      	movs	r0, r3
 800beb6:	f7fa f955 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_15 );
 800beba:	2380      	movs	r3, #128	; 0x80
 800bebc:	021b      	lsls	r3, r3, #8
 800bebe:	0018      	movs	r0, r3
 800bec0:	f7fa f950 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
}
 800bec4:	46c0      	nop			; (mov r8, r8)
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}
	...

0800becc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 800becc:	b580      	push	{r7, lr}
 800bece:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800bed0:	4b17      	ldr	r3, [pc, #92]	; (800bf30 <SystemInit+0x64>)
 800bed2:	4a17      	ldr	r2, [pc, #92]	; (800bf30 <SystemInit+0x64>)
 800bed4:	6812      	ldr	r2, [r2, #0]
 800bed6:	2180      	movs	r1, #128	; 0x80
 800bed8:	0049      	lsls	r1, r1, #1
 800beda:	430a      	orrs	r2, r1
 800bedc:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800bede:	4b14      	ldr	r3, [pc, #80]	; (800bf30 <SystemInit+0x64>)
 800bee0:	4a13      	ldr	r2, [pc, #76]	; (800bf30 <SystemInit+0x64>)
 800bee2:	68d2      	ldr	r2, [r2, #12]
 800bee4:	4913      	ldr	r1, [pc, #76]	; (800bf34 <SystemInit+0x68>)
 800bee6:	400a      	ands	r2, r1
 800bee8:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800beea:	4b11      	ldr	r3, [pc, #68]	; (800bf30 <SystemInit+0x64>)
 800beec:	4a10      	ldr	r2, [pc, #64]	; (800bf30 <SystemInit+0x64>)
 800beee:	6812      	ldr	r2, [r2, #0]
 800bef0:	4911      	ldr	r1, [pc, #68]	; (800bf38 <SystemInit+0x6c>)
 800bef2:	400a      	ands	r2, r1
 800bef4:	601a      	str	r2, [r3, #0]
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800bef6:	4b0e      	ldr	r3, [pc, #56]	; (800bf30 <SystemInit+0x64>)
 800bef8:	4a0d      	ldr	r2, [pc, #52]	; (800bf30 <SystemInit+0x64>)
 800befa:	6892      	ldr	r2, [r2, #8]
 800befc:	2101      	movs	r1, #1
 800befe:	438a      	bics	r2, r1
 800bf00:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800bf02:	4b0b      	ldr	r3, [pc, #44]	; (800bf30 <SystemInit+0x64>)
 800bf04:	4a0a      	ldr	r2, [pc, #40]	; (800bf30 <SystemInit+0x64>)
 800bf06:	6812      	ldr	r2, [r2, #0]
 800bf08:	490c      	ldr	r1, [pc, #48]	; (800bf3c <SystemInit+0x70>)
 800bf0a:	400a      	ands	r2, r1
 800bf0c:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800bf0e:	4b08      	ldr	r3, [pc, #32]	; (800bf30 <SystemInit+0x64>)
 800bf10:	4a07      	ldr	r2, [pc, #28]	; (800bf30 <SystemInit+0x64>)
 800bf12:	68d2      	ldr	r2, [r2, #12]
 800bf14:	490a      	ldr	r1, [pc, #40]	; (800bf40 <SystemInit+0x74>)
 800bf16:	400a      	ands	r2, r1
 800bf18:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800bf1a:	4b05      	ldr	r3, [pc, #20]	; (800bf30 <SystemInit+0x64>)
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bf20:	4b08      	ldr	r3, [pc, #32]	; (800bf44 <SystemInit+0x78>)
 800bf22:	2280      	movs	r2, #128	; 0x80
 800bf24:	0512      	lsls	r2, r2, #20
 800bf26:	609a      	str	r2, [r3, #8]
#endif
}
 800bf28:	46c0      	nop			; (mov r8, r8)
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}
 800bf2e:	46c0      	nop			; (mov r8, r8)
 800bf30:	40021000 	.word	0x40021000
 800bf34:	88ff400c 	.word	0x88ff400c
 800bf38:	fef6fff6 	.word	0xfef6fff6
 800bf3c:	fffbffff 	.word	0xfffbffff
 800bf40:	ff02ffff 	.word	0xff02ffff
 800bf44:	e000ed00 	.word	0xe000ed00

0800bf48 <UART_Config>:
UART_HandleTypeDef huart1;

DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart1_tx;

void UART_Config(void) {
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b086      	sub	sp, #24
 800bf4c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__USART1_CLK_ENABLE();
 800bf4e:	4b4b      	ldr	r3, [pc, #300]	; (800c07c <UART_Config+0x134>)
 800bf50:	4a4a      	ldr	r2, [pc, #296]	; (800c07c <UART_Config+0x134>)
 800bf52:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bf54:	2180      	movs	r1, #128	; 0x80
 800bf56:	01c9      	lsls	r1, r1, #7
 800bf58:	430a      	orrs	r2, r1
 800bf5a:	635a      	str	r2, [r3, #52]	; 0x34
//	GPIO_InitStruct.Pull = GPIO_PULLUP;
//	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
//	GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
//	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800bf5c:	1d3b      	adds	r3, r7, #4
 800bf5e:	2280      	movs	r2, #128	; 0x80
 800bf60:	0092      	lsls	r2, r2, #2
 800bf62:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf64:	1d3b      	adds	r3, r7, #4
 800bf66:	2202      	movs	r2, #2
 800bf68:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bf6a:	1d3b      	adds	r3, r7, #4
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800bf70:	1d3b      	adds	r3, r7, #4
 800bf72:	2203      	movs	r2, #3
 800bf74:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800bf76:	1d3b      	adds	r3, r7, #4
 800bf78:	2204      	movs	r2, #4
 800bf7a:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf7c:	1d3a      	adds	r2, r7, #4
 800bf7e:	23a0      	movs	r3, #160	; 0xa0
 800bf80:	05db      	lsls	r3, r3, #23
 800bf82:	0011      	movs	r1, r2
 800bf84:	0018      	movs	r0, r3
 800bf86:	f7f9 ff3f 	bl	8005e08 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_10;
 800bf8a:	1d3b      	adds	r3, r7, #4
 800bf8c:	2280      	movs	r2, #128	; 0x80
 800bf8e:	00d2      	lsls	r2, r2, #3
 800bf90:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf92:	1d3b      	adds	r3, r7, #4
 800bf94:	2202      	movs	r2, #2
 800bf96:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bf98:	1d3b      	adds	r3, r7, #4
 800bf9a:	2201      	movs	r2, #1
 800bf9c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800bf9e:	1d3b      	adds	r3, r7, #4
 800bfa0:	2203      	movs	r2, #3
 800bfa2:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800bfa4:	1d3b      	adds	r3, r7, #4
 800bfa6:	2204      	movs	r2, #4
 800bfa8:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bfaa:	1d3a      	adds	r2, r7, #4
 800bfac:	23a0      	movs	r3, #160	; 0xa0
 800bfae:	05db      	lsls	r3, r3, #23
 800bfb0:	0011      	movs	r1, r2
 800bfb2:	0018      	movs	r0, r3
 800bfb4:	f7f9 ff28 	bl	8005e08 <HAL_GPIO_Init>

    hdma_usart1_rx.Instance = DMA1_Channel3;
 800bfb8:	4b31      	ldr	r3, [pc, #196]	; (800c080 <UART_Config+0x138>)
 800bfba:	4a32      	ldr	r2, [pc, #200]	; (800c084 <UART_Config+0x13c>)
 800bfbc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 800bfbe:	4b30      	ldr	r3, [pc, #192]	; (800c080 <UART_Config+0x138>)
 800bfc0:	2203      	movs	r2, #3
 800bfc2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bfc4:	4b2e      	ldr	r3, [pc, #184]	; (800c080 <UART_Config+0x138>)
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800bfca:	4b2d      	ldr	r3, [pc, #180]	; (800c080 <UART_Config+0x138>)
 800bfcc:	2200      	movs	r2, #0
 800bfce:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800bfd0:	4b2b      	ldr	r3, [pc, #172]	; (800c080 <UART_Config+0x138>)
 800bfd2:	2280      	movs	r2, #128	; 0x80
 800bfd4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800bfd6:	4b2a      	ldr	r3, [pc, #168]	; (800c080 <UART_Config+0x138>)
 800bfd8:	2200      	movs	r2, #0
 800bfda:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800bfdc:	4b28      	ldr	r3, [pc, #160]	; (800c080 <UART_Config+0x138>)
 800bfde:	2200      	movs	r2, #0
 800bfe0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800bfe2:	4b27      	ldr	r3, [pc, #156]	; (800c080 <UART_Config+0x138>)
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800bfe8:	4b25      	ldr	r3, [pc, #148]	; (800c080 <UART_Config+0x138>)
 800bfea:	2200      	movs	r2, #0
 800bfec:	621a      	str	r2, [r3, #32]
    HAL_DMA_Init(&hdma_usart1_rx);
 800bfee:	4b24      	ldr	r3, [pc, #144]	; (800c080 <UART_Config+0x138>)
 800bff0:	0018      	movs	r0, r3
 800bff2:	f7f9 fb41 	bl	8005678 <HAL_DMA_Init>

    __HAL_LINKDMA(&huart1,hdmarx,hdma_usart1_rx);
 800bff6:	4b24      	ldr	r3, [pc, #144]	; (800c088 <UART_Config+0x140>)
 800bff8:	4a21      	ldr	r2, [pc, #132]	; (800c080 <UART_Config+0x138>)
 800bffa:	665a      	str	r2, [r3, #100]	; 0x64
 800bffc:	4b20      	ldr	r3, [pc, #128]	; (800c080 <UART_Config+0x138>)
 800bffe:	4a22      	ldr	r2, [pc, #136]	; (800c088 <UART_Config+0x140>)
 800c000:	629a      	str	r2, [r3, #40]	; 0x28

    hdma_usart1_tx.Instance = DMA1_Channel2;
 800c002:	4b22      	ldr	r3, [pc, #136]	; (800c08c <UART_Config+0x144>)
 800c004:	4a22      	ldr	r2, [pc, #136]	; (800c090 <UART_Config+0x148>)
 800c006:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_3;
 800c008:	4b20      	ldr	r3, [pc, #128]	; (800c08c <UART_Config+0x144>)
 800c00a:	2203      	movs	r2, #3
 800c00c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c00e:	4b1f      	ldr	r3, [pc, #124]	; (800c08c <UART_Config+0x144>)
 800c010:	2210      	movs	r2, #16
 800c012:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c014:	4b1d      	ldr	r3, [pc, #116]	; (800c08c <UART_Config+0x144>)
 800c016:	2200      	movs	r2, #0
 800c018:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c01a:	4b1c      	ldr	r3, [pc, #112]	; (800c08c <UART_Config+0x144>)
 800c01c:	2280      	movs	r2, #128	; 0x80
 800c01e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c020:	4b1a      	ldr	r3, [pc, #104]	; (800c08c <UART_Config+0x144>)
 800c022:	2200      	movs	r2, #0
 800c024:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c026:	4b19      	ldr	r3, [pc, #100]	; (800c08c <UART_Config+0x144>)
 800c028:	2200      	movs	r2, #0
 800c02a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800c02c:	4b17      	ldr	r3, [pc, #92]	; (800c08c <UART_Config+0x144>)
 800c02e:	2200      	movs	r2, #0
 800c030:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c032:	4b16      	ldr	r3, [pc, #88]	; (800c08c <UART_Config+0x144>)
 800c034:	2200      	movs	r2, #0
 800c036:	621a      	str	r2, [r3, #32]
    HAL_DMA_Init(&hdma_usart1_tx);
 800c038:	4b14      	ldr	r3, [pc, #80]	; (800c08c <UART_Config+0x144>)
 800c03a:	0018      	movs	r0, r3
 800c03c:	f7f9 fb1c 	bl	8005678 <HAL_DMA_Init>

    __HAL_LINKDMA(&huart1,hdmatx,hdma_usart1_tx);
 800c040:	4b11      	ldr	r3, [pc, #68]	; (800c088 <UART_Config+0x140>)
 800c042:	4a12      	ldr	r2, [pc, #72]	; (800c08c <UART_Config+0x144>)
 800c044:	661a      	str	r2, [r3, #96]	; 0x60
 800c046:	4b11      	ldr	r3, [pc, #68]	; (800c08c <UART_Config+0x144>)
 800c048:	4a0f      	ldr	r2, [pc, #60]	; (800c088 <UART_Config+0x140>)
 800c04a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Peripheral interrupt init*/
//    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
//    HAL_NVIC_EnableIRQ(USART1_IRQn);

    /* DMA controller clock enable */
    __DMA1_CLK_ENABLE();
 800c04c:	4b0b      	ldr	r3, [pc, #44]	; (800c07c <UART_Config+0x134>)
 800c04e:	4a0b      	ldr	r2, [pc, #44]	; (800c07c <UART_Config+0x134>)
 800c050:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c052:	2101      	movs	r1, #1
 800c054:	430a      	orrs	r2, r1
 800c056:	631a      	str	r2, [r3, #48]	; 0x30
 800c058:	4b08      	ldr	r3, [pc, #32]	; (800c07c <UART_Config+0x134>)
 800c05a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c05c:	2201      	movs	r2, #1
 800c05e:	4013      	ands	r3, r2
 800c060:	603b      	str	r3, [r7, #0]
 800c062:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800c064:	2200      	movs	r2, #0
 800c066:	2100      	movs	r1, #0
 800c068:	200a      	movs	r0, #10
 800c06a:	f7f9 fabf 	bl	80055ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800c06e:	200a      	movs	r0, #10
 800c070:	f7f9 fad2 	bl	8005618 <HAL_NVIC_EnableIRQ>

}
 800c074:	46c0      	nop			; (mov r8, r8)
 800c076:	46bd      	mov	sp, r7
 800c078:	b006      	add	sp, #24
 800c07a:	bd80      	pop	{r7, pc}
 800c07c:	40021000 	.word	0x40021000
 800c080:	2000422c 	.word	0x2000422c
 800c084:	40020030 	.word	0x40020030
 800c088:	2000426c 	.word	0x2000426c
 800c08c:	200041ec 	.word	0x200041ec
 800c090:	4002001c 	.word	0x4002001c

0800c094 <UART1_Init>:
/**
 * @brief  Inicializacion de la UART
 * @param  None
 * @retval None
 */
void UART1_Init(void) {
 800c094:	b580      	push	{r7, lr}
 800c096:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 800c098:	4b15      	ldr	r3, [pc, #84]	; (800c0f0 <UART1_Init+0x5c>)
 800c09a:	4a16      	ldr	r2, [pc, #88]	; (800c0f4 <UART1_Init+0x60>)
 800c09c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800c09e:	4b14      	ldr	r3, [pc, #80]	; (800c0f0 <UART1_Init+0x5c>)
 800c0a0:	22e1      	movs	r2, #225	; 0xe1
 800c0a2:	0252      	lsls	r2, r2, #9
 800c0a4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800c0a6:	4b12      	ldr	r3, [pc, #72]	; (800c0f0 <UART1_Init+0x5c>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800c0ac:	4b10      	ldr	r3, [pc, #64]	; (800c0f0 <UART1_Init+0x5c>)
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800c0b2:	4b0f      	ldr	r3, [pc, #60]	; (800c0f0 <UART1_Init+0x5c>)
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800c0b8:	4b0d      	ldr	r3, [pc, #52]	; (800c0f0 <UART1_Init+0x5c>)
 800c0ba:	220c      	movs	r2, #12
 800c0bc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800c0be:	4b0c      	ldr	r3, [pc, #48]	; (800c0f0 <UART1_Init+0x5c>)
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800c0c4:	4b0a      	ldr	r3, [pc, #40]	; (800c0f0 <UART1_Init+0x5c>)
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONEBIT_SAMPLING_DISABLED;
 800c0ca:	4b09      	ldr	r3, [pc, #36]	; (800c0f0 <UART1_Init+0x5c>)
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	621a      	str	r2, [r3, #32]
	HAL_UART_Init(&huart1);
 800c0d0:	4b07      	ldr	r3, [pc, #28]	; (800c0f0 <UART1_Init+0x5c>)
 800c0d2:	0018      	movs	r0, r3
 800c0d4:	f7fc fbd6 	bl	8008884 <HAL_UART_Init>

    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800c0d8:	2200      	movs	r2, #0
 800c0da:	2100      	movs	r1, #0
 800c0dc:	201b      	movs	r0, #27
 800c0de:	f7f9 fa85 	bl	80055ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800c0e2:	201b      	movs	r0, #27
 800c0e4:	f7f9 fa98 	bl	8005618 <HAL_NVIC_EnableIRQ>
}
 800c0e8:	46c0      	nop			; (mov r8, r8)
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	46c0      	nop			; (mov r8, r8)
 800c0f0:	2000426c 	.word	0x2000426c
 800c0f4:	40013800 	.word	0x40013800

0800c0f8 <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callback
  * @param  UartHandle: UART handle.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
 {
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b082      	sub	sp, #8
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART1) {
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	4a08      	ldr	r2, [pc, #32]	; (800c128 <HAL_UART_TxCpltCallback+0x30>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d10a      	bne.n	800c120 <HAL_UART_TxCpltCallback+0x28>
		HAL_NVIC_SetPendingIRQ(USART1_IRQn);
 800c10a:	201b      	movs	r0, #27
 800c10c:	f7f9 fa94 	bl	8005638 <HAL_NVIC_SetPendingIRQ>
		(&huart1)->gState = HAL_UART_STATE_READY;
 800c110:	4b06      	ldr	r3, [pc, #24]	; (800c12c <HAL_UART_TxCpltCallback+0x34>)
 800c112:	2269      	movs	r2, #105	; 0x69
 800c114:	2120      	movs	r1, #32
 800c116:	5499      	strb	r1, [r3, r2]
		PRINTF("Enviado");
 800c118:	4b05      	ldr	r3, [pc, #20]	; (800c130 <HAL_UART_TxCpltCallback+0x38>)
 800c11a:	0018      	movs	r0, r3
 800c11c:	f000 f858 	bl	800c1d0 <vcom_Send>
	}
}
 800c120:	46c0      	nop			; (mov r8, r8)
 800c122:	46bd      	mov	sp, r7
 800c124:	b002      	add	sp, #8
 800c126:	bd80      	pop	{r7, pc}
 800c128:	40013800 	.word	0x40013800
 800c12c:	2000426c 	.word	0x2000426c
 800c130:	0800d06c 	.word	0x0800d06c

0800c134 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback
  * @param  UartHandle: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b082      	sub	sp, #8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART1) {
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	4a08      	ldr	r2, [pc, #32]	; (800c164 <HAL_UART_RxCpltCallback+0x30>)
 800c142:	4293      	cmp	r3, r2
 800c144:	d10a      	bne.n	800c15c <HAL_UART_RxCpltCallback+0x28>
		HAL_NVIC_SetPendingIRQ(USART1_IRQn);
 800c146:	201b      	movs	r0, #27
 800c148:	f7f9 fa76 	bl	8005638 <HAL_NVIC_SetPendingIRQ>
		(&huart1)->RxState = HAL_UART_STATE_READY;
 800c14c:	4b06      	ldr	r3, [pc, #24]	; (800c168 <HAL_UART_RxCpltCallback+0x34>)
 800c14e:	226a      	movs	r2, #106	; 0x6a
 800c150:	2120      	movs	r1, #32
 800c152:	5499      	strb	r1, [r3, r2]
		PRINTF("Recibido");
 800c154:	4b05      	ldr	r3, [pc, #20]	; (800c16c <HAL_UART_RxCpltCallback+0x38>)
 800c156:	0018      	movs	r0, r3
 800c158:	f000 f83a 	bl	800c1d0 <vcom_Send>
	}
}
 800c15c:	46c0      	nop			; (mov r8, r8)
 800c15e:	46bd      	mov	sp, r7
 800c160:	b002      	add	sp, #8
 800c162:	bd80      	pop	{r7, pc}
 800c164:	40013800 	.word	0x40013800
 800c168:	2000426c 	.word	0x2000426c
 800c16c:	0800d074 	.word	0x0800d074

0800c170 <vcom_Init>:

/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void vcom_Init(void)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	af00      	add	r7, sp, #0
      - Word Length = 8 Bits
      - Stop Bit = One Stop bit
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTX;
 800c174:	4b14      	ldr	r3, [pc, #80]	; (800c1c8 <vcom_Init+0x58>)
 800c176:	4a15      	ldr	r2, [pc, #84]	; (800c1cc <vcom_Init+0x5c>)
 800c178:	601a      	str	r2, [r3, #0]
  
  UartHandle.Init.BaudRate   = 115200;
 800c17a:	4b13      	ldr	r3, [pc, #76]	; (800c1c8 <vcom_Init+0x58>)
 800c17c:	22e1      	movs	r2, #225	; 0xe1
 800c17e:	0252      	lsls	r2, r2, #9
 800c180:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800c182:	4b11      	ldr	r3, [pc, #68]	; (800c1c8 <vcom_Init+0x58>)
 800c184:	2200      	movs	r2, #0
 800c186:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 800c188:	4b0f      	ldr	r3, [pc, #60]	; (800c1c8 <vcom_Init+0x58>)
 800c18a:	2200      	movs	r2, #0
 800c18c:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800c18e:	4b0e      	ldr	r3, [pc, #56]	; (800c1c8 <vcom_Init+0x58>)
 800c190:	2200      	movs	r2, #0
 800c192:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800c194:	4b0c      	ldr	r3, [pc, #48]	; (800c1c8 <vcom_Init+0x58>)
 800c196:	2200      	movs	r2, #0
 800c198:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800c19a:	4b0b      	ldr	r3, [pc, #44]	; (800c1c8 <vcom_Init+0x58>)
 800c19c:	220c      	movs	r2, #12
 800c19e:	615a      	str	r2, [r3, #20]
  
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800c1a0:	4b09      	ldr	r3, [pc, #36]	; (800c1c8 <vcom_Init+0x58>)
 800c1a2:	0018      	movs	r0, r3
 800c1a4:	f7fc fb6e 	bl	8008884 <HAL_UART_Init>
 800c1a8:	1e03      	subs	r3, r0, #0
 800c1aa:	d001      	beq.n	800c1b0 <vcom_Init+0x40>
  {
    /* Initialization Error */
    Error_Handler(); 
 800c1ac:	f7fe f862 	bl	800a274 <Error_Handler>
  }
  
  HAL_NVIC_SetPriority(USARTX_IRQn, 0x1, 0);
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	2101      	movs	r1, #1
 800c1b4:	201c      	movs	r0, #28
 800c1b6:	f7f9 fa19 	bl	80055ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTX_IRQn);
 800c1ba:	201c      	movs	r0, #28
 800c1bc:	f7f9 fa2c 	bl	8005618 <HAL_NVIC_EnableIRQ>
}
 800c1c0:	46c0      	nop			; (mov r8, r8)
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
 800c1c6:	46c0      	nop			; (mov r8, r8)
 800c1c8:	200004dc 	.word	0x200004dc
 800c1cc:	40004400 	.word	0x40004400

0800c1d0 <vcom_Send>:
  HAL_UART_DeInit(&UartHandle);
#endif
}

void vcom_Send( char *format, ... )
{
 800c1d0:	b40f      	push	{r0, r1, r2, r3}
 800c1d2:	b580      	push	{r7, lr}
 800c1d4:	b0a6      	sub	sp, #152	; 0x98
 800c1d6:	af00      	add	r7, sp, #0
  va_list args;
  va_start(args, format);
 800c1d8:	23a4      	movs	r3, #164	; 0xa4
 800c1da:	18fb      	adds	r3, r7, r3
 800c1dc:	2284      	movs	r2, #132	; 0x84
 800c1de:	18ba      	adds	r2, r7, r2
 800c1e0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800c1e2:	f3ef 8310 	mrs	r3, PRIMASK
 800c1e6:	228c      	movs	r2, #140	; 0x8c
 800c1e8:	18ba      	adds	r2, r7, r2
 800c1ea:	6013      	str	r3, [r2, #0]
  return(result);
 800c1ec:	238c      	movs	r3, #140	; 0x8c
 800c1ee:	18fb      	adds	r3, r7, r3
 800c1f0:	681b      	ldr	r3, [r3, #0]
  uint8_t len;
  uint8_t lenTop;
  char tempBuff[128];
  
  BACKUP_PRIMASK();
 800c1f2:	2294      	movs	r2, #148	; 0x94
 800c1f4:	18ba      	adds	r2, r7, r2
 800c1f6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800c1f8:	b672      	cpsid	i
  DISABLE_IRQ();
  
  /*convert into string at buff[0] of length iw*/
  len = vsprintf(&tempBuff[0], format, args);
 800c1fa:	2384      	movs	r3, #132	; 0x84
 800c1fc:	18fb      	adds	r3, r7, r3
 800c1fe:	681a      	ldr	r2, [r3, #0]
 800c200:	23a0      	movs	r3, #160	; 0xa0
 800c202:	18fb      	adds	r3, r7, r3
 800c204:	6819      	ldr	r1, [r3, #0]
 800c206:	1d3b      	adds	r3, r7, #4
 800c208:	0018      	movs	r0, r3
 800c20a:	f000 f977 	bl	800c4fc <vsiprintf>
 800c20e:	0002      	movs	r2, r0
 800c210:	2393      	movs	r3, #147	; 0x93
 800c212:	18fb      	adds	r3, r7, r3
 800c214:	701a      	strb	r2, [r3, #0]
  
  if (iw+len<BUFSIZE)
 800c216:	4b34      	ldr	r3, [pc, #208]	; (800c2e8 <vcom_Send+0x118>)
 800c218:	881b      	ldrh	r3, [r3, #0]
 800c21a:	b29b      	uxth	r3, r3
 800c21c:	001a      	movs	r2, r3
 800c21e:	2393      	movs	r3, #147	; 0x93
 800c220:	18fb      	adds	r3, r7, r3
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	18d3      	adds	r3, r2, r3
 800c226:	2bff      	cmp	r3, #255	; 0xff
 800c228:	dc18      	bgt.n	800c25c <vcom_Send+0x8c>
  {
    memcpy( &buff[iw], &tempBuff[0], len);
 800c22a:	4b2f      	ldr	r3, [pc, #188]	; (800c2e8 <vcom_Send+0x118>)
 800c22c:	881b      	ldrh	r3, [r3, #0]
 800c22e:	b29b      	uxth	r3, r3
 800c230:	001a      	movs	r2, r3
 800c232:	4b2e      	ldr	r3, [pc, #184]	; (800c2ec <vcom_Send+0x11c>)
 800c234:	18d0      	adds	r0, r2, r3
 800c236:	2393      	movs	r3, #147	; 0x93
 800c238:	18fb      	adds	r3, r7, r3
 800c23a:	781a      	ldrb	r2, [r3, #0]
 800c23c:	1d3b      	adds	r3, r7, #4
 800c23e:	0019      	movs	r1, r3
 800c240:	f000 f932 	bl	800c4a8 <memcpy>
    iw+=len;
 800c244:	2393      	movs	r3, #147	; 0x93
 800c246:	18fb      	adds	r3, r7, r3
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	b29a      	uxth	r2, r3
 800c24c:	4b26      	ldr	r3, [pc, #152]	; (800c2e8 <vcom_Send+0x118>)
 800c24e:	881b      	ldrh	r3, [r3, #0]
 800c250:	b29b      	uxth	r3, r3
 800c252:	18d3      	adds	r3, r2, r3
 800c254:	b29a      	uxth	r2, r3
 800c256:	4b24      	ldr	r3, [pc, #144]	; (800c2e8 <vcom_Send+0x118>)
 800c258:	801a      	strh	r2, [r3, #0]
 800c25a:	e030      	b.n	800c2be <vcom_Send+0xee>
  }
  else
  {
    lenTop=BUFSIZE-iw;
 800c25c:	4b22      	ldr	r3, [pc, #136]	; (800c2e8 <vcom_Send+0x118>)
 800c25e:	881b      	ldrh	r3, [r3, #0]
 800c260:	b29b      	uxth	r3, r3
 800c262:	b2da      	uxtb	r2, r3
 800c264:	2392      	movs	r3, #146	; 0x92
 800c266:	18fb      	adds	r3, r7, r3
 800c268:	4252      	negs	r2, r2
 800c26a:	701a      	strb	r2, [r3, #0]
    memcpy( &buff[iw], &tempBuff[0], lenTop);
 800c26c:	4b1e      	ldr	r3, [pc, #120]	; (800c2e8 <vcom_Send+0x118>)
 800c26e:	881b      	ldrh	r3, [r3, #0]
 800c270:	b29b      	uxth	r3, r3
 800c272:	001a      	movs	r2, r3
 800c274:	4b1d      	ldr	r3, [pc, #116]	; (800c2ec <vcom_Send+0x11c>)
 800c276:	18d0      	adds	r0, r2, r3
 800c278:	2392      	movs	r3, #146	; 0x92
 800c27a:	18fb      	adds	r3, r7, r3
 800c27c:	781a      	ldrb	r2, [r3, #0]
 800c27e:	1d3b      	adds	r3, r7, #4
 800c280:	0019      	movs	r1, r3
 800c282:	f000 f911 	bl	800c4a8 <memcpy>
    len-=lenTop;
 800c286:	2393      	movs	r3, #147	; 0x93
 800c288:	18fb      	adds	r3, r7, r3
 800c28a:	2293      	movs	r2, #147	; 0x93
 800c28c:	18b9      	adds	r1, r7, r2
 800c28e:	2292      	movs	r2, #146	; 0x92
 800c290:	18ba      	adds	r2, r7, r2
 800c292:	7809      	ldrb	r1, [r1, #0]
 800c294:	7812      	ldrb	r2, [r2, #0]
 800c296:	1a8a      	subs	r2, r1, r2
 800c298:	701a      	strb	r2, [r3, #0]
    memcpy( &buff[0], &tempBuff[lenTop], len);
 800c29a:	2392      	movs	r3, #146	; 0x92
 800c29c:	18fb      	adds	r3, r7, r3
 800c29e:	781b      	ldrb	r3, [r3, #0]
 800c2a0:	1d3a      	adds	r2, r7, #4
 800c2a2:	18d1      	adds	r1, r2, r3
 800c2a4:	2393      	movs	r3, #147	; 0x93
 800c2a6:	18fb      	adds	r3, r7, r3
 800c2a8:	781a      	ldrb	r2, [r3, #0]
 800c2aa:	4b10      	ldr	r3, [pc, #64]	; (800c2ec <vcom_Send+0x11c>)
 800c2ac:	0018      	movs	r0, r3
 800c2ae:	f000 f8fb 	bl	800c4a8 <memcpy>
    iw = len;
 800c2b2:	2393      	movs	r3, #147	; 0x93
 800c2b4:	18fb      	adds	r3, r7, r3
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	b29a      	uxth	r2, r3
 800c2ba:	4b0b      	ldr	r3, [pc, #44]	; (800c2e8 <vcom_Send+0x118>)
 800c2bc:	801a      	strh	r2, [r3, #0]
 800c2be:	2394      	movs	r3, #148	; 0x94
 800c2c0:	18fb      	adds	r3, r7, r3
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	2288      	movs	r2, #136	; 0x88
 800c2c6:	18ba      	adds	r2, r7, r2
 800c2c8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2ca:	2388      	movs	r3, #136	; 0x88
 800c2cc:	18fb      	adds	r3, r7, r3
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f383 8810 	msr	PRIMASK, r3
  }
  RESTORE_PRIMASK();
  
  HAL_NVIC_SetPendingIRQ(USARTX_IRQn);
 800c2d4:	201c      	movs	r0, #28
 800c2d6:	f7f9 f9af 	bl	8005638 <HAL_NVIC_SetPendingIRQ>
    
  va_end(args);
}
 800c2da:	46c0      	nop			; (mov r8, r8)
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	b026      	add	sp, #152	; 0x98
 800c2e0:	bc80      	pop	{r7}
 800c2e2:	bc08      	pop	{r3}
 800c2e4:	b004      	add	sp, #16
 800c2e6:	4718      	bx	r3
 800c2e8:	200004d8 	.word	0x200004d8
 800c2ec:	200003d8 	.word	0x200003d8

0800c2f0 <vcom_Print>:

/* modifes only ir*/
void vcom_Print( void)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
  char* CurChar;
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 800c2f6:	e024      	b.n	800c342 <vcom_Print+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800c2f8:	f3ef 8310 	mrs	r3, PRIMASK
 800c2fc:	603b      	str	r3, [r7, #0]
  return(result);
 800c2fe:	683b      	ldr	r3, [r7, #0]
  {
    BACKUP_PRIMASK();
 800c300:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c302:	b672      	cpsid	i
    DISABLE_IRQ();
    
    CurChar = &buff[ir];
 800c304:	4b1b      	ldr	r3, [pc, #108]	; (800c374 <vcom_Print+0x84>)
 800c306:	881b      	ldrh	r3, [r3, #0]
 800c308:	001a      	movs	r2, r3
 800c30a:	4b1b      	ldr	r3, [pc, #108]	; (800c378 <vcom_Print+0x88>)
 800c30c:	18d3      	adds	r3, r2, r3
 800c30e:	60bb      	str	r3, [r7, #8]
    ir= (ir+1) %BUFSIZE;
 800c310:	4b18      	ldr	r3, [pc, #96]	; (800c374 <vcom_Print+0x84>)
 800c312:	881b      	ldrh	r3, [r3, #0]
 800c314:	3301      	adds	r3, #1
 800c316:	4a19      	ldr	r2, [pc, #100]	; (800c37c <vcom_Print+0x8c>)
 800c318:	4013      	ands	r3, r2
 800c31a:	d503      	bpl.n	800c324 <vcom_Print+0x34>
 800c31c:	3b01      	subs	r3, #1
 800c31e:	4a18      	ldr	r2, [pc, #96]	; (800c380 <vcom_Print+0x90>)
 800c320:	4313      	orrs	r3, r2
 800c322:	3301      	adds	r3, #1
 800c324:	b29a      	uxth	r2, r3
 800c326:	4b13      	ldr	r3, [pc, #76]	; (800c374 <vcom_Print+0x84>)
 800c328:	801a      	strh	r2, [r3, #0]
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f383 8810 	msr	PRIMASK, r3
    
    RESTORE_PRIMASK();
    
    HAL_UART_Transmit(&UartHandle,(uint8_t *) CurChar, 1, 300);    
 800c334:	2396      	movs	r3, #150	; 0x96
 800c336:	005b      	lsls	r3, r3, #1
 800c338:	68b9      	ldr	r1, [r7, #8]
 800c33a:	4812      	ldr	r0, [pc, #72]	; (800c384 <vcom_Print+0x94>)
 800c33c:	2201      	movs	r2, #1
 800c33e:	f7fc faf9 	bl	8008934 <HAL_UART_Transmit>
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 800c342:	4b11      	ldr	r3, [pc, #68]	; (800c388 <vcom_Print+0x98>)
 800c344:	881b      	ldrh	r3, [r3, #0]
 800c346:	b29b      	uxth	r3, r3
 800c348:	3301      	adds	r3, #1
 800c34a:	33ff      	adds	r3, #255	; 0xff
 800c34c:	4a09      	ldr	r2, [pc, #36]	; (800c374 <vcom_Print+0x84>)
 800c34e:	8812      	ldrh	r2, [r2, #0]
 800c350:	1a9b      	subs	r3, r3, r2
 800c352:	4a0a      	ldr	r2, [pc, #40]	; (800c37c <vcom_Print+0x8c>)
 800c354:	4013      	ands	r3, r2
 800c356:	d503      	bpl.n	800c360 <vcom_Print+0x70>
 800c358:	3b01      	subs	r3, #1
 800c35a:	4a09      	ldr	r2, [pc, #36]	; (800c380 <vcom_Print+0x90>)
 800c35c:	4313      	orrs	r3, r2
 800c35e:	3301      	adds	r3, #1
 800c360:	2b00      	cmp	r3, #0
 800c362:	dcc9      	bgt.n	800c2f8 <vcom_Print+0x8>
  }
  HAL_NVIC_ClearPendingIRQ(USARTX_IRQn);
 800c364:	201c      	movs	r0, #28
 800c366:	f7f9 f977 	bl	8005658 <HAL_NVIC_ClearPendingIRQ>
}
 800c36a:	46c0      	nop			; (mov r8, r8)
 800c36c:	46bd      	mov	sp, r7
 800c36e:	b004      	add	sp, #16
 800c370:	bd80      	pop	{r7, pc}
 800c372:	46c0      	nop			; (mov r8, r8)
 800c374:	200004da 	.word	0x200004da
 800c378:	200003d8 	.word	0x200003d8
 800c37c:	800000ff 	.word	0x800000ff
 800c380:	ffffff00 	.word	0xffffff00
 800c384:	200004dc 	.word	0x200004dc
 800c388:	200004d8 	.word	0x200004d8

0800c38c <HAL_UART_MspInit>:
  *           - NVIC configuration for UART interrupt request enable
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b082      	sub	sp, #8
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/

  /* Enable USART1 clock */
  USARTX_CLK_ENABLE(); 
 800c394:	4b06      	ldr	r3, [pc, #24]	; (800c3b0 <HAL_UART_MspInit+0x24>)
 800c396:	4a06      	ldr	r2, [pc, #24]	; (800c3b0 <HAL_UART_MspInit+0x24>)
 800c398:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c39a:	2180      	movs	r1, #128	; 0x80
 800c39c:	0289      	lsls	r1, r1, #10
 800c39e:	430a      	orrs	r2, r1
 800c3a0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  vcom_IoInit( );
 800c3a2:	f000 f807 	bl	800c3b4 <vcom_IoInit>
}
 800c3a6:	46c0      	nop			; (mov r8, r8)
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	b002      	add	sp, #8
 800c3ac:	bd80      	pop	{r7, pc}
 800c3ae:	46c0      	nop			; (mov r8, r8)
 800c3b0:	40021000 	.word	0x40021000

0800c3b4 <vcom_IoInit>:

void vcom_IoInit(void)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b088      	sub	sp, #32
 800c3b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct={0};
 800c3ba:	230c      	movs	r3, #12
 800c3bc:	18fb      	adds	r3, r7, r3
 800c3be:	0018      	movs	r0, r3
 800c3c0:	2314      	movs	r3, #20
 800c3c2:	001a      	movs	r2, r3
 800c3c4:	2100      	movs	r1, #0
 800c3c6:	f000 f878 	bl	800c4ba <memset>
    /* Enable GPIO TX/RX clock */
  USARTX_TX_GPIO_CLK_ENABLE();
 800c3ca:	4b24      	ldr	r3, [pc, #144]	; (800c45c <vcom_IoInit+0xa8>)
 800c3cc:	4a23      	ldr	r2, [pc, #140]	; (800c45c <vcom_IoInit+0xa8>)
 800c3ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800c3d0:	2101      	movs	r1, #1
 800c3d2:	430a      	orrs	r2, r1
 800c3d4:	62da      	str	r2, [r3, #44]	; 0x2c
 800c3d6:	4b21      	ldr	r3, [pc, #132]	; (800c45c <vcom_IoInit+0xa8>)
 800c3d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3da:	2201      	movs	r2, #1
 800c3dc:	4013      	ands	r3, r2
 800c3de:	60bb      	str	r3, [r7, #8]
 800c3e0:	68bb      	ldr	r3, [r7, #8]
  USARTX_RX_GPIO_CLK_ENABLE();
 800c3e2:	4b1e      	ldr	r3, [pc, #120]	; (800c45c <vcom_IoInit+0xa8>)
 800c3e4:	4a1d      	ldr	r2, [pc, #116]	; (800c45c <vcom_IoInit+0xa8>)
 800c3e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800c3e8:	2101      	movs	r1, #1
 800c3ea:	430a      	orrs	r2, r1
 800c3ec:	62da      	str	r2, [r3, #44]	; 0x2c
 800c3ee:	4b1b      	ldr	r3, [pc, #108]	; (800c45c <vcom_IoInit+0xa8>)
 800c3f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	4013      	ands	r3, r2
 800c3f6:	607b      	str	r3, [r7, #4]
 800c3f8:	687b      	ldr	r3, [r7, #4]
    /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTX_TX_PIN;
 800c3fa:	230c      	movs	r3, #12
 800c3fc:	18fb      	adds	r3, r7, r3
 800c3fe:	2204      	movs	r2, #4
 800c400:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800c402:	230c      	movs	r3, #12
 800c404:	18fb      	adds	r3, r7, r3
 800c406:	2202      	movs	r2, #2
 800c408:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800c40a:	230c      	movs	r3, #12
 800c40c:	18fb      	adds	r3, r7, r3
 800c40e:	2201      	movs	r2, #1
 800c410:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800c412:	230c      	movs	r3, #12
 800c414:	18fb      	adds	r3, r7, r3
 800c416:	2203      	movs	r2, #3
 800c418:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = USARTX_TX_AF;
 800c41a:	230c      	movs	r3, #12
 800c41c:	18fb      	adds	r3, r7, r3
 800c41e:	2204      	movs	r2, #4
 800c420:	611a      	str	r2, [r3, #16]

  HAL_GPIO_Init(USARTX_TX_GPIO_PORT, &GPIO_InitStruct);
 800c422:	230c      	movs	r3, #12
 800c424:	18fa      	adds	r2, r7, r3
 800c426:	23a0      	movs	r3, #160	; 0xa0
 800c428:	05db      	lsls	r3, r3, #23
 800c42a:	0011      	movs	r1, r2
 800c42c:	0018      	movs	r0, r3
 800c42e:	f7f9 fceb 	bl	8005e08 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTX_RX_PIN;
 800c432:	230c      	movs	r3, #12
 800c434:	18fb      	adds	r3, r7, r3
 800c436:	2208      	movs	r2, #8
 800c438:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Alternate = USARTX_RX_AF;
 800c43a:	230c      	movs	r3, #12
 800c43c:	18fb      	adds	r3, r7, r3
 800c43e:	2204      	movs	r2, #4
 800c440:	611a      	str	r2, [r3, #16]

  HAL_GPIO_Init(USARTX_RX_GPIO_PORT, &GPIO_InitStruct);
 800c442:	230c      	movs	r3, #12
 800c444:	18fa      	adds	r2, r7, r3
 800c446:	23a0      	movs	r3, #160	; 0xa0
 800c448:	05db      	lsls	r3, r3, #23
 800c44a:	0011      	movs	r1, r2
 800c44c:	0018      	movs	r0, r3
 800c44e:	f7f9 fcdb 	bl	8005e08 <HAL_GPIO_Init>
}
 800c452:	46c0      	nop			; (mov r8, r8)
 800c454:	46bd      	mov	sp, r7
 800c456:	b008      	add	sp, #32
 800c458:	bd80      	pop	{r7, pc}
 800c45a:	46c0      	nop			; (mov r8, r8)
 800c45c:	40021000 	.word	0x40021000

0800c460 <__libc_init_array>:
 800c460:	b570      	push	{r4, r5, r6, lr}
 800c462:	2600      	movs	r6, #0
 800c464:	4d0c      	ldr	r5, [pc, #48]	; (800c498 <__libc_init_array+0x38>)
 800c466:	4c0d      	ldr	r4, [pc, #52]	; (800c49c <__libc_init_array+0x3c>)
 800c468:	1b64      	subs	r4, r4, r5
 800c46a:	10a4      	asrs	r4, r4, #2
 800c46c:	42a6      	cmp	r6, r4
 800c46e:	d109      	bne.n	800c484 <__libc_init_array+0x24>
 800c470:	2600      	movs	r6, #0
 800c472:	f000 fd9f 	bl	800cfb4 <_init>
 800c476:	4d0a      	ldr	r5, [pc, #40]	; (800c4a0 <__libc_init_array+0x40>)
 800c478:	4c0a      	ldr	r4, [pc, #40]	; (800c4a4 <__libc_init_array+0x44>)
 800c47a:	1b64      	subs	r4, r4, r5
 800c47c:	10a4      	asrs	r4, r4, #2
 800c47e:	42a6      	cmp	r6, r4
 800c480:	d105      	bne.n	800c48e <__libc_init_array+0x2e>
 800c482:	bd70      	pop	{r4, r5, r6, pc}
 800c484:	00b3      	lsls	r3, r6, #2
 800c486:	58eb      	ldr	r3, [r5, r3]
 800c488:	4798      	blx	r3
 800c48a:	3601      	adds	r6, #1
 800c48c:	e7ee      	b.n	800c46c <__libc_init_array+0xc>
 800c48e:	00b3      	lsls	r3, r6, #2
 800c490:	58eb      	ldr	r3, [r5, r3]
 800c492:	4798      	blx	r3
 800c494:	3601      	adds	r6, #1
 800c496:	e7f2      	b.n	800c47e <__libc_init_array+0x1e>
 800c498:	0800d32c 	.word	0x0800d32c
 800c49c:	0800d32c 	.word	0x0800d32c
 800c4a0:	0800d32c 	.word	0x0800d32c
 800c4a4:	0800d330 	.word	0x0800d330

0800c4a8 <memcpy>:
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	b510      	push	{r4, lr}
 800c4ac:	429a      	cmp	r2, r3
 800c4ae:	d100      	bne.n	800c4b2 <memcpy+0xa>
 800c4b0:	bd10      	pop	{r4, pc}
 800c4b2:	5ccc      	ldrb	r4, [r1, r3]
 800c4b4:	54c4      	strb	r4, [r0, r3]
 800c4b6:	3301      	adds	r3, #1
 800c4b8:	e7f8      	b.n	800c4ac <memcpy+0x4>

0800c4ba <memset>:
 800c4ba:	0003      	movs	r3, r0
 800c4bc:	1882      	adds	r2, r0, r2
 800c4be:	4293      	cmp	r3, r2
 800c4c0:	d100      	bne.n	800c4c4 <memset+0xa>
 800c4c2:	4770      	bx	lr
 800c4c4:	7019      	strb	r1, [r3, #0]
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	e7f9      	b.n	800c4be <memset+0x4>
	...

0800c4cc <_vsiprintf_r>:
 800c4cc:	b530      	push	{r4, r5, lr}
 800c4ce:	b09b      	sub	sp, #108	; 0x6c
 800c4d0:	9100      	str	r1, [sp, #0]
 800c4d2:	9104      	str	r1, [sp, #16]
 800c4d4:	4908      	ldr	r1, [pc, #32]	; (800c4f8 <_vsiprintf_r+0x2c>)
 800c4d6:	466d      	mov	r5, sp
 800c4d8:	9102      	str	r1, [sp, #8]
 800c4da:	9105      	str	r1, [sp, #20]
 800c4dc:	2101      	movs	r1, #1
 800c4de:	2482      	movs	r4, #130	; 0x82
 800c4e0:	4249      	negs	r1, r1
 800c4e2:	81e9      	strh	r1, [r5, #14]
 800c4e4:	00a4      	lsls	r4, r4, #2
 800c4e6:	4669      	mov	r1, sp
 800c4e8:	81ac      	strh	r4, [r5, #12]
 800c4ea:	f000 f875 	bl	800c5d8 <_svfiprintf_r>
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	9a00      	ldr	r2, [sp, #0]
 800c4f2:	7013      	strb	r3, [r2, #0]
 800c4f4:	b01b      	add	sp, #108	; 0x6c
 800c4f6:	bd30      	pop	{r4, r5, pc}
 800c4f8:	7fffffff 	.word	0x7fffffff

0800c4fc <vsiprintf>:
 800c4fc:	b510      	push	{r4, lr}
 800c4fe:	0013      	movs	r3, r2
 800c500:	000a      	movs	r2, r1
 800c502:	0001      	movs	r1, r0
 800c504:	4802      	ldr	r0, [pc, #8]	; (800c510 <vsiprintf+0x14>)
 800c506:	6800      	ldr	r0, [r0, #0]
 800c508:	f7ff ffe0 	bl	800c4cc <_vsiprintf_r>
 800c50c:	bd10      	pop	{r4, pc}
 800c50e:	46c0      	nop			; (mov r8, r8)
 800c510:	20000074 	.word	0x20000074

0800c514 <__ssputs_r>:
 800c514:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c516:	688e      	ldr	r6, [r1, #8]
 800c518:	b085      	sub	sp, #20
 800c51a:	0007      	movs	r7, r0
 800c51c:	000c      	movs	r4, r1
 800c51e:	9203      	str	r2, [sp, #12]
 800c520:	9301      	str	r3, [sp, #4]
 800c522:	429e      	cmp	r6, r3
 800c524:	d839      	bhi.n	800c59a <__ssputs_r+0x86>
 800c526:	2390      	movs	r3, #144	; 0x90
 800c528:	898a      	ldrh	r2, [r1, #12]
 800c52a:	00db      	lsls	r3, r3, #3
 800c52c:	421a      	tst	r2, r3
 800c52e:	d034      	beq.n	800c59a <__ssputs_r+0x86>
 800c530:	2503      	movs	r5, #3
 800c532:	6909      	ldr	r1, [r1, #16]
 800c534:	6823      	ldr	r3, [r4, #0]
 800c536:	1a5b      	subs	r3, r3, r1
 800c538:	9302      	str	r3, [sp, #8]
 800c53a:	6963      	ldr	r3, [r4, #20]
 800c53c:	9802      	ldr	r0, [sp, #8]
 800c53e:	435d      	muls	r5, r3
 800c540:	0feb      	lsrs	r3, r5, #31
 800c542:	195d      	adds	r5, r3, r5
 800c544:	9b01      	ldr	r3, [sp, #4]
 800c546:	106d      	asrs	r5, r5, #1
 800c548:	3301      	adds	r3, #1
 800c54a:	181b      	adds	r3, r3, r0
 800c54c:	42ab      	cmp	r3, r5
 800c54e:	d900      	bls.n	800c552 <__ssputs_r+0x3e>
 800c550:	001d      	movs	r5, r3
 800c552:	0553      	lsls	r3, r2, #21
 800c554:	d532      	bpl.n	800c5bc <__ssputs_r+0xa8>
 800c556:	0029      	movs	r1, r5
 800c558:	0038      	movs	r0, r7
 800c55a:	f000 fb31 	bl	800cbc0 <_malloc_r>
 800c55e:	1e06      	subs	r6, r0, #0
 800c560:	d109      	bne.n	800c576 <__ssputs_r+0x62>
 800c562:	230c      	movs	r3, #12
 800c564:	603b      	str	r3, [r7, #0]
 800c566:	2340      	movs	r3, #64	; 0x40
 800c568:	2001      	movs	r0, #1
 800c56a:	89a2      	ldrh	r2, [r4, #12]
 800c56c:	4240      	negs	r0, r0
 800c56e:	4313      	orrs	r3, r2
 800c570:	81a3      	strh	r3, [r4, #12]
 800c572:	b005      	add	sp, #20
 800c574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c576:	9a02      	ldr	r2, [sp, #8]
 800c578:	6921      	ldr	r1, [r4, #16]
 800c57a:	f7ff ff95 	bl	800c4a8 <memcpy>
 800c57e:	89a3      	ldrh	r3, [r4, #12]
 800c580:	4a14      	ldr	r2, [pc, #80]	; (800c5d4 <__ssputs_r+0xc0>)
 800c582:	401a      	ands	r2, r3
 800c584:	2380      	movs	r3, #128	; 0x80
 800c586:	4313      	orrs	r3, r2
 800c588:	81a3      	strh	r3, [r4, #12]
 800c58a:	9b02      	ldr	r3, [sp, #8]
 800c58c:	6126      	str	r6, [r4, #16]
 800c58e:	18f6      	adds	r6, r6, r3
 800c590:	6026      	str	r6, [r4, #0]
 800c592:	6165      	str	r5, [r4, #20]
 800c594:	9e01      	ldr	r6, [sp, #4]
 800c596:	1aed      	subs	r5, r5, r3
 800c598:	60a5      	str	r5, [r4, #8]
 800c59a:	9b01      	ldr	r3, [sp, #4]
 800c59c:	42b3      	cmp	r3, r6
 800c59e:	d200      	bcs.n	800c5a2 <__ssputs_r+0x8e>
 800c5a0:	001e      	movs	r6, r3
 800c5a2:	0032      	movs	r2, r6
 800c5a4:	9903      	ldr	r1, [sp, #12]
 800c5a6:	6820      	ldr	r0, [r4, #0]
 800c5a8:	f000 faad 	bl	800cb06 <memmove>
 800c5ac:	68a3      	ldr	r3, [r4, #8]
 800c5ae:	2000      	movs	r0, #0
 800c5b0:	1b9b      	subs	r3, r3, r6
 800c5b2:	60a3      	str	r3, [r4, #8]
 800c5b4:	6823      	ldr	r3, [r4, #0]
 800c5b6:	199e      	adds	r6, r3, r6
 800c5b8:	6026      	str	r6, [r4, #0]
 800c5ba:	e7da      	b.n	800c572 <__ssputs_r+0x5e>
 800c5bc:	002a      	movs	r2, r5
 800c5be:	0038      	movs	r0, r7
 800c5c0:	f000 fb5c 	bl	800cc7c <_realloc_r>
 800c5c4:	1e06      	subs	r6, r0, #0
 800c5c6:	d1e0      	bne.n	800c58a <__ssputs_r+0x76>
 800c5c8:	6921      	ldr	r1, [r4, #16]
 800c5ca:	0038      	movs	r0, r7
 800c5cc:	f000 faae 	bl	800cb2c <_free_r>
 800c5d0:	e7c7      	b.n	800c562 <__ssputs_r+0x4e>
 800c5d2:	46c0      	nop			; (mov r8, r8)
 800c5d4:	fffffb7f 	.word	0xfffffb7f

0800c5d8 <_svfiprintf_r>:
 800c5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5da:	b09f      	sub	sp, #124	; 0x7c
 800c5dc:	9002      	str	r0, [sp, #8]
 800c5de:	9305      	str	r3, [sp, #20]
 800c5e0:	898b      	ldrh	r3, [r1, #12]
 800c5e2:	000f      	movs	r7, r1
 800c5e4:	0016      	movs	r6, r2
 800c5e6:	061b      	lsls	r3, r3, #24
 800c5e8:	d511      	bpl.n	800c60e <_svfiprintf_r+0x36>
 800c5ea:	690b      	ldr	r3, [r1, #16]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d10e      	bne.n	800c60e <_svfiprintf_r+0x36>
 800c5f0:	2140      	movs	r1, #64	; 0x40
 800c5f2:	f000 fae5 	bl	800cbc0 <_malloc_r>
 800c5f6:	6038      	str	r0, [r7, #0]
 800c5f8:	6138      	str	r0, [r7, #16]
 800c5fa:	2800      	cmp	r0, #0
 800c5fc:	d105      	bne.n	800c60a <_svfiprintf_r+0x32>
 800c5fe:	230c      	movs	r3, #12
 800c600:	9a02      	ldr	r2, [sp, #8]
 800c602:	3801      	subs	r0, #1
 800c604:	6013      	str	r3, [r2, #0]
 800c606:	b01f      	add	sp, #124	; 0x7c
 800c608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c60a:	2340      	movs	r3, #64	; 0x40
 800c60c:	617b      	str	r3, [r7, #20]
 800c60e:	2300      	movs	r3, #0
 800c610:	ad06      	add	r5, sp, #24
 800c612:	616b      	str	r3, [r5, #20]
 800c614:	3320      	adds	r3, #32
 800c616:	766b      	strb	r3, [r5, #25]
 800c618:	3310      	adds	r3, #16
 800c61a:	76ab      	strb	r3, [r5, #26]
 800c61c:	0034      	movs	r4, r6
 800c61e:	7823      	ldrb	r3, [r4, #0]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d147      	bne.n	800c6b4 <_svfiprintf_r+0xdc>
 800c624:	1ba3      	subs	r3, r4, r6
 800c626:	9304      	str	r3, [sp, #16]
 800c628:	d00d      	beq.n	800c646 <_svfiprintf_r+0x6e>
 800c62a:	1ba3      	subs	r3, r4, r6
 800c62c:	0032      	movs	r2, r6
 800c62e:	0039      	movs	r1, r7
 800c630:	9802      	ldr	r0, [sp, #8]
 800c632:	f7ff ff6f 	bl	800c514 <__ssputs_r>
 800c636:	1c43      	adds	r3, r0, #1
 800c638:	d100      	bne.n	800c63c <_svfiprintf_r+0x64>
 800c63a:	e0b5      	b.n	800c7a8 <_svfiprintf_r+0x1d0>
 800c63c:	696a      	ldr	r2, [r5, #20]
 800c63e:	9b04      	ldr	r3, [sp, #16]
 800c640:	4694      	mov	ip, r2
 800c642:	4463      	add	r3, ip
 800c644:	616b      	str	r3, [r5, #20]
 800c646:	7823      	ldrb	r3, [r4, #0]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d100      	bne.n	800c64e <_svfiprintf_r+0x76>
 800c64c:	e0ac      	b.n	800c7a8 <_svfiprintf_r+0x1d0>
 800c64e:	2201      	movs	r2, #1
 800c650:	2300      	movs	r3, #0
 800c652:	4252      	negs	r2, r2
 800c654:	606a      	str	r2, [r5, #4]
 800c656:	a902      	add	r1, sp, #8
 800c658:	3254      	adds	r2, #84	; 0x54
 800c65a:	1852      	adds	r2, r2, r1
 800c65c:	3401      	adds	r4, #1
 800c65e:	602b      	str	r3, [r5, #0]
 800c660:	60eb      	str	r3, [r5, #12]
 800c662:	60ab      	str	r3, [r5, #8]
 800c664:	7013      	strb	r3, [r2, #0]
 800c666:	65ab      	str	r3, [r5, #88]	; 0x58
 800c668:	4e58      	ldr	r6, [pc, #352]	; (800c7cc <_svfiprintf_r+0x1f4>)
 800c66a:	2205      	movs	r2, #5
 800c66c:	7821      	ldrb	r1, [r4, #0]
 800c66e:	0030      	movs	r0, r6
 800c670:	f000 fa3e 	bl	800caf0 <memchr>
 800c674:	1c62      	adds	r2, r4, #1
 800c676:	2800      	cmp	r0, #0
 800c678:	d120      	bne.n	800c6bc <_svfiprintf_r+0xe4>
 800c67a:	6829      	ldr	r1, [r5, #0]
 800c67c:	06cb      	lsls	r3, r1, #27
 800c67e:	d504      	bpl.n	800c68a <_svfiprintf_r+0xb2>
 800c680:	2353      	movs	r3, #83	; 0x53
 800c682:	ae02      	add	r6, sp, #8
 800c684:	3020      	adds	r0, #32
 800c686:	199b      	adds	r3, r3, r6
 800c688:	7018      	strb	r0, [r3, #0]
 800c68a:	070b      	lsls	r3, r1, #28
 800c68c:	d504      	bpl.n	800c698 <_svfiprintf_r+0xc0>
 800c68e:	2353      	movs	r3, #83	; 0x53
 800c690:	202b      	movs	r0, #43	; 0x2b
 800c692:	ae02      	add	r6, sp, #8
 800c694:	199b      	adds	r3, r3, r6
 800c696:	7018      	strb	r0, [r3, #0]
 800c698:	7823      	ldrb	r3, [r4, #0]
 800c69a:	2b2a      	cmp	r3, #42	; 0x2a
 800c69c:	d016      	beq.n	800c6cc <_svfiprintf_r+0xf4>
 800c69e:	2000      	movs	r0, #0
 800c6a0:	210a      	movs	r1, #10
 800c6a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6a4:	7822      	ldrb	r2, [r4, #0]
 800c6a6:	3a30      	subs	r2, #48	; 0x30
 800c6a8:	2a09      	cmp	r2, #9
 800c6aa:	d955      	bls.n	800c758 <_svfiprintf_r+0x180>
 800c6ac:	2800      	cmp	r0, #0
 800c6ae:	d015      	beq.n	800c6dc <_svfiprintf_r+0x104>
 800c6b0:	9309      	str	r3, [sp, #36]	; 0x24
 800c6b2:	e013      	b.n	800c6dc <_svfiprintf_r+0x104>
 800c6b4:	2b25      	cmp	r3, #37	; 0x25
 800c6b6:	d0b5      	beq.n	800c624 <_svfiprintf_r+0x4c>
 800c6b8:	3401      	adds	r4, #1
 800c6ba:	e7b0      	b.n	800c61e <_svfiprintf_r+0x46>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	1b80      	subs	r0, r0, r6
 800c6c0:	4083      	lsls	r3, r0
 800c6c2:	6829      	ldr	r1, [r5, #0]
 800c6c4:	0014      	movs	r4, r2
 800c6c6:	430b      	orrs	r3, r1
 800c6c8:	602b      	str	r3, [r5, #0]
 800c6ca:	e7cd      	b.n	800c668 <_svfiprintf_r+0x90>
 800c6cc:	9b05      	ldr	r3, [sp, #20]
 800c6ce:	1d18      	adds	r0, r3, #4
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	9005      	str	r0, [sp, #20]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	db39      	blt.n	800c74c <_svfiprintf_r+0x174>
 800c6d8:	9309      	str	r3, [sp, #36]	; 0x24
 800c6da:	0014      	movs	r4, r2
 800c6dc:	7823      	ldrb	r3, [r4, #0]
 800c6de:	2b2e      	cmp	r3, #46	; 0x2e
 800c6e0:	d10b      	bne.n	800c6fa <_svfiprintf_r+0x122>
 800c6e2:	7863      	ldrb	r3, [r4, #1]
 800c6e4:	1c62      	adds	r2, r4, #1
 800c6e6:	2b2a      	cmp	r3, #42	; 0x2a
 800c6e8:	d13e      	bne.n	800c768 <_svfiprintf_r+0x190>
 800c6ea:	9b05      	ldr	r3, [sp, #20]
 800c6ec:	3402      	adds	r4, #2
 800c6ee:	1d1a      	adds	r2, r3, #4
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	9205      	str	r2, [sp, #20]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	db34      	blt.n	800c762 <_svfiprintf_r+0x18a>
 800c6f8:	9307      	str	r3, [sp, #28]
 800c6fa:	4e35      	ldr	r6, [pc, #212]	; (800c7d0 <_svfiprintf_r+0x1f8>)
 800c6fc:	7821      	ldrb	r1, [r4, #0]
 800c6fe:	2203      	movs	r2, #3
 800c700:	0030      	movs	r0, r6
 800c702:	f000 f9f5 	bl	800caf0 <memchr>
 800c706:	2800      	cmp	r0, #0
 800c708:	d006      	beq.n	800c718 <_svfiprintf_r+0x140>
 800c70a:	2340      	movs	r3, #64	; 0x40
 800c70c:	1b80      	subs	r0, r0, r6
 800c70e:	4083      	lsls	r3, r0
 800c710:	682a      	ldr	r2, [r5, #0]
 800c712:	3401      	adds	r4, #1
 800c714:	4313      	orrs	r3, r2
 800c716:	602b      	str	r3, [r5, #0]
 800c718:	7821      	ldrb	r1, [r4, #0]
 800c71a:	2206      	movs	r2, #6
 800c71c:	482d      	ldr	r0, [pc, #180]	; (800c7d4 <_svfiprintf_r+0x1fc>)
 800c71e:	1c66      	adds	r6, r4, #1
 800c720:	7629      	strb	r1, [r5, #24]
 800c722:	f000 f9e5 	bl	800caf0 <memchr>
 800c726:	2800      	cmp	r0, #0
 800c728:	d046      	beq.n	800c7b8 <_svfiprintf_r+0x1e0>
 800c72a:	4b2b      	ldr	r3, [pc, #172]	; (800c7d8 <_svfiprintf_r+0x200>)
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d12f      	bne.n	800c790 <_svfiprintf_r+0x1b8>
 800c730:	6829      	ldr	r1, [r5, #0]
 800c732:	9b05      	ldr	r3, [sp, #20]
 800c734:	2207      	movs	r2, #7
 800c736:	05c9      	lsls	r1, r1, #23
 800c738:	d528      	bpl.n	800c78c <_svfiprintf_r+0x1b4>
 800c73a:	189b      	adds	r3, r3, r2
 800c73c:	4393      	bics	r3, r2
 800c73e:	3308      	adds	r3, #8
 800c740:	9305      	str	r3, [sp, #20]
 800c742:	696b      	ldr	r3, [r5, #20]
 800c744:	9a03      	ldr	r2, [sp, #12]
 800c746:	189b      	adds	r3, r3, r2
 800c748:	616b      	str	r3, [r5, #20]
 800c74a:	e767      	b.n	800c61c <_svfiprintf_r+0x44>
 800c74c:	425b      	negs	r3, r3
 800c74e:	60eb      	str	r3, [r5, #12]
 800c750:	2302      	movs	r3, #2
 800c752:	430b      	orrs	r3, r1
 800c754:	602b      	str	r3, [r5, #0]
 800c756:	e7c0      	b.n	800c6da <_svfiprintf_r+0x102>
 800c758:	434b      	muls	r3, r1
 800c75a:	3401      	adds	r4, #1
 800c75c:	189b      	adds	r3, r3, r2
 800c75e:	2001      	movs	r0, #1
 800c760:	e7a0      	b.n	800c6a4 <_svfiprintf_r+0xcc>
 800c762:	2301      	movs	r3, #1
 800c764:	425b      	negs	r3, r3
 800c766:	e7c7      	b.n	800c6f8 <_svfiprintf_r+0x120>
 800c768:	2300      	movs	r3, #0
 800c76a:	0014      	movs	r4, r2
 800c76c:	200a      	movs	r0, #10
 800c76e:	001a      	movs	r2, r3
 800c770:	606b      	str	r3, [r5, #4]
 800c772:	7821      	ldrb	r1, [r4, #0]
 800c774:	3930      	subs	r1, #48	; 0x30
 800c776:	2909      	cmp	r1, #9
 800c778:	d903      	bls.n	800c782 <_svfiprintf_r+0x1aa>
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d0bd      	beq.n	800c6fa <_svfiprintf_r+0x122>
 800c77e:	9207      	str	r2, [sp, #28]
 800c780:	e7bb      	b.n	800c6fa <_svfiprintf_r+0x122>
 800c782:	4342      	muls	r2, r0
 800c784:	3401      	adds	r4, #1
 800c786:	1852      	adds	r2, r2, r1
 800c788:	2301      	movs	r3, #1
 800c78a:	e7f2      	b.n	800c772 <_svfiprintf_r+0x19a>
 800c78c:	3307      	adds	r3, #7
 800c78e:	e7d5      	b.n	800c73c <_svfiprintf_r+0x164>
 800c790:	ab05      	add	r3, sp, #20
 800c792:	9300      	str	r3, [sp, #0]
 800c794:	003a      	movs	r2, r7
 800c796:	4b11      	ldr	r3, [pc, #68]	; (800c7dc <_svfiprintf_r+0x204>)
 800c798:	0029      	movs	r1, r5
 800c79a:	9802      	ldr	r0, [sp, #8]
 800c79c:	e000      	b.n	800c7a0 <_svfiprintf_r+0x1c8>
 800c79e:	bf00      	nop
 800c7a0:	9003      	str	r0, [sp, #12]
 800c7a2:	9b03      	ldr	r3, [sp, #12]
 800c7a4:	3301      	adds	r3, #1
 800c7a6:	d1cc      	bne.n	800c742 <_svfiprintf_r+0x16a>
 800c7a8:	89bb      	ldrh	r3, [r7, #12]
 800c7aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c7ac:	065b      	lsls	r3, r3, #25
 800c7ae:	d400      	bmi.n	800c7b2 <_svfiprintf_r+0x1da>
 800c7b0:	e729      	b.n	800c606 <_svfiprintf_r+0x2e>
 800c7b2:	2001      	movs	r0, #1
 800c7b4:	4240      	negs	r0, r0
 800c7b6:	e726      	b.n	800c606 <_svfiprintf_r+0x2e>
 800c7b8:	ab05      	add	r3, sp, #20
 800c7ba:	9300      	str	r3, [sp, #0]
 800c7bc:	003a      	movs	r2, r7
 800c7be:	4b07      	ldr	r3, [pc, #28]	; (800c7dc <_svfiprintf_r+0x204>)
 800c7c0:	0029      	movs	r1, r5
 800c7c2:	9802      	ldr	r0, [sp, #8]
 800c7c4:	f000 f87a 	bl	800c8bc <_printf_i>
 800c7c8:	e7ea      	b.n	800c7a0 <_svfiprintf_r+0x1c8>
 800c7ca:	46c0      	nop			; (mov r8, r8)
 800c7cc:	0800d2f1 	.word	0x0800d2f1
 800c7d0:	0800d2f7 	.word	0x0800d2f7
 800c7d4:	0800d2fb 	.word	0x0800d2fb
 800c7d8:	00000000 	.word	0x00000000
 800c7dc:	0800c515 	.word	0x0800c515

0800c7e0 <_printf_common>:
 800c7e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7e2:	0015      	movs	r5, r2
 800c7e4:	9301      	str	r3, [sp, #4]
 800c7e6:	688a      	ldr	r2, [r1, #8]
 800c7e8:	690b      	ldr	r3, [r1, #16]
 800c7ea:	9000      	str	r0, [sp, #0]
 800c7ec:	000c      	movs	r4, r1
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	da00      	bge.n	800c7f4 <_printf_common+0x14>
 800c7f2:	0013      	movs	r3, r2
 800c7f4:	0022      	movs	r2, r4
 800c7f6:	602b      	str	r3, [r5, #0]
 800c7f8:	3243      	adds	r2, #67	; 0x43
 800c7fa:	7812      	ldrb	r2, [r2, #0]
 800c7fc:	2a00      	cmp	r2, #0
 800c7fe:	d001      	beq.n	800c804 <_printf_common+0x24>
 800c800:	3301      	adds	r3, #1
 800c802:	602b      	str	r3, [r5, #0]
 800c804:	6823      	ldr	r3, [r4, #0]
 800c806:	069b      	lsls	r3, r3, #26
 800c808:	d502      	bpl.n	800c810 <_printf_common+0x30>
 800c80a:	682b      	ldr	r3, [r5, #0]
 800c80c:	3302      	adds	r3, #2
 800c80e:	602b      	str	r3, [r5, #0]
 800c810:	2706      	movs	r7, #6
 800c812:	6823      	ldr	r3, [r4, #0]
 800c814:	401f      	ands	r7, r3
 800c816:	d027      	beq.n	800c868 <_printf_common+0x88>
 800c818:	0023      	movs	r3, r4
 800c81a:	3343      	adds	r3, #67	; 0x43
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	1e5a      	subs	r2, r3, #1
 800c820:	4193      	sbcs	r3, r2
 800c822:	6822      	ldr	r2, [r4, #0]
 800c824:	0692      	lsls	r2, r2, #26
 800c826:	d430      	bmi.n	800c88a <_printf_common+0xaa>
 800c828:	0022      	movs	r2, r4
 800c82a:	9901      	ldr	r1, [sp, #4]
 800c82c:	3243      	adds	r2, #67	; 0x43
 800c82e:	9800      	ldr	r0, [sp, #0]
 800c830:	9e08      	ldr	r6, [sp, #32]
 800c832:	47b0      	blx	r6
 800c834:	1c43      	adds	r3, r0, #1
 800c836:	d025      	beq.n	800c884 <_printf_common+0xa4>
 800c838:	2306      	movs	r3, #6
 800c83a:	6820      	ldr	r0, [r4, #0]
 800c83c:	682a      	ldr	r2, [r5, #0]
 800c83e:	68e1      	ldr	r1, [r4, #12]
 800c840:	4003      	ands	r3, r0
 800c842:	2500      	movs	r5, #0
 800c844:	2b04      	cmp	r3, #4
 800c846:	d103      	bne.n	800c850 <_printf_common+0x70>
 800c848:	1a8d      	subs	r5, r1, r2
 800c84a:	43eb      	mvns	r3, r5
 800c84c:	17db      	asrs	r3, r3, #31
 800c84e:	401d      	ands	r5, r3
 800c850:	68a3      	ldr	r3, [r4, #8]
 800c852:	6922      	ldr	r2, [r4, #16]
 800c854:	4293      	cmp	r3, r2
 800c856:	dd01      	ble.n	800c85c <_printf_common+0x7c>
 800c858:	1a9b      	subs	r3, r3, r2
 800c85a:	18ed      	adds	r5, r5, r3
 800c85c:	2700      	movs	r7, #0
 800c85e:	42bd      	cmp	r5, r7
 800c860:	d120      	bne.n	800c8a4 <_printf_common+0xc4>
 800c862:	2000      	movs	r0, #0
 800c864:	e010      	b.n	800c888 <_printf_common+0xa8>
 800c866:	3701      	adds	r7, #1
 800c868:	68e3      	ldr	r3, [r4, #12]
 800c86a:	682a      	ldr	r2, [r5, #0]
 800c86c:	1a9b      	subs	r3, r3, r2
 800c86e:	429f      	cmp	r7, r3
 800c870:	dad2      	bge.n	800c818 <_printf_common+0x38>
 800c872:	0022      	movs	r2, r4
 800c874:	2301      	movs	r3, #1
 800c876:	3219      	adds	r2, #25
 800c878:	9901      	ldr	r1, [sp, #4]
 800c87a:	9800      	ldr	r0, [sp, #0]
 800c87c:	9e08      	ldr	r6, [sp, #32]
 800c87e:	47b0      	blx	r6
 800c880:	1c43      	adds	r3, r0, #1
 800c882:	d1f0      	bne.n	800c866 <_printf_common+0x86>
 800c884:	2001      	movs	r0, #1
 800c886:	4240      	negs	r0, r0
 800c888:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c88a:	2030      	movs	r0, #48	; 0x30
 800c88c:	18e1      	adds	r1, r4, r3
 800c88e:	3143      	adds	r1, #67	; 0x43
 800c890:	7008      	strb	r0, [r1, #0]
 800c892:	0021      	movs	r1, r4
 800c894:	1c5a      	adds	r2, r3, #1
 800c896:	3145      	adds	r1, #69	; 0x45
 800c898:	7809      	ldrb	r1, [r1, #0]
 800c89a:	18a2      	adds	r2, r4, r2
 800c89c:	3243      	adds	r2, #67	; 0x43
 800c89e:	3302      	adds	r3, #2
 800c8a0:	7011      	strb	r1, [r2, #0]
 800c8a2:	e7c1      	b.n	800c828 <_printf_common+0x48>
 800c8a4:	0022      	movs	r2, r4
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	321a      	adds	r2, #26
 800c8aa:	9901      	ldr	r1, [sp, #4]
 800c8ac:	9800      	ldr	r0, [sp, #0]
 800c8ae:	9e08      	ldr	r6, [sp, #32]
 800c8b0:	47b0      	blx	r6
 800c8b2:	1c43      	adds	r3, r0, #1
 800c8b4:	d0e6      	beq.n	800c884 <_printf_common+0xa4>
 800c8b6:	3701      	adds	r7, #1
 800c8b8:	e7d1      	b.n	800c85e <_printf_common+0x7e>
	...

0800c8bc <_printf_i>:
 800c8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8be:	b08b      	sub	sp, #44	; 0x2c
 800c8c0:	9206      	str	r2, [sp, #24]
 800c8c2:	000a      	movs	r2, r1
 800c8c4:	3243      	adds	r2, #67	; 0x43
 800c8c6:	9307      	str	r3, [sp, #28]
 800c8c8:	9005      	str	r0, [sp, #20]
 800c8ca:	9204      	str	r2, [sp, #16]
 800c8cc:	7e0a      	ldrb	r2, [r1, #24]
 800c8ce:	000c      	movs	r4, r1
 800c8d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c8d2:	2a6e      	cmp	r2, #110	; 0x6e
 800c8d4:	d100      	bne.n	800c8d8 <_printf_i+0x1c>
 800c8d6:	e08f      	b.n	800c9f8 <_printf_i+0x13c>
 800c8d8:	d817      	bhi.n	800c90a <_printf_i+0x4e>
 800c8da:	2a63      	cmp	r2, #99	; 0x63
 800c8dc:	d02c      	beq.n	800c938 <_printf_i+0x7c>
 800c8de:	d808      	bhi.n	800c8f2 <_printf_i+0x36>
 800c8e0:	2a00      	cmp	r2, #0
 800c8e2:	d100      	bne.n	800c8e6 <_printf_i+0x2a>
 800c8e4:	e099      	b.n	800ca1a <_printf_i+0x15e>
 800c8e6:	2a58      	cmp	r2, #88	; 0x58
 800c8e8:	d054      	beq.n	800c994 <_printf_i+0xd8>
 800c8ea:	0026      	movs	r6, r4
 800c8ec:	3642      	adds	r6, #66	; 0x42
 800c8ee:	7032      	strb	r2, [r6, #0]
 800c8f0:	e029      	b.n	800c946 <_printf_i+0x8a>
 800c8f2:	2a64      	cmp	r2, #100	; 0x64
 800c8f4:	d001      	beq.n	800c8fa <_printf_i+0x3e>
 800c8f6:	2a69      	cmp	r2, #105	; 0x69
 800c8f8:	d1f7      	bne.n	800c8ea <_printf_i+0x2e>
 800c8fa:	6821      	ldr	r1, [r4, #0]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	0608      	lsls	r0, r1, #24
 800c900:	d523      	bpl.n	800c94a <_printf_i+0x8e>
 800c902:	1d11      	adds	r1, r2, #4
 800c904:	6019      	str	r1, [r3, #0]
 800c906:	6815      	ldr	r5, [r2, #0]
 800c908:	e025      	b.n	800c956 <_printf_i+0x9a>
 800c90a:	2a73      	cmp	r2, #115	; 0x73
 800c90c:	d100      	bne.n	800c910 <_printf_i+0x54>
 800c90e:	e088      	b.n	800ca22 <_printf_i+0x166>
 800c910:	d808      	bhi.n	800c924 <_printf_i+0x68>
 800c912:	2a6f      	cmp	r2, #111	; 0x6f
 800c914:	d029      	beq.n	800c96a <_printf_i+0xae>
 800c916:	2a70      	cmp	r2, #112	; 0x70
 800c918:	d1e7      	bne.n	800c8ea <_printf_i+0x2e>
 800c91a:	2220      	movs	r2, #32
 800c91c:	6809      	ldr	r1, [r1, #0]
 800c91e:	430a      	orrs	r2, r1
 800c920:	6022      	str	r2, [r4, #0]
 800c922:	e003      	b.n	800c92c <_printf_i+0x70>
 800c924:	2a75      	cmp	r2, #117	; 0x75
 800c926:	d020      	beq.n	800c96a <_printf_i+0xae>
 800c928:	2a78      	cmp	r2, #120	; 0x78
 800c92a:	d1de      	bne.n	800c8ea <_printf_i+0x2e>
 800c92c:	0022      	movs	r2, r4
 800c92e:	2178      	movs	r1, #120	; 0x78
 800c930:	3245      	adds	r2, #69	; 0x45
 800c932:	7011      	strb	r1, [r2, #0]
 800c934:	4a6c      	ldr	r2, [pc, #432]	; (800cae8 <_printf_i+0x22c>)
 800c936:	e030      	b.n	800c99a <_printf_i+0xde>
 800c938:	000e      	movs	r6, r1
 800c93a:	681a      	ldr	r2, [r3, #0]
 800c93c:	3642      	adds	r6, #66	; 0x42
 800c93e:	1d11      	adds	r1, r2, #4
 800c940:	6019      	str	r1, [r3, #0]
 800c942:	6813      	ldr	r3, [r2, #0]
 800c944:	7033      	strb	r3, [r6, #0]
 800c946:	2301      	movs	r3, #1
 800c948:	e079      	b.n	800ca3e <_printf_i+0x182>
 800c94a:	0649      	lsls	r1, r1, #25
 800c94c:	d5d9      	bpl.n	800c902 <_printf_i+0x46>
 800c94e:	1d11      	adds	r1, r2, #4
 800c950:	6019      	str	r1, [r3, #0]
 800c952:	2300      	movs	r3, #0
 800c954:	5ed5      	ldrsh	r5, [r2, r3]
 800c956:	2d00      	cmp	r5, #0
 800c958:	da03      	bge.n	800c962 <_printf_i+0xa6>
 800c95a:	232d      	movs	r3, #45	; 0x2d
 800c95c:	9a04      	ldr	r2, [sp, #16]
 800c95e:	426d      	negs	r5, r5
 800c960:	7013      	strb	r3, [r2, #0]
 800c962:	4b62      	ldr	r3, [pc, #392]	; (800caec <_printf_i+0x230>)
 800c964:	270a      	movs	r7, #10
 800c966:	9303      	str	r3, [sp, #12]
 800c968:	e02f      	b.n	800c9ca <_printf_i+0x10e>
 800c96a:	6820      	ldr	r0, [r4, #0]
 800c96c:	6819      	ldr	r1, [r3, #0]
 800c96e:	0605      	lsls	r5, r0, #24
 800c970:	d503      	bpl.n	800c97a <_printf_i+0xbe>
 800c972:	1d08      	adds	r0, r1, #4
 800c974:	6018      	str	r0, [r3, #0]
 800c976:	680d      	ldr	r5, [r1, #0]
 800c978:	e005      	b.n	800c986 <_printf_i+0xca>
 800c97a:	0640      	lsls	r0, r0, #25
 800c97c:	d5f9      	bpl.n	800c972 <_printf_i+0xb6>
 800c97e:	680d      	ldr	r5, [r1, #0]
 800c980:	1d08      	adds	r0, r1, #4
 800c982:	6018      	str	r0, [r3, #0]
 800c984:	b2ad      	uxth	r5, r5
 800c986:	4b59      	ldr	r3, [pc, #356]	; (800caec <_printf_i+0x230>)
 800c988:	2708      	movs	r7, #8
 800c98a:	9303      	str	r3, [sp, #12]
 800c98c:	2a6f      	cmp	r2, #111	; 0x6f
 800c98e:	d018      	beq.n	800c9c2 <_printf_i+0x106>
 800c990:	270a      	movs	r7, #10
 800c992:	e016      	b.n	800c9c2 <_printf_i+0x106>
 800c994:	3145      	adds	r1, #69	; 0x45
 800c996:	700a      	strb	r2, [r1, #0]
 800c998:	4a54      	ldr	r2, [pc, #336]	; (800caec <_printf_i+0x230>)
 800c99a:	9203      	str	r2, [sp, #12]
 800c99c:	681a      	ldr	r2, [r3, #0]
 800c99e:	6821      	ldr	r1, [r4, #0]
 800c9a0:	1d10      	adds	r0, r2, #4
 800c9a2:	6018      	str	r0, [r3, #0]
 800c9a4:	6815      	ldr	r5, [r2, #0]
 800c9a6:	0608      	lsls	r0, r1, #24
 800c9a8:	d522      	bpl.n	800c9f0 <_printf_i+0x134>
 800c9aa:	07cb      	lsls	r3, r1, #31
 800c9ac:	d502      	bpl.n	800c9b4 <_printf_i+0xf8>
 800c9ae:	2320      	movs	r3, #32
 800c9b0:	4319      	orrs	r1, r3
 800c9b2:	6021      	str	r1, [r4, #0]
 800c9b4:	2710      	movs	r7, #16
 800c9b6:	2d00      	cmp	r5, #0
 800c9b8:	d103      	bne.n	800c9c2 <_printf_i+0x106>
 800c9ba:	2320      	movs	r3, #32
 800c9bc:	6822      	ldr	r2, [r4, #0]
 800c9be:	439a      	bics	r2, r3
 800c9c0:	6022      	str	r2, [r4, #0]
 800c9c2:	0023      	movs	r3, r4
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	3343      	adds	r3, #67	; 0x43
 800c9c8:	701a      	strb	r2, [r3, #0]
 800c9ca:	6863      	ldr	r3, [r4, #4]
 800c9cc:	60a3      	str	r3, [r4, #8]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	db5c      	blt.n	800ca8c <_printf_i+0x1d0>
 800c9d2:	2204      	movs	r2, #4
 800c9d4:	6821      	ldr	r1, [r4, #0]
 800c9d6:	4391      	bics	r1, r2
 800c9d8:	6021      	str	r1, [r4, #0]
 800c9da:	2d00      	cmp	r5, #0
 800c9dc:	d158      	bne.n	800ca90 <_printf_i+0x1d4>
 800c9de:	9e04      	ldr	r6, [sp, #16]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d064      	beq.n	800caae <_printf_i+0x1f2>
 800c9e4:	0026      	movs	r6, r4
 800c9e6:	9b03      	ldr	r3, [sp, #12]
 800c9e8:	3642      	adds	r6, #66	; 0x42
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	7033      	strb	r3, [r6, #0]
 800c9ee:	e05e      	b.n	800caae <_printf_i+0x1f2>
 800c9f0:	0648      	lsls	r0, r1, #25
 800c9f2:	d5da      	bpl.n	800c9aa <_printf_i+0xee>
 800c9f4:	b2ad      	uxth	r5, r5
 800c9f6:	e7d8      	b.n	800c9aa <_printf_i+0xee>
 800c9f8:	6809      	ldr	r1, [r1, #0]
 800c9fa:	681a      	ldr	r2, [r3, #0]
 800c9fc:	0608      	lsls	r0, r1, #24
 800c9fe:	d505      	bpl.n	800ca0c <_printf_i+0x150>
 800ca00:	1d11      	adds	r1, r2, #4
 800ca02:	6019      	str	r1, [r3, #0]
 800ca04:	6813      	ldr	r3, [r2, #0]
 800ca06:	6962      	ldr	r2, [r4, #20]
 800ca08:	601a      	str	r2, [r3, #0]
 800ca0a:	e006      	b.n	800ca1a <_printf_i+0x15e>
 800ca0c:	0649      	lsls	r1, r1, #25
 800ca0e:	d5f7      	bpl.n	800ca00 <_printf_i+0x144>
 800ca10:	1d11      	adds	r1, r2, #4
 800ca12:	6019      	str	r1, [r3, #0]
 800ca14:	6813      	ldr	r3, [r2, #0]
 800ca16:	8aa2      	ldrh	r2, [r4, #20]
 800ca18:	801a      	strh	r2, [r3, #0]
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	9e04      	ldr	r6, [sp, #16]
 800ca1e:	6123      	str	r3, [r4, #16]
 800ca20:	e054      	b.n	800cacc <_printf_i+0x210>
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	1d11      	adds	r1, r2, #4
 800ca26:	6019      	str	r1, [r3, #0]
 800ca28:	6816      	ldr	r6, [r2, #0]
 800ca2a:	2100      	movs	r1, #0
 800ca2c:	6862      	ldr	r2, [r4, #4]
 800ca2e:	0030      	movs	r0, r6
 800ca30:	f000 f85e 	bl	800caf0 <memchr>
 800ca34:	2800      	cmp	r0, #0
 800ca36:	d001      	beq.n	800ca3c <_printf_i+0x180>
 800ca38:	1b80      	subs	r0, r0, r6
 800ca3a:	6060      	str	r0, [r4, #4]
 800ca3c:	6863      	ldr	r3, [r4, #4]
 800ca3e:	6123      	str	r3, [r4, #16]
 800ca40:	2300      	movs	r3, #0
 800ca42:	9a04      	ldr	r2, [sp, #16]
 800ca44:	7013      	strb	r3, [r2, #0]
 800ca46:	e041      	b.n	800cacc <_printf_i+0x210>
 800ca48:	6923      	ldr	r3, [r4, #16]
 800ca4a:	0032      	movs	r2, r6
 800ca4c:	9906      	ldr	r1, [sp, #24]
 800ca4e:	9805      	ldr	r0, [sp, #20]
 800ca50:	9d07      	ldr	r5, [sp, #28]
 800ca52:	47a8      	blx	r5
 800ca54:	1c43      	adds	r3, r0, #1
 800ca56:	d043      	beq.n	800cae0 <_printf_i+0x224>
 800ca58:	6823      	ldr	r3, [r4, #0]
 800ca5a:	2500      	movs	r5, #0
 800ca5c:	079b      	lsls	r3, r3, #30
 800ca5e:	d40f      	bmi.n	800ca80 <_printf_i+0x1c4>
 800ca60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca62:	68e0      	ldr	r0, [r4, #12]
 800ca64:	4298      	cmp	r0, r3
 800ca66:	da3d      	bge.n	800cae4 <_printf_i+0x228>
 800ca68:	0018      	movs	r0, r3
 800ca6a:	e03b      	b.n	800cae4 <_printf_i+0x228>
 800ca6c:	0022      	movs	r2, r4
 800ca6e:	2301      	movs	r3, #1
 800ca70:	3219      	adds	r2, #25
 800ca72:	9906      	ldr	r1, [sp, #24]
 800ca74:	9805      	ldr	r0, [sp, #20]
 800ca76:	9e07      	ldr	r6, [sp, #28]
 800ca78:	47b0      	blx	r6
 800ca7a:	1c43      	adds	r3, r0, #1
 800ca7c:	d030      	beq.n	800cae0 <_printf_i+0x224>
 800ca7e:	3501      	adds	r5, #1
 800ca80:	68e3      	ldr	r3, [r4, #12]
 800ca82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca84:	1a9b      	subs	r3, r3, r2
 800ca86:	429d      	cmp	r5, r3
 800ca88:	dbf0      	blt.n	800ca6c <_printf_i+0x1b0>
 800ca8a:	e7e9      	b.n	800ca60 <_printf_i+0x1a4>
 800ca8c:	2d00      	cmp	r5, #0
 800ca8e:	d0a9      	beq.n	800c9e4 <_printf_i+0x128>
 800ca90:	9e04      	ldr	r6, [sp, #16]
 800ca92:	0028      	movs	r0, r5
 800ca94:	0039      	movs	r1, r7
 800ca96:	f7f3 fbc5 	bl	8000224 <__aeabi_uidivmod>
 800ca9a:	9b03      	ldr	r3, [sp, #12]
 800ca9c:	3e01      	subs	r6, #1
 800ca9e:	5c5b      	ldrb	r3, [r3, r1]
 800caa0:	0028      	movs	r0, r5
 800caa2:	7033      	strb	r3, [r6, #0]
 800caa4:	0039      	movs	r1, r7
 800caa6:	f7f3 fb37 	bl	8000118 <__udivsi3>
 800caaa:	1e05      	subs	r5, r0, #0
 800caac:	d1f1      	bne.n	800ca92 <_printf_i+0x1d6>
 800caae:	2f08      	cmp	r7, #8
 800cab0:	d109      	bne.n	800cac6 <_printf_i+0x20a>
 800cab2:	6823      	ldr	r3, [r4, #0]
 800cab4:	07db      	lsls	r3, r3, #31
 800cab6:	d506      	bpl.n	800cac6 <_printf_i+0x20a>
 800cab8:	6863      	ldr	r3, [r4, #4]
 800caba:	6922      	ldr	r2, [r4, #16]
 800cabc:	4293      	cmp	r3, r2
 800cabe:	dc02      	bgt.n	800cac6 <_printf_i+0x20a>
 800cac0:	2330      	movs	r3, #48	; 0x30
 800cac2:	3e01      	subs	r6, #1
 800cac4:	7033      	strb	r3, [r6, #0]
 800cac6:	9b04      	ldr	r3, [sp, #16]
 800cac8:	1b9b      	subs	r3, r3, r6
 800caca:	6123      	str	r3, [r4, #16]
 800cacc:	9b07      	ldr	r3, [sp, #28]
 800cace:	aa09      	add	r2, sp, #36	; 0x24
 800cad0:	9300      	str	r3, [sp, #0]
 800cad2:	0021      	movs	r1, r4
 800cad4:	9b06      	ldr	r3, [sp, #24]
 800cad6:	9805      	ldr	r0, [sp, #20]
 800cad8:	f7ff fe82 	bl	800c7e0 <_printf_common>
 800cadc:	1c43      	adds	r3, r0, #1
 800cade:	d1b3      	bne.n	800ca48 <_printf_i+0x18c>
 800cae0:	2001      	movs	r0, #1
 800cae2:	4240      	negs	r0, r0
 800cae4:	b00b      	add	sp, #44	; 0x2c
 800cae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cae8:	0800d313 	.word	0x0800d313
 800caec:	0800d302 	.word	0x0800d302

0800caf0 <memchr>:
 800caf0:	b2c9      	uxtb	r1, r1
 800caf2:	1882      	adds	r2, r0, r2
 800caf4:	4290      	cmp	r0, r2
 800caf6:	d101      	bne.n	800cafc <memchr+0xc>
 800caf8:	2000      	movs	r0, #0
 800cafa:	4770      	bx	lr
 800cafc:	7803      	ldrb	r3, [r0, #0]
 800cafe:	428b      	cmp	r3, r1
 800cb00:	d0fb      	beq.n	800cafa <memchr+0xa>
 800cb02:	3001      	adds	r0, #1
 800cb04:	e7f6      	b.n	800caf4 <memchr+0x4>

0800cb06 <memmove>:
 800cb06:	b510      	push	{r4, lr}
 800cb08:	4288      	cmp	r0, r1
 800cb0a:	d902      	bls.n	800cb12 <memmove+0xc>
 800cb0c:	188b      	adds	r3, r1, r2
 800cb0e:	4298      	cmp	r0, r3
 800cb10:	d308      	bcc.n	800cb24 <memmove+0x1e>
 800cb12:	2300      	movs	r3, #0
 800cb14:	429a      	cmp	r2, r3
 800cb16:	d007      	beq.n	800cb28 <memmove+0x22>
 800cb18:	5ccc      	ldrb	r4, [r1, r3]
 800cb1a:	54c4      	strb	r4, [r0, r3]
 800cb1c:	3301      	adds	r3, #1
 800cb1e:	e7f9      	b.n	800cb14 <memmove+0xe>
 800cb20:	5c8b      	ldrb	r3, [r1, r2]
 800cb22:	5483      	strb	r3, [r0, r2]
 800cb24:	3a01      	subs	r2, #1
 800cb26:	d2fb      	bcs.n	800cb20 <memmove+0x1a>
 800cb28:	bd10      	pop	{r4, pc}
	...

0800cb2c <_free_r>:
 800cb2c:	b570      	push	{r4, r5, r6, lr}
 800cb2e:	0005      	movs	r5, r0
 800cb30:	2900      	cmp	r1, #0
 800cb32:	d010      	beq.n	800cb56 <_free_r+0x2a>
 800cb34:	1f0c      	subs	r4, r1, #4
 800cb36:	6823      	ldr	r3, [r4, #0]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	da00      	bge.n	800cb3e <_free_r+0x12>
 800cb3c:	18e4      	adds	r4, r4, r3
 800cb3e:	0028      	movs	r0, r5
 800cb40:	f000 f8d4 	bl	800ccec <__malloc_lock>
 800cb44:	4a1d      	ldr	r2, [pc, #116]	; (800cbbc <_free_r+0x90>)
 800cb46:	6813      	ldr	r3, [r2, #0]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d105      	bne.n	800cb58 <_free_r+0x2c>
 800cb4c:	6063      	str	r3, [r4, #4]
 800cb4e:	6014      	str	r4, [r2, #0]
 800cb50:	0028      	movs	r0, r5
 800cb52:	f000 f8cc 	bl	800ccee <__malloc_unlock>
 800cb56:	bd70      	pop	{r4, r5, r6, pc}
 800cb58:	42a3      	cmp	r3, r4
 800cb5a:	d909      	bls.n	800cb70 <_free_r+0x44>
 800cb5c:	6821      	ldr	r1, [r4, #0]
 800cb5e:	1860      	adds	r0, r4, r1
 800cb60:	4283      	cmp	r3, r0
 800cb62:	d1f3      	bne.n	800cb4c <_free_r+0x20>
 800cb64:	6818      	ldr	r0, [r3, #0]
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	1841      	adds	r1, r0, r1
 800cb6a:	6021      	str	r1, [r4, #0]
 800cb6c:	e7ee      	b.n	800cb4c <_free_r+0x20>
 800cb6e:	0013      	movs	r3, r2
 800cb70:	685a      	ldr	r2, [r3, #4]
 800cb72:	2a00      	cmp	r2, #0
 800cb74:	d001      	beq.n	800cb7a <_free_r+0x4e>
 800cb76:	42a2      	cmp	r2, r4
 800cb78:	d9f9      	bls.n	800cb6e <_free_r+0x42>
 800cb7a:	6819      	ldr	r1, [r3, #0]
 800cb7c:	1858      	adds	r0, r3, r1
 800cb7e:	42a0      	cmp	r0, r4
 800cb80:	d10b      	bne.n	800cb9a <_free_r+0x6e>
 800cb82:	6820      	ldr	r0, [r4, #0]
 800cb84:	1809      	adds	r1, r1, r0
 800cb86:	1858      	adds	r0, r3, r1
 800cb88:	6019      	str	r1, [r3, #0]
 800cb8a:	4282      	cmp	r2, r0
 800cb8c:	d1e0      	bne.n	800cb50 <_free_r+0x24>
 800cb8e:	6810      	ldr	r0, [r2, #0]
 800cb90:	6852      	ldr	r2, [r2, #4]
 800cb92:	1841      	adds	r1, r0, r1
 800cb94:	6019      	str	r1, [r3, #0]
 800cb96:	605a      	str	r2, [r3, #4]
 800cb98:	e7da      	b.n	800cb50 <_free_r+0x24>
 800cb9a:	42a0      	cmp	r0, r4
 800cb9c:	d902      	bls.n	800cba4 <_free_r+0x78>
 800cb9e:	230c      	movs	r3, #12
 800cba0:	602b      	str	r3, [r5, #0]
 800cba2:	e7d5      	b.n	800cb50 <_free_r+0x24>
 800cba4:	6821      	ldr	r1, [r4, #0]
 800cba6:	1860      	adds	r0, r4, r1
 800cba8:	4282      	cmp	r2, r0
 800cbaa:	d103      	bne.n	800cbb4 <_free_r+0x88>
 800cbac:	6810      	ldr	r0, [r2, #0]
 800cbae:	6852      	ldr	r2, [r2, #4]
 800cbb0:	1841      	adds	r1, r0, r1
 800cbb2:	6021      	str	r1, [r4, #0]
 800cbb4:	6062      	str	r2, [r4, #4]
 800cbb6:	605c      	str	r4, [r3, #4]
 800cbb8:	e7ca      	b.n	800cb50 <_free_r+0x24>
 800cbba:	46c0      	nop			; (mov r8, r8)
 800cbbc:	2000054c 	.word	0x2000054c

0800cbc0 <_malloc_r>:
 800cbc0:	2303      	movs	r3, #3
 800cbc2:	b570      	push	{r4, r5, r6, lr}
 800cbc4:	1ccd      	adds	r5, r1, #3
 800cbc6:	439d      	bics	r5, r3
 800cbc8:	3508      	adds	r5, #8
 800cbca:	0006      	movs	r6, r0
 800cbcc:	2d0c      	cmp	r5, #12
 800cbce:	d21e      	bcs.n	800cc0e <_malloc_r+0x4e>
 800cbd0:	250c      	movs	r5, #12
 800cbd2:	42a9      	cmp	r1, r5
 800cbd4:	d81d      	bhi.n	800cc12 <_malloc_r+0x52>
 800cbd6:	0030      	movs	r0, r6
 800cbd8:	f000 f888 	bl	800ccec <__malloc_lock>
 800cbdc:	4a25      	ldr	r2, [pc, #148]	; (800cc74 <_malloc_r+0xb4>)
 800cbde:	6814      	ldr	r4, [r2, #0]
 800cbe0:	0021      	movs	r1, r4
 800cbe2:	2900      	cmp	r1, #0
 800cbe4:	d119      	bne.n	800cc1a <_malloc_r+0x5a>
 800cbe6:	4c24      	ldr	r4, [pc, #144]	; (800cc78 <_malloc_r+0xb8>)
 800cbe8:	6823      	ldr	r3, [r4, #0]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d103      	bne.n	800cbf6 <_malloc_r+0x36>
 800cbee:	0030      	movs	r0, r6
 800cbf0:	f000 f86a 	bl	800ccc8 <_sbrk_r>
 800cbf4:	6020      	str	r0, [r4, #0]
 800cbf6:	0029      	movs	r1, r5
 800cbf8:	0030      	movs	r0, r6
 800cbfa:	f000 f865 	bl	800ccc8 <_sbrk_r>
 800cbfe:	1c43      	adds	r3, r0, #1
 800cc00:	d12c      	bne.n	800cc5c <_malloc_r+0x9c>
 800cc02:	230c      	movs	r3, #12
 800cc04:	0030      	movs	r0, r6
 800cc06:	6033      	str	r3, [r6, #0]
 800cc08:	f000 f871 	bl	800ccee <__malloc_unlock>
 800cc0c:	e003      	b.n	800cc16 <_malloc_r+0x56>
 800cc0e:	2d00      	cmp	r5, #0
 800cc10:	dadf      	bge.n	800cbd2 <_malloc_r+0x12>
 800cc12:	230c      	movs	r3, #12
 800cc14:	6033      	str	r3, [r6, #0]
 800cc16:	2000      	movs	r0, #0
 800cc18:	bd70      	pop	{r4, r5, r6, pc}
 800cc1a:	680b      	ldr	r3, [r1, #0]
 800cc1c:	1b5b      	subs	r3, r3, r5
 800cc1e:	d41a      	bmi.n	800cc56 <_malloc_r+0x96>
 800cc20:	2b0b      	cmp	r3, #11
 800cc22:	d903      	bls.n	800cc2c <_malloc_r+0x6c>
 800cc24:	600b      	str	r3, [r1, #0]
 800cc26:	18cc      	adds	r4, r1, r3
 800cc28:	6025      	str	r5, [r4, #0]
 800cc2a:	e003      	b.n	800cc34 <_malloc_r+0x74>
 800cc2c:	428c      	cmp	r4, r1
 800cc2e:	d10e      	bne.n	800cc4e <_malloc_r+0x8e>
 800cc30:	6863      	ldr	r3, [r4, #4]
 800cc32:	6013      	str	r3, [r2, #0]
 800cc34:	0030      	movs	r0, r6
 800cc36:	f000 f85a 	bl	800ccee <__malloc_unlock>
 800cc3a:	0020      	movs	r0, r4
 800cc3c:	2207      	movs	r2, #7
 800cc3e:	300b      	adds	r0, #11
 800cc40:	1d23      	adds	r3, r4, #4
 800cc42:	4390      	bics	r0, r2
 800cc44:	1ac3      	subs	r3, r0, r3
 800cc46:	d0e7      	beq.n	800cc18 <_malloc_r+0x58>
 800cc48:	425a      	negs	r2, r3
 800cc4a:	50e2      	str	r2, [r4, r3]
 800cc4c:	e7e4      	b.n	800cc18 <_malloc_r+0x58>
 800cc4e:	684b      	ldr	r3, [r1, #4]
 800cc50:	6063      	str	r3, [r4, #4]
 800cc52:	000c      	movs	r4, r1
 800cc54:	e7ee      	b.n	800cc34 <_malloc_r+0x74>
 800cc56:	000c      	movs	r4, r1
 800cc58:	6849      	ldr	r1, [r1, #4]
 800cc5a:	e7c2      	b.n	800cbe2 <_malloc_r+0x22>
 800cc5c:	2303      	movs	r3, #3
 800cc5e:	1cc4      	adds	r4, r0, #3
 800cc60:	439c      	bics	r4, r3
 800cc62:	42a0      	cmp	r0, r4
 800cc64:	d0e0      	beq.n	800cc28 <_malloc_r+0x68>
 800cc66:	1a21      	subs	r1, r4, r0
 800cc68:	0030      	movs	r0, r6
 800cc6a:	f000 f82d 	bl	800ccc8 <_sbrk_r>
 800cc6e:	1c43      	adds	r3, r0, #1
 800cc70:	d1da      	bne.n	800cc28 <_malloc_r+0x68>
 800cc72:	e7c6      	b.n	800cc02 <_malloc_r+0x42>
 800cc74:	2000054c 	.word	0x2000054c
 800cc78:	20000550 	.word	0x20000550

0800cc7c <_realloc_r>:
 800cc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc7e:	0007      	movs	r7, r0
 800cc80:	000d      	movs	r5, r1
 800cc82:	0016      	movs	r6, r2
 800cc84:	2900      	cmp	r1, #0
 800cc86:	d105      	bne.n	800cc94 <_realloc_r+0x18>
 800cc88:	0011      	movs	r1, r2
 800cc8a:	f7ff ff99 	bl	800cbc0 <_malloc_r>
 800cc8e:	0004      	movs	r4, r0
 800cc90:	0020      	movs	r0, r4
 800cc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc94:	2a00      	cmp	r2, #0
 800cc96:	d103      	bne.n	800cca0 <_realloc_r+0x24>
 800cc98:	f7ff ff48 	bl	800cb2c <_free_r>
 800cc9c:	0034      	movs	r4, r6
 800cc9e:	e7f7      	b.n	800cc90 <_realloc_r+0x14>
 800cca0:	f000 f826 	bl	800ccf0 <_malloc_usable_size_r>
 800cca4:	002c      	movs	r4, r5
 800cca6:	4286      	cmp	r6, r0
 800cca8:	d9f2      	bls.n	800cc90 <_realloc_r+0x14>
 800ccaa:	0031      	movs	r1, r6
 800ccac:	0038      	movs	r0, r7
 800ccae:	f7ff ff87 	bl	800cbc0 <_malloc_r>
 800ccb2:	1e04      	subs	r4, r0, #0
 800ccb4:	d0ec      	beq.n	800cc90 <_realloc_r+0x14>
 800ccb6:	0029      	movs	r1, r5
 800ccb8:	0032      	movs	r2, r6
 800ccba:	f7ff fbf5 	bl	800c4a8 <memcpy>
 800ccbe:	0029      	movs	r1, r5
 800ccc0:	0038      	movs	r0, r7
 800ccc2:	f7ff ff33 	bl	800cb2c <_free_r>
 800ccc6:	e7e3      	b.n	800cc90 <_realloc_r+0x14>

0800ccc8 <_sbrk_r>:
 800ccc8:	2300      	movs	r3, #0
 800ccca:	b570      	push	{r4, r5, r6, lr}
 800cccc:	4c06      	ldr	r4, [pc, #24]	; (800cce8 <_sbrk_r+0x20>)
 800ccce:	0005      	movs	r5, r0
 800ccd0:	0008      	movs	r0, r1
 800ccd2:	6023      	str	r3, [r4, #0]
 800ccd4:	f000 f95e 	bl	800cf94 <_sbrk>
 800ccd8:	1c43      	adds	r3, r0, #1
 800ccda:	d103      	bne.n	800cce4 <_sbrk_r+0x1c>
 800ccdc:	6823      	ldr	r3, [r4, #0]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d000      	beq.n	800cce4 <_sbrk_r+0x1c>
 800cce2:	602b      	str	r3, [r5, #0]
 800cce4:	bd70      	pop	{r4, r5, r6, pc}
 800cce6:	46c0      	nop			; (mov r8, r8)
 800cce8:	200042dc 	.word	0x200042dc

0800ccec <__malloc_lock>:
 800ccec:	4770      	bx	lr

0800ccee <__malloc_unlock>:
 800ccee:	4770      	bx	lr

0800ccf0 <_malloc_usable_size_r>:
 800ccf0:	1f0b      	subs	r3, r1, #4
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	1f18      	subs	r0, r3, #4
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	da01      	bge.n	800ccfe <_malloc_usable_size_r+0xe>
 800ccfa:	580b      	ldr	r3, [r1, r0]
 800ccfc:	18c0      	adds	r0, r0, r3
 800ccfe:	4770      	bx	lr

0800cd00 <ceil>:
 800cd00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd02:	004b      	lsls	r3, r1, #1
 800cd04:	4a39      	ldr	r2, [pc, #228]	; (800cdec <ceil+0xec>)
 800cd06:	0d5b      	lsrs	r3, r3, #21
 800cd08:	b085      	sub	sp, #20
 800cd0a:	189e      	adds	r6, r3, r2
 800cd0c:	9003      	str	r0, [sp, #12]
 800cd0e:	000c      	movs	r4, r1
 800cd10:	0005      	movs	r5, r0
 800cd12:	2e13      	cmp	r6, #19
 800cd14:	dc32      	bgt.n	800cd7c <ceil+0x7c>
 800cd16:	2e00      	cmp	r6, #0
 800cd18:	da13      	bge.n	800cd42 <ceil+0x42>
 800cd1a:	4a35      	ldr	r2, [pc, #212]	; (800cdf0 <ceil+0xf0>)
 800cd1c:	4b35      	ldr	r3, [pc, #212]	; (800cdf4 <ceil+0xf4>)
 800cd1e:	f7f3 fcad 	bl	800067c <__aeabi_dadd>
 800cd22:	2200      	movs	r2, #0
 800cd24:	2300      	movs	r3, #0
 800cd26:	f7f3 fb97 	bl	8000458 <__aeabi_dcmpgt>
 800cd2a:	2800      	cmp	r0, #0
 800cd2c:	d006      	beq.n	800cd3c <ceil+0x3c>
 800cd2e:	2c00      	cmp	r4, #0
 800cd30:	db57      	blt.n	800cde2 <ceil+0xe2>
 800cd32:	432c      	orrs	r4, r5
 800cd34:	2500      	movs	r5, #0
 800cd36:	42ac      	cmp	r4, r5
 800cd38:	d000      	beq.n	800cd3c <ceil+0x3c>
 800cd3a:	4c2f      	ldr	r4, [pc, #188]	; (800cdf8 <ceil+0xf8>)
 800cd3c:	0028      	movs	r0, r5
 800cd3e:	0021      	movs	r1, r4
 800cd40:	e026      	b.n	800cd90 <ceil+0x90>
 800cd42:	4f2e      	ldr	r7, [pc, #184]	; (800cdfc <ceil+0xfc>)
 800cd44:	4137      	asrs	r7, r6
 800cd46:	003b      	movs	r3, r7
 800cd48:	400b      	ands	r3, r1
 800cd4a:	4303      	orrs	r3, r0
 800cd4c:	d020      	beq.n	800cd90 <ceil+0x90>
 800cd4e:	9000      	str	r0, [sp, #0]
 800cd50:	9101      	str	r1, [sp, #4]
 800cd52:	4a27      	ldr	r2, [pc, #156]	; (800cdf0 <ceil+0xf0>)
 800cd54:	4b27      	ldr	r3, [pc, #156]	; (800cdf4 <ceil+0xf4>)
 800cd56:	9800      	ldr	r0, [sp, #0]
 800cd58:	9901      	ldr	r1, [sp, #4]
 800cd5a:	f7f3 fc8f 	bl	800067c <__aeabi_dadd>
 800cd5e:	2200      	movs	r2, #0
 800cd60:	2300      	movs	r3, #0
 800cd62:	f7f3 fb79 	bl	8000458 <__aeabi_dcmpgt>
 800cd66:	2800      	cmp	r0, #0
 800cd68:	d0e8      	beq.n	800cd3c <ceil+0x3c>
 800cd6a:	2c00      	cmp	r4, #0
 800cd6c:	dd03      	ble.n	800cd76 <ceil+0x76>
 800cd6e:	2380      	movs	r3, #128	; 0x80
 800cd70:	035b      	lsls	r3, r3, #13
 800cd72:	4133      	asrs	r3, r6
 800cd74:	18e4      	adds	r4, r4, r3
 800cd76:	43bc      	bics	r4, r7
 800cd78:	2500      	movs	r5, #0
 800cd7a:	e7df      	b.n	800cd3c <ceil+0x3c>
 800cd7c:	2e33      	cmp	r6, #51	; 0x33
 800cd7e:	dd09      	ble.n	800cd94 <ceil+0x94>
 800cd80:	2380      	movs	r3, #128	; 0x80
 800cd82:	00db      	lsls	r3, r3, #3
 800cd84:	429e      	cmp	r6, r3
 800cd86:	d103      	bne.n	800cd90 <ceil+0x90>
 800cd88:	0002      	movs	r2, r0
 800cd8a:	000b      	movs	r3, r1
 800cd8c:	f7f3 fc76 	bl	800067c <__aeabi_dadd>
 800cd90:	b005      	add	sp, #20
 800cd92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd94:	2701      	movs	r7, #1
 800cd96:	4a1a      	ldr	r2, [pc, #104]	; (800ce00 <ceil+0x100>)
 800cd98:	427f      	negs	r7, r7
 800cd9a:	189b      	adds	r3, r3, r2
 800cd9c:	40df      	lsrs	r7, r3
 800cd9e:	4207      	tst	r7, r0
 800cda0:	d0f6      	beq.n	800cd90 <ceil+0x90>
 800cda2:	9000      	str	r0, [sp, #0]
 800cda4:	9101      	str	r1, [sp, #4]
 800cda6:	4a12      	ldr	r2, [pc, #72]	; (800cdf0 <ceil+0xf0>)
 800cda8:	4b12      	ldr	r3, [pc, #72]	; (800cdf4 <ceil+0xf4>)
 800cdaa:	9800      	ldr	r0, [sp, #0]
 800cdac:	9901      	ldr	r1, [sp, #4]
 800cdae:	f7f3 fc65 	bl	800067c <__aeabi_dadd>
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	f7f3 fb4f 	bl	8000458 <__aeabi_dcmpgt>
 800cdba:	2800      	cmp	r0, #0
 800cdbc:	d0be      	beq.n	800cd3c <ceil+0x3c>
 800cdbe:	2c00      	cmp	r4, #0
 800cdc0:	dd02      	ble.n	800cdc8 <ceil+0xc8>
 800cdc2:	2e14      	cmp	r6, #20
 800cdc4:	d102      	bne.n	800cdcc <ceil+0xcc>
 800cdc6:	3401      	adds	r4, #1
 800cdc8:	43bd      	bics	r5, r7
 800cdca:	e7b7      	b.n	800cd3c <ceil+0x3c>
 800cdcc:	2334      	movs	r3, #52	; 0x34
 800cdce:	1b9e      	subs	r6, r3, r6
 800cdd0:	3b33      	subs	r3, #51	; 0x33
 800cdd2:	40b3      	lsls	r3, r6
 800cdd4:	18ed      	adds	r5, r5, r3
 800cdd6:	9b03      	ldr	r3, [sp, #12]
 800cdd8:	429d      	cmp	r5, r3
 800cdda:	419b      	sbcs	r3, r3
 800cddc:	425b      	negs	r3, r3
 800cdde:	18e4      	adds	r4, r4, r3
 800cde0:	e7f2      	b.n	800cdc8 <ceil+0xc8>
 800cde2:	2480      	movs	r4, #128	; 0x80
 800cde4:	2500      	movs	r5, #0
 800cde6:	0624      	lsls	r4, r4, #24
 800cde8:	e7a8      	b.n	800cd3c <ceil+0x3c>
 800cdea:	46c0      	nop			; (mov r8, r8)
 800cdec:	fffffc01 	.word	0xfffffc01
 800cdf0:	8800759c 	.word	0x8800759c
 800cdf4:	7e37e43c 	.word	0x7e37e43c
 800cdf8:	3ff00000 	.word	0x3ff00000
 800cdfc:	000fffff 	.word	0x000fffff
 800ce00:	fffffbed 	.word	0xfffffbed

0800ce04 <floor>:
 800ce04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce06:	004b      	lsls	r3, r1, #1
 800ce08:	4a39      	ldr	r2, [pc, #228]	; (800cef0 <floor+0xec>)
 800ce0a:	0d5b      	lsrs	r3, r3, #21
 800ce0c:	b085      	sub	sp, #20
 800ce0e:	189e      	adds	r6, r3, r2
 800ce10:	9003      	str	r0, [sp, #12]
 800ce12:	000c      	movs	r4, r1
 800ce14:	0005      	movs	r5, r0
 800ce16:	2e13      	cmp	r6, #19
 800ce18:	dc34      	bgt.n	800ce84 <floor+0x80>
 800ce1a:	2e00      	cmp	r6, #0
 800ce1c:	da15      	bge.n	800ce4a <floor+0x46>
 800ce1e:	4a35      	ldr	r2, [pc, #212]	; (800cef4 <floor+0xf0>)
 800ce20:	4b35      	ldr	r3, [pc, #212]	; (800cef8 <floor+0xf4>)
 800ce22:	f7f3 fc2b 	bl	800067c <__aeabi_dadd>
 800ce26:	2200      	movs	r2, #0
 800ce28:	2300      	movs	r3, #0
 800ce2a:	f7f3 fb15 	bl	8000458 <__aeabi_dcmpgt>
 800ce2e:	2800      	cmp	r0, #0
 800ce30:	d008      	beq.n	800ce44 <floor+0x40>
 800ce32:	2c00      	cmp	r4, #0
 800ce34:	da59      	bge.n	800ceea <floor+0xe6>
 800ce36:	0063      	lsls	r3, r4, #1
 800ce38:	085b      	lsrs	r3, r3, #1
 800ce3a:	432b      	orrs	r3, r5
 800ce3c:	2500      	movs	r5, #0
 800ce3e:	42ab      	cmp	r3, r5
 800ce40:	d000      	beq.n	800ce44 <floor+0x40>
 800ce42:	4c2e      	ldr	r4, [pc, #184]	; (800cefc <floor+0xf8>)
 800ce44:	0028      	movs	r0, r5
 800ce46:	0021      	movs	r1, r4
 800ce48:	e026      	b.n	800ce98 <floor+0x94>
 800ce4a:	4f2d      	ldr	r7, [pc, #180]	; (800cf00 <floor+0xfc>)
 800ce4c:	4137      	asrs	r7, r6
 800ce4e:	003b      	movs	r3, r7
 800ce50:	400b      	ands	r3, r1
 800ce52:	4303      	orrs	r3, r0
 800ce54:	d020      	beq.n	800ce98 <floor+0x94>
 800ce56:	9000      	str	r0, [sp, #0]
 800ce58:	9101      	str	r1, [sp, #4]
 800ce5a:	4a26      	ldr	r2, [pc, #152]	; (800cef4 <floor+0xf0>)
 800ce5c:	4b26      	ldr	r3, [pc, #152]	; (800cef8 <floor+0xf4>)
 800ce5e:	9800      	ldr	r0, [sp, #0]
 800ce60:	9901      	ldr	r1, [sp, #4]
 800ce62:	f7f3 fc0b 	bl	800067c <__aeabi_dadd>
 800ce66:	2200      	movs	r2, #0
 800ce68:	2300      	movs	r3, #0
 800ce6a:	f7f3 faf5 	bl	8000458 <__aeabi_dcmpgt>
 800ce6e:	2800      	cmp	r0, #0
 800ce70:	d0e8      	beq.n	800ce44 <floor+0x40>
 800ce72:	2c00      	cmp	r4, #0
 800ce74:	da03      	bge.n	800ce7e <floor+0x7a>
 800ce76:	2380      	movs	r3, #128	; 0x80
 800ce78:	035b      	lsls	r3, r3, #13
 800ce7a:	4133      	asrs	r3, r6
 800ce7c:	18e4      	adds	r4, r4, r3
 800ce7e:	43bc      	bics	r4, r7
 800ce80:	2500      	movs	r5, #0
 800ce82:	e7df      	b.n	800ce44 <floor+0x40>
 800ce84:	2e33      	cmp	r6, #51	; 0x33
 800ce86:	dd09      	ble.n	800ce9c <floor+0x98>
 800ce88:	2380      	movs	r3, #128	; 0x80
 800ce8a:	00db      	lsls	r3, r3, #3
 800ce8c:	429e      	cmp	r6, r3
 800ce8e:	d103      	bne.n	800ce98 <floor+0x94>
 800ce90:	0002      	movs	r2, r0
 800ce92:	000b      	movs	r3, r1
 800ce94:	f7f3 fbf2 	bl	800067c <__aeabi_dadd>
 800ce98:	b005      	add	sp, #20
 800ce9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce9c:	2701      	movs	r7, #1
 800ce9e:	4a19      	ldr	r2, [pc, #100]	; (800cf04 <floor+0x100>)
 800cea0:	427f      	negs	r7, r7
 800cea2:	189b      	adds	r3, r3, r2
 800cea4:	40df      	lsrs	r7, r3
 800cea6:	4207      	tst	r7, r0
 800cea8:	d0f6      	beq.n	800ce98 <floor+0x94>
 800ceaa:	9000      	str	r0, [sp, #0]
 800ceac:	9101      	str	r1, [sp, #4]
 800ceae:	4a11      	ldr	r2, [pc, #68]	; (800cef4 <floor+0xf0>)
 800ceb0:	4b11      	ldr	r3, [pc, #68]	; (800cef8 <floor+0xf4>)
 800ceb2:	9800      	ldr	r0, [sp, #0]
 800ceb4:	9901      	ldr	r1, [sp, #4]
 800ceb6:	f7f3 fbe1 	bl	800067c <__aeabi_dadd>
 800ceba:	2200      	movs	r2, #0
 800cebc:	2300      	movs	r3, #0
 800cebe:	f7f3 facb 	bl	8000458 <__aeabi_dcmpgt>
 800cec2:	2800      	cmp	r0, #0
 800cec4:	d0be      	beq.n	800ce44 <floor+0x40>
 800cec6:	2c00      	cmp	r4, #0
 800cec8:	da02      	bge.n	800ced0 <floor+0xcc>
 800ceca:	2e14      	cmp	r6, #20
 800cecc:	d102      	bne.n	800ced4 <floor+0xd0>
 800cece:	3401      	adds	r4, #1
 800ced0:	43bd      	bics	r5, r7
 800ced2:	e7b7      	b.n	800ce44 <floor+0x40>
 800ced4:	2334      	movs	r3, #52	; 0x34
 800ced6:	1b9e      	subs	r6, r3, r6
 800ced8:	3b33      	subs	r3, #51	; 0x33
 800ceda:	40b3      	lsls	r3, r6
 800cedc:	18ed      	adds	r5, r5, r3
 800cede:	9b03      	ldr	r3, [sp, #12]
 800cee0:	429d      	cmp	r5, r3
 800cee2:	419b      	sbcs	r3, r3
 800cee4:	425b      	negs	r3, r3
 800cee6:	18e4      	adds	r4, r4, r3
 800cee8:	e7f2      	b.n	800ced0 <floor+0xcc>
 800ceea:	2500      	movs	r5, #0
 800ceec:	002c      	movs	r4, r5
 800ceee:	e7a9      	b.n	800ce44 <floor+0x40>
 800cef0:	fffffc01 	.word	0xfffffc01
 800cef4:	8800759c 	.word	0x8800759c
 800cef8:	7e37e43c 	.word	0x7e37e43c
 800cefc:	bff00000 	.word	0xbff00000
 800cf00:	000fffff 	.word	0x000fffff
 800cf04:	fffffbed 	.word	0xfffffbed

0800cf08 <round>:
 800cf08:	b570      	push	{r4, r5, r6, lr}
 800cf0a:	004a      	lsls	r2, r1, #1
 800cf0c:	4d1d      	ldr	r5, [pc, #116]	; (800cf84 <round+0x7c>)
 800cf0e:	0d52      	lsrs	r2, r2, #21
 800cf10:	1955      	adds	r5, r2, r5
 800cf12:	000e      	movs	r6, r1
 800cf14:	2d13      	cmp	r5, #19
 800cf16:	dc18      	bgt.n	800cf4a <round+0x42>
 800cf18:	2d00      	cmp	r5, #0
 800cf1a:	da09      	bge.n	800cf30 <round+0x28>
 800cf1c:	0fcb      	lsrs	r3, r1, #31
 800cf1e:	07db      	lsls	r3, r3, #31
 800cf20:	2200      	movs	r2, #0
 800cf22:	1c69      	adds	r1, r5, #1
 800cf24:	d101      	bne.n	800cf2a <round+0x22>
 800cf26:	4918      	ldr	r1, [pc, #96]	; (800cf88 <round+0x80>)
 800cf28:	430b      	orrs	r3, r1
 800cf2a:	0019      	movs	r1, r3
 800cf2c:	0010      	movs	r0, r2
 800cf2e:	e016      	b.n	800cf5e <round+0x56>
 800cf30:	4a16      	ldr	r2, [pc, #88]	; (800cf8c <round+0x84>)
 800cf32:	412a      	asrs	r2, r5
 800cf34:	420a      	tst	r2, r1
 800cf36:	d101      	bne.n	800cf3c <round+0x34>
 800cf38:	2800      	cmp	r0, #0
 800cf3a:	d010      	beq.n	800cf5e <round+0x56>
 800cf3c:	2380      	movs	r3, #128	; 0x80
 800cf3e:	031b      	lsls	r3, r3, #12
 800cf40:	412b      	asrs	r3, r5
 800cf42:	199b      	adds	r3, r3, r6
 800cf44:	4393      	bics	r3, r2
 800cf46:	2200      	movs	r2, #0
 800cf48:	e7ef      	b.n	800cf2a <round+0x22>
 800cf4a:	2d33      	cmp	r5, #51	; 0x33
 800cf4c:	dd08      	ble.n	800cf60 <round+0x58>
 800cf4e:	2380      	movs	r3, #128	; 0x80
 800cf50:	00db      	lsls	r3, r3, #3
 800cf52:	429d      	cmp	r5, r3
 800cf54:	d103      	bne.n	800cf5e <round+0x56>
 800cf56:	0002      	movs	r2, r0
 800cf58:	000b      	movs	r3, r1
 800cf5a:	f7f3 fb8f 	bl	800067c <__aeabi_dadd>
 800cf5e:	bd70      	pop	{r4, r5, r6, pc}
 800cf60:	4e0b      	ldr	r6, [pc, #44]	; (800cf90 <round+0x88>)
 800cf62:	1992      	adds	r2, r2, r6
 800cf64:	2601      	movs	r6, #1
 800cf66:	4276      	negs	r6, r6
 800cf68:	40d6      	lsrs	r6, r2
 800cf6a:	4206      	tst	r6, r0
 800cf6c:	d0f7      	beq.n	800cf5e <round+0x56>
 800cf6e:	2233      	movs	r2, #51	; 0x33
 800cf70:	1b55      	subs	r5, r2, r5
 800cf72:	3a32      	subs	r2, #50	; 0x32
 800cf74:	40aa      	lsls	r2, r5
 800cf76:	1812      	adds	r2, r2, r0
 800cf78:	4282      	cmp	r2, r0
 800cf7a:	41a4      	sbcs	r4, r4
 800cf7c:	4264      	negs	r4, r4
 800cf7e:	190b      	adds	r3, r1, r4
 800cf80:	43b2      	bics	r2, r6
 800cf82:	e7d2      	b.n	800cf2a <round+0x22>
 800cf84:	fffffc01 	.word	0xfffffc01
 800cf88:	3ff00000 	.word	0x3ff00000
 800cf8c:	000fffff 	.word	0x000fffff
 800cf90:	fffffbed 	.word	0xfffffbed

0800cf94 <_sbrk>:
 800cf94:	4b05      	ldr	r3, [pc, #20]	; (800cfac <_sbrk+0x18>)
 800cf96:	0002      	movs	r2, r0
 800cf98:	6819      	ldr	r1, [r3, #0]
 800cf9a:	2900      	cmp	r1, #0
 800cf9c:	d101      	bne.n	800cfa2 <_sbrk+0xe>
 800cf9e:	4904      	ldr	r1, [pc, #16]	; (800cfb0 <_sbrk+0x1c>)
 800cfa0:	6019      	str	r1, [r3, #0]
 800cfa2:	6818      	ldr	r0, [r3, #0]
 800cfa4:	1882      	adds	r2, r0, r2
 800cfa6:	601a      	str	r2, [r3, #0]
 800cfa8:	4770      	bx	lr
 800cfaa:	46c0      	nop			; (mov r8, r8)
 800cfac:	20000554 	.word	0x20000554
 800cfb0:	200042e0 	.word	0x200042e0

0800cfb4 <_init>:
 800cfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfb6:	46c0      	nop			; (mov r8, r8)
 800cfb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfba:	bc08      	pop	{r3}
 800cfbc:	469e      	mov	lr, r3
 800cfbe:	4770      	bx	lr

0800cfc0 <_fini>:
 800cfc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfc2:	46c0      	nop			; (mov r8, r8)
 800cfc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfc6:	bc08      	pop	{r3}
 800cfc8:	469e      	mov	lr, r3
 800cfca:	4770      	bx	lr
