

================================================================
== Vivado HLS Report for 'data_read_1'
================================================================
* Date:           Mon Oct 14 11:58:18 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.850|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4109|  4109|  4109|  4109|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+----------+
        |                   |        |  Latency  |  Interval | Pipeline |
        |      Instance     | Module | min | max | min | max |   Type   |
        +-------------------+--------+-----+-----+-----+-----+----------+
        |grp_popcnt_fu_178  |popcnt  |    1|    1|    1|    1| function |
        +-------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- read_loop1  |  4100|  4100|         7|          2|          1|  2048|    yes   |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|    29442|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|       43|     2077|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      158|    -|
|Register             |        0|      -|     4532|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     4575|    31709|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |        8|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+----+------+-----+
    |      Instance     | Module | BRAM_18K| DSP48E| FF |  LUT | URAM|
    +-------------------+--------+---------+-------+----+------+-----+
    |grp_popcnt_fu_178  |popcnt  |        0|      0|  43|  2077|    0|
    +-------------------+--------+---------+-------+----+------+-----+
    |Total              |        |        0|      0|  43|  2077|    0|
    +-------------------+--------+---------+-------+----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln215_fu_199_p2                |     +    |      0|  0|    59|          59|          59|
    |add_ln46_fu_272_p2                 |     +    |      0|  0|    17|          17|           2|
    |data_num_fu_231_p2                 |     +    |      0|  0|    16|          16|           1|
    |data_part_fu_237_p2                |     +    |      0|  0|    16|          16|           1|
    |data_part_num_fu_221_p2            |     +    |      0|  0|    12|          12|           1|
    |datapop_local_V_d0                 |     +    |      0|  0|    11|          11|          11|
    |sub_ln414_1_fu_437_p2              |     -    |      0|  0|    11|          10|          11|
    |sub_ln414_2_fu_358_p2              |     -    |      0|  0|    11|          10|          11|
    |sub_ln414_3_fu_380_p2              |     -    |      0|  0|    11|          10|          11|
    |sub_ln414_fu_317_p2                |     -    |      0|  0|    11|          10|          11|
    |sub_ln647_1_fu_567_p2              |     -    |      0|  0|    11|          10|          11|
    |sub_ln647_2_fu_586_p2              |     -    |      0|  0|    11|          11|          11|
    |sub_ln647_3_fu_608_p2              |     -    |      0|  0|    11|          10|          11|
    |sub_ln647_fu_582_p2                |     -    |      0|  0|    11|          11|          11|
    |and_ln414_1_fu_490_p2              |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln414_2_fu_496_p2              |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln414_3_fu_547_p2              |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln414_fu_478_p2                |    and   |      0|  0|  1023|        1024|        1024|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state10_pp0_stage1_iter0  |    and   |      0|  0|     2|           1|           1|
    |data_local_V_d0                    |    and   |      0|  0|  1023|        1024|        1024|
    |p_Result_1_fu_634_p2               |    and   |      0|  0|  1023|        1024|        1024|
    |icmp_ln37_fu_215_p2                |   icmp   |      0|  0|    13|          12|          13|
    |icmp_ln414_1_fu_341_p2             |   icmp   |      0|  0|    20|          25|          25|
    |icmp_ln414_fu_300_p2               |   icmp   |      0|  0|    20|          25|          25|
    |icmp_ln647_fu_417_p2               |   icmp   |      0|  0|    20|          25|          25|
    |lshr_ln414_1_fu_541_p2             |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln414_fu_472_p2               |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln647_1_fu_628_p2             |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln647_fu_622_p2               |   lshr   |      0|  0|  2171|        1024|        1024|
    |or_ln46_fu_291_p2                  |    or    |      0|  0|    25|           9|          25|
    |p_Result_s_fu_502_p2               |    or    |      0|  0|  1023|        1024|        1024|
    |data_num_1_fu_243_p3               |  select  |      0|  0|    16|           1|          16|
    |data_part_1_fu_251_p3              |  select  |      0|  0|    16|           1|          16|
    |select_ln414_1_fu_432_p3           |  select  |      0|  0|    11|           1|          11|
    |select_ln414_2_fu_323_p3           |  select  |      0|  0|    11|           1|          11|
    |select_ln414_3_fu_460_p3           |  select  |      0|  0|  1008|           1|        1024|
    |select_ln414_4_fu_364_p3           |  select  |      0|  0|    11|           1|          11|
    |select_ln414_5_fu_508_p3           |  select  |      0|  0|    11|           1|          11|
    |select_ln414_6_fu_372_p3           |  select  |      0|  0|    11|           1|          11|
    |select_ln414_7_fu_529_p3           |  select  |      0|  0|  1008|           1|        1024|
    |select_ln414_fu_427_p3             |  select  |      0|  0|    11|           1|          11|
    |select_ln647_1_fu_597_p3           |  select  |      0|  0|  1008|           1|        1024|
    |select_ln647_2_fu_603_p3           |  select  |      0|  0|    11|           1|          11|
    |select_ln647_fu_590_p3             |  select  |      0|  0|    11|           1|          11|
    |shl_ln414_1_fu_466_p2              |    shl   |      0|  0|  2171|           2|        1024|
    |shl_ln414_2_fu_390_p2              |    shl   |      0|  0|  2171|        1024|        1024|
    |shl_ln414_3_fu_535_p2              |    shl   |      0|  0|  2171|           2|        1024|
    |shl_ln414_4_fu_411_p2              |    shl   |      0|  0|   423|           2|         128|
    |shl_ln414_fu_335_p2                |    shl   |      0|  0|  2171|        1024|        1024|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |xor_ln414_fu_484_p2                |    xor   |      0|  0|  1023|           2|        1024|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0| 29442|       10579|       19984|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter3                   |   9|          2|    1|          2|
    |ap_phi_mux_data_num_0_phi_fu_160_p4       |   9|          2|   16|         32|
    |ap_phi_mux_data_part_0_phi_fu_149_p4      |   9|          2|   16|         32|
    |ap_phi_mux_data_part_num_0_phi_fu_171_p4  |   9|          2|   12|         24|
    |data_local_V_address0                     |  15|          3|   10|         30|
    |data_local_V_we0                          |   9|          2|  128|        256|
    |data_num_0_reg_156                        |   9|          2|   16|         32|
    |data_part_0_reg_145                       |   9|          2|   16|         32|
    |data_part_num_0_reg_167                   |   9|          2|   12|         24|
    |input_V_blk_n_AR                          |   9|          2|    1|          2|
    |input_V_blk_n_R                           |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 158|         35|  230|        480|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+------+----+------+-----------+
    |                    Name                    |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------------+------+----+------+-----------+
    |add_ln215_reg_655                           |    59|   0|    59|          0|
    |ap_CS_fsm                                   |    11|   0|    11|          0|
    |ap_enable_reg_pp0_iter0                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                     |     1|   0|     1|          0|
    |data_local_V_addr_reg_718                   |    10|   0|    10|          0|
    |data_num_0_reg_156                          |    16|   0|    16|          0|
    |data_num_1_reg_685                          |    16|   0|    16|          0|
    |data_part_0_reg_145                         |    16|   0|    16|          0|
    |data_part_1_reg_691                         |    16|   0|    16|          0|
    |data_part_num_0_reg_167                     |    12|   0|    12|          0|
    |data_part_num_reg_670                       |    12|   0|    12|          0|
    |data_part_reg_680                           |    16|   0|    16|          0|
    |datapop_local_V_addr_reg_793                |    10|   0|    10|          0|
    |datapop_local_V_addr_reg_793_pp0_iter2_reg  |    10|   0|    10|          0|
    |icmp_ln37_reg_666                           |     1|   0|     1|          0|
    |icmp_ln414_1_reg_748                        |     1|   0|     1|          0|
    |icmp_ln414_reg_723                          |     1|   0|     1|          0|
    |icmp_ln647_reg_780                          |     1|   0|     1|          0|
    |input_V_addr_read_reg_713                   |   512|   0|   512|          0|
    |p_Result_s_reg_798                          |  1024|   0|  1024|          0|
    |shl_ln414_2_reg_769                         |  1024|   0|  1024|          0|
    |shl_ln414_4_reg_775                         |   128|   0|   128|          0|
    |shl_ln414_reg_742                           |  1024|   0|  1024|          0|
    |sub_ln414_3_reg_764                         |    11|   0|    11|          0|
    |sub_ln647_1_reg_811                         |     2|   0|    11|          9|
    |tmp_1_reg_730                               |     2|   0|    11|          9|
    |tmp_3_reg_754                               |     2|   0|    11|          9|
    |tmp_6_reg_804                               |     2|   0|    11|          9|
    |trunc_ln364_reg_816                         |   512|   0|   512|          0|
    |trunc_ln37_reg_675                          |     1|   0|     1|          0|
    |trunc_ln414_1_reg_759                       |     2|   0|    11|          9|
    |trunc_ln414_reg_736                         |     2|   0|    11|          9|
    |trunc_ln46_1_reg_703                        |     2|   0|     2|          0|
    |trunc_ln46_2_reg_708                        |     2|   0|     2|          0|
    |trunc_ln46_reg_698                          |     2|   0|     2|          0|
    |trunc_ln647_reg_787                         |     2|   0|    11|          9|
    |icmp_ln37_reg_666                           |    64|  32|     1|          0|
    +--------------------------------------------+------+----+------+-----------+
    |Total                                       |  4532|  32|  4532|         63|
    +--------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+------+------------+-----------------+--------------+
|ap_clk                    |  in |     1| ap_ctrl_hs |   data_read.1   | return value |
|ap_rst                    |  in |     1| ap_ctrl_hs |   data_read.1   | return value |
|ap_start                  |  in |     1| ap_ctrl_hs |   data_read.1   | return value |
|ap_done                   | out |     1| ap_ctrl_hs |   data_read.1   | return value |
|ap_idle                   | out |     1| ap_ctrl_hs |   data_read.1   | return value |
|ap_ready                  | out |     1| ap_ctrl_hs |   data_read.1   | return value |
|m_axi_input_V_AWVALID     | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWREADY     |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWADDR      | out |    64|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWID        | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWLEN       | out |    32|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWSIZE      | out |     3|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWBURST     | out |     2|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWLOCK      | out |     2|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWCACHE     | out |     4|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWPROT      | out |     3|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWQOS       | out |     4|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWREGION    | out |     4|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_AWUSER      | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_WVALID      | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_WREADY      |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_WDATA       | out |   512|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_WSTRB       | out |    64|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_WLAST       | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_WID         | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_WUSER       | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARVALID     | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARREADY     |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARADDR      | out |    64|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARID        | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARLEN       | out |    32|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARSIZE      | out |     3|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARBURST     | out |     2|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARLOCK      | out |     2|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARCACHE     | out |     4|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARPROT      | out |     3|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARQOS       | out |     4|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARREGION    | out |     4|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_ARUSER      | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_RVALID      |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_RREADY      | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_RDATA       |  in |   512|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_RLAST       |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_RID         |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_RUSER       |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_RRESP       |  in |     2|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_BVALID      |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_BREADY      | out |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_BRESP       |  in |     2|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_BID         |  in |     1|    m_axi   |     input_V     |    pointer   |
|m_axi_input_V_BUSER       |  in |     1|    m_axi   |     input_V     |    pointer   |
|input_V_offset            |  in |    58|   ap_none  |  input_V_offset |    scalar    |
|data_local_V_address0     | out |    10|  ap_memory |   data_local_V  |     array    |
|data_local_V_ce0          | out |     1|  ap_memory |   data_local_V  |     array    |
|data_local_V_we0          | out |   128|  ap_memory |   data_local_V  |     array    |
|data_local_V_d0           | out |  1024|  ap_memory |   data_local_V  |     array    |
|data_local_V_q0           |  in |  1024|  ap_memory |   data_local_V  |     array    |
|datapop_local_V_address0  | out |    10|  ap_memory | datapop_local_V |     array    |
|datapop_local_V_ce0       | out |     1|  ap_memory | datapop_local_V |     array    |
|datapop_local_V_we0       | out |     1|  ap_memory | datapop_local_V |     array    |
|datapop_local_V_d0        | out |    11|  ap_memory | datapop_local_V |     array    |
|datapop_local_V_q0        |  in |    11|  ap_memory | datapop_local_V |     array    |
|chunk_num                 |  in |    16|   ap_none  |    chunk_num    |    scalar    |
+--------------------------+-----+------+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 16 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 9 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%chunk_num_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %chunk_num)"   --->   Operation 17 'read' 'chunk_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %input_V_offset)"   --->   Operation 18 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %chunk_num_read, i1 false)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i17 %shl_ln to i59" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 20 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i58 %input_V_offset_read to i59" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 21 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln215 = add i59 %zext_ln215_1, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 22 'add' 'add_ln215' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i59 %add_ln215 to i64" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 23 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i512* %input_V, i64 %zext_ln215_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 24 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [7/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 25 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 26 [6/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 26 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 27 [5/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 27 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 28 [4/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 28 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 29 [3/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 29 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 30 [2/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 30 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 32 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (0.60ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.98>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%data_part_0 = phi i16 [ 0, %0 ], [ %data_part_1, %read_loop1 ]"   --->   Operation 34 'phi' 'data_part_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%data_num_0 = phi i16 [ 0, %0 ], [ %data_num_1, %read_loop1 ]"   --->   Operation 35 'phi' 'data_num_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%data_part_num_0 = phi i12 [ 0, %0 ], [ %data_part_num, %read_loop1 ]"   --->   Operation 36 'phi' 'data_part_num_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.62ns)   --->   "%icmp_ln37 = icmp eq i12 %data_part_num_0, -2048" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 37 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.52ns)   --->   "%data_part_num = add i12 %data_part_num_0, 1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 39 'add' 'data_part_num' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %2, label %read_loop1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i12 %data_part_num_0 to i1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 41 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.60ns)   --->   "%data_num = add i16 %data_num_0, 1" [tancoeff/tancoeff/tancalc.cpp:41]   --->   Operation 42 'add' 'data_num' <Predicate = (!icmp_ln37)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.60ns)   --->   "%data_part = add i16 %data_part_0, 1" [tancoeff/tancoeff/tancalc.cpp:44]   --->   Operation 43 'add' 'data_part' <Predicate = (!icmp_ln37)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.24ns)   --->   "%data_num_1 = select i1 %trunc_ln37, i16 %data_num_0, i16 %data_num" [tancoeff/tancoeff/tancalc.cpp:39]   --->   Operation 44 'select' 'data_num_1' <Predicate = (!icmp_ln37)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 45 [1/1] (0.24ns)   --->   "%data_part_1 = select i1 %trunc_ln37, i16 %data_part, i16 0" [tancoeff/tancoeff/tancalc.cpp:39]   --->   Operation 45 'select' 'data_part_1' <Predicate = (!icmp_ln37)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i16 %data_part_1 to i2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 46 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i16 %data_part_1 to i2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 47 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = trunc i16 %data_part_1 to i2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 48 'trunc' 'trunc_ln46_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (2.43ns)   --->   "%input_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %input_V_addr)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 49 'read' 'input_V_addr_read' <Predicate = (!icmp_ln37)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.22>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %data_num_1 to i17" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 50 'sext' 'sext_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.60ns)   --->   "%add_ln46 = add i17 %sext_ln46, -1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 51 'add' 'add_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i17 %add_ln46 to i64" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 52 'sext' 'sext_ln46_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%Lo_assign = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %data_part_1, i9 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 53 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln46 = or i25 %Lo_assign, 511" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 54 'or' 'or_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V = zext i512 %input_V_addr_read to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 55 'zext' 'tmp_V' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%data_local_V_addr = getelementptr [1024 x i1024]* %data_local_V, i64 0, i64 %sext_ln46_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 56 'getelementptr' 'data_local_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 57 [2/2] (1.15ns)   --->   "%p_Val2_s = load i1024* %data_local_V_addr, align 128" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 57 'load' 'p_Val2_s' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_11 : Operation 58 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp ugt i25 %Lo_assign, %or_ln46" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 58 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %trunc_ln46_2, i9 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 59 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i25 %or_ln46 to i11" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 60 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.53ns)   --->   "%sub_ln414 = sub i11 1023, %tmp_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 61 'sub' 'sub_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i11 %sub_ln414, i11 %tmp_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 62 'select' 'select_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414 = zext i11 %select_ln414_2 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 63 'zext' 'zext_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414 = shl i1024 %tmp_V, %zext_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 64 'shl' 'shl_ln414' <Predicate = (!icmp_ln37)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [1/1] (0.77ns)   --->   "%icmp_ln414_1 = icmp ugt i25 %Lo_assign, %or_ln46" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 65 'icmp' 'icmp_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %trunc_ln46_1, i9 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i25 %or_ln46 to i11" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 67 'trunc' 'trunc_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.53ns)   --->   "%sub_ln414_2 = sub i11 1023, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 68 'sub' 'sub_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_3)   --->   "%select_ln414_4 = select i1 %icmp_ln414_1, i11 %tmp_3, i11 %trunc_ln414_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 69 'select' 'select_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_2)   --->   "%select_ln414_6 = select i1 %icmp_ln414_1, i11 %sub_ln414_2, i11 %tmp_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 70 'select' 'select_ln414_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.53ns) (out node of the LUT)   --->   "%sub_ln414_3 = sub i11 1023, %select_ln414_4" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 71 'sub' 'sub_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_2)   --->   "%zext_ln414_3 = zext i11 %select_ln414_6 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 72 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414_2 = shl i1024 %tmp_V, %zext_ln414_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 73 'shl' 'shl_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_part_1, i6 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 74 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i22 %tmp_5 to i29" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 75 'sext' 'sext_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln414_6 = zext i29 %sext_ln414 to i128" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 76 'zext' 'zext_ln414_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.04ns)   --->   "%shl_ln414_4 = shl i128 -1, %zext_ln414_6" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 77 'shl' 'shl_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 1.04> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.77ns)   --->   "%icmp_ln647 = icmp ugt i25 %Lo_assign, %or_ln46" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 78 'icmp' 'icmp_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i25 %or_ln46 to i11" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 79 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%datapop_local_V_addr = getelementptr [1024 x i11]* %datapop_local_V, i64 0, i64 %sext_ln46_1" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 80 'getelementptr' 'datapop_local_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.57>
ST_12 : Operation 81 [1/2] (1.15ns)   --->   "%p_Val2_s = load i1024* %data_local_V_addr, align 128" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 81 'load' 'p_Val2_s' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i11 %tmp_1, i11 %trunc_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 82 'select' 'select_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i11 %trunc_ln414, i11 %tmp_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 83 'select' 'select_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.53ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i11 1023, %select_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 84 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_1 = zext i11 %select_ln414_1 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 85 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i11 %sub_ln414_1 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 86 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_2 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln414, i32 1023, i32 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 87 'partselect' 'tmp_2' <Predicate = (!icmp_ln37 & icmp_ln414)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i1024 %tmp_2, i1024 %shl_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 88 'select' 'select_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i1024 -1, %zext_ln414_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 89 'shl' 'shl_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i1024 -1, %zext_ln414_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 90 'lshr' 'lshr_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.75ns) (out node of the LUT)   --->   "%and_ln414 = and i1024 %shl_ln414_1, %lshr_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 91 'and' 'and_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i1024 %and_ln414, -1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 92 'xor' 'xor_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i1024 %p_Val2_s, %xor_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 93 'and' 'and_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_2 = and i1024 %select_ln414_3, %and_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 94 'and' 'and_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.65ns) (out node of the LUT)   --->   "%p_Result_s = or i1024 %and_ln414_1, %and_ln414_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 95 'or' 'p_Result_s' <Predicate = (!icmp_ln37)> <Delay = 0.65> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%select_ln414_5 = select i1 %icmp_ln414_1, i11 %trunc_ln414_1, i11 %tmp_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 96 'select' 'select_ln414_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%zext_ln414_4 = zext i11 %select_ln414_5 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 97 'zext' 'zext_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%zext_ln414_5 = zext i11 %sub_ln414_3 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 98 'zext' 'zext_ln414_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%tmp_4 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln414_2, i32 1023, i32 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 99 'partselect' 'tmp_4' <Predicate = (!icmp_ln37 & icmp_ln414_1)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414_7 = select i1 %icmp_ln414_1, i1024 %tmp_4, i1024 %shl_ln414_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 100 'select' 'select_ln414_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%shl_ln414_3 = shl i1024 -1, %zext_ln414_4" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 101 'shl' 'shl_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%lshr_ln414_1 = lshr i1024 -1, %zext_ln414_5" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 102 'lshr' 'lshr_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.75ns) (out node of the LUT)   --->   "%and_ln414_3 = and i1024 %shl_ln414_3, %lshr_ln414_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 103 'and' 'and_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.65ns) (out node of the LUT)   --->   "%and_ln414_4 = and i1024 %select_ln414_7, %and_ln414_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 104 'and' 'and_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 0.65> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.bram.i1024(i1024* %data_local_V_addr, i1024 %and_ln414_4, i128 %shl_ln414_4)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 105 'store' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %trunc_ln46, i9 0)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 106 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.53ns)   --->   "%sub_ln647_1 = sub i11 1023, %tmp_6" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 107 'sub' 'sub_ln647_1' <Predicate = (!icmp_ln37 & icmp_ln647)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.20>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%tmp_7 = call i1024 @llvm.part.select.i1024(i1024 %p_Result_s, i32 1023, i32 0)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 108 'partselect' 'tmp_7' <Predicate = (!icmp_ln37 & icmp_ln647)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.53ns)   --->   "%sub_ln647 = sub i11 %tmp_6, %trunc_ln647" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 109 'sub' 'sub_ln647' <Predicate = (!icmp_ln37 & icmp_ln647)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.53ns)   --->   "%sub_ln647_2 = sub i11 %trunc_ln647, %tmp_6" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 110 'sub' 'sub_ln647_2' <Predicate = (!icmp_ln37 & !icmp_ln647)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln647_3)   --->   "%select_ln647 = select i1 %icmp_ln647, i11 %sub_ln647, i11 %sub_ln647_2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 111 'select' 'select_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_1 = select i1 %icmp_ln647, i1024 %tmp_7, i1024 %p_Result_s" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 112 'select' 'select_ln647_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_2 = select i1 %icmp_ln647, i11 %sub_ln647_1, i11 %tmp_6" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 113 'select' 'select_ln647_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.53ns) (out node of the LUT)   --->   "%sub_ln647_3 = sub i11 1023, %select_ln647" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 114 'sub' 'sub_ln647_3' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%zext_ln647 = zext i11 %select_ln647_2 to i1024" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 115 'zext' 'zext_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%zext_ln647_1 = zext i11 %sub_ln647_3 to i1024" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 116 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln647 = lshr i1024 %select_ln647_1, %zext_ln647" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 117 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln37)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%lshr_ln647_1 = lshr i1024 -1, %zext_ln647_1" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 118 'lshr' 'lshr_ln647_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.75ns) (out node of the LUT)   --->   "%p_Result_1 = and i1024 %lshr_ln647, %lshr_ln647_1" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 119 'and' 'p_Result_1' <Predicate = (!icmp_ln37)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i1024 %p_Result_1 to i512" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 120 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.14>
ST_14 : Operation 121 [2/2] (2.14ns)   --->   "%p_0 = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 121 'call' 'p_0' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 122 [2/2] (1.15ns)   --->   "%datapop_local_V_load = load i11* %datapop_local_V_addr, align 2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 122 'load' 'datapop_local_V_load' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 2.85>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 124 'specregionbegin' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:38]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1024 x i1024]* %data_local_V)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 126 'specbramwithbyteenable' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 127 [1/2] (0.99ns)   --->   "%p_0 = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 127 'call' 'p_0' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 128 [1/2] (1.15ns)   --->   "%datapop_local_V_load = load i11* %datapop_local_V_addr, align 2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 128 'load' 'datapop_local_V_load' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i10 %p_0 to i11" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 129 'zext' 'zext_ln700' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.53ns)   --->   "%add_ln700 = add i11 %zext_ln700, %datapop_local_V_load" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 130 'add' 'add_ln700' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (1.15ns)   --->   "store i11 %add_ln700, i11* %datapop_local_V_addr, align 2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 131 'store' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp)" [tancoeff/tancoeff/tancalc.cpp:48]   --->   Operation 132 'specregionend' 'empty_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 133 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:49]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ datapop_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ chunk_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
chunk_num_read              (read                  ) [ 00000000000000000]
input_V_offset_read         (read                  ) [ 00000000000000000]
shl_ln                      (bitconcatenate        ) [ 00000000000000000]
zext_ln215                  (zext                  ) [ 00000000000000000]
zext_ln215_1                (zext                  ) [ 00000000000000000]
add_ln215                   (add                   ) [ 00100000000000000]
zext_ln215_2                (zext                  ) [ 00000000000000000]
input_V_addr                (getelementptr         ) [ 00011111111111110]
specinterface_ln0           (specinterface         ) [ 00000000000000000]
input_V_addr_rd_req         (readreq               ) [ 00000000000000000]
br_ln37                     (br                    ) [ 00000000111111110]
data_part_0                 (phi                   ) [ 00000000010000000]
data_num_0                  (phi                   ) [ 00000000010000000]
data_part_num_0             (phi                   ) [ 00000000010000000]
icmp_ln37                   (icmp                  ) [ 00000000011111110]
empty                       (speclooptripcount     ) [ 00000000000000000]
data_part_num               (add                   ) [ 00000000111111110]
br_ln37                     (br                    ) [ 00000000000000000]
trunc_ln37                  (trunc                 ) [ 00000000001000000]
data_num                    (add                   ) [ 00000000000000000]
data_part                   (add                   ) [ 00000000001000000]
data_num_1                  (select                ) [ 00000000111111110]
data_part_1                 (select                ) [ 00000000111111110]
trunc_ln46                  (trunc                 ) [ 00000000011110000]
trunc_ln46_1                (trunc                 ) [ 00000000010100000]
trunc_ln46_2                (trunc                 ) [ 00000000010100000]
input_V_addr_read           (read                  ) [ 00000000010100000]
sext_ln46                   (sext                  ) [ 00000000000000000]
add_ln46                    (add                   ) [ 00000000000000000]
sext_ln46_1                 (sext                  ) [ 00000000000000000]
Lo_assign                   (bitconcatenate        ) [ 00000000000000000]
or_ln46                     (or                    ) [ 00000000000000000]
tmp_V                       (zext                  ) [ 00000000000000000]
data_local_V_addr           (getelementptr         ) [ 00000000001010000]
icmp_ln414                  (icmp                  ) [ 00000000001010000]
tmp_1                       (bitconcatenate        ) [ 00000000001010000]
trunc_ln414                 (trunc                 ) [ 00000000001010000]
sub_ln414                   (sub                   ) [ 00000000000000000]
select_ln414_2              (select                ) [ 00000000000000000]
zext_ln414                  (zext                  ) [ 00000000000000000]
shl_ln414                   (shl                   ) [ 00000000001010000]
icmp_ln414_1                (icmp                  ) [ 00000000001010000]
tmp_3                       (bitconcatenate        ) [ 00000000001010000]
trunc_ln414_1               (trunc                 ) [ 00000000001010000]
sub_ln414_2                 (sub                   ) [ 00000000000000000]
select_ln414_4              (select                ) [ 00000000000000000]
select_ln414_6              (select                ) [ 00000000000000000]
sub_ln414_3                 (sub                   ) [ 00000000001010000]
zext_ln414_3                (zext                  ) [ 00000000000000000]
shl_ln414_2                 (shl                   ) [ 00000000001010000]
tmp_5                       (bitconcatenate        ) [ 00000000000000000]
sext_ln414                  (sext                  ) [ 00000000000000000]
zext_ln414_6                (zext                  ) [ 00000000000000000]
shl_ln414_4                 (shl                   ) [ 00000000001010000]
icmp_ln647                  (icmp                  ) [ 00000000011011000]
trunc_ln647                 (trunc                 ) [ 00000000011011000]
datapop_local_V_addr        (getelementptr         ) [ 00000000011011110]
p_Val2_s                    (load                  ) [ 00000000000000000]
select_ln414                (select                ) [ 00000000000000000]
select_ln414_1              (select                ) [ 00000000000000000]
sub_ln414_1                 (sub                   ) [ 00000000000000000]
zext_ln414_1                (zext                  ) [ 00000000000000000]
zext_ln414_2                (zext                  ) [ 00000000000000000]
tmp_2                       (partselect            ) [ 00000000000000000]
select_ln414_3              (select                ) [ 00000000000000000]
shl_ln414_1                 (shl                   ) [ 00000000000000000]
lshr_ln414                  (lshr                  ) [ 00000000000000000]
and_ln414                   (and                   ) [ 00000000000000000]
xor_ln414                   (xor                   ) [ 00000000000000000]
and_ln414_1                 (and                   ) [ 00000000000000000]
and_ln414_2                 (and                   ) [ 00000000000000000]
p_Result_s                  (or                    ) [ 00000000010001000]
select_ln414_5              (select                ) [ 00000000000000000]
zext_ln414_4                (zext                  ) [ 00000000000000000]
zext_ln414_5                (zext                  ) [ 00000000000000000]
tmp_4                       (partselect            ) [ 00000000000000000]
select_ln414_7              (select                ) [ 00000000000000000]
shl_ln414_3                 (shl                   ) [ 00000000000000000]
lshr_ln414_1                (lshr                  ) [ 00000000000000000]
and_ln414_3                 (and                   ) [ 00000000000000000]
and_ln414_4                 (and                   ) [ 00000000000000000]
store_ln46                  (store                 ) [ 00000000000000000]
tmp_6                       (bitconcatenate        ) [ 00000000010001000]
sub_ln647_1                 (sub                   ) [ 00000000010001000]
tmp_7                       (partselect            ) [ 00000000000000000]
sub_ln647                   (sub                   ) [ 00000000000000000]
sub_ln647_2                 (sub                   ) [ 00000000000000000]
select_ln647                (select                ) [ 00000000000000000]
select_ln647_1              (select                ) [ 00000000000000000]
select_ln647_2              (select                ) [ 00000000000000000]
sub_ln647_3                 (sub                   ) [ 00000000000000000]
zext_ln647                  (zext                  ) [ 00000000000000000]
zext_ln647_1                (zext                  ) [ 00000000000000000]
lshr_ln647                  (lshr                  ) [ 00000000000000000]
lshr_ln647_1                (lshr                  ) [ 00000000000000000]
p_Result_1                  (and                   ) [ 00000000000000000]
trunc_ln364                 (trunc                 ) [ 00000000001000100]
specloopname_ln37           (specloopname          ) [ 00000000000000000]
tmp                         (specregionbegin       ) [ 00000000000000000]
specpipeline_ln38           (specpipeline          ) [ 00000000000000000]
specbramwithbyteenable_ln46 (specbramwithbyteenable) [ 00000000000000000]
p_0                         (call                  ) [ 00000000000000000]
datapop_local_V_load        (load                  ) [ 00000000000000000]
zext_ln700                  (zext                  ) [ 00000000000000000]
add_ln700                   (add                   ) [ 00000000000000000]
store_ln47                  (store                 ) [ 00000000000000000]
empty_14                    (specregionend         ) [ 00000000000000000]
br_ln37                     (br                    ) [ 00000000111111110]
ret_ln49                    (ret                   ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_local_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="datapop_local_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="datapop_local_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="chunk_num">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk_num"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i1024"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i1024"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="popcnt"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="chunk_num_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_num_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_V_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="58" slack="0"/>
<pin id="104" dir="0" index="1" bw="58" slack="0"/>
<pin id="105" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="0" index="2" bw="13" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_V_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_V_addr_read_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="512" slack="0"/>
<pin id="117" dir="0" index="1" bw="512" slack="8"/>
<pin id="118" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_addr_read/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_local_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1024" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="17" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_V_addr/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="1024" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="1"/>
<pin id="131" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/11 store_ln46/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="datapop_local_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="17" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="datapop_local_V_addr/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="3"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="datapop_local_V_load/14 store_ln47/15 "/>
</bind>
</comp>

<comp id="145" class="1005" name="data_part_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_part_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="data_part_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="16" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_part_0/9 "/>
</bind>
</comp>

<comp id="156" class="1005" name="data_num_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_num_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_num_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_num_0/9 "/>
</bind>
</comp>

<comp id="167" class="1005" name="data_part_num_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="1"/>
<pin id="169" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_part_num_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="data_part_num_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="12" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_part_num_0/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_popcnt_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="1"/>
<pin id="181" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/14 "/>
</bind>
</comp>

<comp id="183" class="1004" name="shl_ln_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln215_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="17" slack="0"/>
<pin id="193" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln215_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="58" slack="0"/>
<pin id="197" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln215_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="58" slack="0"/>
<pin id="201" dir="0" index="1" bw="17" slack="0"/>
<pin id="202" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln215_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="59" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_V_addr_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln37_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="data_part_num_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_part_num/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln37_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="data_num_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_num/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="data_part_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_part/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="data_num_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="0"/>
<pin id="247" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_num_1/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="data_part_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="16" slack="1"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_part_1/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln46_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln46_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln46_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_2/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln46_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="2"/>
<pin id="271" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln46_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln46_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="Lo_assign_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="25" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="1"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln46_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="0"/>
<pin id="293" dir="0" index="1" bw="25" slack="0"/>
<pin id="294" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="512" slack="1"/>
<pin id="299" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/11 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln414_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="25" slack="0"/>
<pin id="302" dir="0" index="1" bw="25" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="1"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln414_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="25" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln414_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln414_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="0"/>
<pin id="326" dir="0" index="2" bw="11" slack="0"/>
<pin id="327" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/11 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln414_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln414_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="512" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="0"/>
<pin id="338" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/11 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln414_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="25" slack="0"/>
<pin id="343" dir="0" index="1" bw="25" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_1/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="1"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln414_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="25" slack="0"/>
<pin id="356" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln414_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_2/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln414_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="0" index="2" bw="11" slack="0"/>
<pin id="368" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_4/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln414_6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="0" index="2" bw="11" slack="0"/>
<pin id="376" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_6/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sub_ln414_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_3/11 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln414_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/11 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln414_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="512" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_2/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="22" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="1"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln414_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="22" slack="0"/>
<pin id="405" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln414/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln414_6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="22" slack="0"/>
<pin id="409" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_6/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln414_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="29" slack="0"/>
<pin id="414" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_4/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln647_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="25" slack="0"/>
<pin id="419" dir="0" index="1" bw="25" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln647/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln647_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="25" slack="0"/>
<pin id="425" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln414_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="11" slack="1"/>
<pin id="430" dir="0" index="2" bw="11" slack="1"/>
<pin id="431" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln414_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="11" slack="1"/>
<pin id="435" dir="0" index="2" bw="11" slack="1"/>
<pin id="436" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sub_ln414_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln414_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln414_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1024" slack="0"/>
<pin id="453" dir="0" index="1" bw="1024" slack="1"/>
<pin id="454" dir="0" index="2" bw="11" slack="0"/>
<pin id="455" dir="0" index="3" bw="1" slack="0"/>
<pin id="456" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln414_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1024" slack="0"/>
<pin id="463" dir="0" index="2" bw="1024" slack="1"/>
<pin id="464" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="shl_ln414_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="11" slack="0"/>
<pin id="469" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="lshr_ln414_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln414_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1024" slack="0"/>
<pin id="480" dir="0" index="1" bw="1024" slack="0"/>
<pin id="481" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln414_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1024" slack="0"/>
<pin id="486" dir="0" index="1" bw="1024" slack="0"/>
<pin id="487" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln414_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1024" slack="0"/>
<pin id="492" dir="0" index="1" bw="1024" slack="0"/>
<pin id="493" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/12 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln414_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1024" slack="0"/>
<pin id="498" dir="0" index="1" bw="1024" slack="0"/>
<pin id="499" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/12 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Result_s_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1024" slack="0"/>
<pin id="504" dir="0" index="1" bw="1024" slack="0"/>
<pin id="505" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln414_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="11" slack="1"/>
<pin id="511" dir="0" index="2" bw="11" slack="1"/>
<pin id="512" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_5/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln414_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_4/12 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln414_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="1"/>
<pin id="519" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_5/12 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1024" slack="0"/>
<pin id="522" dir="0" index="1" bw="1024" slack="1"/>
<pin id="523" dir="0" index="2" bw="11" slack="0"/>
<pin id="524" dir="0" index="3" bw="1" slack="0"/>
<pin id="525" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln414_7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="1024" slack="0"/>
<pin id="532" dir="0" index="2" bw="1024" slack="1"/>
<pin id="533" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_7/12 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln414_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="11" slack="0"/>
<pin id="538" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_3/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="lshr_ln414_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="11" slack="0"/>
<pin id="544" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414_1/12 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln414_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1024" slack="0"/>
<pin id="549" dir="0" index="1" bw="1024" slack="0"/>
<pin id="550" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_3/12 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln414_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1024" slack="0"/>
<pin id="555" dir="0" index="1" bw="1024" slack="0"/>
<pin id="556" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_4/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="2" slack="2"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sub_ln647_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="0" index="1" bw="11" slack="0"/>
<pin id="570" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647_1/12 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_7_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1024" slack="0"/>
<pin id="575" dir="0" index="1" bw="1024" slack="1"/>
<pin id="576" dir="0" index="2" bw="11" slack="0"/>
<pin id="577" dir="0" index="3" bw="1" slack="0"/>
<pin id="578" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sub_ln647_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="1"/>
<pin id="584" dir="0" index="1" bw="11" slack="2"/>
<pin id="585" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647/13 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sub_ln647_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="2"/>
<pin id="588" dir="0" index="1" bw="11" slack="1"/>
<pin id="589" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647_2/13 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln647_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="2"/>
<pin id="592" dir="0" index="1" bw="11" slack="0"/>
<pin id="593" dir="0" index="2" bw="11" slack="0"/>
<pin id="594" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln647_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="2"/>
<pin id="599" dir="0" index="1" bw="1024" slack="0"/>
<pin id="600" dir="0" index="2" bw="1024" slack="1"/>
<pin id="601" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647_1/13 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln647_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="2"/>
<pin id="605" dir="0" index="1" bw="11" slack="1"/>
<pin id="606" dir="0" index="2" bw="11" slack="1"/>
<pin id="607" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647_2/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sub_ln647_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="11" slack="0"/>
<pin id="611" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647_3/13 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln647_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln647_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_1/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="lshr_ln647_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1024" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="0"/>
<pin id="625" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln647/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="lshr_ln647_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln647_1/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_Result_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1024" slack="0"/>
<pin id="636" dir="0" index="1" bw="1024" slack="0"/>
<pin id="637" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_1/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln364_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1024" slack="0"/>
<pin id="642" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364/13 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln700_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/15 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln700_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="11" slack="0"/>
<pin id="651" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/15 "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_ln215_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="59" slack="1"/>
<pin id="657" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="add_ln215 "/>
</bind>
</comp>

<comp id="660" class="1005" name="input_V_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="512" slack="1"/>
<pin id="662" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln37_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="670" class="1005" name="data_part_num_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="0"/>
<pin id="672" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_part_num "/>
</bind>
</comp>

<comp id="675" class="1005" name="trunc_ln37_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="680" class="1005" name="data_part_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="1"/>
<pin id="682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_part "/>
</bind>
</comp>

<comp id="685" class="1005" name="data_num_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_num_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="data_part_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="1"/>
<pin id="693" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_part_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="trunc_ln46_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="2"/>
<pin id="700" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="703" class="1005" name="trunc_ln46_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="1"/>
<pin id="705" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="trunc_ln46_2_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="1"/>
<pin id="710" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_2 "/>
</bind>
</comp>

<comp id="713" class="1005" name="input_V_addr_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="512" slack="1"/>
<pin id="715" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr_read "/>
</bind>
</comp>

<comp id="718" class="1005" name="data_local_V_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="1"/>
<pin id="720" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_local_V_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_ln414_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="1"/>
<pin id="732" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="trunc_ln414_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="1"/>
<pin id="738" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="742" class="1005" name="shl_ln414_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1024" slack="1"/>
<pin id="744" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414 "/>
</bind>
</comp>

<comp id="748" class="1005" name="icmp_ln414_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_3_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="11" slack="1"/>
<pin id="756" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="759" class="1005" name="trunc_ln414_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="1"/>
<pin id="761" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="sub_ln414_3_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="11" slack="1"/>
<pin id="766" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414_3 "/>
</bind>
</comp>

<comp id="769" class="1005" name="shl_ln414_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1024" slack="1"/>
<pin id="771" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="shl_ln414_4_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="128" slack="1"/>
<pin id="777" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414_4 "/>
</bind>
</comp>

<comp id="780" class="1005" name="icmp_ln647_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln647 "/>
</bind>
</comp>

<comp id="787" class="1005" name="trunc_ln647_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="2"/>
<pin id="789" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="793" class="1005" name="datapop_local_V_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="3"/>
<pin id="795" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="datapop_local_V_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="p_Result_s_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1024" slack="1"/>
<pin id="800" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_6_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="11" slack="1"/>
<pin id="806" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="811" class="1005" name="sub_ln647_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="1"/>
<pin id="813" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln647_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="trunc_ln364_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="512" slack="1"/>
<pin id="818" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln364 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="80" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="96" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="102" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="219"><net_src comp="171" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="171" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="171" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="160" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="149" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="227" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="160" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="231" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="251" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="251" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="304"><net_src comp="284" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="291" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="291" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="306" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="300" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="306" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="297" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="284" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="291" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="291" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="347" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="341" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="347" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="354" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="341" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="358" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="347" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="364" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="372" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="297" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="66" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="284" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="291" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="291" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="427" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="432" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="437" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="72" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="465"><net_src comp="451" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="443" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="76" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="447" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="466" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="127" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="460" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="478" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="490" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="516"><net_src comp="508" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="526"><net_src comp="72" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="26" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="534"><net_src comp="520" pin="4"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="513" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="517" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="535" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="529" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="553" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="565"><net_src comp="62" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="56" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="64" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="74" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="26" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="595"><net_src comp="582" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="573" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="612"><net_src comp="64" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="590" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="603" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="597" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="614" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="76" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="618" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="622" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="178" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="140" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="654"><net_src comp="648" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="658"><net_src comp="199" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="663"><net_src comp="208" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="669"><net_src comp="215" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="221" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="678"><net_src comp="227" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="683"><net_src comp="237" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="688"><net_src comp="243" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="694"><net_src comp="251" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="701"><net_src comp="257" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="706"><net_src comp="261" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="711"><net_src comp="265" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="716"><net_src comp="115" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="721"><net_src comp="120" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="726"><net_src comp="300" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="733"><net_src comp="306" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="739"><net_src comp="313" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="745"><net_src comp="335" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="751"><net_src comp="341" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="757"><net_src comp="347" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="762"><net_src comp="354" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="767"><net_src comp="380" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="772"><net_src comp="390" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="778"><net_src comp="411" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="783"><net_src comp="417" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="790"><net_src comp="423" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="796"><net_src comp="133" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="801"><net_src comp="502" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="807"><net_src comp="560" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="814"><net_src comp="567" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="819"><net_src comp="640" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="178" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: data_local_V | {12 }
	Port: datapop_local_V | {15 }
 - Input state : 
	Port: data_read.1 : input_V | {2 3 4 5 6 7 8 10 }
	Port: data_read.1 : input_V_offset | {1 }
	Port: data_read.1 : data_local_V | {11 12 }
	Port: data_read.1 : datapop_local_V | {14 15 }
	Port: data_read.1 : chunk_num | {1 }
  - Chain level:
	State 1
		zext_ln215 : 1
		add_ln215 : 2
	State 2
		input_V_addr : 1
		input_V_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln37 : 1
		data_part_num : 1
		br_ln37 : 2
		trunc_ln37 : 1
		data_num : 1
		data_part : 1
		data_num_1 : 2
	State 10
		trunc_ln46 : 1
		trunc_ln46_1 : 1
		trunc_ln46_2 : 1
	State 11
		add_ln46 : 1
		sext_ln46_1 : 2
		or_ln46 : 1
		data_local_V_addr : 3
		p_Val2_s : 4
		icmp_ln414 : 1
		trunc_ln414 : 1
		sub_ln414 : 1
		select_ln414_2 : 2
		zext_ln414 : 3
		shl_ln414 : 4
		icmp_ln414_1 : 1
		trunc_ln414_1 : 1
		sub_ln414_2 : 1
		select_ln414_4 : 2
		select_ln414_6 : 2
		sub_ln414_3 : 3
		zext_ln414_3 : 3
		shl_ln414_2 : 4
		sext_ln414 : 1
		zext_ln414_6 : 2
		shl_ln414_4 : 3
		icmp_ln647 : 1
		trunc_ln647 : 1
		datapop_local_V_addr : 3
	State 12
		sub_ln414_1 : 1
		zext_ln414_1 : 1
		zext_ln414_2 : 2
		select_ln414_3 : 1
		shl_ln414_1 : 2
		lshr_ln414 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 4
		p_Result_s : 4
		zext_ln414_4 : 1
		select_ln414_7 : 1
		shl_ln414_3 : 2
		lshr_ln414_1 : 1
		and_ln414_3 : 3
		and_ln414_4 : 3
		store_ln46 : 3
		sub_ln647_1 : 1
	State 13
		select_ln647 : 1
		select_ln647_1 : 1
		sub_ln647_3 : 2
		zext_ln647 : 1
		zext_ln647_1 : 3
		lshr_ln647 : 2
		lshr_ln647_1 : 4
		p_Result_1 : 5
		trunc_ln364 : 5
	State 14
	State 15
		zext_ln700 : 1
		add_ln700 : 2
		store_ln47 : 3
		empty_14 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         and_ln414_fu_478        |    0    |   1023  |
|          |        and_ln414_1_fu_490       |    0    |   1023  |
|    and   |        and_ln414_2_fu_496       |    0    |   1023  |
|          |        and_ln414_3_fu_547       |    0    |   1023  |
|          |        and_ln414_4_fu_553       |    0    |   1023  |
|          |        p_Result_1_fu_634        |    0    |   1023  |
|----------|---------------------------------|---------|---------|
|          |         shl_ln414_fu_335        |    0    |   2171  |
|          |        shl_ln414_2_fu_390       |    0    |   2171  |
|    shl   |        shl_ln414_4_fu_411       |    0    |    75   |
|          |        shl_ln414_1_fu_466       |    0    |    25   |
|          |        shl_ln414_3_fu_535       |    0    |    25   |
|----------|---------------------------------|---------|---------|
|          |        data_num_1_fu_243        |    0    |    16   |
|          |        data_part_1_fu_251       |    0    |    16   |
|          |      select_ln414_2_fu_323      |    0    |    11   |
|          |      select_ln414_4_fu_364      |    0    |    11   |
|          |      select_ln414_6_fu_372      |    0    |    11   |
|          |       select_ln414_fu_427       |    0    |    11   |
|  select  |      select_ln414_1_fu_432      |    0    |    11   |
|          |      select_ln414_3_fu_460      |    0    |   1008  |
|          |      select_ln414_5_fu_508      |    0    |    11   |
|          |      select_ln414_7_fu_529      |    0    |   1008  |
|          |       select_ln647_fu_590       |    0    |    11   |
|          |      select_ln647_1_fu_597      |    0    |   1008  |
|          |      select_ln647_2_fu_603      |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |        lshr_ln414_fu_472        |    0    |    25   |
|   lshr   |       lshr_ln414_1_fu_541       |    0    |    25   |
|          |        lshr_ln647_fu_622        |    0    |   2171  |
|          |       lshr_ln647_1_fu_628       |    0    |    25   |
|----------|---------------------------------|---------|---------|
|   call   |        grp_popcnt_fu_178        |    32   |   1541  |
|----------|---------------------------------|---------|---------|
|    or    |          or_ln46_fu_291         |    0    |    0    |
|          |        p_Result_s_fu_502        |    0    |   1023  |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln414_fu_484        |    0    |   1023  |
|----------|---------------------------------|---------|---------|
|          |         add_ln215_fu_199        |    0    |    58   |
|          |       data_part_num_fu_221      |    0    |    12   |
|    add   |         data_num_fu_231         |    0    |    16   |
|          |         data_part_fu_237        |    0    |    16   |
|          |         add_ln46_fu_272         |    0    |    16   |
|          |         add_ln700_fu_648        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |         sub_ln414_fu_317        |    0    |    11   |
|          |        sub_ln414_2_fu_358       |    0    |    11   |
|          |        sub_ln414_3_fu_380       |    0    |    11   |
|    sub   |        sub_ln414_1_fu_437       |    0    |    11   |
|          |        sub_ln647_1_fu_567       |    0    |    11   |
|          |         sub_ln647_fu_582        |    0    |    11   |
|          |        sub_ln647_2_fu_586       |    0    |    11   |
|          |        sub_ln647_3_fu_608       |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln37_fu_215        |    0    |    13   |
|   icmp   |        icmp_ln414_fu_300        |    0    |    20   |
|          |       icmp_ln414_1_fu_341       |    0    |    20   |
|          |        icmp_ln647_fu_417        |    0    |    20   |
|----------|---------------------------------|---------|---------|
|          |    chunk_num_read_read_fu_96    |    0    |    0    |
|   read   | input_V_offset_read_read_fu_102 |    0    |    0    |
|          |  input_V_addr_read_read_fu_115  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_108       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          shl_ln_fu_183          |    0    |    0    |
|          |         Lo_assign_fu_284        |    0    |    0    |
|bitconcatenate|           tmp_1_fu_306          |    0    |    0    |
|          |           tmp_3_fu_347          |    0    |    0    |
|          |           tmp_5_fu_396          |    0    |    0    |
|          |           tmp_6_fu_560          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln215_fu_191        |    0    |    0    |
|          |       zext_ln215_1_fu_195       |    0    |    0    |
|          |       zext_ln215_2_fu_205       |    0    |    0    |
|          |           tmp_V_fu_297          |    0    |    0    |
|          |        zext_ln414_fu_331        |    0    |    0    |
|          |       zext_ln414_3_fu_386       |    0    |    0    |
|   zext   |       zext_ln414_6_fu_407       |    0    |    0    |
|          |       zext_ln414_1_fu_443       |    0    |    0    |
|          |       zext_ln414_2_fu_447       |    0    |    0    |
|          |       zext_ln414_4_fu_513       |    0    |    0    |
|          |       zext_ln414_5_fu_517       |    0    |    0    |
|          |        zext_ln647_fu_614        |    0    |    0    |
|          |       zext_ln647_1_fu_618       |    0    |    0    |
|          |        zext_ln700_fu_644        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln37_fu_227        |    0    |    0    |
|          |        trunc_ln46_fu_257        |    0    |    0    |
|          |       trunc_ln46_1_fu_261       |    0    |    0    |
|   trunc  |       trunc_ln46_2_fu_265       |    0    |    0    |
|          |        trunc_ln414_fu_313       |    0    |    0    |
|          |       trunc_ln414_1_fu_354      |    0    |    0    |
|          |        trunc_ln647_fu_423       |    0    |    0    |
|          |        trunc_ln364_fu_640       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         sext_ln46_fu_269        |    0    |    0    |
|   sext   |        sext_ln46_1_fu_278       |    0    |    0    |
|          |        sext_ln414_fu_403        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_2_fu_451          |    0    |    0    |
|partselect|           tmp_4_fu_520          |    0    |    0    |
|          |           tmp_7_fu_573          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    32   |  19872  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln215_reg_655     |   59   |
|  data_local_V_addr_reg_718 |   10   |
|     data_num_0_reg_156     |   16   |
|     data_num_1_reg_685     |   16   |
|     data_part_0_reg_145    |   16   |
|     data_part_1_reg_691    |   16   |
|   data_part_num_0_reg_167  |   12   |
|    data_part_num_reg_670   |   12   |
|      data_part_reg_680     |   16   |
|datapop_local_V_addr_reg_793|   10   |
|      icmp_ln37_reg_666     |    1   |
|    icmp_ln414_1_reg_748    |    1   |
|     icmp_ln414_reg_723     |    1   |
|     icmp_ln647_reg_780     |    1   |
|  input_V_addr_read_reg_713 |   512  |
|    input_V_addr_reg_660    |   512  |
|     p_Result_s_reg_798     |  1024  |
|     shl_ln414_2_reg_769    |  1024  |
|     shl_ln414_4_reg_775    |   128  |
|      shl_ln414_reg_742     |  1024  |
|     sub_ln414_3_reg_764    |   11   |
|     sub_ln647_1_reg_811    |   11   |
|        tmp_1_reg_730       |   11   |
|        tmp_3_reg_754       |   11   |
|        tmp_6_reg_804       |   11   |
|     trunc_ln364_reg_816    |   512  |
|     trunc_ln37_reg_675     |    1   |
|    trunc_ln414_1_reg_759   |   11   |
|     trunc_ln414_reg_736    |   11   |
|    trunc_ln46_1_reg_703    |    2   |
|    trunc_ln46_2_reg_708    |    2   |
|     trunc_ln46_reg_698     |    2   |
|     trunc_ln647_reg_787    |   11   |
+----------------------------+--------+
|            Total           |  5018  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_108 |  p1  |   2  |  512 |  1024  ||    9    |
|  grp_access_fu_127 |  p0  |   2  |  10  |   20   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1044  ||  1.206  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   32   |  19872 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  5018  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  5050  |  19890 |
+-----------+--------+--------+--------+
