#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 16 15:17:41 2024
# Process ID: 19108
# Current directory: C:/ECE385labsandreports/project_6final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22712 C:\ECE385labsandreports\project_6final\project_6final.xpr
# Log file: C:/ECE385labsandreports/project_6final/vivado.log
# Journal file: C:/ECE385labsandreports/project_6final\vivado.jou
# Running On: DESKTOP-1SML9H2, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project C:/ECE385labsandreports/project_6final/project_6final.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_mic [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_mic]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_mic/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]
endgroup
open_hw_manager
open_run impl_1
place_ports {hex_gridA[1]} A4
place_ports {hex_gridA[1]} H6
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
close_bd_design [get_bd_designs mb_block]
close_design
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
set_property name axi_gpio_mic [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {149.849} \
  CONFIG.CLKOUT1_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT2_JITTER {275.069} \
  CONFIG.CLKOUT2_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {4.8} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.125} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {128} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_bd_cells clk_wiz_1]
endgroup
delete_bd_objs [get_bd_nets microblaze_0_Clk]
undo
delete_bd_objs [get_bd_nets microblaze_0_Clk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out2] [get_bd_pins axi_gpio_mic/s_axi_aclk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_uartlite_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_usb_int/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_usb_keycode/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_usb_rst/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0/Clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_intc/processor_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_intc/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out2 (4 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/M07_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/M08_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
validate_bd_design
connect_bd_net [get_bd_pins spi_usb/ext_spi_clk] [get_bd_pins clk_wiz_1/clk_out1]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run mb_block_xbar_0_synth_1
reset_run mb_block_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs mb_block]
open_run impl_1
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
create_bd_port -dir I mic_in
connect_bd_net [get_bd_ports mic_in] [get_bd_pins axi_gpio_mic/gpio_io_i]
set_property name gpio_mic_data [get_bd_intf_ports gpio_rtl_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs mb_block]
close_design
create_project microphonemovement C:/ECE385labsandreports/prjct6mic/microphonemovement -part xc7s50csga324-1
create_bd_design "mb_block"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {Microcontroller}}  [get_bd_cells microblaze_0]
startgroup
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_bd_cells clk_wiz_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
current_project project_6final
open_run impl_1
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
make_wrapper -files [get_files C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd] -top
close_project
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells axi_gpio_led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 308 -412} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_mic [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_mic]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 855 -394} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_rst [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property CONFIG.C_BAUDRATE {115200} [get_bd_cells axi_uartlite_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_led/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_led/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_led/S_AXI]
endgroup
import_files -norecurse C:/ECE385labsandreports/prjct6mic/resources/design_source/mb_intro_top.sv
add_files -fileset constrs_1 -norecurse C:/ECE385labsandreports/prjct6mic/resources/pin_assignment/mb_intro_top.xdc
import_files -fileset constrs_1 C:/ECE385labsandreports/prjct6mic/resources/pin_assignment/mb_intro_top.xdc
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_led/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_led/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_mic/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_rst/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_rst/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_rst/S_AXI]
endgroup
startgroup
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_rst/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_rst/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
delete_bd_objs [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_axi_intc/intr]
set_property name gpio_rtl_mic [get_bd_intf_ports gpio_rtl_1]
set_property name gpio_rtl_led [get_bd_intf_ports gpio_rtl_0]
set_property name gpio_rtl_rst [get_bd_intf_ports gpio_rtl_2]
set_property name uart_rtl_uart [get_bd_intf_ports uart_rtl_0]
save_bd_design
assign_bd_address
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs mb_block]
open_bd_design {C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets microblaze_0_intc_axi] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets axi_gpio_rst_GPIO] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets axi_gpio_led_GPIO] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_nets axi_gpio_mic_GPIO] [get_bd_intf_nets microblaze_0_interrupt]
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_nets microblaze_0_Clk] [get_bd_nets clk_100MHz_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells axi_gpio_rst] [get_bd_cells axi_gpio_mic] [get_bd_cells mdm_1] [get_bd_cells microblaze_0_axi_intc] [get_bd_cells microblaze_0_axi_periph] [get_bd_cells axi_gpio_led] [get_bd_cells microblaze_0] [get_bd_cells axi_uartlite_0] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_intf_ports gpio_rtl_rst] [get_bd_intf_ports uart_rtl_uart] [get_bd_intf_ports gpio_rtl_led] [get_bd_intf_ports gpio_rtl_mic]
delete_bd_objs [get_bd_ports clk_100MHz] [get_bd_ports reset_rtl_0]
endgroup
export_ip_user_files -of_objects  [get_files C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/imports/design_source/mb_intro_top.sv] -no_script -reset -force -quiet
remove_files  C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/imports/design_source/mb_intro_top.sv
export_ip_user_files -of_objects  [get_files C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc
open_bd_design {C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd}
export_ip_user_files -of_objects  [get_files C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -reset -force -quiet
remove_files  C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd
create_bd_design "mb_block"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {32KB} preset {Microcontroller}}  [get_bd_cells microblaze_0]
