Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun  7 12:01:21 2024
| Host         : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
| Design       : cms_pix_28_fw_top_bd_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   554 |
|    Minimum number of control sets                        |   554 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   554 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   529 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           22 |
| Yes          | No                    | No                     |             376 |           61 |
| Yes          | No                    | Yes                    |            8216 |         1385 |
| Yes          | Yes                   | No                     |             234 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                           Enable Signal                                                                           |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                               |                1 |              2 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_reset                                      |                2 |              2 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0            | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                           | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              2 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1    |                3 |              4 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                3 |              4 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0        | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[0]                                                |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                       |                2 |              5 |         2.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                   |                                                                                                                                                  |                3 |              5 |         1.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                4 |              6 |         1.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |              6 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                         | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                           |                1 |              6 |         6.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                              | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[0]                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |              8 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[3]                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |              8 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[1]                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |              8 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_arready0                  | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |              9 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awready0                  | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |              9 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_status_clear                               |                5 |             10 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                        |                                                                                                                                                  |                6 |             11 |         1.83 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]          |                                                                                                                                                  |                6 |             11 |         1.83 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]            |                                                                                                                                                  |                6 |             11 |         1.83 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                        |                                                                                                                                                  |                6 |             11 |         1.83 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_43[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_42[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_41[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_40[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_36[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_34[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_33[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_32[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |             16 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_62[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_45[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_46[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_47[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_48[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_49[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_50[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_52[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_53[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_54[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_58[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_59[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_60[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_61[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_63[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_93[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_61[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_41[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_82[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_81[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_80[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_79[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_77[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_74[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_72[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_48[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_47[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_46[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_44[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_75[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_64[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_80[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |             16 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_77[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_65[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_69[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_72[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_70[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_55[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_66[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_71[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_50[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_49[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_48[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |             16 |         5.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_59[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_39[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_66[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                   |                                                                                                                                                  |                3 |             16 |         5.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_58[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_84[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_75[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_52[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_33[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_32[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_41[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_39[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_37[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_36[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_91[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_37[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_54[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_94[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_51[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_67[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_66[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_60[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_61[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_36[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                          |                                                                                                                                                  |                3 |             16 |         5.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_95[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_76[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_75[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_74[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_72[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_70[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_69[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_68[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_88[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_38[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_56[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_93[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |             16 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_82[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_41[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_38[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_42[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_86[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_44[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_34[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_33[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_32[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_81[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_77[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_76[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_68[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_70[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_65[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_62[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_53[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_52[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_51[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_79[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_67[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_62[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |             16 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_65[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_70[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_73[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_57[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_82[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_73[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               15 |             16 |         1.07 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_67[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_44[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_95[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_58[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_34[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_80[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_65[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_60[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_58[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_72[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_63[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_47[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_46[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_35[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_35[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_63[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_83[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_35[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_37[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_86[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_95[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_63[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_66[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_69[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_71[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_51[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_39[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_38[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_44[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_83[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_56[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_49[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_93[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_73[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_47[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_49[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_64[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_62[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_56[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_55[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_40[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_64[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_43[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_92[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |             16 |         5.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_61[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_57[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_45[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_68[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_42[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_92[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_55[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_5[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_59[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_78[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_71[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_94[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_76[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_89[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_57[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_71[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_60[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_54[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_87[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_40[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_67[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_50[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |             16 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_73[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_30[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_29[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_59[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_38[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_85[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_78[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_79[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_80[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_81[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_82[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_83[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_84[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_77[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_87[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_89[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_90[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_91[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |             16 |         5.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_92[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_93[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_94[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_24[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             16 |         1.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_16[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_51[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_25[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_27[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_0[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_56[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_20[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_11[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__0_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_69[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_76[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_6[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_4[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_54[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_78[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_40[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_39[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_37[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_36[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_35[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_34[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_33[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_15[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_14[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_13[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_12[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_10[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_1[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_95[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_90[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_74[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_43[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_78[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_79[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_8[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_83[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_81[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_86[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_85[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_84[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_89[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_3[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_88[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_91[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_92[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_94[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_75[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_91[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_68[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_46[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_45[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_48[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               13 |             16 |         1.23 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__0_74[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_50[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_52[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_53[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_90[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_28[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_31[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_32[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_85[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_87[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_88[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_9[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_90[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             16 |         1.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_17[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_53[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_55[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_57[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_64[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_7[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_2[0]                                      | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_43[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                7 |             16 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_26[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_89[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_88[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_87[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               12 |             16 |         1.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_86[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                6 |             16 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_85[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_84[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_45[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_23[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                5 |             16 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_22[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                9 |             16 |         1.78 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_21[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_19[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               11 |             16 |         1.45 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_18[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__1_42[0]                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                  |                                                                                                                                                  |                3 |             17 |         5.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                                  |                7 |             23 |         3.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                                  |                8 |             23 |         2.88 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]             |                                                                                                                                                  |                2 |             24 |        12.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/E[0]                                                                  | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               10 |             24 |         2.40 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                     |                                                                                                                                                  |                8 |             32 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdStrobe              | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               14 |             32 |         2.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                        |                                                                                                                                                  |               12 |             39 |         3.25 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                        |                                                                                                                                                  |                9 |             39 |         4.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                                  |               12 |             39 |         3.25 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                                  |                8 |             39 |         4.88 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                   |                                                                                                                                                  |               10 |             49 |         4.90 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                             |                                                                                                                                                  |               10 |             49 |         4.90 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   |                                                                                                                                                  |               40 |            125 |         3.12 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[2]                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |               38 |            132 |         3.47 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


