// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="deQAM_deQAM,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=15.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.637000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=754,HLS_SYN_LUT=1344,HLS_VERSION=2021_1}" *)

module deQAM (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_TDATA,
        data_in_TVALID,
        data_in_TREADY,
        data_in_TKEEP,
        data_in_TSTRB,
        data_in_TUSER,
        data_in_TLAST,
        data_in_TID,
        data_in_TDEST,
        data_out_TDATA,
        data_out_TVALID,
        data_out_TREADY,
        data_out_TKEEP,
        data_out_TSTRB,
        data_out_TUSER,
        data_out_TLAST,
        data_out_TID,
        data_out_TDEST
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_in_TDATA;
input   data_in_TVALID;
output   data_in_TREADY;
input  [7:0] data_in_TKEEP;
input  [7:0] data_in_TSTRB;
input  [0:0] data_in_TUSER;
input  [0:0] data_in_TLAST;
input  [0:0] data_in_TID;
input  [0:0] data_in_TDEST;
output  [63:0] data_out_TDATA;
output   data_out_TVALID;
input   data_out_TREADY;
output  [7:0] data_out_TKEEP;
output  [7:0] data_out_TSTRB;
output  [0:0] data_out_TUSER;
output  [0:0] data_out_TLAST;
output  [0:0] data_out_TID;
output  [0:0] data_out_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    data_in_TDATA_blk_n;
wire    ap_CS_fsm_state20;
reg   [0:0] icmp_ln59_reg_554;
wire   [0:0] icmp_ln59_1_fu_327_p2;
reg    data_out_TDATA_blk_n;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
reg   [31:0] qam_num_3_loc_load_reg_545;
wire    ap_CS_fsm_state4;
wire   [31:0] mul_fu_289_p2;
reg   [31:0] mul_reg_549;
wire   [0:0] icmp_ln59_fu_295_p2;
wire   [63:0] grp_fu_271_p1;
reg   [63:0] conv_i1_reg_565;
wire    ap_CS_fsm_state5;
wire   [63:0] grp_fu_274_p2;
reg   [63:0] op2_assign_reg_570;
wire    ap_CS_fsm_state19;
wire   [63:0] bitcast_ln1827_fu_306_p1;
reg   [63:0] bitcast_ln1827_reg_576;
wire   [0:0] icmp_ln1827_fu_314_p2;
reg   [0:0] icmp_ln1827_reg_581;
wire   [30:0] add_ln59_fu_332_p2;
reg   [30:0] add_ln59_reg_589;
wire   [19:0] read_in_real_V_2_fu_374_p3;
reg   [19:0] read_in_real_V_2_reg_594;
wire   [1:0] select_ln70_cast_fu_383_p3;
reg   [1:0] select_ln70_cast_reg_599;
wire   [2:0] select_ln74_fu_392_p3;
reg   [2:0] select_ln74_reg_604;
wire   [0:0] or_ln1827_fu_416_p2;
reg   [0:0] or_ln1827_reg_609;
wire   [19:0] read_in_imag_V_2_fu_449_p3;
reg   [19:0] read_in_imag_V_2_reg_615;
wire   [1:0] select_ln70_1_cast_fu_458_p3;
reg   [1:0] select_ln70_1_cast_reg_620;
wire   [2:0] select_ln92_fu_467_p3;
reg   [2:0] select_ln92_reg_625;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_idle;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_ready;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_data_in_TREADY;
wire   [31:0] grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out_ap_vld;
wire   [31:0] grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out_ap_vld;
wire   [31:0] grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out;
wire    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out_ap_vld;
wire    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start;
wire    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_done;
wire    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_idle;
wire    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_ready;
wire   [3:0] grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out;
wire    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out_ap_vld;
wire    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start;
wire    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_done;
wire    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_idle;
wire    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_ready;
wire   [3:0] grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out;
wire    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out_ap_vld;
wire    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start;
wire    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done;
wire    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_idle;
wire    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_ready;
wire   [3:0] grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out;
wire    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out_ap_vld;
wire    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start;
wire    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done;
wire    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_idle;
wire    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_ready;
wire   [3:0] grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out;
wire    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out_ap_vld;
reg   [3:0] ap_phi_mux_v_out_V_phi_fu_207_p6;
reg   [3:0] v_out_V_reg_203;
wire    ap_CS_fsm_state22;
reg    grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [31:0] qam_num_3_loc_fu_146;
reg  signed [31:0] para_val_7_loc_fu_142;
reg  signed [31:0] sym_num_4_loc_fu_138;
reg    grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg;
reg    ap_predicate_op89_read_state20;
wire    regslice_both_data_out_V_data_V_U_apdone_blk;
reg    ap_block_state20_ignore_call13;
wire    ap_CS_fsm_state21;
reg    grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg;
reg    ap_block_state20_ignore_call22;
reg    grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg;
wire    ap_CS_fsm_state25;
reg   [30:0] k_fu_150;
reg    ap_block_state20;
wire    ap_CS_fsm_state6;
wire   [51:0] trunc_ln1827_fu_310_p1;
wire   [31:0] k_cast_fu_323_p1;
wire   [4:0] tmp_2_fu_342_p4;
wire   [19:0] read_in_real_V_fu_352_p3;
wire   [0:0] tmp_fu_360_p3;
wire   [19:0] read_in_real_V_1_fu_368_p2;
wire   [10:0] tmp_s_fu_401_p4;
wire   [0:0] icmp_ln1827_2_fu_410_p2;
wire   [4:0] trunc_ln740_fu_423_p1;
wire   [19:0] read_in_imag_V_1_fu_427_p3;
wire   [0:0] tmp_1_fu_435_p3;
wire   [19:0] read_in_imag_V_fu_443_p2;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_block_state21_on_subcall_done;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    regslice_both_data_in_V_data_V_U_apdone_blk;
wire   [63:0] data_in_TDATA_int_regslice;
wire    data_in_TVALID_int_regslice;
reg    data_in_TREADY_int_regslice;
wire    regslice_both_data_in_V_data_V_U_ack_in;
wire    regslice_both_data_in_V_keep_V_U_apdone_blk;
wire   [7:0] data_in_TKEEP_int_regslice;
wire    regslice_both_data_in_V_keep_V_U_vld_out;
wire    regslice_both_data_in_V_keep_V_U_ack_in;
wire    regslice_both_data_in_V_strb_V_U_apdone_blk;
wire   [7:0] data_in_TSTRB_int_regslice;
wire    regslice_both_data_in_V_strb_V_U_vld_out;
wire    regslice_both_data_in_V_strb_V_U_ack_in;
wire    regslice_both_data_in_V_user_V_U_apdone_blk;
wire   [0:0] data_in_TUSER_int_regslice;
wire    regslice_both_data_in_V_user_V_U_vld_out;
wire    regslice_both_data_in_V_user_V_U_ack_in;
wire    regslice_both_data_in_V_last_V_U_apdone_blk;
wire   [0:0] data_in_TLAST_int_regslice;
wire    regslice_both_data_in_V_last_V_U_vld_out;
wire    regslice_both_data_in_V_last_V_U_ack_in;
wire    regslice_both_data_in_V_id_V_U_apdone_blk;
wire   [0:0] data_in_TID_int_regslice;
wire    regslice_both_data_in_V_id_V_U_vld_out;
wire    regslice_both_data_in_V_id_V_U_ack_in;
wire    regslice_both_data_in_V_dest_V_U_apdone_blk;
wire   [0:0] data_in_TDEST_int_regslice;
wire    regslice_both_data_in_V_dest_V_U_vld_out;
wire    regslice_both_data_in_V_dest_V_U_ack_in;
wire   [63:0] data_out_TDATA_int_regslice;
reg    data_out_TVALID_int_regslice;
wire    data_out_TREADY_int_regslice;
wire    regslice_both_data_out_V_data_V_U_vld_out;
wire    regslice_both_data_out_V_keep_V_U_apdone_blk;
wire    regslice_both_data_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_keep_V_U_vld_out;
wire    regslice_both_data_out_V_strb_V_U_apdone_blk;
wire    regslice_both_data_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_strb_V_U_vld_out;
wire    regslice_both_data_out_V_user_V_U_apdone_blk;
wire    regslice_both_data_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_user_V_U_vld_out;
wire    regslice_both_data_out_V_last_V_U_apdone_blk;
wire    regslice_both_data_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_last_V_U_vld_out;
wire    regslice_both_data_out_V_id_V_U_apdone_blk;
wire    regslice_both_data_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_id_V_U_vld_out;
wire    regslice_both_data_out_V_dest_V_U_apdone_blk;
wire    regslice_both_data_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_dest_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg = 1'b0;
#0 grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg = 1'b0;
#0 grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg = 1'b0;
#0 grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg = 1'b0;
#0 grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg = 1'b0;
end

deQAM_deQAM_Pipeline_VITIS_LOOP_32_1 grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start),
    .ap_done(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done),
    .ap_idle(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_idle),
    .ap_ready(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_ready),
    .data_in_TVALID(data_in_TVALID_int_regslice),
    .data_in_TDATA(data_in_TDATA_int_regslice),
    .data_in_TREADY(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_data_in_TREADY),
    .data_in_TKEEP(data_in_TKEEP_int_regslice),
    .data_in_TSTRB(data_in_TSTRB_int_regslice),
    .data_in_TUSER(data_in_TUSER_int_regslice),
    .data_in_TLAST(data_in_TLAST_int_regslice),
    .data_in_TID(data_in_TID_int_regslice),
    .data_in_TDEST(data_in_TDEST_int_regslice),
    .qam_num_3_out(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out),
    .qam_num_3_out_ap_vld(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out_ap_vld),
    .para_val_7_out(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out),
    .para_val_7_out_ap_vld(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out_ap_vld),
    .sym_num_4_out(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out),
    .sym_num_4_out_ap_vld(grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out_ap_vld)
);

deQAM_deQAM_Pipeline_VITIS_LOOP_74_3 grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start),
    .ap_done(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_done),
    .ap_idle(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_idle),
    .ap_ready(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_ready),
    .select_ln70_cast(select_ln70_cast_reg_599),
    .or_ln1827_1(or_ln1827_reg_609),
    .op2_assign(op2_assign_reg_570),
    .read_in_real_V_2(read_in_real_V_2_reg_594),
    .select_ln74(select_ln74_reg_604),
    .v_V_0_out(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out),
    .v_V_0_out_ap_vld(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out_ap_vld)
);

deQAM_deQAM_Pipeline_VITIS_LOOP_92_4 grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start),
    .ap_done(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_done),
    .ap_idle(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_idle),
    .ap_ready(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_ready),
    .select_ln70_1_cast(select_ln70_1_cast_reg_620),
    .or_ln1827_1(or_ln1827_reg_609),
    .op2_assign(op2_assign_reg_570),
    .read_in_imag_V_2(read_in_imag_V_2_reg_615),
    .select_ln92(select_ln92_reg_625),
    .v_V_1_out(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out),
    .v_V_1_out_ap_vld(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out_ap_vld)
);

deQAM_deQAM_Pipeline_VITIS_LOOP_126_6 grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start),
    .ap_done(grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done),
    .ap_idle(grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_idle),
    .ap_ready(grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_ready),
    .v_V_1_reload(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out),
    .v_V_0_reload(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out),
    .v_out_V_1_out(grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out),
    .v_out_V_1_out_ap_vld(grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out_ap_vld)
);

deQAM_deQAM_Pipeline_VITIS_LOOP_102_5 grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start),
    .ap_done(grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done),
    .ap_idle(grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_idle),
    .ap_ready(grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_ready),
    .v_V_1_reload(grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_v_V_1_out),
    .v_V_0_reload(grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_v_V_0_out),
    .v_out_V_out(grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out),
    .v_out_V_out_ap_vld(grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out_ap_vld)
);

deQAM_sitodp_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_2_no_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(qam_num_3_loc_fu_146),
    .ce(1'b1),
    .dout(grp_fu_271_p1)
);

deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_14_no_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(64'd0),
    .din1(conv_i1_reg_565),
    .ce(1'b1),
    .dout(grp_fu_274_p2)
);

deQAM_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U37(
    .din0(para_val_7_loc_fu_142),
    .din1(sym_num_4_loc_fu_138),
    .dout(mul_fu_289_p2)
);

deQAM_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDATA),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_data_V_U_ack_in),
    .data_out(data_in_TDATA_int_regslice),
    .vld_out(data_in_TVALID_int_regslice),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_data_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TKEEP),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_keep_V_U_ack_in),
    .data_out(data_in_TKEEP_int_regslice),
    .vld_out(regslice_both_data_in_V_keep_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_keep_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TSTRB),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_strb_V_U_ack_in),
    .data_out(data_in_TSTRB_int_regslice),
    .vld_out(regslice_both_data_in_V_strb_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_strb_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TUSER),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_user_V_U_ack_in),
    .data_out(data_in_TUSER_int_regslice),
    .vld_out(regslice_both_data_in_V_user_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_user_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TLAST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_last_V_U_ack_in),
    .data_out(data_in_TLAST_int_regslice),
    .vld_out(regslice_both_data_in_V_last_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_last_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TID),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_id_V_U_ack_in),
    .data_out(data_in_TID_int_regslice),
    .vld_out(regslice_both_data_in_V_id_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_id_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDEST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_dest_V_U_ack_in),
    .data_out(data_in_TDEST_int_regslice),
    .vld_out(regslice_both_data_in_V_dest_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_dest_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDATA_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(data_out_TREADY_int_regslice),
    .data_out(data_out_TDATA),
    .vld_out(regslice_both_data_out_V_data_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_data_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_keep_V_U_ack_in_dummy),
    .data_out(data_out_TKEEP),
    .vld_out(regslice_both_data_out_V_keep_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_keep_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_strb_V_U_ack_in_dummy),
    .data_out(data_out_TSTRB),
    .vld_out(regslice_both_data_out_V_strb_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_strb_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_user_V_U_ack_in_dummy),
    .data_out(data_out_TUSER),
    .vld_out(regslice_both_data_out_V_user_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_user_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_last_V_U_ack_in_dummy),
    .data_out(data_out_TLAST),
    .vld_out(regslice_both_data_out_V_last_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_last_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_id_V_U_ack_in_dummy),
    .data_out(data_out_TID),
    .vld_out(regslice_both_data_out_V_id_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_id_V_U_apdone_blk)
);

deQAM_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_dest_V_U_ack_in_dummy),
    .data_out(data_out_TDEST),
    .vld_out(regslice_both_data_out_V_dest_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if (((qam_num_3_loc_load_reg_545 == 32'd16) & (1'b1 == ap_CS_fsm_state22))) begin
            grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_ready == 1'b1)) begin
            grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg <= 1'b0;
    end else begin
        if (((qam_num_3_loc_load_reg_545 == 32'd4) & (1'b1 == ap_CS_fsm_state22))) begin
            grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg <= 1'b1;
        end else if ((grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_ready == 1'b1)) begin
            grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_ready == 1'b1)) begin
            grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg <= 1'b0;
    end else begin
        if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1))) & (icmp_ln59_1_fu_327_p2 == 1'd0) & (icmp_ln59_reg_554 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg <= 1'b1;
        end else if ((grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_ready == 1'b1)) begin
            grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1))) & (icmp_ln59_1_fu_327_p2 == 1'd0) & (icmp_ln59_reg_554 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_ready == 1'b1)) begin
            grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln59_fu_295_p2 == 1'd1))) begin
        k_fu_150 <= 31'd0;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        k_fu_150 <= add_ln59_reg_589;
    end
end

always @ (posedge ap_clk) begin
    if ((~(qam_num_3_loc_load_reg_545 == 32'd16) & ~(qam_num_3_loc_load_reg_545 == 32'd4) & (1'b1 == ap_CS_fsm_state22))) begin
        v_out_V_reg_203 <= 4'd0;
    end else if (((qam_num_3_loc_load_reg_545 == 32'd16) & (data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        v_out_V_reg_203 <= grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out;
    end else if (((qam_num_3_loc_load_reg_545 == 32'd4) & (data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        v_out_V_reg_203 <= grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_reg_554 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        add_ln59_reg_589 <= add_ln59_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        bitcast_ln1827_reg_576 <= bitcast_ln1827_fu_306_p1;
        icmp_ln1827_reg_581 <= icmp_ln1827_fu_314_p2;
        op2_assign_reg_570 <= grp_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_i1_reg_565 <= grp_fu_271_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln59_reg_554 <= icmp_ln59_fu_295_p2;
        mul_reg_549 <= mul_fu_289_p2;
        qam_num_3_loc_load_reg_545 <= qam_num_3_loc_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_1_fu_327_p2 == 1'd0) & (icmp_ln59_reg_554 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        or_ln1827_reg_609 <= or_ln1827_fu_416_p2;
        read_in_imag_V_2_reg_615[19 : 15] <= read_in_imag_V_2_fu_449_p3[19 : 15];
        read_in_real_V_2_reg_594[19 : 15] <= read_in_real_V_2_fu_374_p3[19 : 15];
        select_ln70_1_cast_reg_620[1] <= select_ln70_1_cast_fu_458_p3[1];
        select_ln70_cast_reg_599[1] <= select_ln70_cast_fu_383_p3[1];
        select_ln74_reg_604[2] <= select_ln74_fu_392_p3[2];
        select_ln92_reg_625[2] <= select_ln92_fu_467_p3[2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out_ap_vld == 1'b1))) begin
        para_val_7_loc_fu_142 <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_para_val_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out_ap_vld == 1'b1))) begin
        qam_num_3_loc_fu_146 <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_qam_num_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out_ap_vld == 1'b1))) begin
        sym_num_4_loc_fu_138 <= grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_sym_num_4_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1)))) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state21_on_subcall_done)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1))) & (1'b1 == ap_CS_fsm_state20) & ((icmp_ln59_1_fu_327_p2 == 1'd1) | (icmp_ln59_reg_554 == 1'd0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        if ((qam_num_3_loc_load_reg_545 == 32'd16)) begin
            ap_phi_mux_v_out_V_phi_fu_207_p6 = grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_v_out_V_out;
        end else if ((qam_num_3_loc_load_reg_545 == 32'd4)) begin
            ap_phi_mux_v_out_V_phi_fu_207_p6 = grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_v_out_V_1_out;
        end else begin
            ap_phi_mux_v_out_V_phi_fu_207_p6 = v_out_V_reg_203;
        end
    end else begin
        ap_phi_mux_v_out_V_phi_fu_207_p6 = v_out_V_reg_203;
    end
end

always @ (*) begin
    if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1))) & (1'b1 == ap_CS_fsm_state20) & ((icmp_ln59_1_fu_327_p2 == 1'd1) | (icmp_ln59_reg_554 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln59_1_fu_327_p2 == 1'd0) & (icmp_ln59_reg_554 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        data_in_TDATA_blk_n = data_in_TVALID_int_regslice;
    end else begin
        data_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1))) & (ap_predicate_op89_read_state20 == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        data_in_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_in_TREADY_int_regslice = grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_data_in_TREADY;
    end else begin
        data_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24))) begin
        data_out_TDATA_blk_n = data_out_TREADY_int_regslice;
    end else begin
        data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        data_out_TVALID_int_regslice = 1'b1;
    end else begin
        data_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln59_fu_295_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1))) & (1'b1 == ap_CS_fsm_state20) & ((icmp_ln59_1_fu_327_p2 == 1'd1) | (icmp_ln59_reg_554 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1))) & (icmp_ln59_1_fu_327_p2 == 1'd0) & (icmp_ln59_reg_554 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((qam_num_3_loc_load_reg_545 == 32'd16) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if ((~(qam_num_3_loc_load_reg_545 == 32'd16) & ~(qam_num_3_loc_load_reg_545 == 32'd4) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln59_fu_332_p2 = (k_fu_150 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state20 = ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1)));
end

always @ (*) begin
    ap_block_state20_ignore_call13 = ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1)));
end

always @ (*) begin
    ap_block_state20_ignore_call22 = ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (ap_predicate_op89_read_state20 == 1'b1)));
end

always @ (*) begin
    ap_block_state21_on_subcall_done = ((grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_done == 1'b0) | (grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op89_read_state20 = ((icmp_ln59_1_fu_327_p2 == 1'd0) & (icmp_ln59_reg_554 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln1827_fu_306_p1 = grp_fu_274_p2;

assign data_in_TREADY = regslice_both_data_in_V_data_V_U_ack_in;

assign data_out_TDATA_int_regslice = ap_phi_mux_v_out_V_phi_fu_207_p6;

assign data_out_TVALID = regslice_both_data_out_V_data_V_U_vld_out;

assign grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start = grp_deQAM_Pipeline_VITIS_LOOP_102_5_fu_264_ap_start_reg;

assign grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start = grp_deQAM_Pipeline_VITIS_LOOP_126_6_fu_257_ap_start_reg;

assign grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start = grp_deQAM_Pipeline_VITIS_LOOP_32_1_fu_216_ap_start_reg;

assign grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start = grp_deQAM_Pipeline_VITIS_LOOP_74_3_fu_237_ap_start_reg;

assign grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start = grp_deQAM_Pipeline_VITIS_LOOP_92_4_fu_247_ap_start_reg;

assign icmp_ln1827_2_fu_410_p2 = ((tmp_s_fu_401_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1827_fu_314_p2 = ((trunc_ln1827_fu_310_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_327_p2 = ((k_cast_fu_323_p1 == mul_reg_549) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_295_p2 = (($signed(mul_fu_289_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign k_cast_fu_323_p1 = k_fu_150;

assign or_ln1827_fu_416_p2 = (icmp_ln1827_reg_581 | icmp_ln1827_2_fu_410_p2);

assign read_in_imag_V_1_fu_427_p3 = {{trunc_ln740_fu_423_p1}, {15'd0}};

assign read_in_imag_V_2_fu_449_p3 = ((tmp_1_fu_435_p3[0:0] == 1'b1) ? read_in_imag_V_fu_443_p2 : read_in_imag_V_1_fu_427_p3);

assign read_in_imag_V_fu_443_p2 = (20'd0 - read_in_imag_V_1_fu_427_p3);

assign read_in_real_V_1_fu_368_p2 = (20'd0 - read_in_real_V_fu_352_p3);

assign read_in_real_V_2_fu_374_p3 = ((tmp_fu_360_p3[0:0] == 1'b1) ? read_in_real_V_1_fu_368_p2 : read_in_real_V_fu_352_p3);

assign read_in_real_V_fu_352_p3 = {{tmp_2_fu_342_p4}, {15'd0}};

assign select_ln70_1_cast_fu_458_p3 = ((tmp_1_fu_435_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln70_cast_fu_383_p3 = ((tmp_fu_360_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln74_fu_392_p3 = ((tmp_fu_360_p3[0:0] == 1'b1) ? 3'd6 : 3'd2);

assign select_ln92_fu_467_p3 = ((tmp_1_fu_435_p3[0:0] == 1'b1) ? 3'd6 : 3'd2);

assign tmp_1_fu_435_p3 = data_in_TDATA_int_regslice[32'd4];

assign tmp_2_fu_342_p4 = {{data_in_TDATA_int_regslice[36:32]}};

assign tmp_fu_360_p3 = data_in_TDATA_int_regslice[32'd36];

assign tmp_s_fu_401_p4 = {{bitcast_ln1827_reg_576[62:52]}};

assign trunc_ln1827_fu_310_p1 = bitcast_ln1827_fu_306_p1[51:0];

assign trunc_ln740_fu_423_p1 = data_in_TDATA_int_regslice[4:0];

always @ (posedge ap_clk) begin
    read_in_real_V_2_reg_594[14:0] <= 15'b000000000000000;
    select_ln70_cast_reg_599[0] <= 1'b1;
    select_ln74_reg_604[1:0] <= 2'b10;
    read_in_imag_V_2_reg_615[14:0] <= 15'b000000000000000;
    select_ln70_1_cast_reg_620[0] <= 1'b1;
    select_ln92_reg_625[1:0] <= 2'b10;
end

endmodule //deQAM
