// Seed: 1239648873
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  logic   id_4;
  integer id_5;
  always @(negedge id_4 or negedge 1) id_5 = 1'd0;
  logic id_6;
  logic id_7;
endmodule
