0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_accumulator_register/MP_lab4_accumulator_register.gen/sources_1/ip/c_add_accumulator/sim/c_add_accumulator.vhd,1712684351,vhdl,,,,c_add_accumulator,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_accumulator_register/MP_lab4_accumulator_register.gen/sources_1/ip/c_addsub_0_1/sim/c_addsub_0.vhd,1712681628,vhdl,,,,c_addsub_0,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_accumulator_register/MP_lab4_accumulator_register.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_accumulator_register/MP_lab4_accumulator_register.srcs/sim_1/new/tb_accumulator.v,1712745372,verilog,,,,clock;tb_accumulator,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_accumulator_register/MP_lab4_accumulator_register.srcs/sources_1/new/accumulator.v,1712685322,verilog,,C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_accumulator_register/MP_lab4_accumulator_register.srcs/sim_1/new/tb_accumulator.v,,accumulator,,,,,,,,
