// Seed: 3767042776
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    output tri1 id_5,
    output wand id_6,
    input supply1 id_7
    , id_9
);
  logic id_10 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd81
) (
    output wire id_0,
    output wor id_1,
    output tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wand id_5,
    output tri id_6,
    output supply0 id_7,
    output tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    output tri0 id_11
);
  wire id_13;
  ;
  wire  _id_14 = -1 ? 1 : id_5;
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_8,
      id_8,
      id_6,
      id_5
  );
  assign id_15[id_14-1] = id_5;
  initial
  fork : SymbolIdentifier
  join_any : SymbolIdentifier
endmodule
