// Seed: 1451757796
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri id_8
);
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output wire id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6#(
        .id_28(1),
        .id_29(~-1'd0)
    ),
    input tri0 id_7,
    input supply1 id_8
    , id_30, id_31,
    input wor id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    output supply1 id_15,
    output supply0 id_16,
    input tri1 id_17,
    input wand id_18,
    input uwire id_19,
    input tri0 id_20,
    output wor id_21,
    input supply1 id_22,
    output wire id_23,
    input wor id_24,
    output supply0 id_25,
    input supply0 id_26
);
  wire id_32;
  assign id_28 = -1 - 1;
  module_0 modCall_1 (
      id_14,
      id_23,
      id_14,
      id_6,
      id_3,
      id_23,
      id_14,
      id_19,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
