
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 292.121 ; gain = 82.277
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Workspace/F16genesisfinal/VDP/VSG.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Workspace/F16genesisfinal/VDP/VSG.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 491.129 ; gain = 281.285
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 491.129 ; gain = 281.285
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 580.539 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:58 ; elapsed = 00:02:13 . Memory (MB): peak = 580.539 ; gain = 370.695
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:58 ; elapsed = 00:02:13 . Memory (MB): peak = 580.539 ; gain = 370.695
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:13 . Memory (MB): peak = 580.539 ; gain = 370.695
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:58 ; elapsed = 00:02:13 . Memory (MB): peak = 580.539 ; gain = 370.695
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:14 . Memory (MB): peak = 580.539 ; gain = 370.695
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 592.395 ; gain = 382.551
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 593.363 ; gain = 383.520
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 603.016 ; gain = 393.172
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 603.016 ; gain = 393.172
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 603.016 ; gain = 393.172
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 603.016 ; gain = 393.172
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 603.016 ; gain = 393.172
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 603.016 ; gain = 393.172
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 603.016 ; gain = 393.172

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     1|
|2     |LUT3       |     1|
|3     |LUT4       |    18|
|4     |RAMB18E1   |     1|
|5     |RAMB18E1_1 |     1|
|6     |RAMB18E1_2 |     1|
|7     |RAMB18E1_3 |     1|
|8     |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 603.016 ; gain = 393.172
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:32 . Memory (MB): peak = 633.531 ; gain = 418.324
