
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   356362500                       # Number of ticks simulated
final_tick                               2263626857500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              380715022                       # Simulator instruction rate (inst/s)
host_op_rate                                380701414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              975749832                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768928                       # Number of bytes of host memory used
host_seconds                                     0.37                       # Real time elapsed on the host
sim_insts                                   139034948                       # Number of instructions simulated
sim_ops                                     139034948                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       209664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       597632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1157120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        266176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       595136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          595136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9299                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    344997018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    588344733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     93926830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234727279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308000982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677033919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3247030762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    344997018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     93926830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308000982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746924831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1670029815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1670029815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1670029815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    344997018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    588344733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     93926830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234727279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308000982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677033919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4917060577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357788500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357953000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.356686                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.779156                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.577530                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001128                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357788500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357953000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          406.109717                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  2                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   405.532545                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577172                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.792056                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001127                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.793183                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357788500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357953000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          227.802760                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   227.225945                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.576814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.443801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001127                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.444927                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357734500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357899000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          451.483581                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   450.907124                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576457                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.880678                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001126                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881804                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139499500     91.91%     91.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.02% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151781500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61897000     75.29%     75.29% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20313000     24.71%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4893                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.068443                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69629                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4893                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.230329                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.590277                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.478166                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.049981                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.852496                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.902477                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           130141                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          130141                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30725                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30725                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25707                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25707                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56432                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56432                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56432                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56432                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2821                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2821                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2140                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2140                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4961                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4961                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4961                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4961                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33546                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33546                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27847                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27847                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61393                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61393                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61393                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61393                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084093                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084093                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076848                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076848                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080807                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080807                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080807                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080807                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2972                       # number of writebacks
system.cpu4.dcache.writebacks::total             2972                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2455                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             291491                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2455                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           118.733605                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.880111                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.119889                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050547                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949453                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336987                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336987                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164811                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164811                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164811                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164811                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164811                       # number of overall hits
system.cpu4.icache.overall_hits::total         164811                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2455                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2455                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2455                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2455                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2455                       # number of overall misses
system.cpu4.icache.overall_misses::total         2455                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       167266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       167266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       167266                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       167266                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       167266                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       167266                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014677                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014677                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014677                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014677                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014677                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014677                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2455                       # number of writebacks
system.cpu4.icache.writebacks::total             2455                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       787                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351657000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358094500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1921922000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8194500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2059                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.166638                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26415                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2059                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.829043                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    97.693351                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   357.473287                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.190807                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.698190                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888997                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79546                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79546                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22658                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22658                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35394                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35394                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35394                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35394                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1642                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          646                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2288                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2288                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2288                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2288                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24300                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24300                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37682                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37682                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37682                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37682                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067572                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067572                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060719                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060719                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060719                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060719                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1051                       # number of writebacks
system.cpu5.dcache.writebacks::total             1051                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104515                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.813152                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   197.131517                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   314.868483                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.385022                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.614978                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277395                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277395                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136827                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136827                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136827                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136827                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136827                       # number of overall hits
system.cpu5.icache.overall_hits::total         136827                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138074                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138074                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138074                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138074                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138074                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138074                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009031                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009031                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009031                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009031                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009031                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009031                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552856000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562590000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1708616500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75510000      4.23%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12630                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.592554                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155140                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12630                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.283452                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.522090                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.070464                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202192                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627091                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829282                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356418                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356418                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76403                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76403                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80004                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80004                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156407                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156407                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156407                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156407                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5887                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5887                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6910                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6910                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12797                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12797                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12797                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12797                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82290                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82290                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86914                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86914                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169204                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169204                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169204                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169204                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071540                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071540                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079504                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079504                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075631                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075631                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075631                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075631                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4451                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871876                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317540                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4451                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.341272                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.886604                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   306.985273                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.400169                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599581                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           911544                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          911544                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       449094                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         449094                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       449094                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          449094                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       449094                       # number of overall hits
system.cpu6.icache.overall_hits::total         449094                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4452                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4452                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4452                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4452                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4452                       # number of overall misses
system.cpu6.icache.overall_misses::total         4452                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453546                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453546                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453546                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453546                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453546                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453546                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009816                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009816                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009816                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009816                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009816                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009816                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4451                       # number of writebacks
system.cpu6.icache.writebacks::total             4451                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357743500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357908000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.270045                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.119673                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.150372                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783437                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002247                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785684                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19020                       # number of replacements
system.l2.tags.tagsinuse                  4007.834934                       # Cycle average of tags in use
system.l2.tags.total_refs                       21021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.105205                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1767.238635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.120355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         2.285224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.962749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        21.584391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.374602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   384.757071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   341.083242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.326854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.922663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   439.983735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   759.046575                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.083272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    431137                       # Number of tag accesses
system.l2.tags.data_accesses                   431137                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12390                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12390                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5140                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   842                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3995                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4490                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1275                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3238                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9327                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          534                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1275                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          818                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3238                       # number of overall hits
system.l2.overall_hits::total                    9327                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8414                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4159                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5510                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1307                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1715                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9341                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18083                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1921                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3276                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1307                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1715                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9341                       # number of overall misses
system.l2.overall_misses::total                 18083                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5140                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2455                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4551                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27410                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2455                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4551                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27410                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.876518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.888342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909032                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510056                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.599612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.505277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.541638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.551000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782485                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.719842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.615059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659723                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782485                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.719842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.615059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659723                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9299                       # number of writebacks
system.l2.writebacks::total                      9299                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9669                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9299                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7131                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              132                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8641                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8411                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9669                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        53042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        53078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1752256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1752400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1752400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34956                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526843538                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524499849.675843                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2343688.324157                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526843623                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524499934.631836                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2343688.368164                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526843708                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524500019.587829                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2343688.412171                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526843793                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524500104.543822                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2343688.456178                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               34041                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8192                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28437                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4653                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62478                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12845                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43989                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          44083                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302888                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             167154                       # Number of instructions committed
system.switch_cpus4.committedOps               167154                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       161391                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17325                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              161391                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222674                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113993                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62742                       # number of memory refs
system.switch_cpus4.num_load_insts              34245                       # Number of load instructions
system.switch_cpus4.num_store_insts             28497                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231765.150865                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      71122.849135                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234816                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765184                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22802                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2816      1.68%      1.68% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            97076     58.04%     59.72% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.83% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35198     21.04%     80.87% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28777     17.20%     98.08% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.92%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            167266                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24227                       # DTB read hits
system.switch_cpus5.dtb.read_misses               327                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37976                       # DTB hits
system.switch_cpus5.dtb.data_misses               365                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23196                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23321                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526844162                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137688                       # Number of instructions committed
system.switch_cpus5.committedOps               137688                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132378                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132378                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175494                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100549                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39085                       # number of memory refs
system.switch_cpus5.num_load_insts              25112                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3649091479.127351                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      877752682.872649                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.193899                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.806101                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2819      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88616     64.18%     66.22% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.28% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.28% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26154     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.37% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6388      4.63%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138074                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83103                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34093                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88130                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171233                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49610                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161947                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162099                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527253716                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             453063                       # Number of instructions committed
system.switch_cpus6.committedOps               453063                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       436088                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8579                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47539                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              436088                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       627097                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       296180                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172351                       # number of memory refs
system.switch_cpus6.num_load_insts              83943                       # Number of load instructions
system.switch_cpus6.num_store_insts             88408                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1645354761.313744                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2881898954.686255                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636567                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363433                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58999                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9721      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258234     56.94%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.19% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.19% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.45% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86197     19.01%     78.51% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88479     19.51%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453546                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526844048                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524500359.411800                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2343688.588200                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56304                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8924                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2691                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1138                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1553                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18799                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5140                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             212                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8154                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10645                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       265152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       505168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       213976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2932304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19020                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75342                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.535717                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.442166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61636     81.81%     81.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4805      6.38%     88.19% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2716      3.60%     91.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1759      2.33%     94.13% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1369      1.82%     95.94% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    687      0.91%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    703      0.93%     97.79% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1617      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     50      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75342                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002010                       # Number of seconds simulated
sim_ticks                                  2010387500                       # Number of ticks simulated
final_tick                               2265994067000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               79711744                       # Simulator instruction rate (inst/s)
host_op_rate                                 79711178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1116483202                       # Simulator tick rate (ticks/s)
host_mem_usage                                 786336                       # Number of bytes of host memory used
host_seconds                                     1.80                       # Real time elapsed on the host
sim_insts                                   143530430                       # Number of instructions simulated
sim_ops                                     143530430                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       137664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       230912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       102656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       673536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       681984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        17408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1919168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       137664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       673536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        16256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        881984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4394688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4394688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        10524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        10656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         68667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     68476351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    114859449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     25595066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     51062793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    335027949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    339230124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      8086003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      8659027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data        31835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       159173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       350181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       986874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       986874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       382016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       732197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             954625912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     68476351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     25595066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    335027949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      8086003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       159173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       986874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       382016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        438713432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2185990512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2185990512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2185990512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     68476351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    114859449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     25595066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     51062793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    335027949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    339230124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      8086003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      8659027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data        31835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       159173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       350181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       986874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       986874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       382016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       732197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3140616423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1217                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     391     43.25%     43.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      7.96%     51.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.22%     51.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.11%     51.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    438     48.45%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 904                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      391     45.62%     45.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      8.40%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.23%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.12%     54.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     391     45.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  857                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1957573500     97.36%     97.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.27%     97.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     97.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     97.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               47326000      2.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2010562000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.892694                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.948009                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      1.62%      1.74% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.23%      1.97% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  736     85.28%     87.25% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      0.70%     87.95% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.12%     88.06% # number of callpals executed
system.cpu0.kern.callpal::rti                      93     10.78%     98.84% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      1.04%     99.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.12%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   863                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              110                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.190909                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.315385                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65716000     50.91%     50.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            63368000     49.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5258                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.018315                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             103723                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5258                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.726702                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.018315                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.984411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           259722                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          259722                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        71005                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          71005                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        48677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         48677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1051                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1051                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1052                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1052                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       119682                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          119682                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       119682                       # number of overall hits
system.cpu0.dcache.overall_hits::total         119682                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3081                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3081                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2208                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          103                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5289                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5289                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5289                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        74086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        74086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        50885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        50885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1077                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1077                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       124971                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       124971                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       124971                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       124971                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.041587                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.041587                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.043392                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043392                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.089255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.023213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.042322                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042322                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.042322                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042322                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3123                       # number of writebacks
system.cpu0.dcache.writebacks::total             3123                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2950                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998587                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             422032                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2950                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.061695                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.044520                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.954066                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000087                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999910                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           727242                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          727242                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       359193                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         359193                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       359193                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          359193                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       359193                       # number of overall hits
system.cpu0.icache.overall_hits::total         359193                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2952                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2952                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2952                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2952                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2952                       # number of overall misses
system.cpu0.icache.overall_misses::total         2952                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       362145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       362145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       362145                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       362145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       362145                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       362145                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.008151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008151                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.008151                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008151                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.008151                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008151                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2950                       # number of writebacks
system.cpu0.icache.writebacks::total             2950                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       857                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     120     44.78%     44.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.75%     45.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.75%     46.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    144     53.73%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 268                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      120     49.59%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.83%     50.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.83%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     118     48.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  242                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1838664500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.02%     99.50% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                9198000      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1848281500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.819444                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.902985                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57     16.67%     16.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.17%     17.84% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  193     56.43%     74.27% # number of callpals executed
system.cpu1.kern.callpal::rdps                      7      2.05%     76.32% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     20.76%     97.08% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.63%     99.71% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.29%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   342                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          67406000      5.29%      5.29% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8332500      0.65%      5.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1199608000     94.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2428                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          426.890777                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36396                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2428                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.990115                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    27.496939                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   399.393838                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.053705                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.780066                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.833771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            89025                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           89025                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        24941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24941                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14755                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14755                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          441                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          441                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          467                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          467                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        39696                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           39696                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        39696                       # number of overall hits
system.cpu1.dcache.overall_hits::total          39696                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1786                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1786                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          773                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          773                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           47                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           14                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2559                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2559                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2559                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2559                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        26727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42255                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42255                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42255                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42255                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066824                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066824                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.049781                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.049781                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.096311                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096311                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.029106                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.029106                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060561                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060561                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060561                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060561                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1258                       # number of writebacks
system.cpu1.dcache.writebacks::total             1258                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1777                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             145636                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1777                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.956106                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    61.967175                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   450.032825                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.121030                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.878970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           303979                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          303979                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       149324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         149324                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       149324                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          149324                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       149324                       # number of overall hits
system.cpu1.icache.overall_hits::total         149324                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1777                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1777                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1777                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1777                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1777                       # number of overall misses
system.cpu1.icache.overall_misses::total         1777                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       151101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       151101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       151101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       151101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       151101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       151101                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011760                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011760                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011760                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011760                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011760                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011760                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1777                       # number of writebacks
system.cpu1.icache.writebacks::total             1777                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     220                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     12287                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2511     36.24%     36.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     65      0.94%     37.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.03%     37.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4351     62.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6929                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2508     49.34%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      65      1.28%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.04%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2508     49.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5083                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650380000     74.46%     74.46% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4647500      0.21%     74.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     74.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              561309500     25.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2216435000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998805                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.576419                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.733583                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      6.06%     24.24% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     12.12%     36.36% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      3.03%     39.39% # number of syscalls executed
system.cpu2.kern.syscall::33                        5     15.15%     54.55% # number of syscalls executed
system.cpu2.kern.syscall::45                        8     24.24%     78.79% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      3.03%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      6.06%     87.88% # number of syscalls executed
system.cpu2.kern.syscall::92                        1      3.03%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      3.03%     93.94% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      3.03%     96.97% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      3.03%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    33                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.09%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  290      3.38%      3.48% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.06%      3.54% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6510     75.97%     79.51% # number of callpals executed
system.cpu2.kern.callpal::rdps                    337      3.93%     83.44% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     83.45% # number of callpals executed
system.cpu2.kern.callpal::rti                     352      4.11%     87.56% # number of callpals executed
system.cpu2.kern.callpal::callsys                  62      0.72%     88.28% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     88.30% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1002     11.69%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8569                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              641                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                282                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                281                      
system.cpu2.kern.mode_good::user                  282                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.438378                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.609967                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2639351000     87.99%     87.99% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           360284000     12.01%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     290                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            38626                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          479.200151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             891101                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            38626                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.069979                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    13.436911                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   465.763241                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.026244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.909694                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.935938                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1931185                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1931185                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       553562                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         553562                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       329828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        329828                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11274                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11274                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12147                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12147                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       883390                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          883390                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       883390                       # number of overall hits
system.cpu2.dcache.overall_hits::total         883390                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        28558                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28558                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         9650                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9650                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          983                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          983                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           58                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        38208                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         38208                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        38208                       # number of overall misses
system.cpu2.dcache.overall_misses::total        38208                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       582120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       582120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       339478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       339478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12205                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12205                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       921598                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       921598                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       921598                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       921598                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.049059                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.049059                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028426                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028426                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.080199                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.080199                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004752                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004752                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.041458                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041458                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.041458                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041458                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19893                       # number of writebacks
system.cpu2.dcache.writebacks::total            19893                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            81617                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3112739                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            81617                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            38.138366                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    39.205107                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   472.794893                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.076572                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.923428                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          405                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6426673                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6426673                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      3090911                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3090911                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      3090911                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3090911                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      3090911                       # number of overall hits
system.cpu2.icache.overall_hits::total        3090911                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        81617                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        81617                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        81617                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         81617                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        81617                       # number of overall misses
system.cpu2.icache.overall_misses::total        81617                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      3172528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3172528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      3172528                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3172528                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      3172528                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3172528                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.025726                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.025726                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.025726                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.025726                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.025726                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.025726                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        81617                       # number of writebacks
system.cpu2.icache.writebacks::total            81617                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       102                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      32     35.56%     35.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      2.22%     37.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.22%     40.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     54     60.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  90                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       32     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      3.03%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.03%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      30     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   66                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1842507000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.02%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                5170000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1848105500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.733333                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.12%      3.12% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   82     85.42%     88.54% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      7.29%     95.83% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      4.17%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    96                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              523                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          409.314045                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10608                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              523                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.282983                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   136.023074                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   273.290971                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.265670                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.533771                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.799441                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16567                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16567                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3847                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3847                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3360                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3360                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           40                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           44                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         7207                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7207                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         7207                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7207                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          396                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          396                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           14                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          644                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           644                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          644                       # number of overall misses
system.cpu3.dcache.overall_misses::total          644                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         4243                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4243                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7851                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7851                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7851                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7851                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.093330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.093330                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.068736                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.068736                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.241379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.241379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.082028                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.082028                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.082028                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.082028                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          254                       # number of writebacks
system.cpu3.dcache.writebacks::total              254                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1012                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              56866                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1012                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            56.191700                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    71.893327                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   440.106673                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.140417                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.859583                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            46640                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           46640                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        21802                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          21802                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        21802                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           21802                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        21802                       # number of overall hits
system.cpu3.icache.overall_hits::total          21802                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1012                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1012                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1012                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1012                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1012                       # number of overall misses
system.cpu3.icache.overall_misses::total         1012                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        22814                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        22814                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        22814                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        22814                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        22814                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        22814                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.044359                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.044359                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.044359                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.044359                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.044359                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.044359                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1012                       # number of writebacks
system.cpu3.icache.writebacks::total             1012                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        40                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       9     25.00%     25.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      2      5.56%     30.56% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      2.78%     33.33% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     24     66.67%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  36                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   20                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              1846689500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          1848078000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   30     81.08%     81.08% # number of callpals executed
system.cpu4.kern.callpal::rdps                      4     10.81%     91.89% # number of callpals executed
system.cpu4.kern.callpal::rti                       3      8.11%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    37                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                6                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          345.039272                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             1.500000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   345.039272                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.673905                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.673905                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             2430                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            2430                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          752                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            752                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          409                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           409                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           11                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            5                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data         1161                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            1161                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data         1161                       # number of overall hits
system.cpu4.dcache.overall_hits::total           1161                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data           13                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            8                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            2                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            7                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           21                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           21                       # number of overall misses
system.cpu4.dcache.overall_misses::total           21                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data         1182                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         1182                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data         1182                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         1182                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016993                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016993                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.019185                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.019185                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017766                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017766                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017766                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017766                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          511                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001953                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998047                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             6950                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            6950                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         3475                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           3475                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         3475                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            3475                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         3475                       # number of overall hits
system.cpu4.icache.overall_hits::total           3475                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         3475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         3475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         3475                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         3475                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         3475                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         3475                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        46                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      12     28.57%     28.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      2      4.76%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      2.38%     35.71% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     27     64.29%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  42                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       12     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       2      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      3.85%     57.69% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      11     42.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   26                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0              1846627500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                1160500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total          1848050500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.407407                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   36     83.72%     83.72% # number of callpals executed
system.cpu5.kern.callpal::rdps                      4      9.30%     93.02% # number of callpals executed
system.cpu5.kern.callpal::rti                       3      6.98%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    43                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               14                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          442.627396                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 59                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               14                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.214286                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            7                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   435.627396                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.013672                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.850835                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.864507                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             2599                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            2599                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          785                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            785                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          433                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           433                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           10                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            6                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data         1218                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            1218                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data         1218                       # number of overall hits
system.cpu5.dcache.overall_hits::total           1218                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           27                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           10                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            7                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           37                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           37                       # number of overall misses
system.cpu5.dcache.overall_misses::total           37                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          812                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          812                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data         1255                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         1255                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data         1255                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         1255                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033251                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033251                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.022573                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.022573                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.538462                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.538462                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.029482                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.029482                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.029482                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.029482                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu5.dcache.writebacks::total                4                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                9                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                259                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            28.777778                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    91.662023                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   420.337977                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.179027                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.820973                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             7415                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            7415                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         3694                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           3694                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         3694                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            3694                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         3694                       # number of overall hits
system.cpu5.icache.overall_hits::total           3694                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst            9                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.cpu5.icache.overall_misses::total            9                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         3703                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         3703                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         3703                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         3703                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         3703                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         3703                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.002430                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002430                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.002430                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002430                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.002430                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002430                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.icache.writebacks::total                9                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        48                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      13     29.55%     29.55% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      2      4.55%     34.09% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      2.27%     36.36% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     28     63.64%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  44                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       13     46.43%     46.43% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       2      7.14%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      3.57%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                      12     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   28                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0              1846595000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                1165500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total          1848023000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.636364                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   38     84.44%     84.44% # number of callpals executed
system.cpu6.kern.callpal::rdps                      4      8.89%     93.33% # number of callpals executed
system.cpu6.kern.callpal::rti                       3      6.67%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    45                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               41                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          426.411473                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                251                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.121951                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   426.411473                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.832835                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.832835                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             2736                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            2736                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          779                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            779                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          442                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           442                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           13                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            5                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data         1221                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            1221                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data         1221                       # number of overall hits
system.cpu6.dcache.overall_hits::total           1221                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           68                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           11                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            8                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           79                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           79                       # number of overall misses
system.cpu6.dcache.overall_misses::total           79                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          847                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          847                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          453                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          453                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data         1300                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         1300                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data         1300                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         1300                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.080283                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.080283                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.024283                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.024283                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.060769                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.060769                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.060769                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.060769                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu6.dcache.writebacks::total                8                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               85                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6856                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            80.658824                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             7737                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            7737                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         3741                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           3741                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         3741                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            3741                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         3741                       # number of overall hits
system.cpu6.icache.overall_hits::total           3741                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           85                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           85                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           85                       # number of overall misses
system.cpu6.icache.overall_misses::total           85                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         3826                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         3826                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         3826                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         3826                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         3826                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         3826                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.022216                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.022216                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.022216                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.022216                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.022216                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.022216                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu6.icache.writebacks::total               85                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              1846472500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                1140500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          1847906000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu7.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu7.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    39                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               40                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          445.031413                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                221                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.525000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   439.031413                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.857483                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.869202                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             2618                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            2618                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          752                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            752                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          414                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           414                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           14                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            5                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data         1166                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            1166                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data         1166                       # number of overall hits
system.cpu7.dcache.overall_hits::total           1166                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           63                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           15                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            8                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           78                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           78                       # number of overall misses
system.cpu7.dcache.overall_misses::total           78                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          815                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          815                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          429                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          429                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data         1244                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         1244                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data         1244                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         1244                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.077301                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.077301                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.034965                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.034965                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.062701                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.062701                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.062701                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.062701                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu7.dcache.writebacks::total               19                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               91                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              16387                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           180.076923                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          101                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          406                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.197266                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.792969                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             7401                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            7401                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         3564                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           3564                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         3564                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            3564                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         3564                       # number of overall hits
system.cpu7.icache.overall_hits::total           3564                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           91                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           91                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            91                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           91                       # number of overall misses
system.cpu7.icache.overall_misses::total           91                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         3655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         3655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         3655                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         3655                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         3655                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         3655                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.024897                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.024897                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.024897                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.024897                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.024897                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.024897                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           91                       # number of writebacks
system.cpu7.icache.writebacks::total               91                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1250                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1250                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57077                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57077                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5812                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3566348                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                55755                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55755                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501795                       # Number of tag accesses
system.iocache.tags.data_accesses              501795                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          139                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              139                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55616                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55616                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          139                       # number of demand (read+write) misses
system.iocache.demand_misses::total               139                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          139                       # number of overall misses
system.iocache.overall_misses::total              139                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          139                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            139                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          139                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             139                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          139                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            139                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     31534                       # number of replacements
system.l2.tags.tagsinuse                  4008.907979                       # Cycle average of tags in use
system.l2.tags.total_refs                      103167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31534                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.271612                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1209.897036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.175937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.940194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.286342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   158.319365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   112.860172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   221.115862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    93.426538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1383.485111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   723.512770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    68.588548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    12.739174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.107546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.722657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     1.515245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     7.305052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     6.670997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     2.122922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     4.116511                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.295385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.038652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.027554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.053983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.022809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.337765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.176639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.016745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.003110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.001629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.001005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          695                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1808113                       # Number of tag accesses
system.l2.tags.data_accesses                  1808113                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        24560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24560                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        51792                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51792                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4245                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        71088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst            4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73757                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        22585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24838                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          801                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1337                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        71088                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26558                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          238                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            9                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           54                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           27                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           79                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           28                       # number of demand (read+write) hits
system.l2.demand_hits::total                   102840                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          801                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1337                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          973                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          881                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        71088                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26558                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          758                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          238                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            9                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           54                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           27                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           79                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           28                       # number of overall hits
system.l2.overall_hits::total                  102840                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         5496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8267                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        10529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13786                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         5243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           27                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8023                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3609                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1604                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        10529                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30076                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2151                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3609                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          804                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1604                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        10529                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10739                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          254                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          272                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           11                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           23                       # number of overall misses
system.l2.overall_misses::total                 30076                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        24560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        51792                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51792                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               89                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         9469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        81617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          87543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        27828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2952                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4946                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1777                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        81617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        37297                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          510                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           85                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132916                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2952                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4946                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1777                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        81617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        37297                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          510                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           85                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132916                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.865169                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.837209                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.910858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.904313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.580420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.928571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660726                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.728659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.452448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.129005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.250988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.555556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.364706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.131868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157477                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.594995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.535284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.188407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.314024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.526316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.404255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.244150                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.728659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.729681                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.452448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.645473                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.129005                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.287932                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.250988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.533333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.555556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.550000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.364706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.534483                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.131868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.450980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.226278                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.728659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.729681                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.452448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.645473                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.129005                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.287932                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.250988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.533333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.555556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.550000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.364706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.534483                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.131868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.450980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.226278                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13051                       # number of writebacks
system.l2.writebacks::total                     13051                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1111                       # Transaction distribution
system.membus.trans_dist::ReadResp              23059                       # Transaction distribution
system.membus.trans_dist::WriteReq               1461                       # Transaction distribution
system.membus.trans_dist::WriteResp              1461                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68667                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13675                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              352                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            134                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             176                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21948                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         55616                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        55616                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       167126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       167126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        87524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        92668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 259794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2756096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2761908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6330228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            171417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  171417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              171417                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               75396                       # DTB read hits
system.switch_cpus0.dtb.read_misses               130                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           28506                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              52305                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          16400                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              127701                       # DTB hits
system.switch_cpus0.dtb.data_misses               148                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           44906                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             141545                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         141666                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4020781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             361987                       # Number of instructions committed
system.switch_cpus0.committedOps               361987                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       349756                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           348                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              15786                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        34972                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              349756                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  348                       # number of float instructions
system.switch_cpus0.num_int_register_reads       470029                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       255983                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               128179                       # number of memory refs
system.switch_cpus0.num_load_insts              75800                       # Number of load instructions
system.switch_cpus0.num_store_insts             52379                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3658520.457598                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      362260.542402                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.090097                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.909903                       # Percentage of idle cycles
system.switch_cpus0.Branches                    54043                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         5039      1.39%      1.39% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           218952     60.46%     61.85% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             270      0.07%     61.93% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           78409     21.65%     83.59% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          52664     14.54%     98.13% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6763      1.87%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            362145                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               26678                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1874                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15927                       # DTB write hits
system.switch_cpus1.dtb.write_misses               39                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            915                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               42605                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2789                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              24109                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          24234                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3696570                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             150715                       # Number of instructions committed
system.switch_cpus1.committedOps               150715                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       145074                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3174                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        18317                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              145074                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       192093                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       109438                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                43707                       # number of memory refs
system.switch_cpus1.num_load_insts              27557                       # Number of load instructions
system.switch_cpus1.num_store_insts             16150                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3557544.160814                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      139025.839186                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.037609                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.962391                       # Percentage of idle cycles
system.switch_cpus1.Branches                    22727                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2806      1.86%      1.86% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            96551     63.90%     65.76% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             214      0.14%     65.90% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           28659     18.97%     84.89% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          16172     10.70%     95.59% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6664      4.41%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            151101                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              591778                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1594                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          108766                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             352277                       # DTB write hits
system.switch_cpus2.dtb.write_misses              278                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          64629                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              944055                       # DTB hits
system.switch_cpus2.dtb.data_misses              1872                       # DTB misses
system.switch_cpus2.dtb.data_acv                    4                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          173395                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             808244                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1775                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         810019                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 4433101                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            3170652                       # Number of instructions committed
system.switch_cpus2.committedOps              3170652                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      3029643                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         17707                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             118320                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       317689                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             3029643                       # number of integer instructions
system.switch_cpus2.num_fp_insts                17707                       # number of float instructions
system.switch_cpus2.num_int_register_reads      4139705                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      2305878                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         9996                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         9858                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               950084                       # number of memory refs
system.switch_cpus2.num_load_insts             596644                       # Number of load instructions
system.switch_cpus2.num_store_insts            353440                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      933499.096373                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3499601.903627                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.789425                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.210575                       # Percentage of idle cycles
system.switch_cpus2.Branches                   470130                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        70455      2.22%      2.22% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          2050586     64.64%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            9837      0.31%     67.17% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           4573      0.14%     67.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              5      0.00%     67.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1949      0.06%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            649      0.02%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          617387     19.46%     86.85% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         354573     11.18%     98.03% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         62513      1.97%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           3172528                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4291                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3674                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7965                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1246                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1246                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3696218                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              22812                       # Number of instructions committed
system.switch_cpus3.committedOps                22812                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        22065                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                986                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2150                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               22065                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        30475                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        15784                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7997                       # number of memory refs
system.switch_cpus3.num_load_insts               4310                       # Number of load instructions
system.switch_cpus3.num_store_insts              3687                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3675251.981289                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      20966.018711                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.005672                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.994328                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3427                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          225      0.99%      0.99% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13965     61.21%     62.20% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              53      0.23%     62.43% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4423     19.39%     81.87% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3691     16.18%     98.05% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           446      1.95%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             22814                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 778                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                432                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                1210                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                523                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            523                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 3696159                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               3475                       # Number of instructions committed
system.switch_cpus4.committedOps                 3475                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         3316                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                146                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          260                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                3316                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         4443                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         2598                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                 1213                       # number of memory refs
system.switch_cpus4.num_load_insts                778                       # Number of load instructions
system.switch_cpus4.num_store_insts               435                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      3692967.310825                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       3191.689175                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000864                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999136                       # Percentage of idle cycles
system.switch_cpus4.Branches                      479                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             2038     58.65%     59.11% # Class of executed instruction
system.switch_cpus4.op_class::IntMult              10      0.29%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             805     23.17%     82.56% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            435     12.52%     95.08% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess           171      4.92%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              3475                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 827                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                460                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                1287                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                577                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            577                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 3696104                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               3703                       # Number of instructions committed
system.switch_cpus5.committedOps                 3703                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         3526                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                152                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          284                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                3526                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         4727                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         2760                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                 1290                       # number of memory refs
system.switch_cpus5.num_load_insts                827                       # Number of load instructions
system.switch_cpus5.num_store_insts               463                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3692702.768945                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       3401.231055                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000920                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999080                       # Percentage of idle cycles
system.switch_cpus5.Branches                      518                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             2162     58.39%     58.82% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              10      0.27%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             857     23.14%     82.23% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            463     12.50%     94.73% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           195      5.27%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              3703                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 864                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                472                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                1336                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                595                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            595                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 3696049                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               3826                       # Number of instructions committed
system.switch_cpus6.committedOps                 3826                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         3643                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                156                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          307                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                3643                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         4877                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         2843                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                 1339                       # number of memory refs
system.switch_cpus6.num_load_insts                864                       # Number of load instructions
system.switch_cpus6.num_store_insts               475                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      3692534.753289                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       3514.246711                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000951                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999049                       # Percentage of idle cycles
system.switch_cpus6.Branches                      549                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           16      0.42%      0.42% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             2228     58.23%     58.65% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              10      0.26%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             894     23.37%     82.28% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            475     12.42%     94.69% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           203      5.31%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              3826                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 832                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                448                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                1280                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                541                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 3695815                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               3655                       # Number of instructions committed
system.switch_cpus7.committedOps                 3655                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         3485                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                150                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          307                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                3485                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         4644                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         2708                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                 1283                       # number of memory refs
system.switch_cpus7.num_load_insts                832                       # Number of load instructions
system.switch_cpus7.num_store_insts               451                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      3692458.155518                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       3356.844482                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000908                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999092                       # Percentage of idle cycles
system.switch_cpus7.Branches                      536                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             2137     58.47%     58.91% # Class of executed instruction
system.switch_cpus7.op_class::IntMult              10      0.27%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             861     23.56%     82.74% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            452     12.37%     95.10% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           179      4.90%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              3655                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       270244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        98271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        84422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5461                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3258                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1111                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            123814                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1461                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51792                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11088                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           141                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12622                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         87543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35160                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        16861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       211504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       110761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           67                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                364118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       316224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       541982                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       245492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8312768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3777166                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        89472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        56436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         2392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         6400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         5400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         5720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13553140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          143181                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           415860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.752034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.708777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 315134     75.78%     75.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23518      5.66%     81.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38630      9.29%     90.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8825      2.12%     92.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3488      0.84%     93.68% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4547      1.09%     94.78% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   3357      0.81%     95.58% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  18229      4.38%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    132      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             415860                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.640564                       # Number of seconds simulated
sim_ticks                                640563823500                       # Number of ticks simulated
final_tick                               2906557890500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2895056                       # Simulator instruction rate (inst/s)
host_op_rate                                  2895056                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              345975047                       # Simulator tick rate (ticks/s)
host_mem_usage                                 790432                       # Number of bytes of host memory used
host_seconds                                  1851.47                       # Real time elapsed on the host
sim_insts                                  5360120168                       # Number of instructions simulated
sim_ops                                    5360120168                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      5814848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    131644544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      5065344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    121104128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      7157440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    200875520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      4231360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     86549888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst      3109184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     83821504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst      2876608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data    107802880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst      3523264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     97976064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst      4982080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data    115623040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          982157696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      5814848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      5065344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      7157440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      4231360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst      3109184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst      2876608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst      3523264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst      4982080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36760128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    486937536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       486937536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        90857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2056946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        79146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1892252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       111835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      3138680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        66115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      1352342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst        48581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data      1309711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst        44947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data      1684420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        55051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data      1530876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        77845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data      1806610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15346214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7608399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7608399                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      9077703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    205513548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      7907634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    189058644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     11173656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    313591734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      6605681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    135115167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      4853824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    130855819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      4490744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    168293738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      5500254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data    152952852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      7777648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data    180501982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1533270628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      9077703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      7907634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     11173656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      6605681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      4853824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      4490744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      5500254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      7777648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         57387143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       760170210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            760170210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       760170210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      9077703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    205513548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      7907634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    189058644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     11173656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    313591734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      6605681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    135115167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      4853824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    130855819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      4490744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    168293738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      5500254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data    152952852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      7777648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data    180501982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2293440838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     627                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    100298                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    7255     31.40%     31.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.09%     31.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    656      2.84%     34.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    735      3.18%     37.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14439     62.49%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               23105                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     7255     46.52%     46.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.13%     46.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     656      4.21%     50.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     735      4.71%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6929     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                15595                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            638717570500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               32144000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              112002000      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1490513000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        640353729500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.479881                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.674962                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      3.85%      3.85% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      3.85%      7.69% # number of syscalls executed
system.cpu0.kern.syscall::74                       17     65.38%     73.08% # number of syscalls executed
system.cpu0.kern.syscall::75                        7     26.92%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    26                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  425      0.96%      0.96% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1109      2.52%      3.48% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.01%      3.49% # number of callpals executed
system.cpu0.kern.callpal::swpipl                18797     42.63%     46.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1460      3.31%     49.43% # number of callpals executed
system.cpu0.kern.callpal::rti                    2908      6.60%     56.02% # number of callpals executed
system.cpu0.kern.callpal::callsys                1218      2.76%     58.78% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     58.79% # number of callpals executed
system.cpu0.kern.callpal::rdunique              18171     41.21%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 44094                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4015                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2277                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2277                      
system.cpu0.kern.mode_good::user                 2277                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.567123                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.723776                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      268525796500     41.82%     41.82% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        373555261500     58.18%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1109                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2896842                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.817296                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          158892644                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2896842                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            54.850297                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.817296                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.976206                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976206                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        326506929                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       326506929                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    125572147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      125572147                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     33246904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      33246904                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        23244                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        23244                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        23068                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        23068                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    158819051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       158819051                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    158819051                       # number of overall hits
system.cpu0.dcache.overall_hits::total      158819051                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2210247                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2210247                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       707019                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       707019                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         7160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7160                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         6750                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6750                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2917266                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2917266                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2917266                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2917266                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    127782394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    127782394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     33953923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     33953923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        30404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        30404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        29818                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        29818                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    161736317                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    161736317                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    161736317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    161736317                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017297                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017297                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.020823                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020823                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.235495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.235495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.226373                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.226373                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018037                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018037                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018037                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018037                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1174226                       # number of writebacks
system.cpu0.dcache.writebacks::total          1174226                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           213043                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          748954837                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           213043                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3515.510188                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1504613447                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1504613447                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    751987159                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      751987159                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    751987159                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       751987159                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    751987159                       # number of overall hits
system.cpu0.icache.overall_hits::total      751987159                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       213043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       213043                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       213043                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        213043                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       213043                       # number of overall misses
system.cpu0.icache.overall_misses::total       213043                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    752200202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    752200202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    752200202                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    752200202                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    752200202                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    752200202                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000283                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000283                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000283                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000283                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000283                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       213043                       # number of writebacks
system.cpu0.icache.writebacks::total           213043                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     686                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     95045                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    7678     34.83%     34.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    656      2.98%     37.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    615      2.79%     40.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  13097     59.41%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               22046                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     7678     47.21%     47.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     656      4.03%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     615      3.78%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    7315     44.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                16264                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            639377821000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               32144000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               95398000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1420061000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        640925424000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.558525                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.737730                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      1.00%      1.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      1.00%      2.00% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      2.00%      4.00% # number of syscalls executed
system.cpu1.kern.syscall::74                       29     29.00%     33.00% # number of syscalls executed
system.cpu1.kern.syscall::75                       67     67.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   100                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  840      2.02%      2.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  900      2.17%      4.19% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.01%      4.20% # number of callpals executed
system.cpu1.kern.callpal::swpipl                18427     44.38%     48.58% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1518      3.66%     52.24% # number of callpals executed
system.cpu1.kern.callpal::rti                    2354      5.67%     57.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                 727      1.75%     59.66% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.01%     59.67% # number of callpals executed
system.cpu1.kern.callpal::rdunique              16746     40.33%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 41518                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2342                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1679                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                911                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1858                      
system.cpu1.kern.mode_good::user                 1679                      
system.cpu1.kern.mode_good::idle                  179                      
system.cpu1.kern.mode_switch_good::kernel     0.793339                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.196487                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.753447                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2253512500      0.35%      0.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        344325833000     53.60%     53.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        295803164500     46.05%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     900                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          2641893                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.767887                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          146726443                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2641893                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.538375                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.546273                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.221615                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.001067                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.955511                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956578                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        301490367                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       301490367                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    115937481                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      115937481                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     30757958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      30757958                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        23068                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23068                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        23958                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        23958                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    146695439                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       146695439                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    146695439                       # number of overall hits
system.cpu1.dcache.overall_hits::total      146695439                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2006988                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2006988                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       654123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       654123                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         6386                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6386                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5086                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5086                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2661111                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2661111                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2661111                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2661111                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    117944469                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    117944469                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     31412081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31412081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        29454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        29454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        29044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        29044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    149356550                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    149356550                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    149356550                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    149356550                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017016                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017016                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.020824                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020824                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.216813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.216813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.175114                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.175114                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017817                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1069236                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069236                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           176822                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          693201243                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           176822                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3920.333686                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     3.951235                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   508.048765                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007717                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.992283                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1387867754                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1387867754                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    693668644                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      693668644                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    693668644                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       693668644                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    693668644                       # number of overall hits
system.cpu1.icache.overall_hits::total      693668644                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       176822                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       176822                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       176822                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        176822                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       176822                       # number of overall misses
system.cpu1.icache.overall_misses::total       176822                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    693845466                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    693845466                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    693845466                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    693845466                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    693845466                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    693845466                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       176822                       # number of writebacks
system.cpu1.icache.writebacks::total           176822                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     664                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    599119                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    8794     30.29%     30.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    174      0.60%     30.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    656      2.26%     33.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    526      1.81%     34.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  18883     65.04%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               29033                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     8794     46.94%     46.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     174      0.93%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     656      3.50%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     526      2.81%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    8586     45.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                18736                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            638129262000     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               12441000      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               32144000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               92209000      0.01%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2087652000      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        640353708000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.454695                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.645335                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      2.35%      2.35% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      1.18%      3.53% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      3.53%      7.06% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      1.18%      8.24% # number of syscalls executed
system.cpu2.kern.syscall::71                       12     14.12%     22.35% # number of syscalls executed
system.cpu2.kern.syscall::74                       44     51.76%     74.12% # number of syscalls executed
system.cpu2.kern.syscall::75                       22     25.88%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    85                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  803      1.54%      1.54% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1147      2.20%      3.75% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      3.76% # number of callpals executed
system.cpu2.kern.callpal::swpipl                25103     48.25%     52.01% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1776      3.41%     55.42% # number of callpals executed
system.cpu2.kern.callpal::rti                    2589      4.98%     60.40% # number of callpals executed
system.cpu2.kern.callpal::callsys                 517      0.99%     61.39% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.01%     61.40% # number of callpals executed
system.cpu2.kern.callpal::rdunique              20080     38.60%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 52025                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             3737                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2145                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2146                      
system.cpu2.kern.mode_good::user                 2145                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.574257                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.729514                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      143799789500     22.47%     22.47% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        496170271000     77.53%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1147                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4214092                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          504.390638                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          217623850                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4214092                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            51.641931                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   504.390638                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.985138                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985138                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        447971017                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       447971017                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    168058355                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      168058355                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     49498228                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      49498228                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        29995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        29995                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        32599                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32599                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    217556583                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       217556583                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    217556583                       # number of overall hits
system.cpu2.dcache.overall_hits::total      217556583                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3377300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3377300                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       857396                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       857396                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         8542                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8542                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         5557                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5557                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4234696                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4234696                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4234696                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4234696                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    171435655                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    171435655                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     50355624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     50355624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        38537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        38537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        38156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    221791279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    221791279                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    221791279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    221791279                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019700                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019700                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.017027                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017027                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.221657                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.221657                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.145639                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.145639                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.019093                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019093                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.019093                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019093                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2257277                       # number of writebacks
system.cpu2.dcache.writebacks::total          2257277                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           284805                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          996820216                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           284805                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3500.009536                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1999573719                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1999573719                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    999359652                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      999359652                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    999359652                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       999359652                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    999359652                       # number of overall hits
system.cpu2.icache.overall_hits::total      999359652                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       284805                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       284805                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       284805                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        284805                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       284805                       # number of overall misses
system.cpu2.icache.overall_misses::total       284805                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    999644457                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    999644457                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    999644457                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    999644457                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    999644457                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    999644457                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000285                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000285                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       284805                       # number of writebacks
system.cpu2.icache.writebacks::total           284805                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     854                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     94512                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   14450     40.32%     40.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    656      1.83%     42.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    649      1.81%     43.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  20087     56.04%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               35842                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    14450     48.49%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     656      2.20%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     649      2.18%     52.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   14045     47.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                29800                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            638616293500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               32144000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              103917500      0.02%     99.69% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1969678000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        640722033000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.699208                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.831427                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3      2.14%      2.14% # number of syscalls executed
system.cpu3.kern.syscall::4                        19     13.57%     15.71% # number of syscalls executed
system.cpu3.kern.syscall::17                        6      4.29%     20.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        6      4.29%     24.29% # number of syscalls executed
system.cpu3.kern.syscall::73                        5      3.57%     27.86% # number of syscalls executed
system.cpu3.kern.syscall::74                      100     71.43%     99.29% # number of syscalls executed
system.cpu3.kern.syscall::75                        1      0.71%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   140                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  889      1.60%      1.60% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1415      2.55%      4.15% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.01%      4.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                31974     57.55%     61.70% # number of callpals executed
system.cpu3.kern.callpal::rdps                   4731      8.52%     70.22% # number of callpals executed
system.cpu3.kern.callpal::rti                    2574      4.63%     74.85% # number of callpals executed
system.cpu3.kern.callpal::callsys                 694      1.25%     76.10% # number of callpals executed
system.cpu3.kern.callpal::imb                       4      0.01%     76.11% # number of callpals executed
system.cpu3.kern.callpal::rdunique              13274     23.89%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 55559                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             3989                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1710                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1710                      
system.cpu3.kern.mode_good::user                 1710                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.428679                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.600105                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      436386503000     67.84%     67.84% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        206900307500     32.16%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1415                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1904266                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          485.538285                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           92443622                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1904266                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            48.545540                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     9.540460                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   475.997825                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.018634                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.929683                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.948317                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        190666321                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       190666321                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     71833802                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       71833802                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     20485621                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      20485621                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        56291                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56291                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        58623                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        58623                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     92319423                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        92319423                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     92319423                       # number of overall hits
system.cpu3.dcache.overall_hits::total       92319423                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1371238                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1371238                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       550613                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       550613                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         9419                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         9419                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5960                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5960                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1921851                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1921851                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1921851                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1921851                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     73205040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     73205040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     21036234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     21036234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        65710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        65710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        64583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        64583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     94241274                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94241274                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     94241274                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94241274                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.018731                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018731                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.026175                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026175                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.143342                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.143342                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.092284                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.092284                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.020393                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020393                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.020393                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020393                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       834979                       # number of writebacks
system.cpu3.dcache.writebacks::total           834979                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           225793                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          429191665                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           225793                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1900.819180                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     3.349661                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   508.650339                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.006542                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.993458                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        859531273                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       859531273                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    429426947                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      429426947                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    429426947                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       429426947                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    429426947                       # number of overall hits
system.cpu3.icache.overall_hits::total      429426947                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       225793                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       225793                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       225793                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        225793                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       225793                       # number of overall misses
system.cpu3.icache.overall_misses::total       225793                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    429652740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    429652740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    429652740                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    429652740                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    429652740                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    429652740                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000526                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000526                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000526                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000526                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000526                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000526                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       225793                       # number of writebacks
system.cpu3.icache.writebacks::total           225793                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     819                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     63559                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    5140     31.48%     31.48% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    656      4.02%     35.50% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    518      3.17%     38.67% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  10014     61.33%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               16328                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     5140     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     656      5.92%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     518      4.67%     56.98% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    4767     43.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                11081                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            639789912500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               32144000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               91603500      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              808400500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        640722060500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.476034                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.678650                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      2.04%      2.04% # number of syscalls executed
system.cpu4.kern.syscall::74                       24     48.98%     51.02% # number of syscalls executed
system.cpu4.kern.syscall::75                       24     48.98%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    49                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                  411      1.44%      1.44% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  589      2.06%      3.50% # number of callpals executed
system.cpu4.kern.callpal::tbi                       3      0.01%      3.52% # number of callpals executed
system.cpu4.kern.callpal::swpipl                13406     46.98%     50.50% # number of callpals executed
system.cpu4.kern.callpal::rdps                   1433      5.02%     55.52% # number of callpals executed
system.cpu4.kern.callpal::rti                    1753      6.14%     61.66% # number of callpals executed
system.cpu4.kern.callpal::callsys                 258      0.90%     62.57% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.01%     62.58% # number of callpals executed
system.cpu4.kern.callpal::rdunique              10678     37.42%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 28534                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             2342                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                958                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                958                      
system.cpu4.kern.mode_good::user                  958                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.409052                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.580606                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      403703283000     62.81%     62.81% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        239060995000     37.19%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     589                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          1888185                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          429.352656                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          101510606                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1888185                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            53.760943                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   429.352656                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.838579                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.838579                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        208770536                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       208770536                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     80225637                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       80225637                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     21276196                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      21276196                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        12076                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        12076                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        12117                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        12117                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    101501833                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       101501833                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    101501833                       # number of overall hits
system.cpu4.dcache.overall_hits::total      101501833                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      1446716                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1446716                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       454464                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       454464                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         3985                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         3985                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         3638                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         3638                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      1901180                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1901180                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      1901180                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1901180                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     81672353                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     81672353                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     21730660                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     21730660                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15755                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15755                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    103403013                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    103403013                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    103403013                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    103403013                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.017714                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.017714                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.020913                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.020913                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.248117                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.248117                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.230911                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.230911                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.018386                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018386                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.018386                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.018386                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       765933                       # number of writebacks
system.cpu4.dcache.writebacks::total           765933                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements           109728                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          480049023                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           109728                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4374.899962                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.000956                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999044                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000002                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        962775618                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       962775618                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    481223217                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      481223217                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    481223217                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       481223217                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    481223217                       # number of overall hits
system.cpu4.icache.overall_hits::total      481223217                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       109728                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       109728                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       109728                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        109728                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       109728                       # number of overall misses
system.cpu4.icache.overall_misses::total       109728                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    481332945                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    481332945                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    481332945                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    481332945                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    481332945                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    481332945                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000228                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000228                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks       109728                       # number of writebacks
system.cpu4.icache.writebacks::total           109728                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     653                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     75353                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    5216     31.26%     31.26% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    656      3.93%     35.19% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    541      3.24%     38.43% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  10274     61.57%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               16687                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     5216     46.09%     46.09% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     656      5.80%     51.89% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     541      4.78%     56.67% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    4903     43.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                11316                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            639734186000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               32144000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               92715500      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              863042500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        640722088000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.477224                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.678133                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::71                        1      1.89%      1.89% # number of syscalls executed
system.cpu5.kern.syscall::74                       11     20.75%     22.64% # number of syscalls executed
system.cpu5.kern.syscall::75                       41     77.36%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    53                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                  488      1.52%      1.52% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  622      1.93%      3.45% # number of callpals executed
system.cpu5.kern.callpal::tbi                       2      0.01%      3.46% # number of callpals executed
system.cpu5.kern.callpal::swpipl                13656     42.46%     45.91% # number of callpals executed
system.cpu5.kern.callpal::rdps                   1415      4.40%     50.31% # number of callpals executed
system.cpu5.kern.callpal::rti                    1845      5.74%     56.05% # number of callpals executed
system.cpu5.kern.callpal::callsys                 417      1.30%     57.35% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.01%     57.35% # number of callpals executed
system.cpu5.kern.callpal::rdunique              13717     42.65%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 32164                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             2467                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               1188                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               1188                      
system.cpu5.kern.mode_good::user                 1188                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.481557                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.650068                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      187270734000     37.21%     37.21% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        315981592000     62.79%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     622                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          2451104                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          456.742525                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          133844227                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          2451104                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            54.605691                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.739797                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   456.002728                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.001445                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.890630                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.892075                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        275293989                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       275293989                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    105957326                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      105957326                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     27953046                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      27953046                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        12919                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        12919                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        12960                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        12960                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    133910372                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       133910372                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    133910372                       # number of overall hits
system.cpu5.dcache.overall_hits::total      133910372                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      1870052                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1870052                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       598747                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       598747                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         4478                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4478                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         3896                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         3896                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      2468799                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       2468799                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      2468799                       # number of overall misses
system.cpu5.dcache.overall_misses::total      2468799                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    107827378                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    107827378                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     28551793                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     28551793                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16856                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16856                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    136379171                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    136379171                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    136379171                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    136379171                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.017343                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.017343                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.020971                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.020971                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.257401                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.257401                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.231134                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.231134                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018102                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018102                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018102                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018102                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       990010                       # number of writebacks
system.cpu5.dcache.writebacks::total           990010                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements           127292                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          634471156                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           127292                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          4984.375735                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    10.449611                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   501.550389                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.020409                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.979591                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       1270535312                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      1270535312                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    635076718                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      635076718                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    635076718                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       635076718                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    635076718                       # number of overall hits
system.cpu5.icache.overall_hits::total      635076718                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       127292                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       127292                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       127292                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        127292                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       127292                       # number of overall misses
system.cpu5.icache.overall_misses::total       127292                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    635204010                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    635204010                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    635204010                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    635204010                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    635204010                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    635204010                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000200                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000200                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000200                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000200                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000200                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000200                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks       127292                       # number of writebacks
system.cpu5.icache.writebacks::total           127292                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     749                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     68072                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    4426     29.90%     29.90% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    656      4.43%     34.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    514      3.47%     37.80% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   9207     62.20%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               14803                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     4426     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     656      6.78%     52.52% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     514      5.31%     57.83% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    4081     42.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 9677                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            640029728000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               32144000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               82984500      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              625465000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        640770321500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.443250                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.653719                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1      2.04%      2.04% # number of syscalls executed
system.cpu6.kern.syscall::75                       48     97.96%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    49                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                  413      1.47%      1.47% # number of callpals executed
system.cpu6.kern.callpal::swpctx                  351      1.25%      2.71% # number of callpals executed
system.cpu6.kern.callpal::tbi                       1      0.00%      2.71% # number of callpals executed
system.cpu6.kern.callpal::swpipl                12118     43.01%     45.72% # number of callpals executed
system.cpu6.kern.callpal::rdps                   1392      4.94%     50.66% # number of callpals executed
system.cpu6.kern.callpal::rti                    1538      5.46%     56.12% # number of callpals executed
system.cpu6.kern.callpal::callsys                 287      1.02%     57.14% # number of callpals executed
system.cpu6.kern.callpal::imb                       1      0.00%     57.14% # number of callpals executed
system.cpu6.kern.callpal::rdunique              12076     42.86%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 28177                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             1889                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                800                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                800                      
system.cpu6.kern.mode_good::user                  800                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.423504                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.595017                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      363207164500     56.51%     56.51% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        279474615500     43.49%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                     351                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements          2149580                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          435.345028                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          118471541                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          2149580                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            55.113809                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   435.345028                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.850283                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.850283                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        243453686                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       243453686                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     93766284                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       93766284                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     24690736                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      24690736                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        10339                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        10339                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        10219                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        10219                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data    118457020                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       118457020                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    118457020                       # number of overall hits
system.cpu6.dcache.overall_hits::total      118457020                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data      1641770                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      1641770                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       520691                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       520691                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         3186                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         3186                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         2954                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         2954                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      2162461                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       2162461                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      2162461                       # number of overall misses
system.cpu6.dcache.overall_misses::total      2162461                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     95408054                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     95408054                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     25211427                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     25211427                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        13525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        13525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        13173                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        13173                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    120619481                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    120619481                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    120619481                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    120619481                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.017208                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017208                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.020653                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.020653                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.235564                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.235564                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.224247                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.224247                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017928                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017928                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017928                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017928                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       861952                       # number of writebacks
system.cpu6.dcache.writebacks::total           861952                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements           105166                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          559263963                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           105166                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          5317.916085                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       1122517888                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      1122517888                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    561101195                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      561101195                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    561101195                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       561101195                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    561101195                       # number of overall hits
system.cpu6.icache.overall_hits::total      561101195                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       105166                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       105166                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       105166                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        105166                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       105166                       # number of overall misses
system.cpu6.icache.overall_misses::total       105166                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    561206361                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    561206361                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    561206361                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    561206361                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    561206361                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    561206361                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000187                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000187                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks       105166                       # number of writebacks
system.cpu6.icache.writebacks::total           105166                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     813                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     88868                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    7834     33.53%     33.53% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    656      2.81%     36.33% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                   1040      4.45%     40.78% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  13837     59.22%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               23367                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     7834     45.16%     45.16% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     656      3.78%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                    1040      5.99%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    7819     45.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                17349                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            639265745500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               32144000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30              117782000      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             1306516500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        640722188000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.565079                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.742457                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1      2.94%      2.94% # number of syscalls executed
system.cpu7.kern.syscall::17                        3      8.82%     11.76% # number of syscalls executed
system.cpu7.kern.syscall::74                        4     11.76%     23.53% # number of syscalls executed
system.cpu7.kern.syscall::75                       26     76.47%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                    34                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                  395      0.94%      0.94% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  866      2.07%      3.01% # number of callpals executed
system.cpu7.kern.callpal::tbi                       3      0.01%      3.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                19424     46.38%     49.40% # number of callpals executed
system.cpu7.kern.callpal::rdps                   1555      3.71%     53.12% # number of callpals executed
system.cpu7.kern.callpal::rti                    2640      6.30%     59.42% # number of callpals executed
system.cpu7.kern.callpal::callsys                 897      2.14%     61.56% # number of callpals executed
system.cpu7.kern.callpal::imb                       3      0.01%     61.57% # number of callpals executed
system.cpu7.kern.callpal::rdunique              16093     38.43%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 41876                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             3506                       # number of protection mode switches
system.cpu7.kern.mode_switch::user               1914                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel               1914                      
system.cpu7.kern.mode_good::user                 1914                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.545921                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.706273                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      312651053500     48.68%     48.68% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        329654839500     51.32%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     866                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          2560015                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          488.655431                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          140453612                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          2560015                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            54.864371                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.645119                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   488.010313                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.001260                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.953145                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.954405                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        288635854                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       288635854                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    110890857                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      110890857                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     29505634                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      29505634                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        21610                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        21610                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        21619                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        21619                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    140396491                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       140396491                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    140396491                       # number of overall hits
system.cpu7.dcache.overall_hits::total      140396491                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      1947737                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      1947737                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       630645                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       630645                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         6382                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6382                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         5900                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         5900                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      2578382                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       2578382                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      2578382                       # number of overall misses
system.cpu7.dcache.overall_misses::total      2578382                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    112838594                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    112838594                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     30136279                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     30136279                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        27992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        27992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        27519                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        27519                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    142974873                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    142974873                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    142974873                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    142974873                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.017261                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.017261                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.020926                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.020926                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.227994                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.227994                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.214397                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.214397                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.018034                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018034                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.018034                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018034                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      1042886                       # number of writebacks
system.cpu7.dcache.writebacks::total          1042886                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements           187021                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.448685                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          662240734                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           187021                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3540.996647                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2340996953000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    11.797050                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   499.651635                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.023041                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.975882                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998923                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       1328797378                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      1328797378                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    664118150                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      664118150                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    664118150                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       664118150                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    664118150                       # number of overall hits
system.cpu7.icache.overall_hits::total      664118150                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       187026                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       187026                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       187026                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        187026                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       187026                       # number of overall misses
system.cpu7.icache.overall_misses::total       187026                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    664305176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    664305176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    664305176                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    664305176                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    664305176                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    664305176                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000282                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000282                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000282                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000282                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000282                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000282                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks       187021                       # number of writebacks
system.cpu7.icache.writebacks::total           187021                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 914                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7507968                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        919                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2214                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2214                       # Transaction distribution
system.iobus.trans_dist::WriteReq              134995                       # Transaction distribution
system.iobus.trans_dist::WriteResp             134995                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        30234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         8352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        39224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       235194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       235194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  274418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       120936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         4698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       127031                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7510248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7510248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7637279                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               117597                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117597                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1058373                       # Number of tag accesses
system.iocache.tags.data_accesses             1058373                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          285                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              285                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       117312                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       117312                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          285                       # number of demand (read+write) misses
system.iocache.demand_misses::total               285                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          285                       # number of overall misses
system.iocache.overall_misses::total              285                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            285                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          285                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             285                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          285                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            285                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117312                       # number of writebacks
system.iocache.writebacks::total               117312                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16795569                       # number of replacements
system.l2.tags.tagsinuse                  4013.643710                       # Cycle average of tags in use
system.l2.tags.total_refs                    17467403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16795569                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.040001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1377.970850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.021347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    20.940017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   288.541567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    17.366261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   241.802792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    71.027467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   702.874004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    41.063476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   241.454566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    13.415379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   188.648796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    22.687110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   281.485399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    11.381304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   208.548718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    21.394142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   263.020514                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.336419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.070445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.059034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.017341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.171600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.010025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.058949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.003275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.046057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.005539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.068722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.002779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.050915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.005223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.064214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979893                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 353458860                       # Number of tag accesses
system.l2.tags.data_accesses                353458860                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8996499                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8996499                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       416406                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           416406                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          398                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          345                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          487                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          167                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          212                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          510                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3614                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          581                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          139                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          165                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          148                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data           49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          147                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1375                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        11560                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        10858                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        21435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        22721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data         8181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data         7686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data         4453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data         9724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96618                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       122186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        97676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       172965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       159678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst        61147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst        82345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst        50115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst       109181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             855293                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       823985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       737514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1049877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       525479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       571229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       758641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       614717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       740905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5822347                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       122186                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       835545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        97676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       748372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       172965                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1071312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       159678                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       548200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        61147                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       579410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        82345                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       766327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst        50115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       619170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       109181                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       750629                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6774258                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       122186                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       835545                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        97676                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       748372                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       172965                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1071312                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       159678                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       548200                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        61147                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       579410                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        82345                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       766327                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst        50115                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       619170                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       109181                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       750629                       # number of overall hits
system.l2.overall_hits::total                 6774258                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2099                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1438                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1177                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1987                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         1660                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         2027                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         2001                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         3159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              15548                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          709                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          496                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          432                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          739                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          783                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          732                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          737                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          796                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5424                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       683205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       634805                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       825559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       518022                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data       441224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data       582727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data       509791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data       610470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4805803                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        90857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        79146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       111840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        66115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst        48581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst        44947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst        55051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst        77845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           574382                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1373850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1257634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      2313306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       834420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data       868558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data      1101756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data      1021115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data      1196261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9966900                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        90857                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2057055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        79146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1892439                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       111840                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      3138865                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        66115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      1352442                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        48581                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data      1309782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst        44947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data      1684483                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        55051                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data      1530906                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        77845                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data      1806731                       # number of demand (read+write) misses
system.l2.demand_misses::total               15347085                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        90857                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2057055                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        79146                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1892439                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       111840                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      3138865                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        66115                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      1352442                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        48581                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data      1309782                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst        44947                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data      1684483                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        55051                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data      1530906                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        77845                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data      1806731                       # number of overall misses
system.l2.overall_misses::total              15347085                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      8996499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8996499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       416406                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       416406                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3405                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1836                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         1827                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         2239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         2190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         3669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            19162                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1290                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          635                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          597                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          887                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          837                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          824                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          786                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          943                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6799                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       694765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       645663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       846994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       540743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data       449405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data       590413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       514244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data       620194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4902421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       213043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       176822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       284805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       225793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst       109728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst       127292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst       105166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst       187026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1429675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2197835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1995148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      3363183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1359899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data      1439787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data      1860397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data      1635832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data      1937166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15789247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       213043                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2892600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       176822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2640811                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       284805                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4210177                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       225793                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1900642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       109728                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data      1889192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       127292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      2450810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       105166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data      2150076                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       187026                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data      2557360                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22121343                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       213043                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2892600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       176822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2640811                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       284805                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4210177                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       225793                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1900642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       109728                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data      1889192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       127292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      2450810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       105166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data      2150076                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       187026                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data      2557360                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22121343                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.616446                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.783224                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.773325                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.803153                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.908593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.905315                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.913699                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.860998                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.811398                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.549612                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.781102                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.723618                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.833145                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.935484                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.888350                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.937659                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.844115                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.797764                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.983361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.983183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.974693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.957982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.981796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.986982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.991341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.984321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980292                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.426473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.447603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.392690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.292812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.442740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.353102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.523468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.416226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.401757                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.625092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.630346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.687832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.613590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.603255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.592216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.624218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.617531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.631246                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.426473                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.711144                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.447603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.716613                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.392690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.745542                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.292812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.711571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.442740                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.693303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.353102                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.687317                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.523468                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.712024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.416226                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.706483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.693768                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.426473                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.711144                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.447603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.716613                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.392690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.745542                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.292812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.711571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.442740                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.693303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.353102                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.687317                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.523468                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.712024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.416226                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.706483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.693768                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7491087                       # number of writebacks
system.l2.writebacks::total                   7491087                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1929                       # Transaction distribution
system.membus.trans_dist::ReadResp           10543496                       # Transaction distribution
system.membus.trans_dist::WriteReq              17683                       # Transaction distribution
system.membus.trans_dist::WriteResp             17683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7608399                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7282255                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            55422                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          38366                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           21539                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4818044                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4805236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10541567                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        117312                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       117312                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       352506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       352506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        39224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     45594513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     45633737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45986243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7526208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7526208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       127031                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1461606720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1461733751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1469259959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          30481401                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                30481401    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            30481401                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           127780274                       # DTB read hits
system.switch_cpus0.dtb.read_misses             40634                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       126761851                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           33983802                       # DTB write hits
system.switch_cpus0.dtb.write_misses             7423                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       33218763                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           161764076                       # DTB hits
system.switch_cpus0.dtb.data_misses             48057                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       159980614                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          747480891                       # ITB hits
system.switch_cpus0.itb.fetch_misses             6747                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      747487638                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1280708008                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          752152145                       # Number of instructions committed
system.switch_cpus0.committedOps            752152145                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    617164329                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     128702842                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1686565                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     51931435                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           617164329                       # number of integer instructions
system.switch_cpus0.num_fp_insts            128702842                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1011197649                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    496608157                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    144991973                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    104941937                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            161849959                       # number of memory refs
system.switch_cpus0.num_load_insts          127853602                       # Number of load instructions
system.switch_cpus0.num_store_insts          33996357                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      528748073.493309                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      751959934.506691                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.587144                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.412856                       # Percentage of idle cycles
system.switch_cpus0.Branches                 64402484                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     48952442      6.51%      6.51% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        445900574     59.28%     65.79% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        14868905      1.98%     67.76% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       49723450      6.61%     74.37% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4607110      0.61%     74.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        1424752      0.19%     75.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      21503542      2.86%     78.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2649014      0.35%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       127903605     17.00%     95.39% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       33999134      4.52%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        667674      0.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         752200202                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           117944139                       # DTB read hits
system.switch_cpus1.dtb.read_misses             38117                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       116991095                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           31441111                       # DTB write hits
system.switch_cpus1.dtb.write_misses             7119                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       30682915                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           149385250                       # DTB hits
system.switch_cpus1.dtb.data_misses             45236                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       147674010                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          689009437                       # ITB hits
system.switch_cpus1.itb.fetch_misses             7026                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      689016463                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1281864736                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          693800230                       # Number of instructions committed
system.switch_cpus1.committedOps            693800230                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    568879912                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     119594824                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            1550134                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     47958655                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           568879912                       # number of integer instructions
system.switch_cpus1.num_fp_insts            119594824                       # number of float instructions
system.switch_cpus1.num_int_register_reads    932635302                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    457300454                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    134743794                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     97541282                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            149465115                       # number of memory refs
system.switch_cpus1.num_load_insts          118012080                       # Number of load instructions
system.switch_cpus1.num_store_insts          31453035                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      587613727.583019                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      694251008.416981                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.541595                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.458405                       # Percentage of idle cycles
system.switch_cpus1.Branches                 59481951                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     45001616      6.49%      6.49% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        410843944     59.21%     65.70% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        13618540      1.96%     67.66% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       46180077      6.66%     74.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4275243      0.62%     74.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        1305549      0.19%     75.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      20004963      2.88%     78.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        2466032      0.36%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.36% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       118068311     17.02%     95.38% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       31454765      4.53%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        626426      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         693845466                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           171388708                       # DTB read hits
system.switch_cpus2.dtb.read_misses            521218                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       170520363                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           50394944                       # DTB write hits
system.switch_cpus2.dtb.write_misses            15849                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       49188469                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           221783652                       # DTB hits
system.switch_cpus2.dtb.data_misses            537067                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       219708832                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          992770189                       # ITB hits
system.switch_cpus2.itb.fetch_misses             8686                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      992778875                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1280708069                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          999107390                       # Number of instructions committed
system.switch_cpus2.committedOps            999107390                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    804505976                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     197684932                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4961445                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     66988455                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           804505976                       # number of integer instructions
system.switch_cpus2.num_fp_insts            197684932                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1335254415                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    632652723                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    222331810                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    160600031                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            222413093                       # number of memory refs
system.switch_cpus2.num_load_insts          171996889                       # Number of load instructions
system.switch_cpus2.num_store_insts          50416204                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      281382953.857077                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      999325115.142923                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.780291                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.219709                       # Percentage of idle cycles
system.switch_cpus2.Branches                 85641401                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     66479242      6.65%      6.65% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        566319854     56.65%     63.30% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        17833002      1.78%     65.09% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       74219014      7.42%     72.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        8363296      0.84%     73.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2427544      0.24%     73.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      30878777      3.09%     76.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        5043843      0.50%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       172070246     17.21%     94.40% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       50419908      5.04%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       5589731      0.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         999644457                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            73243927                       # DTB read hits
system.switch_cpus3.dtb.read_misses             26391                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        71093886                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           21099439                       # DTB write hits
system.switch_cpus3.dtb.write_misses             5121                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       18582091                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            94343366                       # DTB hits
system.switch_cpus3.dtb.data_misses             31512                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        89675977                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          414322576                       # ITB hits
system.switch_cpus3.itb.fetch_misses             6147                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      414328723                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1281444920                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          429621228                       # Number of instructions committed
system.switch_cpus3.committedOps            429621228                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    354338843                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      71853645                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            1246068                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     30191419                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           354338843                       # number of integer instructions
system.switch_cpus3.num_fp_insts             71853645                       # number of float instructions
system.switch_cpus3.num_int_register_reads    576566239                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    283737106                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     81020080                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     58521081                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             94408161                       # number of memory refs
system.switch_cpus3.num_load_insts           73297173                       # Number of load instructions
system.switch_cpus3.num_store_insts          21110988                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      851680481.605843                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      429764438.394157                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.335375                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.664625                       # Percentage of idle cycles
system.switch_cpus3.Branches                 37482837                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     27080976      6.30%      6.30% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        254621146     59.26%     65.57% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         8252570      1.92%     67.49% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     67.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       27730924      6.45%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        2597952      0.60%     74.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt         784513      0.18%     74.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      12050401      2.80%     77.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1463206      0.34%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        73413536     17.09%     94.96% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       21114579      4.91%     99.87% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        542937      0.13%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         429652740                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            81669651                       # DTB read hits
system.switch_cpus4.dtb.read_misses             24608                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        81085191                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           21746722                       # DTB write hits
system.switch_cpus4.dtb.write_misses             5000                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       21178634                       # DTB write accesses
system.switch_cpus4.dtb.data_hits           103416373                       # DTB hits
system.switch_cpus4.dtb.data_misses             29608                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses       102263825                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          478384772                       # ITB hits
system.switch_cpus4.itb.fetch_misses             4248                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      478389020                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              1281444940                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          481303337                       # Number of instructions committed
system.switch_cpus4.committedOps            481303337                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    394936163                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      82232966                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            1065294                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     33105285                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           394936163                       # number of integer instructions
system.switch_cpus4.num_fp_insts             82232966                       # number of float instructions
system.switch_cpus4.num_int_register_reads    647124576                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    317978433                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     92662961                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     67027455                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs            103468135                       # number of memory refs
system.switch_cpus4.num_load_insts           81713066                       # Number of load instructions
system.switch_cpus4.num_store_insts          21755069                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      799989354.880397                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      481455585.119603                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.375713                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.624287                       # Percentage of idle cycles
system.switch_cpus4.Branches                 41085687                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     31363981      6.52%      6.52% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        285345811     59.28%     65.80% # Class of executed instruction
system.switch_cpus4.op_class::IntMult         9621853      2.00%     67.80% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     67.80% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       31762627      6.60%     74.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp        2943457      0.61%     75.01% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt         922779      0.19%     75.20% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      13784750      2.86%     78.06% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        1668748      0.35%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        81745902     16.98%     95.39% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       21756036      4.52%     99.91% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        417001      0.09%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         481332945                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           107821930                       # DTB read hits
system.switch_cpus5.dtb.read_misses             30011                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       107232750                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           28568941                       # DTB write hits
system.switch_cpus5.dtb.write_misses             6133                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       28027768                       # DTB write accesses
system.switch_cpus5.dtb.data_hits           136390871                       # DTB hits
system.switch_cpus5.dtb.data_misses             36144                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses       135260518                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          632229643                       # ITB hits
system.switch_cpus5.itb.fetch_misses             5859                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      632235502                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              1281444829                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          635167866                       # Number of instructions committed
system.switch_cpus5.committedOps            635167866                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    520824224                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses     109157669                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            1365259                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     43740380                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           520824224                       # number of integer instructions
system.switch_cpus5.num_fp_insts            109157669                       # number of float instructions
system.switch_cpus5.num_int_register_reads    853977262                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    419198278                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads    123039186                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     88997317                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs            136453408                       # number of memory refs
system.switch_cpus5.num_load_insts          107874794                       # Number of load instructions
system.switch_cpus5.num_store_insts          28578614                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      646078347.696460                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      635366481.303540                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.495820                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.504180                       # Percentage of idle cycles
system.switch_cpus5.Branches                 54232541                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     41377859      6.51%      6.51% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        376395905     59.26%     65.77% # Class of executed instruction
system.switch_cpus5.op_class::IntMult        12635397      1.99%     67.76% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     67.76% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       42170923      6.64%     74.40% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        3915042      0.62%     75.01% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        1209840      0.19%     75.20% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      18278521      2.88%     78.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv        2237310      0.35%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     78.43% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       107906514     16.99%     95.42% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       28579716      4.50%     99.92% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        496983      0.08%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         635204010                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            95402608                       # DTB read hits
system.switch_cpus6.dtb.read_misses             28545                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        94979541                       # DTB read accesses
system.switch_cpus6.dtb.write_hits           25225388                       # DTB write hits
system.switch_cpus6.dtb.write_misses             5470                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses       24898023                       # DTB write accesses
system.switch_cpus6.dtb.data_hits           120627996                       # DTB hits
system.switch_cpus6.dtb.data_misses             34015                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses       119877564                       # DTB accesses
system.switch_cpus6.itb.fetch_hits          559179058                       # ITB hits
system.switch_cpus6.itb.fetch_misses             4733                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses      559183791                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              1281541452                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          561172346                       # Number of instructions committed
system.switch_cpus6.committedOps            561172346                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses    459903474                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      96889996                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            1179959                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     38755137                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts           459903474                       # number of integer instructions
system.switch_cpus6.num_fp_insts             96889996                       # number of float instructions
system.switch_cpus6.num_int_register_reads    754315285                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    369833090                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads    109128288                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     79066882                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs            120683611                       # number of memory refs
system.switch_cpus6.num_load_insts           95450140                       # Number of load instructions
system.switch_cpus6.num_store_insts          25233471                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      720149835.722127                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      561391616.277873                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.438060                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.561940                       # Percentage of idle cycles
system.switch_cpus6.Branches                 47993313                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     36573826      6.52%      6.52% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        332350863     59.22%     65.74% # Class of executed instruction
system.switch_cpus6.op_class::IntMult        10997838      1.96%     67.70% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     67.70% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd       37436707      6.67%     74.37% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        3458117      0.62%     74.98% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt        1053178      0.19%     75.17% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult      16170794      2.88%     78.05% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv        2001116      0.36%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        95475035     17.01%     95.42% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite       25234218      4.50%     99.92% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        454669      0.08%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         561206361                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           112839181                       # DTB read hits
system.switch_cpus7.dtb.read_misses             33428                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses       111861488                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           30164500                       # DTB write hits
system.switch_cpus7.dtb.write_misses             6552                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       29439349                       # DTB write accesses
system.switch_cpus7.dtb.data_hits           143003681                       # DTB hits
system.switch_cpus7.dtb.data_misses             39980                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses       141300837                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          659668189                       # ITB hits
system.switch_cpus7.itb.fetch_misses             5709                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      659673898                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              1281445189                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          664265196                       # Number of instructions committed
system.switch_cpus7.committedOps            664265196                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    545202158                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses     113528444                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            1498693                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     45847430                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           545202158                       # number of integer instructions
system.switch_cpus7.num_fp_insts            113528444                       # number of float instructions
system.switch_cpus7.num_int_register_reads    893041796                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    438607903                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads    127815922                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     92557183                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs            143075502                       # number of memory refs
system.switch_cpus7.num_load_insts          112900154                       # Number of load instructions
system.switch_cpus7.num_store_insts          30175348                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      616970460.224348                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      664474728.775652                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.518535                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.481465                       # Percentage of idle cycles
system.switch_cpus7.Branches                 56845085                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     43209018      6.50%      6.50% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        393855482     59.29%     65.79% # Class of executed instruction
system.switch_cpus7.op_class::IntMult        13086431      1.97%     67.76% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     67.76% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       43844101      6.60%     74.36% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        4047567      0.61%     74.97% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        1253642      0.19%     75.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      18996121      2.86%     78.02% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv        2314932      0.35%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       112946189     17.00%     95.37% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       30177253      4.54%     99.91% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        574440      0.09%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         664305176                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     44500347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20688561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      4498291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        4331316                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3789654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       541662                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1929                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17353190                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17683                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8996499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       416406                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9905739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           58469                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         39741                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          98210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4915229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4915229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1429675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15921586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       479408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8519595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       388169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7735143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       676889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12422280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       550839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5616763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       242141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      5523744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       277563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      7129857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       232348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      6338868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       428399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      7525262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              64087268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     17047360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    261652093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     13526208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    238705488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     25093376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    415534466                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     20802944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    176540248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      8474432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    170688764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9617344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    221271096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      8139648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    193502480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     15447872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    231564492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2027608311                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17031041                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         61550722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.328306                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.997194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51350363     83.43%     83.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6507787     10.57%     94.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1253539      2.04%     96.04% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 749255      1.22%     97.25% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 546730      0.89%     98.14% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 457044      0.74%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 363368      0.59%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 288638      0.47%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  33973      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61550722                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000978                       # Number of seconds simulated
sim_ticks                                   977552000                       # Number of ticks simulated
final_tick                               2907535442500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             5973810021                       # Simulator instruction rate (inst/s)
host_op_rate                               5973725024                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1089009567                       # Simulator tick rate (ticks/s)
host_mem_usage                                 791456                       # Number of bytes of host memory used
host_seconds                                     0.90                       # Real time elapsed on the host
sim_insts                                  5362258222                       # Number of instructions simulated
sim_ops                                    5362258222                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       307328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       600512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        36032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       112896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       612736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1764992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       307328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        36032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       112896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        464576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       758912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          758912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         4802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         9383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11858                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4648346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1702211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    314385322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    614301848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     36859420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     85372441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    115488486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    626806554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       130939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data        65470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       130939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      3731771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      1767681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       130939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1805522366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4648346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    314385322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     36859420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    115488486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       130939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      3731771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        475244284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       776339264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            776339264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       776339264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4648346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1702211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    314385322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    614301848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     36859420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     85372441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    115488486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    626806554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       130939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data        65470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       130939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      3731771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      1767681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       130939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2581861630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       700                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     290     41.73%     41.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92     13.24%     54.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.14%     55.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.14%     55.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    311     44.75%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 695                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      290     43.09%     43.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92     13.67%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.15%     56.91% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.15%     57.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     289     42.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  673                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               928898500     94.99%     94.99% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.71%     95.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     95.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     95.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               41853000      4.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           977865000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.929260                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.968345                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  507     83.66%     83.66% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.83%     84.49% # number of callpals executed
system.cpu0.kern.callpal::rti                      94     15.51%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   606                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               94                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               36                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          423.032790                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              57955                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           127.935982                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   423.032790                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.826236                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.826236                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            77344                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           77344                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        23870                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          23870                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13427                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13427                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          660                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          660                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          568                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        37297                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           37297                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        37297                       # number of overall hits
system.cpu0.dcache.overall_hits::total          37297                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           58                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           26                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           84                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           84                       # number of overall misses
system.cpu0.dcache.overall_misses::total           84                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        23928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        23928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        13453                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        13453                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        37381                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        37381                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        37381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        37381                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002424                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001933                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001933                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019316                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019316                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002247                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002247                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002247                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002247                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu0.dcache.writebacks::total               19                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              138                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3273560                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              650                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5036.246154                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           254260                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          254260                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       126923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         126923                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       126923                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          126923                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       126923                       # number of overall hits
system.cpu0.icache.overall_hits::total         126923                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          138                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          138                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           138                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          138                       # number of overall misses
system.cpu0.icache.overall_misses::total          138                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       127061                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       127061                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       127061                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       127061                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       127061                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       127061                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001086                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001086                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001086                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001086                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001086                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001086                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          138                       # number of writebacks
system.cpu0.icache.writebacks::total              138                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      4050                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1082     48.67%     48.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.04%     48.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.04%     48.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1139     51.24%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2223                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1082     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.05%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.05%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1081     49.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2165                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               581163000     75.05%     75.05% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     75.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     75.08% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              192999000     24.92%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           774375500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.949078                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.973909                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.88%      5.88% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      5.88%     11.76% # number of syscalls executed
system.cpu1.kern.syscall::4                         5     29.41%     41.18% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.76%     52.94% # number of syscalls executed
system.cpu1.kern.syscall::19                        2     11.76%     64.71% # number of syscalls executed
system.cpu1.kern.syscall::45                        1      5.88%     70.59% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      5.88%     76.47% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      5.88%     82.35% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     11.76%     94.12% # number of syscalls executed
system.cpu1.kern.syscall::130                       1      5.88%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    17                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   27      0.89%      0.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.07%      0.99% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2168     71.57%     72.57% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.07%     72.63% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     72.66% # number of callpals executed
system.cpu1.kern.callpal::rti                      53      1.75%     74.41% # number of callpals executed
system.cpu1.kern.callpal::callsys                  28      0.92%     75.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.17%     75.50% # number of callpals executed
system.cpu1.kern.callpal::rdunique                742     24.50%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3029                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               79                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 51                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 52                      
system.cpu1.kern.mode_good::user                   51                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.658228                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.787879                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         492068000     69.44%     69.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           216558500     30.56%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      27                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            16147                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.210071                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             425087                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16596                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.613823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.210071                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.978926                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978926                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           812820                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          812820                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       237425                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         237425                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       130968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        130968                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         6430                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6430                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7068                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7068                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       368393                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          368393                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       368393                       # number of overall hits
system.cpu1.dcache.overall_hits::total         368393                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11531                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4159                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4159                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          687                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          687                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           41                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15690                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15690                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15690                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15690                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       248956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       248956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       135127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       135127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       384083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       384083                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       384083                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       384083                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046317                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046317                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.030778                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030778                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.096529                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096529                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.005767                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.005767                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040851                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10690                       # number of writebacks
system.cpu1.dcache.writebacks::total            10690                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             8757                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.982183                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1886956                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9269                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           203.577085                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.982183                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2817018                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2817018                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1395366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1395366                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1395366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1395366                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1395366                       # number of overall hits
system.cpu1.icache.overall_hits::total        1395366                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8762                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8762                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8762                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8762                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8762                       # number of overall misses
system.cpu1.icache.overall_misses::total         8762                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1404128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1404128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1404128                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1404128                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1404128                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1404128                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006240                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006240                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006240                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006240                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006240                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         8757                       # number of writebacks
system.cpu1.icache.writebacks::total             8757                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       797                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                      96     45.50%     45.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.47%     45.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      0.95%     46.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    112     53.08%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 211                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                       96     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      1.04%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                      94     48.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  193                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               971494500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     99.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 330500      0.03%     99.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6118000      0.63%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           977992000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.839286                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.914692                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     20.42%     20.77% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      1.41%     22.18% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  138     48.59%     70.77% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      1.06%     71.83% # number of callpals executed
system.cpu2.kern.callpal::rti                      70     24.65%     96.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      3.17%     99.65% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.35%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   284                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1329264500     99.39%     99.39% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8194500      0.61%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             1978                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          407.643070                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              57348                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2432                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.580592                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   407.643070                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.796178                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.796178                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            80007                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           80007                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        22791                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          22791                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        12878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         12878                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          440                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          440                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          458                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          458                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        35669                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           35669                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        35669                       # number of overall hits
system.cpu2.dcache.overall_hits::total          35669                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1597                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1597                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          653                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          653                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           38                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           18                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2250                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2250                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2250                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2250                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        24388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        24388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        13531                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        13531                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        37919                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        37919                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        37919                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        37919                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.065483                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.065483                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.048260                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.048260                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.079498                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.079498                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.037815                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037815                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.059337                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.059337                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.059337                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.059337                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          995                       # number of writebacks
system.cpu2.dcache.writebacks::total              995                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1249                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2699186                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1761                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1532.757524                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           277903                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          277903                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       137078                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         137078                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       137078                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          137078                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       137078                       # number of overall hits
system.cpu2.icache.overall_hits::total         137078                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1249                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1249                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1249                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1249                       # number of overall misses
system.cpu2.icache.overall_misses::total         1249                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       138327                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       138327                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       138327                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       138327                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       138327                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       138327                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009029                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009029                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009029                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009029                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009029                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009029                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1249                       # number of writebacks
system.cpu2.icache.writebacks::total             1249                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1222                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     249     49.31%     49.31% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    254     50.30%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 505                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      247     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     246     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  495                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1173394500     98.82%     98.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.00%     98.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.01%     98.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               13883000      1.17%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1187438500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991968                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968504                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980198                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    7      1.19%      1.19% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%     10.24% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.17%     10.41% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  402     68.60%     79.01% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.52% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     96.93% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.49% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.51%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1134593000     93.76%     93.76% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75508000      6.24%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12734                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          432.564146                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             182480                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13246                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.776234                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   432.564146                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.844852                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.844852                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          464                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           363216                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          363216                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        78186                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78186                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81617                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81617                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1145                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1250                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       159803                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          159803                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       159803                       # number of overall hits
system.cpu3.dcache.overall_hits::total         159803                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5843                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5843                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6942                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6942                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          145                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           33                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12785                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12785                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12785                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12785                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        84029                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        84029                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        88559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        88559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       172588                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       172588                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       172588                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       172588                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.069536                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069536                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078388                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078388                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.112403                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.112403                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.025721                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.025721                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.074078                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.074078                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.074078                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.074078                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8283                       # number of writebacks
system.cpu3.dcache.writebacks::total             8283                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4618                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.997354                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             709023                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5130                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           138.211111                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.997354                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999995                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           928754                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          928754                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       457447                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         457447                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       457447                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          457447                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       457447                       # number of overall hits
system.cpu3.icache.overall_hits::total         457447                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4620                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4620                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4620                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4620                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4620                       # number of overall misses
system.cpu3.icache.overall_misses::total         4620                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       462067                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       462067                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       462067                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       462067                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       462067                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       462067                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009999                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009999                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009999                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009999                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009999                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009999                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4618                       # number of writebacks
system.cpu3.icache.writebacks::total             4618                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               977123000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 563500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           977900000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu4.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    19                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                5                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          372.632472                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              23467                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              369                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            63.596206                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   372.632472                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.727798                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.727798                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1354                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1354                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          411                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            411                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          230                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           230                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            7                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            3                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          641                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             641                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          641                       # number of overall hits
system.cpu4.dcache.overall_hits::total            641                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data            8                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            5                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            2                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            6                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           13                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           13                       # number of overall misses
system.cpu4.dcache.overall_misses::total           13                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          419                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          419                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          654                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          654                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019093                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019093                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.021277                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.019878                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019878                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.019878                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019878                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                2                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            1222122                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              514                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2377.669261                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          433                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3854                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3854                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1924                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1924                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1924                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1924                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1924                       # number of overall hits
system.cpu4.icache.overall_hits::total           1924                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst            2                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst            2                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst            2                       # number of overall misses
system.cpu4.icache.overall_misses::total            2                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         1926                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1926                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         1926                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1926                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         1926                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1926                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.001038                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001038                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.001038                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.001038                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu4.icache.writebacks::total                2                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               977124500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 562000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           977900000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu5.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    19                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements                6                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          269.869529                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              76445                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              275                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           277.981818                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   269.869529                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.527089                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.527089                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1330                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1330                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          399                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            399                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          232                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            5                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          631                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             631                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          631                       # number of overall hits
system.cpu5.dcache.overall_hits::total            631                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           10                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            4                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            2                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           14                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           14                       # number of overall misses
system.cpu5.dcache.overall_misses::total           14                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          409                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          409                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          645                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          645                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          645                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          645                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.024450                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024450                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.016949                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016949                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.021705                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021705                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.021705                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.021705                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu5.dcache.writebacks::total                1                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             650696                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1270.890625                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             3774                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            3774                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         1887                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1887                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         1887                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1887                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         1887                       # number of overall hits
system.cpu5.icache.overall_hits::total           1887                       # number of overall hits
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         1887                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         1887                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         1887                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         1887                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         1887                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         1887                       # number of overall (read+write) accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               928913500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           929694000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    21                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               29                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          410.333454                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              17145                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              419                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            40.918854                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   410.333454                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.801433                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.801433                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1382                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1382                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          372                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            372                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          235                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           235                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          607                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             607                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          607                       # number of overall hits
system.cpu6.dcache.overall_hits::total            607                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           41                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            6                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            1                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           47                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           47                       # number of overall misses
system.cpu6.dcache.overall_misses::total           47                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          654                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          654                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.099274                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.099274                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.024896                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.024896                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.071865                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.071865                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.071865                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.071865                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu6.dcache.writebacks::total               15                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              102                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            1883695                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              614                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3067.907166                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             3934                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            3934                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         1814                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1814                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         1814                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1814                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         1814                       # number of overall hits
system.cpu6.icache.overall_hits::total           1814                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          102                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          102                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          102                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           102                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          102                       # number of overall misses
system.cpu6.icache.overall_misses::total          102                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         1916                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         1916                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.053236                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.053236                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.053236                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.053236                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.053236                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.053236                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu6.icache.writebacks::total              102                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               977078000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 578000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           977900000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                6                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          398.343297                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              23605                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              383                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            61.631854                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   398.343297                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.778014                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.778014                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1557                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1557                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          472                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            472                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          238                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           238                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           13                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            4                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          710                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             710                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          710                       # number of overall hits
system.cpu7.dcache.overall_hits::total            710                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           22                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            9                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            6                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           31                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           31                       # number of overall misses
system.cpu7.dcache.overall_misses::total           31                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          494                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          494                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          247                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          247                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          741                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          741                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          741                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          741                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.044534                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.044534                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.036437                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.036437                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.041835                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.041835                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.041835                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.041835                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu7.dcache.writebacks::total                1                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                2                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1972908                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              514                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3838.342412                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4338                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4338                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         2166                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           2166                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         2166                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            2166                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         2166                       # number of overall hits
system.cpu7.icache.overall_hits::total           2166                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst            2                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst            2                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst            2                       # number of overall misses
system.cpu7.icache.overall_misses::total            2                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         2168                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2168                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         2168                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2168                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         2168                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2168                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000923                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000923                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000923                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000923                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000923                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000923                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.icache.writebacks::total                2                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 400                       # Transaction distribution
system.iobus.trans_dist::WriteResp                400                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2422                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2422                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     28438                       # number of replacements
system.l2.tags.tagsinuse                  4015.964639                       # Cycle average of tags in use
system.l2.tags.total_refs                       65303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32399                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.015587                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1044.442849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    17.041514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    10.584697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   841.253128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1447.464925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    52.480703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data    55.978454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   207.136735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   317.062620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     1.047357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     1.611920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.054796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.460744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     4.360302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    10.838118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     1.115847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     3.029931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.254991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.205384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.353385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.012813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.013667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.050570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.077408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.002646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980460                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.967041                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    720082                       # Number of tag accesses
system.l2.tags.data_accesses                   720082                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        20004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20004                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10369                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           56                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1920                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst          686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7616                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         5318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data          772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8761                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           67                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           17                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3960                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6608                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst          686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2856                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3184                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           45                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18297                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           67                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           17                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3960                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6608                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst          686                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          851                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2856                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3184                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           45                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data            2                       # number of overall hits
system.l2.overall_hits::total                   18297                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                106                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2679                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9571                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         4802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7259                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         6704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data          760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10754                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         4802                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9383                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1764                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9579                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27584                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         4802                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9383                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          563                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1305                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1764                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9579                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data            2                       # number of overall misses
system.l2.overall_misses::total                 27584                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        20004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10369                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              169                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         3969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         8762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         1249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        12022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         1532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          138                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         8762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        15991                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         1249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4620                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12763                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          102                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45881                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          138                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         8762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        15991                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         1249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4620                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12763                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          102                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45881                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.537190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.627219                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.674981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.873397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.919983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832913                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.514493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.548048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.450761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.381818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.558824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.488000                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.527778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.496084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.551982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.621622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.551063                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.514493                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.604651                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.548048                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.586768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.450761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.605288                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.381818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.750529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.558824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.658537                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601207                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.514493                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.604651                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.548048                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.586768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.450761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.605288                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.750529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.558824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.658537                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601207                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11858                       # number of writebacks
system.l2.writebacks::total                     11858                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              18565                       # Transaction distribution
system.membus.trans_dist::WriteReq                400                       # Transaction distribution
system.membus.trans_dist::WriteResp               400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11858                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12129                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              219                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            121                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             135                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9602                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18013                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        79655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        81559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2523904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2526326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2526326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             52894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   52894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               52894                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               24969                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              14499                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               39468                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13846                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13846                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1955735                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             127061                       # Number of instructions committed
system.switch_cpus0.committedOps               127061                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       122036                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              11600                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         8457                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              122036                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       155199                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        94557                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                39654                       # number of memory refs
system.switch_cpus0.num_load_insts              25153                       # Number of load instructions
system.switch_cpus0.num_store_insts             14501                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1828637.993444                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      127097.006556                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.064987                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.935013                       # Percentage of idle cycles
system.switch_cpus0.Branches                    21729                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          573      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            81034     63.78%     64.23% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              99      0.08%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           27226     21.43%     85.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          14503     11.41%     97.15% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3626      2.85%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            127061                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              255056                       # DTB read hits
system.switch_cpus1.dtb.read_misses               485                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           85218                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             142213                       # DTB write hits
system.switch_cpus1.dtb.write_misses               62                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          51103                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              397269                       # DTB hits
system.switch_cpus1.dtb.data_misses               547                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          136321                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             442138                       # ITB hits
system.switch_cpus1.itb.fetch_misses              460                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         442598                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1535551                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1403569                       # Number of instructions committed
system.switch_cpus1.committedOps              1403569                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1344324                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          9753                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              40505                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       168951                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1344324                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 9753                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1828123                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1019427                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         6440                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         6363                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               398929                       # number of memory refs
system.switch_cpus1.num_load_insts             256558                       # Number of load instructions
system.switch_cpus1.num_store_insts            142371                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      432379.521536                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1103171.478464                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.718421                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.281579                       # Percentage of idle cycles
system.switch_cpus1.Branches                   222797                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        28442      2.03%      2.03% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           939888     66.94%     68.96% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2562      0.18%     69.15% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     69.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           3106      0.22%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              1      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1796      0.13%     69.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             1      0.00%     69.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            613      0.04%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          266784     19.00%     88.54% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         142661     10.16%     98.70% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         18274      1.30%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1404128                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               24318                       # DTB read hits
system.switch_cpus2.dtb.read_misses               329                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              13903                       # DTB write hits
system.switch_cpus2.dtb.write_misses               35                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               38221                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              23299                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          23424                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1955987                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             137942                       # Number of instructions committed
system.switch_cpus2.committedOps               137942                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       132620                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               2795                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        16659                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              132620                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  296                       # number of float instructions
system.switch_cpus2.num_int_register_reads       175898                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       100835                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                39332                       # number of memory refs
system.switch_cpus2.num_load_insts              25207                       # Number of load instructions
system.switch_cpus2.num_store_insts             14125                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1817475.471260                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      138511.528740                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.070814                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.929186                       # Percentage of idle cycles
system.switch_cpus2.Branches                    20516                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2787      2.01%      2.01% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            88601     64.05%     66.07% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              91      0.07%     66.13% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.13% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             24      0.02%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           26260     18.98%     85.14% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          14134     10.22%     95.35% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6427      4.65%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            138327                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               84851                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34065                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              89785                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              174636                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49582                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             162038                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162190                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 2375271                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             461585                       # Number of instructions committed
system.switch_cpus3.committedOps               461585                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       444442                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8901                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        47891                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              444442                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       639127                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       302448                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               175754                       # number of memory refs
system.switch_cpus3.num_load_insts              85690                       # Number of load instructions
system.switch_cpus3.num_store_insts             90064                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1813719.983054                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      561551.016946                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.236416                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.763584                       # Percentage of idle cycles
system.switch_cpus3.Branches                    59743                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9794      2.12%      2.12% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           263173     56.96%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             572      0.12%     59.20% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.25%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           87960     19.04%     78.54% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          90135     19.51%     98.04% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9034      1.96%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            462067                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 428                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                246                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 674                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                301                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1955802                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               1926                       # Number of instructions committed
system.switch_cpus4.committedOps                 1926                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1836                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          143                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1836                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2461                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1433                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  676                       # number of memory refs
system.switch_cpus4.num_load_insts                428                       # Number of load instructions
system.switch_cpus4.num_store_insts               248                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1953877.313107                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       1924.686893                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000984                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999016                       # Percentage of idle cycles
system.switch_cpus4.Branches                      262                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             1123     58.31%     58.77% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.26%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             447     23.21%     82.24% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            248     12.88%     95.12% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess            94      4.88%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              1926                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 416                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                245                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 661                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                301                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1955802                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               1887                       # Number of instructions committed
system.switch_cpus5.committedOps                 1887                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1798                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1798                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2416                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1404                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  663                       # number of memory refs
system.switch_cpus5.num_load_insts                416                       # Number of load instructions
system.switch_cpus5.num_store_insts               247                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1953916.327030                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       1885.672970                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000964                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999036                       # Percentage of idle cycles
system.switch_cpus5.Branches                      250                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass           11      0.58%      0.58% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1097     58.13%     58.72% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.26%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             433     22.95%     81.93% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            247     13.09%     95.02% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess            94      4.98%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              1887                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 420                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                250                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 670                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                319                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1859330                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               1916                       # Number of instructions committed
system.switch_cpus6.committedOps                 1916                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                1824                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  672                       # number of memory refs
system.switch_cpus6.num_load_insts                420                       # Number of load instructions
system.switch_cpus6.num_store_insts               252                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1857509.760455                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       1820.239545                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000979                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999021                       # Percentage of idle cycles
system.switch_cpus6.Branches                      252                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.26%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             438     22.86%     81.52% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            252     13.15%     94.68% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           102      5.32%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              1916                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 509                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                264                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 773                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1955802                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               2168                       # Number of instructions committed
system.switch_cpus7.committedOps                 2168                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         2065                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          219                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                2065                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2724                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1574                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  775                       # number of memory refs
system.switch_cpus7.num_load_insts                509                       # Number of load instructions
system.switch_cpus7.num_store_insts               266                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1953635.226709                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       2166.773291                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001108                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998892                       # Percentage of idle cycles
system.switch_cpus7.Branches                      350                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.42%      0.42% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1255     57.89%     58.30% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.23%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             530     24.45%     82.98% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            267     12.32%     95.30% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      4.70%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              2168                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        92611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        42152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10903                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4637                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2772                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1865                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             35427                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               400                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10369                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8550                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             276                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11528                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20000                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        24311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        47899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         6287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           85                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                134431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         8435                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       995136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1721115                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       111488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       208416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       487488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1355400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         8896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         3920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         1680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4916086                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           28438                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           122001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.467275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.441543                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 103218     84.60%     84.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9010      7.39%     91.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2130      1.75%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    614      0.50%     94.24% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    647      0.53%     94.77% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1775      1.45%     96.22% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1937      1.59%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2549      2.09%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    121      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             122001                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
