{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690555905178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690555905178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 20:21:45 2023 " "Processing started: Fri Jul 28 20:21:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690555905178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690555905178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_fir_filter -c parallel_fir_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_fir_filter -c parallel_fir_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690555905178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690555905486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690555905486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qp_projects/serial_fir_filter/rtl_srcs/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /qp_projects/serial_fir_filter/rtl_srcs/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../serial_fir_filter/rtl_srcs/full_adder.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690555918356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690555918356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qp_projects/serial_fir_filter/rtl_srcs/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /qp_projects/serial_fir_filter/rtl_srcs/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../serial_fir_filter/rtl_srcs/multiplier.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690555918359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690555918359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/parallel_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/parallel_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_fir_filter " "Found entity 1: parallel_fir_filter" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690555918365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690555918365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/decoder_2x4.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/decoder_2x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "rtl_srcs/decoder_2x4.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/decoder_2x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690555918368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690555918368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 parallel_fir_filter.v(13) " "Verilog HDL Implicit Net warning at parallel_fir_filter.v(13): created implicit net for \"w1\"" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690555918370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 parallel_fir_filter.v(14) " "Verilog HDL Implicit Net warning at parallel_fir_filter.v(14): created implicit net for \"w2\"" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690555918370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X_ld parallel_fir_filter.v(30) " "Verilog HDL error at parallel_fir_filter.v(30): object \"X_ld\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1690555918372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y_ld parallel_fir_filter.v(54) " "Verilog HDL error at parallel_fir_filter.v(54): object \"Y_ld\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1690555918372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690555918537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 28 20:21:58 2023 " "Processing ended: Fri Jul 28 20:21:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690555918537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690555918537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690555918537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690555918537 ""}
