// Seed: 401214352
module module_0 (
    output uwire id_0,
    input wand id_1,
    input tri module_0,
    output wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8
);
  assign id_3 = 1;
  supply0 id_10;
  assign id_10 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wand id_6
    , id_8
);
  assign id_0 = id_8;
  module_0(
      id_8, id_5, id_5, id_0, id_6, id_4, id_5, id_6, id_3
  );
  wire id_9;
endmodule
