// Seed: 3286168178
module module_0 #(
    parameter id_1 = 32'd86
);
  wire _id_1, id_2;
  always begin : LABEL_0
    id_1 += 1;
  end
  logic id_3;
  always @(posedge id_1 or posedge -1 or id_2) id_3[1 : id_1] <= -1;
  wire [id_1  -  id_1 : ""] id_4, id_5[1 : -1];
  wire id_6;
  initial begin : LABEL_1
    begin : LABEL_2
      $unsigned(33);
      ;
    end
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd58
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  localparam id_5["" : id_3] = 1;
  assign id_3 = id_5;
endmodule
