# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:51 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# ** Error: (vlog-7) Failed to open design unit file "./testRomIns.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:07:51 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testRomIns.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:14 on Jun 04,2020
# vlog -reportprogress 300 ./testRom.sv 
# -- Compiling module testRomIns
# ** Error: ./testRom.sv(1): (vlog-2730) Undefined variable: 'data'.
# ** Error: ./testRom.sv(1): Identifier must be declared with a port mode: data.
# ** Error: ./testRom.sv(1): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./testRom.sv(1): Identifier must be declared with a port mode: wren.
# -- Compiling module testROmIns_testbench
# End time: 22:08:14 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testRom.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:45 on Jun 04,2020
# vlog -reportprogress 300 ./testRom.sv 
# -- Compiling module testRomIns
# -- Compiling module testROmIns_testbench
# 
# Top level modules:
# 	testRomIns
# 	testROmIns_testbench
# End time: 22:08:45 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRom_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# ** Error: (vsim-3170) Could not find 'testRom_testbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:06 on Jun 04,2020
# vlog -reportprogress 300 ./testRom.sv 
# -- Compiling module testRomIns
# -- Compiling module testRom_testbench
# 
# Top level modules:
# 	testRomIns
# 	testRom_testbench
# End time: 22:09:06 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRom_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRom_testbench
# ** Error: (vsim-3033) ./testRom.sv(24): Instantiation of 'ram32x4Ins' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testRom_testbench File: ./testRom.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:22 on Jun 04,2020
# vlog -reportprogress 300 ./testRom.sv 
# -- Compiling module testRomIns
# -- Compiling module testRom_testbench
# 
# Top level modules:
# 	testRomIns
# 	testRom_testbench
# End time: 22:09:22 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRom_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRom_testbench
# ** Error: (vsim-3033) ./testRom.sv(24): Instantiation of 'testRom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testRom_testbench File: ./testRom.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:45 on Jun 04,2020
# vlog -reportprogress 300 ./testRom.sv 
# -- Compiling module testRom
# -- Compiling module testRom_testbench
# 
# Top level modules:
# 	testRom_testbench
# End time: 22:09:45 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRom_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRom_testbench
# Loading work.testRom
# ** Warning: (vsim-3035) Instantiation depth of '/testRom_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 51. This might indicate a recursive instantiation. Increasing limit to 75.
# ** Error: (vsim-3036) Instantiation depth of '/testRom_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRom_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:15 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 22:11:15 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:29 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 22:12:29 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:12 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 22:13:12 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do urnl
# Cannot open macro file: urnl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:17 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns
# 	testRomIns_testbench
# End time: 22:14:17 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:08:46 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# ** Error: Cannot open macro file: testRomIns_wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: testRomIns_wave.do
#     while executing
# "do testRomIns_wave.do"
add wave -position end  sim:/testRomIns_testbench/CLOCK_PERIOD
add wave -position end  sim:/testRomIns_testbench/address
add wave -position end  sim:/testRomIns_testbench/clock
add wave -position end  sim:/testRomIns_testbench/q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 9384
#           Attempting to use alternate WLF file "./wlftxs7v95".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxs7v95
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/condo/Documents/GitHub/pacman/testRom_wave.do
run -all
# ** Note: $stop    : ./testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at ./testRomIns.sv line 38
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/condo/Documents/GitHub/pacman/testRom_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns
# 	testRomIns_testbench
# End time: 22:15:36 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:15:37 on Jun 04,2020, Elapsed time: 0:06:51
# Errors: 10, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:15:37 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# ** Error: Cannot open macro file: testRomIns_wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: testRomIns_wave.do
#     while executing
# "do testRomIns_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:11 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns
# 	testRomIns_testbench
# End time: 22:16:11 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:16:12 on Jun 04,2020, Elapsed time: 0:00:35
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:16:12 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 9384
#           Attempting to use alternate WLF file "./wlfta35ynj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta35ynj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at ./testRomIns.sv line 38
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:47 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 22:16:47 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:16:48 on Jun 04,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:16:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Warning: (vsim-3035) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 51. This might indicate a recursive instantiation. Increasing limit to 75.
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:51 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 22:59:51 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:16:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do'
# Cannot open macro file: runlab.do'
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:58 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 22:59:58 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:16:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:29 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 23:01:29 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:16:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:49 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 23:01:49 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:16:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:42 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns
# 	testRomIns_testbench
# End time: 23:03:42 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 22:16:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# ** Error: Cannot open macro file: testRomIns_wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: testRomIns_wave.do
#     while executing
# "do testRomIns_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:46 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 23:04:46 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:04:48 on Jun 04,2020, Elapsed time: 0:48:00
# Errors: 8, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 23:04:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRom
# ** Warning: (vsim-3035) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 51. This might indicate a recursive instantiation. Increasing limit to 75.
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:50 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 23:05:50 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 23:04:48 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 9384
#           Attempting to use alternate WLF file "./wlftxzw8f0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxzw8f0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at ./testRomIns.sv line 38
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:28 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 23:06:28 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:06:30 on Jun 04,2020, Elapsed time: 0:01:42
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 23:06:30 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 9384
#           Attempting to use alternate WLF file "./wlftkj5fa4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkj5fa4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at ./testRomIns.sv line 38
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:06 on Jun 04,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 23:07:06 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:07:08 on Jun 04,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 23:07:08 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRom
# ** Warning: (vsim-3035) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 51. This might indicate a recursive instantiation. Increasing limit to 75.
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:35 on Jun 05,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:23:35 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 23:07:08 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:22 on Jun 05,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:25:22 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 23:07:08 on Jun 04,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.testRom
# ** Error: (vsim-3036) Instantiation depth of '/testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /testRomIns_testbench/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut/dut File: ./testRom.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
# End time: 12:58:12 on Jun 05,2020, Elapsed time: 13:51:04
# Errors: 3, Warnings: 1
