#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c852d13c10 .scope module, "forwarding_unit" "forwarding_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs";
    .port_info 1 /INPUT 5 "id_ex_rt";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 5 "mem_wb_rd";
    .port_info 4 /INPUT 1 "ex_mem_regwrite";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
o000001c852d18cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c852d93b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852d08a60 .functor XNOR 1, o000001c852d18cb8, L_000001c852d93b68, C4<0>, C4<0>;
L_000001c852d092b0 .functor AND 1, L_000001c852d08a60, L_000001c852d93030, C4<1>, C4<1>;
o000001c852d18dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c852d93bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852d08910 .functor XNOR 1, o000001c852d18dd8, L_000001c852d93bb0, C4<0>, C4<0>;
L_000001c852d08ec0 .functor AND 1, L_000001c852d08910, L_000001c852d92c70, C4<1>, C4<1>;
L_000001c852d09320 .functor BUFZ 1, L_000001c852d092b0, C4<0>, C4<0>, C4<0>;
L_000001c852d08bb0 .functor NOT 1, L_000001c852d092b0, C4<0>, C4<0>, C4<0>;
L_000001c852d09630 .functor AND 1, L_000001c852d08bb0, L_000001c852d08ec0, C4<1>, C4<1>;
L_000001c852d089f0 .functor AND 1, L_000001c852d08a60, L_000001c852d92f90, C4<1>, C4<1>;
L_000001c852d08ad0 .functor AND 1, L_000001c852d08910, L_000001c852d930d0, C4<1>, C4<1>;
L_000001c852d09470 .functor BUFZ 1, L_000001c852d089f0, C4<0>, C4<0>, C4<0>;
L_000001c852d08750 .functor NOT 1, L_000001c852d089f0, C4<0>, C4<0>, C4<0>;
L_000001c852d08c20 .functor AND 1, L_000001c852d08750, L_000001c852d08ad0, C4<1>, C4<1>;
v000001c852d11720_0 .net/2u *"_ivl_0", 0 0, L_000001c852d93b68;  1 drivers
v000001c852d11400_0 .net *"_ivl_19", 0 0, L_000001c852d09320;  1 drivers
v000001c852d11a40_0 .net *"_ivl_23", 0 0, L_000001c852d08bb0;  1 drivers
v000001c852d10dc0_0 .net *"_ivl_25", 0 0, L_000001c852d09630;  1 drivers
v000001c852d11ae0_0 .net *"_ivl_38", 0 0, L_000001c852d09470;  1 drivers
v000001c852d0fe20_0 .net *"_ivl_42", 0 0, L_000001c852d08750;  1 drivers
v000001c852d117c0_0 .net *"_ivl_44", 0 0, L_000001c852d08c20;  1 drivers
v000001c852d114a0_0 .net/2u *"_ivl_8", 0 0, L_000001c852d93bb0;  1 drivers
v000001c852d10e60_0 .net "a1", 0 0, L_000001c852d08a60;  1 drivers
v000001c852d10aa0_0 .net "a2", 0 0, L_000001c852d08910;  1 drivers
v000001c852d0fc40_0 .net "b1", 0 0, L_000001c852d93030;  1 drivers
v000001c852d11540_0 .net "b2", 0 0, L_000001c852d92c70;  1 drivers
v000001c852d11180_0 .net "b3", 0 0, L_000001c852d92f90;  1 drivers
v000001c852d0fec0_0 .net "b4", 0 0, L_000001c852d930d0;  1 drivers
o000001c852d18c88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001c852d11040_0 .net "ex_mem_rd", 4 0, o000001c852d18c88;  0 drivers
v000001c852d10b40_0 .net "ex_mem_regwrite", 0 0, o000001c852d18cb8;  0 drivers
v000001c852d0ff60_0 .net "forwardA", 1 0, L_000001c852d929f0;  1 drivers
v000001c852d100a0_0 .net "forwardB", 1 0, L_000001c852d935d0;  1 drivers
o000001c852d18d48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001c852d0fce0_0 .net "id_ex_rs", 4 0, o000001c852d18d48;  0 drivers
o000001c852d18d78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001c852d0fd80_0 .net "id_ex_rt", 4 0, o000001c852d18d78;  0 drivers
o000001c852d18da8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001c852d10280_0 .net "mem_wb_rd", 4 0, o000001c852d18da8;  0 drivers
v000001c852d10000_0 .net "mem_wb_regwrite", 0 0, o000001c852d18dd8;  0 drivers
v000001c852d10320_0 .net "x", 0 0, L_000001c852d092b0;  1 drivers
v000001c852d115e0_0 .net "x1", 0 0, L_000001c852d089f0;  1 drivers
v000001c852d10820_0 .net "y", 0 0, L_000001c852d08ec0;  1 drivers
v000001c852d103c0_0 .net "y1", 0 0, L_000001c852d08ad0;  1 drivers
L_000001c852d93030 .cmp/eq 5, o000001c852d18c88, o000001c852d18d48;
L_000001c852d92c70 .cmp/eq 5, o000001c852d18da8, o000001c852d18d48;
L_000001c852d929f0 .concat8 [ 1 1 0 0], L_000001c852d09630, L_000001c852d09320;
L_000001c852d92f90 .cmp/eq 5, o000001c852d18c88, o000001c852d18d78;
L_000001c852d930d0 .cmp/eq 5, o000001c852d18da8, o000001c852d18d78;
L_000001c852d935d0 .concat8 [ 1 1 0 0], L_000001c852d08c20, L_000001c852d09470;
S_000001c852c40c80 .scope module, "mips_tb" "mips_tb" 3 2;
 .timescale 0 0;
v000001c852d8f200_0 .var "clk", 0 0;
v000001c852d8f700_0 .var "clkbar", 0 0;
v000001c852d8e800_0 .var "reset", 0 0;
S_000001c852c12580 .scope module, "dut" "mips" 3 7, 4 19 0, S_000001c852c40c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clkbar";
    .port_info 2 /INPUT 1 "reset";
L_000001c852d08c90 .functor AND 1, L_000001c852d93710, L_000001c852d91370, C4<1>, C4<1>;
L_000001c852df1c60 .functor BUFZ 1, L_000001c852d09550, C4<0>, C4<0>, C4<0>;
L_000001c852df1cd0 .functor OR 1, L_000001c852df1c60, L_000001c852d91cd0, C4<0>, C4<0>;
L_000001c852df2670 .functor BUFZ 32, v000001c852d6a0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c852d88f70_0 .net "ReadData1out", 31 0, L_000001c852d91a50;  1 drivers
v000001c852d89010_0 .net "ReadData2out", 31 0, L_000001c852d90510;  1 drivers
v000001c852d898d0_0 .net *"_ivl_17", 29 0, L_000001c852d92b30;  1 drivers
L_000001c852d93f58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d89790_0 .net/2u *"_ivl_18", 1 0, L_000001c852d93f58;  1 drivers
v000001c852d89a10_0 .net *"_ivl_23", 0 0, L_000001c852d928b0;  1 drivers
v000001c852d884d0_0 .net *"_ivl_24", 3 0, L_000001c852d92bd0;  1 drivers
v000001c852d87b70_0 .net *"_ivl_27", 25 0, L_000001c852d92db0;  1 drivers
L_000001c852d93fa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d8d0e0_0 .net/2u *"_ivl_28", 1 0, L_000001c852d93fa0;  1 drivers
v000001c852d8d220_0 .net "alufunc", 3 0, L_000001c852d90f10;  1 drivers
v000001c852d8d2c0_0 .net "aluin1", 31 0, L_000001c852df2670;  1 drivers
v000001c852d8d180_0 .net "aluin2", 31 0, L_000001c852df3fa0;  1 drivers
v000001c852d8c8c0_0 .net "alusrc", 0 0, L_000001c852d91550;  1 drivers
v000001c852d8d4a0_0 .net "branch_condition", 0 0, L_000001c852cbdd80;  1 drivers
v000001c852d8e300_0 .net "clk", 0 0, v000001c852d8f200_0;  1 drivers
v000001c852d8c820_0 .net "clkbar", 0 0, v000001c852d8f700_0;  1 drivers
v000001c852d8d400_0 .net "dest", 4 0, L_000001c852df5120;  1 drivers
v000001c852d8d360_0 .net "ex_mem_destadd", 4 0, v000001c852d038b0_0;  1 drivers
v000001c852d8bba0_0 .net "ex_mem_memtoreg", 0 0, v000001c852d11360_0;  1 drivers
v000001c852d8cb40_0 .net "ex_mem_readdmem", 0 0, v000001c852d10960_0;  1 drivers
v000001c852d8d860_0 .net "ex_mem_regwrite", 0 0, v000001c852d02c30_0;  1 drivers
v000001c852d8d540_0 .net "ex_mem_result", 31 0, v000001c852d039f0_0;  1 drivers
v000001c852d8cc80_0 .net "ex_mem_writeData", 31 0, v000001c852cfcfa0_0;  1 drivers
v000001c852d8d720_0 .net "ex_mem_writedmem", 0 0, v000001c852d03590_0;  1 drivers
v000001c852d8c0a0_0 .net "ex_mem_zero", 0 0, v000001c852cfc8c0_0;  1 drivers
v000001c852d8dc20_0 .net "finalWriteData", 31 0, L_000001c852df4400;  1 drivers
v000001c852d8cbe0_0 .net "flush", 0 0, L_000001c852df1cd0;  1 drivers
v000001c852d8d5e0_0 .net "forwardA", 2 0, v000001c852d7f100_0;  1 drivers
v000001c852d8e1c0_0 .net "forwardB", 2 0, v000001c852d7ed40_0;  1 drivers
v000001c852d8c6e0_0 .net "forwardC", 0 0, L_000001c852df2910;  1 drivers
v000001c852d8bec0_0 .net "id_alufunc", 3 0, L_000001c852d91d70;  1 drivers
v000001c852d8bc40_0 .net "id_alusrc", 0 0, L_000001c852d91870;  1 drivers
v000001c852d8e080_0 .net "id_ex_alufunc", 3 0, v000001c852cfb920_0;  1 drivers
v000001c852d8c460_0 .net "id_ex_alusrc", 0 0, v000001c852ccde60_0;  1 drivers
v000001c852d8e120_0 .net "id_ex_immout", 31 0, v000001c852d6a280_0;  1 drivers
v000001c852d8cd20_0 .net "id_ex_memtoreg", 0 0, v000001c852d6a140_0;  1 drivers
v000001c852d8c780_0 .net "id_ex_rData1", 31 0, v000001c852d6a0a0_0;  1 drivers
v000001c852d8da40_0 .net "id_ex_rData2", 31 0, v000001c852d69560_0;  1 drivers
v000001c852d8cf00_0 .net "id_ex_rd", 4 0, v000001c852d6a1e0_0;  1 drivers
v000001c852d8bf60_0 .net "id_ex_readdmem", 0 0, v000001c852ceac90_0;  1 drivers
v000001c852d8c000_0 .net "id_ex_regdest", 0 0, v000001c852d6a500_0;  1 drivers
v000001c852d8d7c0_0 .net "id_ex_regwrite", 0 0, v000001c852d69380_0;  1 drivers
v000001c852d8d680_0 .net "id_ex_rs", 4 0, v000001c852d6a820_0;  1 drivers
v000001c852d8c1e0_0 .net "id_ex_rt", 4 0, v000001c852d691a0_0;  1 drivers
v000001c852d8dcc0_0 .net "id_ex_writedmem", 0 0, v000001c852d6a460_0;  1 drivers
v000001c852d8db80_0 .net "id_memtoreg", 0 0, L_000001c852df4e00;  1 drivers
v000001c852d8d900_0 .net "id_readdmem", 0 0, L_000001c852d90290;  1 drivers
v000001c852d8ca00_0 .net "id_regdest", 0 0, L_000001c852d901f0;  1 drivers
v000001c852d8bce0_0 .net "id_regwrite", 0 0, L_000001c852d90470;  1 drivers
v000001c852d8cdc0_0 .net "id_writedmem", 0 0, L_000001c852d90330;  1 drivers
v000001c852d8c140_0 .net "if_flush", 0 0, L_000001c852df1c60;  1 drivers
v000001c852d8dd60_0 .net "if_id_flush", 0 0, v000001c852d6cc60_0;  1 drivers
v000001c852d8d9a0_0 .net "if_id_irout", 31 0, v000001c852d6d3e0_0;  1 drivers
v000001c852d8dae0_0 .net "if_id_npcout", 31 0, v000001c852d6d7a0_0;  1 drivers
v000001c852d8c500_0 .net "if_id_write", 0 0, L_000001c852d91410;  1 drivers
v000001c852d8c960_0 .net "imm", 31 0, L_000001c852d93a30;  1 drivers
v000001c852d8de00_0 .net "instr", 31 0, L_000001c852d93210;  1 drivers
v000001c852d8dea0_0 .net "jump", 0 0, L_000001c852d90650;  1 drivers
v000001c852d8ce60_0 .net "mem_wb_destadd", 4 0, v000001c852d6c580_0;  1 drivers
v000001c852d8caa0_0 .net "mem_wb_memtoreg", 0 0, v000001c852d6d2a0_0;  1 drivers
v000001c852d8df40_0 .net "mem_wb_readData1", 31 0, v000001c852d6cda0_0;  1 drivers
v000001c852d8bd80_0 .net "mem_wb_readData2", 31 0, v000001c852d6bfe0_0;  1 drivers
v000001c852d8dfe0_0 .net "mem_wb_regwrite", 0 0, v000001c852d6c8a0_0;  1 drivers
v000001c852d8cfa0_0 .net "memtoreg", 0 0, L_000001c852d90970;  1 drivers
v000001c852d8e260_0 .net "offset", 31 0, L_000001c852d924f0;  1 drivers
v000001c852d8d040_0 .net "pc_en", 0 0, L_000001c852d93710;  1 drivers
v000001c852d8c5a0_0 .net "pc_write", 0 0, L_000001c852d91370;  1 drivers
v000001c852d8c3c0_0 .net "pcbranch", 31 0, L_000001c852d92090;  1 drivers
v000001c852d8be20_0 .net "pcnext", 31 0, L_000001c852d932b0;  1 drivers
v000001c852d8c280_0 .net "pcout", 31 0, v000001c852d80370_0;  1 drivers
v000001c852d8c320_0 .net "pcplus4", 31 0, L_000001c852d92e50;  1 drivers
v000001c852d8c640_0 .net "pcsrc", 0 0, L_000001c852d09550;  1 drivers
v000001c852d8f520_0 .net "pcwriteen", 0 0, L_000001c852d08c90;  1 drivers
v000001c852d8f7a0_0 .net "rData1", 31 0, L_000001c852d08fa0;  1 drivers
v000001c852d8f8e0_0 .net "rData2", 31 0, L_000001c852d087c0;  1 drivers
v000001c852d8eee0_0 .net "rd", 4 0, L_000001c852d93350;  1 drivers
v000001c852d8f2a0_0 .net "readdmem", 0 0, L_000001c852d8fc50;  1 drivers
v000001c852d8f340_0 .net "readdmemData", 31 0, L_000001c852df4900;  1 drivers
v000001c852d8f020_0 .net "regdest", 0 0, L_000001c852d905b0;  1 drivers
v000001c852d8e9e0_0 .net "regwrite", 0 0, L_000001c852d92310;  1 drivers
v000001c852d8e620_0 .net "reset", 0 0, v000001c852d8e800_0;  1 drivers
v000001c852d8f660_0 .net "result", 31 0, L_000001c852df2280;  1 drivers
v000001c852d8f3e0_0 .net "rs", 4 0, L_000001c852d926d0;  1 drivers
v000001c852d8e8a0_0 .net "rt", 4 0, L_000001c852d92ef0;  1 drivers
v000001c852d8e940_0 .net "stall", 0 0, L_000001c852d91cd0;  1 drivers
v000001c852d8eda0_0 .net "wb_writedata", 31 0, L_000001c852df5580;  1 drivers
v000001c852d8f480_0 .net "writedmem", 0 0, L_000001c852d90ab0;  1 drivers
v000001c852d8f5c0_0 .net "zero", 0 0, L_000001c852df3be0;  1 drivers
L_000001c852d92630 .part v000001c852d80370_0, 2, 6;
L_000001c852d926d0 .part v000001c852d6d3e0_0, 21, 5;
L_000001c852d92ef0 .part v000001c852d6d3e0_0, 16, 5;
L_000001c852d93350 .part v000001c852d6d3e0_0, 11, 5;
L_000001c852d92450 .part v000001c852d6d3e0_0, 0, 16;
L_000001c852d92b30 .part L_000001c852d93a30, 0, 30;
L_000001c852d92810 .concat [ 2 30 0 0], L_000001c852d93f58, L_000001c852d92b30;
L_000001c852d928b0 .part v000001c852d6d3e0_0, 25, 1;
L_000001c852d92bd0 .concat [ 1 1 1 1], L_000001c852d928b0, L_000001c852d928b0, L_000001c852d928b0, L_000001c852d928b0;
L_000001c852d92db0 .part v000001c852d6d3e0_0, 0, 26;
L_000001c852d8fe30 .concat [ 2 26 4 0], L_000001c852d93fa0, L_000001c852d92db0, L_000001c852d92bd0;
L_000001c852d90dd0 .part v000001c852d6d3e0_0, 26, 2;
S_000001c852c12710 .scope module, "EX_MEM_MemRead" "register" 4 141, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce2f00 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d10460_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d10780_0 .net/s "din", 0 0, v000001c852ceac90_0;  alias, 1 drivers
v000001c852d10960_0 .var/s "dout", 0 0;
L_000001c852d94c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d10be0_0 .net "ld", 0 0, L_000001c852d94c90;  1 drivers
v000001c852d110e0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
E_000001c852ce2dc0/0 .event negedge, v000001c852d110e0_0;
E_000001c852ce2dc0/1 .event posedge, v000001c852d10460_0;
E_000001c852ce2dc0 .event/or E_000001c852ce2dc0/0, E_000001c852ce2dc0/1;
S_000001c852bfd6a0 .scope module, "EX_MEM_MemtoReg" "register" 4 146, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce2980 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d11220_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d112c0_0 .net/s "din", 0 0, v000001c852d6a140_0;  alias, 1 drivers
v000001c852d11360_0 .var/s "dout", 0 0;
L_000001c852d94d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d02eb0_0 .net "ld", 0 0, L_000001c852d94d68;  1 drivers
v000001c852d02ff0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852bfd830 .scope module, "EX_MEM_Memwrite" "register" 4 142, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce22c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d03d10_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d027d0_0 .net/s "din", 0 0, v000001c852d6a460_0;  alias, 1 drivers
v000001c852d03590_0 .var/s "dout", 0 0;
L_000001c852d94cd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d031d0_0 .net "ld", 0 0, L_000001c852d94cd8;  1 drivers
v000001c852d03ef0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852bfaf60 .scope module, "EX_MEM_Regwrite" "register" 4 145, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce2a00 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d042b0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d04350_0 .net/s "din", 0 0, v000001c852d69380_0;  alias, 1 drivers
v000001c852d02c30_0 .var/s "dout", 0 0;
L_000001c852d94d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d03310_0 .net "ld", 0 0, L_000001c852d94d20;  1 drivers
v000001c852d03770_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852bfb0f0 .scope module, "EX_MEM_destreg" "register" 4 138, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_000001c852ce2300 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v000001c852d02cd0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d03a90_0 .net/s "din", 4 0, L_000001c852df5120;  alias, 1 drivers
v000001c852d038b0_0 .var/s "dout", 4 0;
L_000001c852d94c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d03e50_0 .net "ld", 0 0, L_000001c852d94c48;  1 drivers
v000001c852d043f0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c8529fe700 .scope module, "EX_MEM_resultreg" "register" 4 135, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce2b40 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d03950_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d03f90_0 .net/s "din", 31 0, L_000001c852df2280;  alias, 1 drivers
v000001c852d039f0_0 .var/s "dout", 31 0;
L_000001c852d94b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d04030_0 .net "ld", 0 0, L_000001c852d94b70;  1 drivers
v000001c852d040d0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c8529fe890 .scope module, "EX_MEM_writeData" "register" 4 137, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce2b80 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d04170_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d04530_0 .net/s "din", 31 0, v000001c852d69560_0;  alias, 1 drivers
v000001c852cfcfa0_0 .var/s "dout", 31 0;
L_000001c852d94c00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852cfc820_0 .net "ld", 0 0, L_000001c852d94c00;  1 drivers
v000001c852cfd040_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852bf59b0 .scope module, "EX_MEM_zeroreg" "register" 4 136, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce2f80 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852cfbba0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852cfd0e0_0 .net/s "din", 0 0, L_000001c852df3be0;  alias, 1 drivers
v000001c852cfc8c0_0 .var/s "dout", 0 0;
L_000001c852d94bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852cfd360_0 .net "ld", 0 0, L_000001c852d94bb8;  1 drivers
v000001c852cfb6a0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852bf5b40 .scope module, "ID_EX_ALUfunc" "register" 4 112, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 4 "din";
    .port_info 4 /OUTPUT 4 "dout";
P_000001c852ce2340 .param/l "N" 0 5 2, +C4<00000000000000000000000000000100>;
v000001c852cfd400_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852cfb740_0 .net/s "din", 3 0, L_000001c852d91d70;  alias, 1 drivers
v000001c852cfb920_0 .var/s "dout", 3 0;
L_000001c852d94930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852cfbc40_0 .net "ld", 0 0, L_000001c852d94930;  1 drivers
v000001c852cfbce0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852c04b90 .scope module, "ID_EX_ALUsrc" "register" 4 111, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce24c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852cfc140_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852ccd500_0 .net/s "din", 0 0, L_000001c852d91870;  alias, 1 drivers
v000001c852ccde60_0 .var/s "dout", 0 0;
L_000001c852d948e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852ccd3c0_0 .net "ld", 0 0, L_000001c852d948e8;  1 drivers
v000001c852ccd460_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852c04d20 .scope module, "ID_EX_MemRead" "register" 4 116, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce2c40 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852ccd780_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852ccd8c0_0 .net/s "din", 0 0, L_000001c852d90290;  alias, 1 drivers
v000001c852ceac90_0 .var/s "dout", 0 0;
L_000001c852d949c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852ceb690_0 .net "ld", 0 0, L_000001c852d949c0;  1 drivers
v000001c852cce330_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852c31270 .scope module, "ID_EX_MemtoReg" "register" 4 121, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce3dc0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d69740_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d69f60_0 .net/s "din", 0 0, L_000001c852df4e00;  alias, 1 drivers
v000001c852d6a140_0 .var/s "dout", 0 0;
L_000001c852d94a98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d68b60_0 .net "ld", 0 0, L_000001c852d94a98;  1 drivers
v000001c852d69420_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852c31400 .scope module, "ID_EX_Memwrite" "register" 4 117, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce3fc0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d69ec0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6a780_0 .net/s "din", 0 0, L_000001c852d90330;  alias, 1 drivers
v000001c852d6a460_0 .var/s "dout", 0 0;
L_000001c852d94a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d692e0_0 .net "ld", 0 0, L_000001c852d94a08;  1 drivers
v000001c852d69ce0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6b5c0 .scope module, "ID_EX_Regdest" "register" 4 113, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce3e00 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d6a3c0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d68fc0_0 .net/s "din", 0 0, L_000001c852d901f0;  alias, 1 drivers
v000001c852d6a500_0 .var/s "dout", 0 0;
L_000001c852d94978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d69c40_0 .net "ld", 0 0, L_000001c852d94978;  1 drivers
v000001c852d69240_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6b2a0 .scope module, "ID_EX_Regwrite" "register" 4 120, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce3180 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d68ca0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6a5a0_0 .net/s "din", 0 0, L_000001c852d90470;  alias, 1 drivers
v000001c852d69380_0 .var/s "dout", 0 0;
L_000001c852d94a50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6a8c0_0 .net "ld", 0 0, L_000001c852d94a50;  1 drivers
v000001c852d69880_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6b430 .scope module, "ID_EX_imm" "register" 4 105, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3300 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d69920_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d69e20_0 .net/s "din", 31 0, L_000001c852d93a30;  alias, 1 drivers
v000001c852d6a280_0 .var/s "dout", 31 0;
L_000001c852d947c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6a960_0 .net "ld", 0 0, L_000001c852d947c8;  1 drivers
v000001c852d699c0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6aad0 .scope module, "ID_EX_rData1" "register" 4 103, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3680 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d68ac0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d69d80_0 .net/s "din", 31 0, L_000001c852d91a50;  alias, 1 drivers
v000001c852d6a0a0_0 .var/s "dout", 31 0;
L_000001c852d94738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d68c00_0 .net "ld", 0 0, L_000001c852d94738;  1 drivers
v000001c852d697e0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6b750 .scope module, "ID_EX_rData2" "register" 4 104, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3900 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d6a320_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d694c0_0 .net/s "din", 31 0, L_000001c852d90510;  alias, 1 drivers
v000001c852d69560_0 .var/s "dout", 31 0;
L_000001c852d94780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d69a60_0 .net "ld", 0 0, L_000001c852d94780;  1 drivers
v000001c852d6a000_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6b8e0 .scope module, "ID_EX_rd" "register" 4 108, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_000001c852ce38c0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v000001c852d68d40_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d69b00_0 .net/s "din", 4 0, L_000001c852d93350;  alias, 1 drivers
v000001c852d6a1e0_0 .var/s "dout", 4 0;
L_000001c852d948a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6a640_0 .net "ld", 0 0, L_000001c852d948a0;  1 drivers
v000001c852d68de0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6af80 .scope module, "ID_EX_rs" "register" 4 106, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_000001c852ce3700 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v000001c852d6a6e0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d69ba0_0 .net/s "din", 4 0, L_000001c852d926d0;  alias, 1 drivers
v000001c852d6a820_0 .var/s "dout", 4 0;
L_000001c852d94810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d68e80_0 .net "ld", 0 0, L_000001c852d94810;  1 drivers
v000001c852d68f20_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6b110 .scope module, "ID_EX_rt" "register" 4 107, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_000001c852ce3c00 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v000001c852d69060_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d69100_0 .net/s "din", 4 0, L_000001c852d92ef0;  alias, 1 drivers
v000001c852d691a0_0 .var/s "dout", 4 0;
L_000001c852d94858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d69600_0 .net "ld", 0 0, L_000001c852d94858;  1 drivers
v000001c852d696a0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6ac60 .scope module, "IF_ID_flushbit" "register" 4 70, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce3f80 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d6c260_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6c120_0 .net/s "din", 0 0, L_000001c852df1c60;  alias, 1 drivers
v000001c852d6cc60_0 .var/s "dout", 0 0;
v000001c852d6bc20_0 .net "ld", 0 0, L_000001c852d91410;  alias, 1 drivers
v000001c852d6d660_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d6adf0 .scope module, "IF_ID_irreg" "register" 4 69, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3880 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d6d8e0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6bd60_0 .net/s "din", 31 0, L_000001c852d93210;  alias, 1 drivers
v000001c852d6d3e0_0 .var/s "dout", 31 0;
v000001c852d6c940_0 .net "ld", 0 0, L_000001c852d91410;  alias, 1 drivers
v000001c852d6bf40_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d778b0 .scope module, "IF_ID_npcreg" "register" 4 68, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3b80 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d6bcc0_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6d020_0 .net/s "din", 31 0, L_000001c852d92e50;  alias, 1 drivers
v000001c852d6d7a0_0 .var/s "dout", 31 0;
v000001c852d6d480_0 .net "ld", 0 0, L_000001c852d91410;  alias, 1 drivers
v000001c852d6bea0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d76140 .scope module, "MEM_WB_MemtoReg" "register" 4 161, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce4000 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d6be00_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6d700_0 .net/s "din", 0 0, v000001c852d11360_0;  alias, 1 drivers
v000001c852d6d2a0_0 .var/s "dout", 0 0;
L_000001c852d94f60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6d840_0 .net "ld", 0 0, L_000001c852d94f60;  1 drivers
v000001c852d6ca80_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d77400 .scope module, "MEM_WB_Regwrite" "register" 4 160, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_000001c852ce3380 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000001c852d6d980_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6cd00_0 .net/s "din", 0 0, v000001c852d02c30_0;  alias, 1 drivers
v000001c852d6c8a0_0 .var/s "dout", 0 0;
L_000001c852d94f18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6c1c0_0 .net "ld", 0 0, L_000001c852d94f18;  1 drivers
v000001c852d6cb20_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d75c90 .scope module, "MEM_WB_destreg" "register" 4 157, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_000001c852ce3e40 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v000001c852d6c300_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6bae0_0 .net/s "din", 4 0, v000001c852d038b0_0;  alias, 1 drivers
v000001c852d6c580_0 .var/s "dout", 4 0;
L_000001c852d94ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6d160_0 .net "ld", 0 0, L_000001c852d94ed0;  1 drivers
v000001c852d6cbc0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d76910 .scope module, "MEM_WB_readData1" "register" 4 155, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3a80 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d6c800_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6bb80_0 .net/s "din", 31 0, v000001c852d039f0_0;  alias, 1 drivers
v000001c852d6cda0_0 .var/s "dout", 31 0;
L_000001c852d94e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6d200_0 .net "ld", 0 0, L_000001c852d94e40;  1 drivers
v000001c852d6c3a0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d76460 .scope module, "MEM_WB_readData2" "register" 4 156, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3c40 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d6c440_0 .net "clk", 0 0, v000001c852d8f700_0;  alias, 1 drivers
v000001c852d6c9e0_0 .net/s "din", 31 0, L_000001c852df4900;  alias, 1 drivers
v000001c852d6bfe0_0 .var/s "dout", 31 0;
L_000001c852d94e88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6ce40_0 .net "ld", 0 0, L_000001c852d94e88;  1 drivers
v000001c852d6d340_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
S_000001c852d76dc0 .scope module, "addpc" "adder" 4 64, 6 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001c852d6c080_0 .net "a", 31 0, v000001c852d80370_0;  alias, 1 drivers
L_000001c852d93e80 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c852d6c620_0 .net "b", 31 0, L_000001c852d93e80;  1 drivers
v000001c852d6c4e0_0 .net "out", 31 0, L_000001c852d92e50;  alias, 1 drivers
L_000001c852d92e50 .arith/sum 32, v000001c852d80370_0, L_000001c852d93e80;
S_000001c852d75e20 .scope module, "alu" "ALU" 4 131, 7 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "out";
L_000001c852df2280 .functor BUFZ 32, v000001c852d6cf80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c852d6cf80_0 .var/s "ALUout", 31 0;
L_000001c852d94ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c852d6d0c0_0 .net/2u *"_ivl_2", 31 0, L_000001c852d94ae0;  1 drivers
L_000001c852d94b28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d6c6c0_0 .net "en", 0 0, L_000001c852d94b28;  1 drivers
v000001c852d6cee0_0 .net "mode", 3 0, v000001c852cfb920_0;  alias, 1 drivers
v000001c852d6c760_0 .net/s "operand1", 31 0, L_000001c852df2670;  alias, 1 drivers
v000001c852d6d520_0 .net/s "operand2", 31 0, L_000001c852df3fa0;  alias, 1 drivers
v000001c852d6d5c0_0 .net/s "out", 31 0, L_000001c852df2280;  alias, 1 drivers
v000001c852d792d0_0 .net "zero", 0 0, L_000001c852df3be0;  alias, 1 drivers
E_000001c852ce3740 .event anyedge, v000001c852d6c6c0_0, v000001c852cfb920_0, v000001c852d6c760_0, v000001c852d6d520_0;
L_000001c852df3be0 .cmp/eq 32, v000001c852d6cf80_0, L_000001c852d94ae0;
S_000001c852d77590 .scope module, "alumux" "mux" 4 130, 8 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3940 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d79230_0 .net/s "a", 31 0, v000001c852d69560_0;  alias, 1 drivers
v000001c852d78830_0 .net/s "b", 31 0, v000001c852d6a280_0;  alias, 1 drivers
v000001c852d79190_0 .net/s "out", 31 0, L_000001c852df3fa0;  alias, 1 drivers
v000001c852d79050_0 .net "s", 0 0, v000001c852ccde60_0;  alias, 1 drivers
L_000001c852df3fa0 .functor MUXZ 32, v000001c852d69560_0, v000001c852d6a280_0, v000001c852ccde60_0, C4<>;
S_000001c852d75fb0 .scope module, "comparisonblock" "condition" 4 91, 9 12 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
L_000001c852d095c0 .functor NOT 1, L_000001c852d91f50, C4<0>, C4<0>, C4<0>;
L_000001c852cf0950 .functor NOT 1, L_000001c852d90d30, C4<0>, C4<0>, C4<0>;
L_000001c852cf0f70 .functor AND 1, L_000001c852d095c0, L_000001c852cf0950, C4<1>, C4<1>;
L_000001c852cf0e20 .functor AND 1, L_000001c852cf0f70, L_000001c852d90b50, C4<1>, C4<1>;
L_000001c852cf05d0 .functor NOT 1, L_000001c852d92270, C4<0>, C4<0>, C4<0>;
L_000001c852cf0a30 .functor AND 1, L_000001c852cf05d0, L_000001c852d90bf0, C4<1>, C4<1>;
L_000001c852cf1280 .functor AND 1, L_000001c852cf0a30, L_000001c852d91eb0, C4<1>, C4<1>;
L_000001c852cf0640 .functor OR 1, L_000001c852cf0e20, L_000001c852cf1280, C4<0>, C4<0>;
L_000001c852cf06b0 .functor NOT 1, L_000001c852d90c90, C4<0>, C4<0>, C4<0>;
L_000001c852cf0720 .functor AND 1, L_000001c852d91230, L_000001c852cf06b0, C4<1>, C4<1>;
L_000001c852cf0790 .functor AND 1, L_000001c852cf0720, L_000001c852d91190, C4<1>, C4<1>;
L_000001c852cf0aa0 .functor OR 1, L_000001c852cf0640, L_000001c852cf0790, C4<0>, C4<0>;
L_000001c852cbd920 .functor AND 1, L_000001c852d91050, L_000001c852d914b0, C4<1>, C4<1>;
L_000001c852cbded0 .functor AND 1, L_000001c852cbd920, L_000001c852d90a10, C4<1>, C4<1>;
L_000001c852cbdd80 .functor OR 1, L_000001c852cf0aa0, L_000001c852cbded0, C4<0>, C4<0>;
v000001c852d78ab0_0 .net *"_ivl_1", 0 0, L_000001c852d91f50;  1 drivers
v000001c852d79370_0 .net *"_ivl_10", 0 0, L_000001c852cf0e20;  1 drivers
v000001c852d78a10_0 .net *"_ivl_13", 0 0, L_000001c852d92270;  1 drivers
v000001c852d78b50_0 .net *"_ivl_14", 0 0, L_000001c852cf05d0;  1 drivers
v000001c852d77d90_0 .net *"_ivl_17", 0 0, L_000001c852d90bf0;  1 drivers
v000001c852d794b0_0 .net *"_ivl_18", 0 0, L_000001c852cf0a30;  1 drivers
v000001c852d783d0_0 .net *"_ivl_2", 0 0, L_000001c852d095c0;  1 drivers
v000001c852d78510_0 .net *"_ivl_20", 0 0, L_000001c852cf1280;  1 drivers
v000001c852d797d0_0 .net *"_ivl_22", 0 0, L_000001c852cf0640;  1 drivers
v000001c852d78dd0_0 .net *"_ivl_25", 0 0, L_000001c852d91230;  1 drivers
v000001c852d785b0_0 .net *"_ivl_27", 0 0, L_000001c852d90c90;  1 drivers
v000001c852d79550_0 .net *"_ivl_28", 0 0, L_000001c852cf06b0;  1 drivers
v000001c852d795f0_0 .net *"_ivl_30", 0 0, L_000001c852cf0720;  1 drivers
v000001c852d78650_0 .net *"_ivl_32", 0 0, L_000001c852cf0790;  1 drivers
v000001c852d786f0_0 .net *"_ivl_34", 0 0, L_000001c852cf0aa0;  1 drivers
v000001c852d78790_0 .net *"_ivl_37", 0 0, L_000001c852d91050;  1 drivers
v000001c852d78d30_0 .net *"_ivl_39", 0 0, L_000001c852d914b0;  1 drivers
v000001c852d77bb0_0 .net *"_ivl_40", 0 0, L_000001c852cbd920;  1 drivers
v000001c852d79870_0 .net *"_ivl_42", 0 0, L_000001c852cbded0;  1 drivers
v000001c852d799b0_0 .net *"_ivl_5", 0 0, L_000001c852d90d30;  1 drivers
v000001c852d77ed0_0 .net *"_ivl_6", 0 0, L_000001c852cf0950;  1 drivers
v000001c852d788d0_0 .net *"_ivl_8", 0 0, L_000001c852cf0f70;  1 drivers
v000001c852d78290_0 .net "a", 31 0, L_000001c852d91a50;  alias, 1 drivers
v000001c852d79690_0 .net "b", 31 0, L_000001c852d90510;  alias, 1 drivers
v000001c852d78e70_0 .net "eq", 0 0, L_000001c852d91190;  1 drivers
v000001c852d78f10_0 .net "gt", 0 0, L_000001c852d91eb0;  1 drivers
v000001c852d77c50_0 .net "lt", 0 0, L_000001c852d90b50;  1 drivers
v000001c852d79730_0 .net "neq", 0 0, L_000001c852d90a10;  1 drivers
v000001c852d77cf0_0 .net "opcond", 1 0, L_000001c852d90dd0;  1 drivers
v000001c852d77f70_0 .net "y", 0 0, L_000001c852cbdd80;  alias, 1 drivers
L_000001c852d91f50 .part L_000001c852d90dd0, 1, 1;
L_000001c852d90d30 .part L_000001c852d90dd0, 0, 1;
L_000001c852d92270 .part L_000001c852d90dd0, 1, 1;
L_000001c852d90bf0 .part L_000001c852d90dd0, 0, 1;
L_000001c852d91230 .part L_000001c852d90dd0, 1, 1;
L_000001c852d90c90 .part L_000001c852d90dd0, 0, 1;
L_000001c852d91050 .part L_000001c852d90dd0, 1, 1;
L_000001c852d914b0 .part L_000001c852d90dd0, 0, 1;
S_000001c852d770e0 .scope module, "cmp" "COMPARE" 9 19, 9 1 0, S_000001c852d75fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /INPUT 32 "data1";
    .port_info 5 /INPUT 32 "data2";
v000001c852d78010_0 .net/s "data1", 31 0, L_000001c852d91a50;  alias, 1 drivers
v000001c852d79410_0 .net/s "data2", 31 0, L_000001c852d90510;  alias, 1 drivers
v000001c852d78470_0 .net "eq", 0 0, L_000001c852d91190;  alias, 1 drivers
v000001c852d78c90_0 .net "gt", 0 0, L_000001c852d91eb0;  alias, 1 drivers
v000001c852d790f0_0 .net "lt", 0 0, L_000001c852d90b50;  alias, 1 drivers
v000001c852d78330_0 .net "neq", 0 0, L_000001c852d90a10;  alias, 1 drivers
L_000001c852d90b50 .cmp/gt.s 32, L_000001c852d90510, L_000001c852d91a50;
L_000001c852d91eb0 .cmp/gt.s 32, L_000001c852d91a50, L_000001c852d90510;
L_000001c852d91190 .cmp/eq 32, L_000001c852d91a50, L_000001c852d90510;
L_000001c852d90a10 .cmp/ne 32, L_000001c852d91a50, L_000001c852d90510;
S_000001c852d76aa0 .scope module, "controllerunit" "controller" 4 88, 10 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "branch_condition";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 4 "alufunc";
    .port_info 6 /OUTPUT 1 "regdest";
    .port_info 7 /OUTPUT 1 "readdmem";
    .port_info 8 /OUTPUT 1 "writedmem";
    .port_info 9 /OUTPUT 1 "regwrite";
    .port_info 10 /OUTPUT 1 "memtoreg";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "pcsrc";
L_000001c852d094e0 .functor AND 1, L_000001c852d921d0, L_000001c852cbdd80, C4<1>, C4<1>;
L_000001c852d09550 .functor OR 1, L_000001c852d90650, L_000001c852d094e0, C4<0>, C4<0>;
v000001c852d78970_0 .net *"_ivl_11", 11 0, v000001c852d78150_0;  1 drivers
v000001c852d79910_0 .net *"_ivl_12", 0 0, L_000001c852d094e0;  1 drivers
v000001c852d78fb0_0 .net "alufunc", 3 0, L_000001c852d90f10;  alias, 1 drivers
v000001c852d78bf0_0 .net "alusrc", 0 0, L_000001c852d91550;  alias, 1 drivers
v000001c852d77b10_0 .net "branch", 0 0, L_000001c852d921d0;  1 drivers
v000001c852d77e30_0 .net "branch_condition", 0 0, L_000001c852cbdd80;  alias, 1 drivers
v000001c852d780b0_0 .net "clk", 0 0, v000001c852d8f200_0;  alias, 1 drivers
v000001c852d78150_0 .var "control_signals", 11 0;
v000001c852d781f0_0 .net "instr", 31 0, v000001c852d6d3e0_0;  alias, 1 drivers
v000001c852d7d440_0 .net "jump", 0 0, L_000001c852d90650;  alias, 1 drivers
v000001c852d7e200_0 .net "memtoreg", 0 0, L_000001c852d90970;  alias, 1 drivers
v000001c852d7dda0_0 .net "pcsrc", 0 0, L_000001c852d09550;  alias, 1 drivers
v000001c852d7df80_0 .net "readdmem", 0 0, L_000001c852d8fc50;  alias, 1 drivers
v000001c852d7c540_0 .net "regdest", 0 0, L_000001c852d905b0;  alias, 1 drivers
v000001c852d7bd20_0 .net "regwrite", 0 0, L_000001c852d92310;  alias, 1 drivers
v000001c852d7c5e0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
v000001c852d7da80_0 .net "writedmem", 0 0, L_000001c852d90ab0;  alias, 1 drivers
E_000001c852ce39c0 .event negedge, v000001c852d110e0_0, v000001c852d780b0_0;
L_000001c852d91550 .part v000001c852d78150_0, 11, 1;
L_000001c852d90f10 .part v000001c852d78150_0, 7, 4;
L_000001c852d905b0 .part v000001c852d78150_0, 6, 1;
L_000001c852d8fc50 .part v000001c852d78150_0, 5, 1;
L_000001c852d90ab0 .part v000001c852d78150_0, 4, 1;
L_000001c852d92310 .part v000001c852d78150_0, 3, 1;
L_000001c852d90970 .part v000001c852d78150_0, 2, 1;
L_000001c852d90650 .part v000001c852d78150_0, 1, 1;
L_000001c852d921d0 .part v000001c852d78150_0, 0, 1;
S_000001c852d77270 .scope module, "destmux" "mux" 4 132, 8 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c852ce3c80 .param/l "N" 0 8 2, +C4<00000000000000000000000000000101>;
v000001c852d7de40_0 .net/s "a", 4 0, v000001c852d691a0_0;  alias, 1 drivers
v000001c852d7c220_0 .net/s "b", 4 0, v000001c852d6a1e0_0;  alias, 1 drivers
v000001c852d7bdc0_0 .net/s "out", 4 0, L_000001c852df5120;  alias, 1 drivers
v000001c852d7d300_0 .net "s", 0 0, v000001c852d6a500_0;  alias, 1 drivers
L_000001c852df5120 .functor MUXZ 5, v000001c852d691a0_0, v000001c852d6a1e0_0, v000001c852d6a500_0, C4<>;
S_000001c852d77720 .scope module, "dmem" "data_mem" 4 152, 11 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v000001c852d7e160_0 .net *"_ivl_0", 31 0, L_000001c852df4ea0;  1 drivers
v000001c852d7d760_0 .net *"_ivl_3", 9 0, L_000001c852df3820;  1 drivers
v000001c852d7d580_0 .net *"_ivl_4", 11 0, L_000001c852df31e0;  1 drivers
L_000001c852d94db0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d7bc80_0 .net *"_ivl_7", 1 0, L_000001c852d94db0;  1 drivers
L_000001c852d94df8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001c852d7cf40_0 .net *"_ivl_8", 31 0, L_000001c852d94df8;  1 drivers
v000001c852d7c4a0_0 .net "addr", 31 0, v000001c852d039f0_0;  alias, 1 drivers
v000001c852d7d120_0 .net "clk", 0 0, v000001c852d8f200_0;  alias, 1 drivers
v000001c852d7c720_0 .net "din", 31 0, L_000001c852df4400;  alias, 1 drivers
v000001c852d7dee0 .array/s "dmem", 1023 0, 31 0;
v000001c852d7d9e0_0 .net "dout", 31 0, L_000001c852df4900;  alias, 1 drivers
v000001c852d7d260_0 .var/i "k", 31 0;
v000001c852d7ce00_0 .net "read", 0 0, v000001c852d10960_0;  alias, 1 drivers
v000001c852d7e2a0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
v000001c852d7d800_0 .net "write", 0 0, v000001c852d03590_0;  alias, 1 drivers
E_000001c852ce3200 .event posedge, v000001c852d780b0_0;
L_000001c852df4ea0 .array/port v000001c852d7dee0, L_000001c852df31e0;
L_000001c852df3820 .part v000001c852d039f0_0, 0, 10;
L_000001c852df31e0 .concat [ 10 2 0 0], L_000001c852df3820, L_000001c852d94db0;
L_000001c852df4900 .functor MUXZ 32, L_000001c852d94df8, L_000001c852df4ea0, v000001c852d10960_0, C4<>;
S_000001c852d76c30 .scope module, "ext" "signext" 4 77, 12 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001c852d7bb40_0 .net *"_ivl_1", 0 0, L_000001c852d93530;  1 drivers
v000001c852d7bbe0_0 .net *"_ivl_2", 15 0, L_000001c852d937b0;  1 drivers
v000001c852d7be60_0 .net "a", 15 0, L_000001c852d92450;  1 drivers
v000001c852d7c7c0_0 .net "y", 31 0, L_000001c852d93a30;  alias, 1 drivers
L_000001c852d93530 .part L_000001c852d92450, 15, 1;
LS_000001c852d937b0_0_0 .concat [ 1 1 1 1], L_000001c852d93530, L_000001c852d93530, L_000001c852d93530, L_000001c852d93530;
LS_000001c852d937b0_0_4 .concat [ 1 1 1 1], L_000001c852d93530, L_000001c852d93530, L_000001c852d93530, L_000001c852d93530;
LS_000001c852d937b0_0_8 .concat [ 1 1 1 1], L_000001c852d93530, L_000001c852d93530, L_000001c852d93530, L_000001c852d93530;
LS_000001c852d937b0_0_12 .concat [ 1 1 1 1], L_000001c852d93530, L_000001c852d93530, L_000001c852d93530, L_000001c852d93530;
L_000001c852d937b0 .concat [ 4 4 4 4], LS_000001c852d937b0_0_0, LS_000001c852d937b0_0_4, LS_000001c852d937b0_0_8, LS_000001c852d937b0_0_12;
L_000001c852d93a30 .concat [ 16 16 0 0], L_000001c852d92450, L_000001c852d937b0;
S_000001c852d76f50 .scope module, "flushunit" "flush_control" 4 99, 13 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alusrc";
    .port_info 1 /INPUT 4 "alufunc";
    .port_info 2 /INPUT 1 "regdest";
    .port_info 3 /INPUT 1 "readdmem";
    .port_info 4 /INPUT 1 "writedmem";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 1 "memtoreg";
    .port_info 7 /INPUT 1 "flush";
    .port_info 8 /OUTPUT 1 "id_alusrc";
    .port_info 9 /OUTPUT 4 "id_alufunc";
    .port_info 10 /OUTPUT 1 "id_regdest";
    .port_info 11 /OUTPUT 1 "id_readdmem";
    .port_info 12 /OUTPUT 1 "id_writedmem";
    .port_info 13 /OUTPUT 1 "id_regwrite";
    .port_info 14 /OUTPUT 1 "id_memtoreg";
L_000001c852d94198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df1f00 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d94198, C4<0>, C4<0>;
L_000001c852d94228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df2050 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d94228, C4<0>, C4<0>;
L_000001c852d942b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df1d40 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d942b8, C4<0>, C4<0>;
L_000001c852d94348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df2ad0 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d94348, C4<0>, C4<0>;
L_000001c852d943d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df2750 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d943d8, C4<0>, C4<0>;
L_000001c852d94468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df2130 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d94468, C4<0>, C4<0>;
L_000001c852d944f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df1db0 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d944f8, C4<0>, C4<0>;
L_000001c852d94588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df2210 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d94588, C4<0>, C4<0>;
L_000001c852d94618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df23d0 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d94618, C4<0>, C4<0>;
L_000001c852d946a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c852df21a0 .functor XNOR 1, L_000001c852df1cd0, L_000001c852d946a8, C4<0>, C4<0>;
v000001c852d7ca40_0 .net/2u *"_ivl_0", 0 0, L_000001c852d94198;  1 drivers
v000001c852d7c680_0 .net/2u *"_ivl_10", 0 0, L_000001c852d94228;  1 drivers
v000001c852d7cfe0_0 .net *"_ivl_12", 0 0, L_000001c852df2050;  1 drivers
L_000001c852d94270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7db20_0 .net/2u *"_ivl_14", 0 0, L_000001c852d94270;  1 drivers
v000001c852d7d4e0_0 .net *"_ivl_17", 0 0, L_000001c852d91910;  1 drivers
v000001c852d7e020_0 .net *"_ivl_18", 0 0, L_000001c852d91af0;  1 drivers
v000001c852d7c9a0_0 .net *"_ivl_2", 0 0, L_000001c852df1f00;  1 drivers
v000001c852d7d1c0_0 .net/2u *"_ivl_22", 0 0, L_000001c852d942b8;  1 drivers
v000001c852d7bf00_0 .net *"_ivl_24", 0 0, L_000001c852df1d40;  1 drivers
L_000001c852d94300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7e0c0_0 .net/2u *"_ivl_26", 0 0, L_000001c852d94300;  1 drivers
v000001c852d7d8a0_0 .net *"_ivl_29", 0 0, L_000001c852d903d0;  1 drivers
v000001c852d7d940_0 .net *"_ivl_30", 0 0, L_000001c852d90010;  1 drivers
v000001c852d7cb80_0 .net/2u *"_ivl_34", 0 0, L_000001c852d94348;  1 drivers
v000001c852d7bfa0_0 .net *"_ivl_36", 0 0, L_000001c852df2ad0;  1 drivers
L_000001c852d94390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7c860_0 .net/2u *"_ivl_38", 0 0, L_000001c852d94390;  1 drivers
L_000001c852d941e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7c900_0 .net/2u *"_ivl_4", 0 0, L_000001c852d941e0;  1 drivers
v000001c852d7d3a0_0 .net *"_ivl_41", 0 0, L_000001c852d91b90;  1 drivers
v000001c852d7d620_0 .net *"_ivl_42", 0 0, L_000001c852d900b0;  1 drivers
v000001c852d7d080_0 .net/2u *"_ivl_47", 0 0, L_000001c852d943d8;  1 drivers
v000001c852d7cae0_0 .net *"_ivl_49", 0 0, L_000001c852df2750;  1 drivers
L_000001c852d94420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7d6c0_0 .net/2u *"_ivl_51", 0 0, L_000001c852d94420;  1 drivers
v000001c852d7c180_0 .net *"_ivl_54", 0 0, L_000001c852d91e10;  1 drivers
v000001c852d7cc20_0 .net *"_ivl_55", 0 0, L_000001c852d92130;  1 drivers
v000001c852d7c360_0 .net/2u *"_ivl_57", 0 0, L_000001c852d94468;  1 drivers
v000001c852d7dbc0_0 .net *"_ivl_59", 0 0, L_000001c852df2130;  1 drivers
L_000001c852d944b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7c040_0 .net/2u *"_ivl_61", 0 0, L_000001c852d944b0;  1 drivers
v000001c852d7c2c0_0 .net/2u *"_ivl_65", 0 0, L_000001c852d944f8;  1 drivers
v000001c852d7c0e0_0 .net *"_ivl_67", 0 0, L_000001c852df1db0;  1 drivers
L_000001c852d94540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7dc60_0 .net/2u *"_ivl_69", 0 0, L_000001c852d94540;  1 drivers
v000001c852d7ccc0_0 .net/2u *"_ivl_73", 0 0, L_000001c852d94588;  1 drivers
v000001c852d7dd00_0 .net *"_ivl_75", 0 0, L_000001c852df2210;  1 drivers
L_000001c852d945d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7c400_0 .net/2u *"_ivl_77", 0 0, L_000001c852d945d0;  1 drivers
v000001c852d7cd60_0 .net/2u *"_ivl_81", 0 0, L_000001c852d94618;  1 drivers
v000001c852d7cea0_0 .net *"_ivl_83", 0 0, L_000001c852df23d0;  1 drivers
L_000001c852d94660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7e700_0 .net/2u *"_ivl_85", 0 0, L_000001c852d94660;  1 drivers
v000001c852d7f880_0 .net/2u *"_ivl_89", 0 0, L_000001c852d946a8;  1 drivers
v000001c852d7f920_0 .net *"_ivl_91", 0 0, L_000001c852df21a0;  1 drivers
L_000001c852d946f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d7f380_0 .net/2u *"_ivl_93", 0 0, L_000001c852d946f0;  1 drivers
v000001c852d7e980_0 .net "alufunc", 3 0, L_000001c852d90f10;  alias, 1 drivers
v000001c852d7f4c0_0 .net "alusrc", 0 0, L_000001c852d91550;  alias, 1 drivers
v000001c852d7ede0_0 .net "flush", 0 0, L_000001c852df1cd0;  alias, 1 drivers
v000001c852d7e8e0_0 .net "id_alufunc", 3 0, L_000001c852d91d70;  alias, 1 drivers
v000001c852d7ea20_0 .net "id_alusrc", 0 0, L_000001c852d91870;  alias, 1 drivers
v000001c852d7f600_0 .net "id_memtoreg", 0 0, L_000001c852df4e00;  alias, 1 drivers
v000001c852d7ef20_0 .net "id_readdmem", 0 0, L_000001c852d90290;  alias, 1 drivers
v000001c852d7e7a0_0 .net "id_regdest", 0 0, L_000001c852d901f0;  alias, 1 drivers
v000001c852d7eac0_0 .net "id_regwrite", 0 0, L_000001c852d90470;  alias, 1 drivers
v000001c852d7f560_0 .net "id_writedmem", 0 0, L_000001c852d90330;  alias, 1 drivers
v000001c852d7f060_0 .net "memtoreg", 0 0, L_000001c852d90970;  alias, 1 drivers
v000001c852d7eca0_0 .net "readdmem", 0 0, L_000001c852d8fc50;  alias, 1 drivers
v000001c852d7f240_0 .net "regdest", 0 0, L_000001c852d905b0;  alias, 1 drivers
v000001c852d7eb60_0 .net "regwrite", 0 0, L_000001c852d92310;  alias, 1 drivers
v000001c852d7f420_0 .net "writedmem", 0 0, L_000001c852d90ab0;  alias, 1 drivers
L_000001c852d91870 .functor MUXZ 1, L_000001c852d91550, L_000001c852d941e0, L_000001c852df1f00, C4<>;
L_000001c852d91910 .part L_000001c852d90f10, 0, 1;
L_000001c852d91af0 .functor MUXZ 1, L_000001c852d91910, L_000001c852d94270, L_000001c852df2050, C4<>;
L_000001c852d903d0 .part L_000001c852d90f10, 1, 1;
L_000001c852d90010 .functor MUXZ 1, L_000001c852d903d0, L_000001c852d94300, L_000001c852df1d40, C4<>;
L_000001c852d91b90 .part L_000001c852d90f10, 2, 1;
L_000001c852d900b0 .functor MUXZ 1, L_000001c852d91b90, L_000001c852d94390, L_000001c852df2ad0, C4<>;
L_000001c852d91d70 .concat8 [ 1 1 1 1], L_000001c852d91af0, L_000001c852d90010, L_000001c852d900b0, L_000001c852d92130;
L_000001c852d91e10 .part L_000001c852d90f10, 3, 1;
L_000001c852d92130 .functor MUXZ 1, L_000001c852d91e10, L_000001c852d94420, L_000001c852df2750, C4<>;
L_000001c852d901f0 .functor MUXZ 1, L_000001c852d905b0, L_000001c852d944b0, L_000001c852df2130, C4<>;
L_000001c852d90290 .functor MUXZ 1, L_000001c852d8fc50, L_000001c852d94540, L_000001c852df1db0, C4<>;
L_000001c852d90330 .functor MUXZ 1, L_000001c852d90ab0, L_000001c852d945d0, L_000001c852df2210, C4<>;
L_000001c852d90470 .functor MUXZ 1, L_000001c852d92310, L_000001c852d94660, L_000001c852df23d0, C4<>;
L_000001c852df4e00 .functor MUXZ 1, L_000001c852d90970, L_000001c852d946f0, L_000001c852df21a0, C4<>;
S_000001c852d762d0 .scope module, "forwarding" "forwarding_unit_id" 4 82, 14 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "dest";
    .port_info 3 /INPUT 5 "ex_mem_destadd";
    .port_info 4 /INPUT 5 "mem_wb_destadd";
    .port_info 5 /INPUT 1 "id_ex_regwrite";
    .port_info 6 /INPUT 1 "ex_mem_readdmem";
    .port_info 7 /INPUT 1 "ex_mem_regwrite";
    .port_info 8 /INPUT 1 "ex_mem_memtoreg";
    .port_info 9 /INPUT 1 "mem_wb_regwrite";
    .port_info 10 /OUTPUT 3 "forwardA";
    .port_info 11 /OUTPUT 3 "forwardB";
v000001c852d7f6a0_0 .net "dest", 4 0, L_000001c852df5120;  alias, 1 drivers
v000001c852d7f9c0_0 .net "ex_mem_destadd", 4 0, v000001c852d038b0_0;  alias, 1 drivers
v000001c852d7e840_0 .net "ex_mem_memtoreg", 0 0, v000001c852d11360_0;  alias, 1 drivers
v000001c852d7f740_0 .net "ex_mem_readdmem", 0 0, v000001c852d10960_0;  alias, 1 drivers
v000001c852d7ec00_0 .net "ex_mem_regwrite", 0 0, v000001c852d02c30_0;  alias, 1 drivers
v000001c852d7f100_0 .var "fA", 2 0;
v000001c852d7ed40_0 .var "fB", 2 0;
v000001c852d7e340_0 .net "forwardA", 2 0, v000001c852d7f100_0;  alias, 1 drivers
v000001c852d7ee80_0 .net "forwardB", 2 0, v000001c852d7ed40_0;  alias, 1 drivers
v000001c852d7efc0_0 .net "id_ex_regwrite", 0 0, v000001c852d69380_0;  alias, 1 drivers
v000001c852d7f7e0_0 .net "mem_wb_destadd", 4 0, v000001c852d6c580_0;  alias, 1 drivers
v000001c852d7e3e0_0 .net "mem_wb_regwrite", 0 0, v000001c852d6c8a0_0;  alias, 1 drivers
v000001c852d7f1a0_0 .net "rs", 4 0, L_000001c852d926d0;  alias, 1 drivers
v000001c852d7f2e0_0 .net "rt", 4 0, L_000001c852d92ef0;  alias, 1 drivers
E_000001c852ce3ac0/0 .event anyedge, v000001c852d10960_0, v000001c852d038b0_0, v000001c852d69100_0, v000001c852d11360_0;
E_000001c852ce3ac0/1 .event anyedge, v000001c852d02c30_0, v000001c852d03a90_0, v000001c852d04350_0, v000001c852d6c8a0_0;
E_000001c852ce3ac0/2 .event anyedge, v000001c852d6c580_0;
E_000001c852ce3ac0 .event/or E_000001c852ce3ac0/0, E_000001c852ce3ac0/1, E_000001c852ce3ac0/2;
E_000001c852ce3bc0/0 .event anyedge, v000001c852d10960_0, v000001c852d038b0_0, v000001c852d69ba0_0, v000001c852d11360_0;
E_000001c852ce3bc0/1 .event anyedge, v000001c852d02c30_0, v000001c852d03a90_0, v000001c852d04350_0, v000001c852d6c8a0_0;
E_000001c852ce3bc0/2 .event anyedge, v000001c852d6c580_0;
E_000001c852ce3bc0 .event/or E_000001c852ce3bc0/0, E_000001c852ce3bc0/1, E_000001c852ce3bc0/2;
S_000001c852d765f0 .scope module, "imem" "instr_mem" 4 63, 15 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 6 "addr";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "pc_en";
v000001c852d7e480_0 .net *"_ivl_0", 31 0, L_000001c852d933f0;  1 drivers
v000001c852d7e520_0 .net *"_ivl_10", 31 0, L_000001c852d93170;  1 drivers
v000001c852d7e5c0_0 .net *"_ivl_12", 7 0, L_000001c852d92d10;  1 drivers
L_000001c852d93c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d7e660_0 .net *"_ivl_15", 1 0, L_000001c852d93c88;  1 drivers
L_000001c852d93cd0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001c852d7ffb0_0 .net *"_ivl_16", 31 0, L_000001c852d93cd0;  1 drivers
v000001c852d80410_0 .net *"_ivl_2", 7 0, L_000001c852d938f0;  1 drivers
v000001c852d7fb50_0 .net *"_ivl_20", 31 0, L_000001c852d92590;  1 drivers
v000001c852d80e10_0 .net *"_ivl_22", 7 0, L_000001c852d93990;  1 drivers
L_000001c852d93d18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d81770_0 .net *"_ivl_25", 1 0, L_000001c852d93d18;  1 drivers
L_000001c852d93d60 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001c852d81090_0 .net/2u *"_ivl_26", 31 0, L_000001c852d93d60;  1 drivers
v000001c852d81450_0 .net *"_ivl_28", 0 0, L_000001c852d92950;  1 drivers
L_000001c852d93da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d81810_0 .net/2u *"_ivl_30", 0 0, L_000001c852d93da8;  1 drivers
L_000001c852d93df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c852d80a50_0 .net/2u *"_ivl_32", 0 0, L_000001c852d93df0;  1 drivers
L_000001c852d93bf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d814f0_0 .net *"_ivl_5", 1 0, L_000001c852d93bf8;  1 drivers
L_000001c852d93c40 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001c852d82170_0 .net/2u *"_ivl_6", 31 0, L_000001c852d93c40;  1 drivers
v000001c852d81f90_0 .net *"_ivl_8", 0 0, L_000001c852d923b0;  1 drivers
v000001c852d80550_0 .net "addr", 5 0, L_000001c852d92630;  1 drivers
v000001c852d805f0_0 .net "clk", 0 0, v000001c852d8f200_0;  alias, 1 drivers
v000001c852d804b0 .array "imem", 63 0, 31 0;
v000001c852d7fe70_0 .net "instr", 31 0, L_000001c852d93210;  alias, 1 drivers
v000001c852d800f0_0 .net "pc_en", 0 0, L_000001c852d93710;  alias, 1 drivers
L_000001c852d93e38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c852d818b0_0 .net "read", 0 0, L_000001c852d93e38;  1 drivers
L_000001c852d933f0 .array/port v000001c852d804b0, L_000001c852d938f0;
L_000001c852d938f0 .concat [ 6 2 0 0], L_000001c852d92630, L_000001c852d93bf8;
L_000001c852d923b0 .cmp/ne 32, L_000001c852d933f0, L_000001c852d93c40;
L_000001c852d93170 .array/port v000001c852d804b0, L_000001c852d92d10;
L_000001c852d92d10 .concat [ 6 2 0 0], L_000001c852d92630, L_000001c852d93c88;
L_000001c852d93210 .functor MUXZ 32, L_000001c852d93cd0, L_000001c852d93170, L_000001c852d923b0, C4<>;
L_000001c852d92590 .array/port v000001c852d804b0, L_000001c852d93990;
L_000001c852d93990 .concat [ 6 2 0 0], L_000001c852d92630, L_000001c852d93d18;
L_000001c852d92950 .cmp/ne 32, L_000001c852d92590, L_000001c852d93d60;
L_000001c852d93710 .functor MUXZ 1, L_000001c852d93df0, L_000001c852d93da8, L_000001c852d92950, C4<>;
S_000001c852d75b00 .scope module, "loadstore" "load_store_bypassing_unit" 4 150, 16 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_wb_memtoreg";
    .port_info 1 /INPUT 1 "ex_mem_writedmem";
    .port_info 2 /INPUT 5 "ex_mem_destadd";
    .port_info 3 /INPUT 5 "mem_wb_destadd";
    .port_info 4 /OUTPUT 1 "forwarddatamem";
L_000001c852df26e0 .functor AND 1, v000001c852d6d2a0_0, v000001c852d03590_0, C4<1>, C4<1>;
L_000001c852df2910 .functor AND 1, L_000001c852df4860, L_000001c852df26e0, C4<1>, C4<1>;
v000001c852d80b90_0 .net "ex_mem_destadd", 4 0, v000001c852d038b0_0;  alias, 1 drivers
v000001c852d81ef0_0 .net "ex_mem_writedmem", 0 0, v000001c852d03590_0;  alias, 1 drivers
v000001c852d80af0_0 .net "forwarddatamem", 0 0, L_000001c852df2910;  alias, 1 drivers
v000001c852d80230_0 .net "mem_wb_destadd", 4 0, v000001c852d6c580_0;  alias, 1 drivers
v000001c852d7ff10_0 .net "mem_wb_memtoreg", 0 0, v000001c852d6d2a0_0;  alias, 1 drivers
v000001c852d809b0_0 .net "x", 0 0, L_000001c852df4860;  1 drivers
v000001c852d81310_0 .net "y", 0 0, L_000001c852df26e0;  1 drivers
L_000001c852df4860 .cmp/eq 5, v000001c852d038b0_0, v000001c852d6c580_0;
S_000001c852d76780 .scope module, "loadstoreselect" "mux" 4 151, 8 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3b40 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d80870_0 .net/s "a", 31 0, v000001c852cfcfa0_0;  alias, 1 drivers
v000001c852d81950_0 .net/s "b", 31 0, v000001c852d6bfe0_0;  alias, 1 drivers
v000001c852d80c30_0 .net/s "out", 31 0, L_000001c852df4400;  alias, 1 drivers
v000001c852d819f0_0 .net "s", 0 0, L_000001c852df2910;  alias, 1 drivers
L_000001c852df4400 .functor MUXZ 32, v000001c852cfcfa0_0, v000001c852d6bfe0_0, L_000001c852df2910, C4<>;
S_000001c852d83e70 .scope module, "muxbr" "mux" 4 65, 8 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3240 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d813b0_0 .net/s "a", 31 0, v000001c852d6d7a0_0;  alias, 1 drivers
v000001c852d80190_0 .net/s "b", 31 0, L_000001c852d92090;  alias, 1 drivers
v000001c852d81bd0_0 .net/s "out", 31 0, L_000001c852d932b0;  alias, 1 drivers
v000001c852d80730_0 .net "s", 0 0, L_000001c852d09550;  alias, 1 drivers
L_000001c852d932b0 .functor MUXZ 32, v000001c852d6d7a0_0, L_000001c852d92090, L_000001c852d09550, C4<>;
S_000001c852d84320 .scope module, "offsetmux" "mux" 4 78, 8 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3280 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d802d0_0 .net/s "a", 31 0, L_000001c852d92810;  1 drivers
v000001c852d82030_0 .net/s "b", 31 0, L_000001c852d8fe30;  1 drivers
v000001c852d80050_0 .net/s "out", 31 0, L_000001c852d924f0;  alias, 1 drivers
v000001c852d81a90_0 .net "s", 0 0, L_000001c852d90650;  alias, 1 drivers
L_000001c852d924f0 .functor MUXZ 32, L_000001c852d92810, L_000001c852d8fe30, L_000001c852d90650, C4<>;
S_000001c852d844b0 .scope module, "pcbranchadder" "adder" 4 79, 6 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001c852d80ff0_0 .net "a", 31 0, v000001c852d6d7a0_0;  alias, 1 drivers
v000001c852d80910_0 .net "b", 31 0, L_000001c852d924f0;  alias, 1 drivers
v000001c852d81590_0 .net "out", 31 0, L_000001c852d92090;  alias, 1 drivers
L_000001c852d92090 .arith/sum 32, v000001c852d6d7a0_0, L_000001c852d924f0;
S_000001c852d85130 .scope module, "pcreg" "register" 4 62, 5 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_000001c852ce3640 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000001c852d81b30_0 .net "clk", 0 0, v000001c852d8f200_0;  alias, 1 drivers
v000001c852d80690_0 .net/s "din", 31 0, L_000001c852d932b0;  alias, 1 drivers
v000001c852d80370_0 .var/s "dout", 31 0;
v000001c852d80cd0_0 .net "ld", 0 0, L_000001c852d08c90;  alias, 1 drivers
v000001c852d81630_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
E_000001c852ce3480/0 .event negedge, v000001c852d110e0_0;
E_000001c852ce3480/1 .event posedge, v000001c852d780b0_0;
E_000001c852ce3480 .event/or E_000001c852ce3480/0, E_000001c852ce3480/1;
S_000001c852d852c0 .scope module, "rbank" "register_bank" 4 76, 17 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_000001c852d08fa0 .functor BUFZ 32, L_000001c852d92770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c852d087c0 .functor BUFZ 32, L_000001c852d93490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c852d816d0_0 .net *"_ivl_0", 31 0, L_000001c852d92770;  1 drivers
v000001c852d81db0_0 .net *"_ivl_10", 6 0, L_000001c852d93670;  1 drivers
L_000001c852d93f10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d807d0_0 .net *"_ivl_13", 1 0, L_000001c852d93f10;  1 drivers
v000001c852d7fd30_0 .net *"_ivl_2", 6 0, L_000001c852d92a90;  1 drivers
L_000001c852d93ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c852d820d0_0 .net *"_ivl_5", 1 0, L_000001c852d93ec8;  1 drivers
v000001c852d80eb0_0 .net *"_ivl_8", 31 0, L_000001c852d93490;  1 drivers
v000001c852d81130_0 .net "clk", 0 0, v000001c852d8f200_0;  alias, 1 drivers
v000001c852d80f50_0 .net "dr", 4 0, v000001c852d6c580_0;  alias, 1 drivers
v000001c852d81c70_0 .var/i "k", 31 0;
v000001c852d82210_0 .net/s "rData1", 31 0, L_000001c852d08fa0;  alias, 1 drivers
v000001c852d81d10_0 .net/s "rData2", 31 0, L_000001c852d087c0;  alias, 1 drivers
v000001c852d81e50 .array/s "regfile", 31 0, 31 0;
v000001c852d811d0_0 .net "reset", 0 0, v000001c852d8e800_0;  alias, 1 drivers
v000001c852d81270_0 .net "sr1", 4 0, L_000001c852d926d0;  alias, 1 drivers
v000001c852d822b0_0 .net "sr2", 4 0, L_000001c852d92ef0;  alias, 1 drivers
v000001c852d7fbf0_0 .net/s "wrData", 31 0, L_000001c852df5580;  alias, 1 drivers
v000001c852d7fc90_0 .net "write", 0 0, v000001c852d6c8a0_0;  alias, 1 drivers
L_000001c852d92770 .array/port v000001c852d81e50, L_000001c852d92a90;
L_000001c852d92a90 .concat [ 5 2 0 0], L_000001c852d926d0, L_000001c852d93ec8;
L_000001c852d93490 .array/port v000001c852d81e50, L_000001c852d93670;
L_000001c852d93670 .concat [ 5 2 0 0], L_000001c852d92ef0, L_000001c852d93f10;
S_000001c852d85770 .scope module, "readdatamux1" "mux5" 4 84, 18 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v000001c852d82c10_0 .net "a", 31 0, L_000001c852d08fa0;  alias, 1 drivers
v000001c852d82670_0 .net "b", 31 0, L_000001c852df4900;  alias, 1 drivers
v000001c852d83890_0 .net "c", 31 0, v000001c852d039f0_0;  alias, 1 drivers
v000001c852d83250_0 .net "d", 31 0, L_000001c852df2280;  alias, 1 drivers
v000001c852d828f0_0 .net "e", 31 0, L_000001c852df5580;  alias, 1 drivers
v000001c852d83430_0 .net "out", 31 0, L_000001c852d91a50;  alias, 1 drivers
v000001c852d825d0_0 .net "sel", 2 0, v000001c852d7f100_0;  alias, 1 drivers
v000001c852d832f0_0 .net "x", 31 0, L_000001c852d906f0;  1 drivers
v000001c852d82d50_0 .net "y", 31 0, L_000001c852d919b0;  1 drivers
v000001c852d82df0_0 .net "z", 31 0, L_000001c852d910f0;  1 drivers
L_000001c852d90830 .part v000001c852d7f100_0, 0, 1;
L_000001c852d8fcf0 .part v000001c852d7f100_0, 0, 1;
L_000001c852d90790 .part v000001c852d7f100_0, 1, 1;
L_000001c852d8fed0 .part v000001c852d7f100_0, 2, 1;
S_000001c852d84fa0 .scope module, "ab" "mux" 18 9, 8 1 0, S_000001c852d85770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3d40 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d7fdd0_0 .net/s "a", 31 0, L_000001c852d08fa0;  alias, 1 drivers
v000001c852d82a30_0 .net/s "b", 31 0, L_000001c852df4900;  alias, 1 drivers
v000001c852d82f30_0 .net/s "out", 31 0, L_000001c852d906f0;  alias, 1 drivers
v000001c852d83110_0 .net "s", 0 0, L_000001c852d90830;  1 drivers
L_000001c852d906f0 .functor MUXZ 32, L_000001c852d08fa0, L_000001c852df4900, L_000001c852d90830, C4<>;
S_000001c852d85450 .scope module, "abcd" "mux" 18 11, 8 1 0, S_000001c852d85770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3580 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d82710_0 .net/s "a", 31 0, L_000001c852d906f0;  alias, 1 drivers
v000001c852d82990_0 .net/s "b", 31 0, L_000001c852d919b0;  alias, 1 drivers
v000001c852d82fd0_0 .net/s "out", 31 0, L_000001c852d910f0;  alias, 1 drivers
v000001c852d82ad0_0 .net "s", 0 0, L_000001c852d90790;  1 drivers
L_000001c852d910f0 .functor MUXZ 32, L_000001c852d906f0, L_000001c852d919b0, L_000001c852d90790, C4<>;
S_000001c852d84e10 .scope module, "abcde" "mux" 18 12, 8 1 0, S_000001c852d85770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3500 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d834d0_0 .net/s "a", 31 0, L_000001c852d910f0;  alias, 1 drivers
v000001c852d82850_0 .net/s "b", 31 0, L_000001c852df5580;  alias, 1 drivers
v000001c852d82cb0_0 .net/s "out", 31 0, L_000001c852d91a50;  alias, 1 drivers
v000001c852d83930_0 .net "s", 0 0, L_000001c852d8fed0;  1 drivers
L_000001c852d91a50 .functor MUXZ 32, L_000001c852d910f0, L_000001c852df5580, L_000001c852d8fed0, C4<>;
S_000001c852d84000 .scope module, "cd" "mux" 18 10, 8 1 0, S_000001c852d85770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3cc0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d83070_0 .net/s "a", 31 0, v000001c852d039f0_0;  alias, 1 drivers
v000001c852d82b70_0 .net/s "b", 31 0, L_000001c852df2280;  alias, 1 drivers
v000001c852d827b0_0 .net/s "out", 31 0, L_000001c852d919b0;  alias, 1 drivers
v000001c852d831b0_0 .net "s", 0 0, L_000001c852d8fcf0;  1 drivers
L_000001c852d919b0 .functor MUXZ 32, v000001c852d039f0_0, L_000001c852df2280, L_000001c852d8fcf0, C4<>;
S_000001c852d83ce0 .scope module, "readdatamux2" "mux5" 4 85, 18 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v000001c852d89970_0 .net "a", 31 0, L_000001c852d087c0;  alias, 1 drivers
v000001c852d88cf0_0 .net "b", 31 0, L_000001c852df4900;  alias, 1 drivers
v000001c852d89150_0 .net "c", 31 0, v000001c852d039f0_0;  alias, 1 drivers
v000001c852d87d50_0 .net "d", 31 0, L_000001c852df2280;  alias, 1 drivers
v000001c852d89330_0 .net "e", 31 0, L_000001c852df5580;  alias, 1 drivers
v000001c852d89830_0 .net "out", 31 0, L_000001c852d90510;  alias, 1 drivers
v000001c852d87df0_0 .net "sel", 2 0, v000001c852d7ed40_0;  alias, 1 drivers
v000001c852d88250_0 .net "x", 31 0, L_000001c852d917d0;  1 drivers
v000001c852d88c50_0 .net "y", 31 0, L_000001c852d91690;  1 drivers
v000001c852d87f30_0 .net "z", 31 0, L_000001c852d90150;  1 drivers
L_000001c852d8fbb0 .part v000001c852d7ed40_0, 0, 1;
L_000001c852d91730 .part v000001c852d7ed40_0, 0, 1;
L_000001c852d908d0 .part v000001c852d7ed40_0, 1, 1;
L_000001c852d91c30 .part v000001c852d7ed40_0, 2, 1;
S_000001c852d84640 .scope module, "ab" "mux" 18 9, 8 1 0, S_000001c852d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3d80 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d837f0_0 .net/s "a", 31 0, L_000001c852d087c0;  alias, 1 drivers
v000001c852d82490_0 .net/s "b", 31 0, L_000001c852df4900;  alias, 1 drivers
v000001c852d83610_0 .net/s "out", 31 0, L_000001c852d917d0;  alias, 1 drivers
v000001c852d82e90_0 .net "s", 0 0, L_000001c852d8fbb0;  1 drivers
L_000001c852d917d0 .functor MUXZ 32, L_000001c852d087c0, L_000001c852df4900, L_000001c852d8fbb0, C4<>;
S_000001c852d847d0 .scope module, "abcd" "mux" 18 11, 8 1 0, S_000001c852d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3a00 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d83390_0 .net/s "a", 31 0, L_000001c852d917d0;  alias, 1 drivers
v000001c852d83570_0 .net/s "b", 31 0, L_000001c852d91690;  alias, 1 drivers
v000001c852d836b0_0 .net/s "out", 31 0, L_000001c852d90150;  alias, 1 drivers
v000001c852d83750_0 .net "s", 0 0, L_000001c852d908d0;  1 drivers
L_000001c852d90150 .functor MUXZ 32, L_000001c852d917d0, L_000001c852d91690, L_000001c852d908d0, C4<>;
S_000001c852d855e0 .scope module, "abcde" "mux" 18 12, 8 1 0, S_000001c852d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3540 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d839d0_0 .net/s "a", 31 0, L_000001c852d90150;  alias, 1 drivers
v000001c852d82350_0 .net/s "b", 31 0, L_000001c852df5580;  alias, 1 drivers
v000001c852d823f0_0 .net/s "out", 31 0, L_000001c852d90510;  alias, 1 drivers
v000001c852d82530_0 .net "s", 0 0, L_000001c852d91c30;  1 drivers
L_000001c852d90510 .functor MUXZ 32, L_000001c852d90150, L_000001c852df5580, L_000001c852d91c30, C4<>;
S_000001c852d84960 .scope module, "cd" "mux" 18 10, 8 1 0, S_000001c852d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3780 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d87e90_0 .net/s "a", 31 0, v000001c852d039f0_0;  alias, 1 drivers
v000001c852d87c10_0 .net/s "b", 31 0, L_000001c852df2280;  alias, 1 drivers
v000001c852d886b0_0 .net/s "out", 31 0, L_000001c852d91690;  alias, 1 drivers
v000001c852d88610_0 .net "s", 0 0, L_000001c852d91730;  1 drivers
L_000001c852d91690 .functor MUXZ 32, v000001c852d039f0_0, L_000001c852df2280, L_000001c852d91730, C4<>;
S_000001c852d84af0 .scope module, "stallunit" "stall_control" 4 94, 19 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_readdmem";
    .port_info 1 /INPUT 1 "writedmem";
    .port_info 2 /INPUT 5 "id_ex_rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "pc_write";
    .port_info 7 /OUTPUT 1 "if_id_write";
L_000001c852c0bd20 .functor OR 1, L_000001c852d90fb0, L_000001c852d912d0, C4<0>, C4<0>;
L_000001c852c2a2b0 .functor AND 1, L_000001c852d8ff70, L_000001c852c0bd20, C4<1>, C4<1>;
L_000001c852cf0b80 .functor NOT 1, L_000001c852d90ab0, C4<0>, C4<0>, C4<0>;
L_000001c852df2600 .functor AND 1, L_000001c852c2a2b0, L_000001c852cf0b80, C4<1>, C4<1>;
v000001c852d881b0_0 .net *"_ivl_0", 31 0, L_000001c852d90e70;  1 drivers
v000001c852d87cb0_0 .net *"_ivl_10", 0 0, L_000001c852d912d0;  1 drivers
v000001c852d891f0_0 .net *"_ivl_14", 0 0, L_000001c852c2a2b0;  1 drivers
v000001c852d88b10_0 .net *"_ivl_16", 0 0, L_000001c852cf0b80;  1 drivers
v000001c852d87fd0_0 .net *"_ivl_24", 31 0, L_000001c852d915f0;  1 drivers
L_000001c852d94078 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c852d882f0_0 .net *"_ivl_27", 30 0, L_000001c852d94078;  1 drivers
L_000001c852d940c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c852d88390_0 .net/2u *"_ivl_28", 31 0, L_000001c852d940c0;  1 drivers
L_000001c852d93fe8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c852d88570_0 .net *"_ivl_3", 30 0, L_000001c852d93fe8;  1 drivers
v000001c852d88430_0 .net *"_ivl_30", 0 0, L_000001c852d8fd90;  1 drivers
L_000001c852d94108 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001c852d88bb0_0 .net/2u *"_ivl_32", 2 0, L_000001c852d94108;  1 drivers
L_000001c852d94150 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001c852d88750_0 .net/2u *"_ivl_34", 2 0, L_000001c852d94150;  1 drivers
v000001c852d887f0_0 .net *"_ivl_36", 2 0, L_000001c852d91ff0;  1 drivers
L_000001c852d94030 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c852d89510_0 .net/2u *"_ivl_4", 31 0, L_000001c852d94030;  1 drivers
v000001c852d893d0_0 .net *"_ivl_8", 0 0, L_000001c852d90fb0;  1 drivers
v000001c852d89470_0 .net "id_ex_readdmem", 0 0, v000001c852ceac90_0;  alias, 1 drivers
v000001c852d88890_0 .net "id_ex_rt", 4 0, v000001c852d691a0_0;  alias, 1 drivers
v000001c852d896f0_0 .net "if_id_write", 0 0, L_000001c852d91410;  alias, 1 drivers
v000001c852d89650_0 .net "pc_write", 0 0, L_000001c852d91370;  alias, 1 drivers
v000001c852d88d90_0 .net "rs", 4 0, L_000001c852d926d0;  alias, 1 drivers
v000001c852d88070_0 .net "rt", 4 0, L_000001c852d92ef0;  alias, 1 drivers
v000001c852d89290_0 .net "stall", 0 0, L_000001c852d91cd0;  alias, 1 drivers
v000001c852d88110_0 .net "writedmem", 0 0, L_000001c852d90ab0;  alias, 1 drivers
v000001c852d88930_0 .net "x", 0 0, L_000001c852d8ff70;  1 drivers
v000001c852d88e30_0 .net "y", 0 0, L_000001c852c0bd20;  1 drivers
v000001c852d895b0_0 .net "z", 0 0, L_000001c852df2600;  1 drivers
L_000001c852d90e70 .concat [ 1 31 0 0], v000001c852ceac90_0, L_000001c852d93fe8;
L_000001c852d8ff70 .cmp/eq 32, L_000001c852d90e70, L_000001c852d94030;
L_000001c852d90fb0 .cmp/eq 5, v000001c852d691a0_0, L_000001c852d926d0;
L_000001c852d912d0 .cmp/eq 5, v000001c852d691a0_0, L_000001c852d92ef0;
L_000001c852d91cd0 .part L_000001c852d91ff0, 2, 1;
L_000001c852d91370 .part L_000001c852d91ff0, 1, 1;
L_000001c852d91410 .part L_000001c852d91ff0, 0, 1;
L_000001c852d915f0 .concat [ 1 31 0 0], L_000001c852df2600, L_000001c852d94078;
L_000001c852d8fd90 .cmp/eq 32, L_000001c852d915f0, L_000001c852d940c0;
L_000001c852d91ff0 .functor MUXZ 3, L_000001c852d94150, L_000001c852d94108, L_000001c852d8fd90, C4<>;
S_000001c852d84c80 .scope module, "wbmux" "mux" 4 164, 8 1 0, S_000001c852c12580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce32c0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d889d0_0 .net/s "a", 31 0, v000001c852d6cda0_0;  alias, 1 drivers
v000001c852d88a70_0 .net/s "b", 31 0, v000001c852d6bfe0_0;  alias, 1 drivers
v000001c852d88ed0_0 .net/s "out", 31 0, L_000001c852df5580;  alias, 1 drivers
v000001c852d890b0_0 .net "s", 0 0, v000001c852d6d2a0_0;  alias, 1 drivers
L_000001c852df5580 .functor MUXZ 32, v000001c852d6cda0_0, v000001c852d6bfe0_0, v000001c852d6d2a0_0, C4<>;
S_000001c852c40e10 .scope module, "mux3" "mux3" 20 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
o000001c852d1fca8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c852d8ef80_0 .net "a", 31 0, o000001c852d1fca8;  0 drivers
o000001c852d1fcd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c852d8e580_0 .net "b", 31 0, o000001c852d1fcd8;  0 drivers
o000001c852d1ff78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c852d8e760_0 .net "c", 31 0, o000001c852d1ff78;  0 drivers
v000001c852d8ee40_0 .net "out", 31 0, L_000001c852df4a40;  1 drivers
o000001c852d20098 .functor BUFZ 2, C4<zz>; HiZ drive
v000001c852d8ebc0_0 .net "sel", 1 0, o000001c852d20098;  0 drivers
v000001c852d8ec60_0 .net "x", 31 0, L_000001c852df54e0;  1 drivers
v000001c852d93850_0 .net "y", 31 0, L_000001c852df3aa0;  1 drivers
L_000001c852df2e20 .part o000001c852d20098, 0, 1;
L_000001c852df4360 .part o000001c852d20098, 0, 1;
L_000001c852df4220 .part o000001c852d20098, 1, 1;
S_000001c852d85900 .scope module, "ab" "mux" 20 9, 8 1 0, S_000001c852c40e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3340 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d8fa20_0 .net/s "a", 31 0, o000001c852d1fca8;  alias, 0 drivers
v000001c852d8ea80_0 .net/s "b", 31 0, o000001c852d1fcd8;  alias, 0 drivers
v000001c852d8f840_0 .net/s "out", 31 0, L_000001c852df54e0;  alias, 1 drivers
v000001c852d8e6c0_0 .net "s", 0 0, L_000001c852df2e20;  1 drivers
L_000001c852df54e0 .functor MUXZ 32, o000001c852d1fca8, o000001c852d1fcd8, L_000001c852df2e20, C4<>;
S_000001c852d83b50 .scope module, "abc" "mux" 20 11, 8 1 0, S_000001c852c40e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce3ec0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d8e3a0_0 .net/s "a", 31 0, L_000001c852df54e0;  alias, 1 drivers
v000001c852d8ed00_0 .net/s "b", 31 0, L_000001c852df3aa0;  alias, 1 drivers
v000001c852d8f0c0_0 .net/s "out", 31 0, L_000001c852df4a40;  alias, 1 drivers
v000001c852d8e440_0 .net "s", 0 0, L_000001c852df4220;  1 drivers
L_000001c852df4a40 .functor MUXZ 32, L_000001c852df54e0, L_000001c852df3aa0, L_000001c852df4220, C4<>;
S_000001c852d84190 .scope module, "bc" "mux" 20 10, 8 1 0, S_000001c852c40e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c852ce34c0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c852d8eb20_0 .net/s "a", 31 0, o000001c852d1ff78;  alias, 0 drivers
v000001c852d8f160_0 .net/s "b", 31 0, o000001c852d1fcd8;  alias, 0 drivers
v000001c852d8f980_0 .net/s "out", 31 0, L_000001c852df3aa0;  alias, 1 drivers
v000001c852d8e4e0_0 .net "s", 0 0, L_000001c852df4360;  1 drivers
L_000001c852df3aa0 .functor MUXZ 32, o000001c852d1ff78, o000001c852d1fcd8, L_000001c852df4360, C4<>;
    .scope S_000001c852d85130;
T_0 ;
    %wait E_000001c852ce3480;
    %delay 1, 0;
    %load/vec4 v000001c852d81630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d80370_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c852d80cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c852d80690_0;
    %assign/vec4 v000001c852d80370_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c852d778b0;
T_1 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d6d7a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c852d6d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001c852d6d020_0;
    %assign/vec4 v000001c852d6d7a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c852d6adf0;
T_2 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d6d3e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c852d6c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c852d6bd60_0;
    %assign/vec4 v000001c852d6d3e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c852d6ac60;
T_3 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d6cc60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c852d6bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c852d6c120_0;
    %assign/vec4 v000001c852d6cc60_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c852d852c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c852d81e50, 0, 4;
    %end;
    .thread T_4;
    .scope S_000001c852d852c0;
T_5 ;
    %wait E_000001c852ce3200;
    %load/vec4 v000001c852d811d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c852d81c70_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001c852d81c70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c852d81c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c852d81e50, 0, 4;
    %load/vec4 v000001c852d81c70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c852d81c70_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c852d7fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001c852d80f50_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c852d80f50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c852d81e50, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001c852d7fbf0_0;
    %load/vec4 v000001c852d80f50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c852d81e50, 0, 4;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c852d762d0;
T_6 ;
    %wait E_000001c852ce3bc0;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c852d7f100_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.9, 11;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.8, 10;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.12, 4;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.11, 9;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c852d7f100_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.19, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.18, 12;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.17, 11;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.16, 10;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.21, 4;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.20, 10;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %nor/r;
    %and;
T_6.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.15, 9;
    %load/vec4 v000001c852d7f6a0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.22, 4;
    %load/vec4 v000001c852d7efc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.22;
    %and;
T_6.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c852d7f100_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.30, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_6.29, 13;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.28, 12;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.27, 11;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.32, 4;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.31, 11;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %nor/r;
    %and;
T_6.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.26, 10;
    %load/vec4 v000001c852d7f6a0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.33, 4;
    %load/vec4 v000001c852d7efc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.33;
    %nor/r;
    %and;
T_6.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.25, 9;
    %load/vec4 v000001c852d7e3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.34, 4;
    %load/vec4 v000001c852d7f7e0_0;
    %load/vec4 v000001c852d7f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.34;
    %and;
T_6.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c852d7f100_0, 0, 3;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c852d7f100_0, 0;
T_6.24 ;
T_6.14 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c852d762d0;
T_7 ;
    %wait E_000001c852ce3ac0;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c852d7ed40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.9, 11;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.8, 10;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.12, 4;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c852d7ed40_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.19, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.18, 12;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.17, 11;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.16, 10;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.21, 4;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.20, 10;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %nor/r;
    %and;
T_7.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v000001c852d7f6a0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.22, 4;
    %load/vec4 v000001c852d7efc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.22;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c852d7ed40_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v000001c852d7f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.30, 4;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_7.29, 13;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.28, 12;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.27, 11;
    %load/vec4 v000001c852d7f9c0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.32, 4;
    %load/vec4 v000001c852d7e840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.31, 11;
    %load/vec4 v000001c852d7ec00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.31;
    %nor/r;
    %and;
T_7.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.26, 10;
    %load/vec4 v000001c852d7f6a0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.33, 4;
    %load/vec4 v000001c852d7efc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.33;
    %nor/r;
    %and;
T_7.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.25, 9;
    %load/vec4 v000001c852d7e3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.34, 4;
    %load/vec4 v000001c852d7f7e0_0;
    %load/vec4 v000001c852d7f2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.34;
    %and;
T_7.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c852d7ed40_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c852d7ed40_0, 0;
T_7.24 ;
T_7.14 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c852d76aa0;
T_8 ;
    %wait E_000001c852ce39c0;
    %load/vec4 v000001c852d7c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c852d781f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %delay 2, 0;
    %load/vec4 v000001c852d781f0_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 72, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %load/vec4 v000001c852d781f0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %jmp T_8.19;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.11 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.13 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.14 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.15 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.16 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.17 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %load/vec4 v000001c852d781f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %jmp T_8.31;
T_8.20 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.21 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.22 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.23 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.24 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.25 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.26 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.27 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.28 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.29 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.30 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c852d78150_0, 4, 5;
    %jmp T_8.31;
T_8.31 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v000001c852d781f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %jmp T_8.34;
T_8.32 ;
    %pushi/vec4 2092, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.34;
T_8.33 ;
    %pushi/vec4 2064, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v000001c852d781f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %jmp T_8.40;
T_8.35 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.40;
T_8.36 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.40;
T_8.37 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.40;
T_8.38 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.40;
T_8.39 ;
    %pushi/vec4 2, 0, 12;
    %assign/vec4 v000001c852d78150_0, 0;
    %jmp T_8.40;
T_8.40 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c852d6aad0;
T_9 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d697e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d6a0a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c852d68c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001c852d69d80_0;
    %assign/vec4 v000001c852d6a0a0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c852d6b750;
T_10 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6a000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d69560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c852d69a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001c852d694c0_0;
    %assign/vec4 v000001c852d69560_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c852d6b430;
T_11 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d699c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d6a280_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c852d6a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c852d69e20_0;
    %assign/vec4 v000001c852d6a280_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c852d6af80;
T_12 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d68f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c852d6a820_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c852d68e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c852d69ba0_0;
    %assign/vec4 v000001c852d6a820_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c852d6b110;
T_13 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d696a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c852d691a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c852d69600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001c852d69100_0;
    %assign/vec4 v000001c852d691a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c852d6b8e0;
T_14 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d68de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c852d6a1e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001c852d6a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001c852d69b00_0;
    %assign/vec4 v000001c852d6a1e0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c852c04b90;
T_15 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852ccd460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852ccde60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c852ccd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001c852ccd500_0;
    %assign/vec4 v000001c852ccde60_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c852bf5b40;
T_16 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852cfbce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c852cfb920_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001c852cfbc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001c852cfb740_0;
    %assign/vec4 v000001c852cfb920_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c852d6b5c0;
T_17 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d69240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d6a500_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c852d69c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001c852d68fc0_0;
    %assign/vec4 v000001c852d6a500_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c852c04d20;
T_18 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852cce330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852ceac90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c852ceb690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001c852ccd8c0_0;
    %assign/vec4 v000001c852ceac90_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001c852c31400;
T_19 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d69ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d6a460_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001c852d692e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001c852d6a780_0;
    %assign/vec4 v000001c852d6a460_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001c852d6b2a0;
T_20 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d69880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d69380_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c852d6a8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001c852d6a5a0_0;
    %assign/vec4 v000001c852d69380_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c852c31270;
T_21 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d69420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d6a140_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c852d68b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001c852d69f60_0;
    %assign/vec4 v000001c852d6a140_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c852d75e20;
T_22 ;
    %wait E_000001c852ce3740;
    %load/vec4 v000001c852d6c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001c852d6cee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.2 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %add;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.3 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %sub;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.4 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %and;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.5 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %or;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.6 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %xor;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.7 ;
    %load/vec4 v000001c852d6c760_0;
    %inv;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.8 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.9 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.10 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v000001c852d6c760_0;
    %load/vec4 v000001c852d6d520_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001c852d6cf80_0, 0, 32;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001c8529fe700;
T_23 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d040d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d039f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001c852d04030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001c852d03f90_0;
    %assign/vec4 v000001c852d039f0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c852bf59b0;
T_24 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852cfb6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852cfc8c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001c852cfd360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001c852cfd0e0_0;
    %assign/vec4 v000001c852cfc8c0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001c8529fe890;
T_25 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852cfd040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852cfcfa0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001c852cfc820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001c852d04530_0;
    %assign/vec4 v000001c852cfcfa0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001c852bfb0f0;
T_26 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c852d038b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001c852d03e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001c852d03a90_0;
    %assign/vec4 v000001c852d038b0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001c852c12710;
T_27 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d110e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d10960_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001c852d10be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001c852d10780_0;
    %assign/vec4 v000001c852d10960_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001c852bfd830;
T_28 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d03ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d03590_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001c852d031d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001c852d027d0_0;
    %assign/vec4 v000001c852d03590_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001c852bfaf60;
T_29 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d03770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d02c30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001c852d03310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001c852d04350_0;
    %assign/vec4 v000001c852d02c30_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001c852bfd6a0;
T_30 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d02ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d11360_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001c852d02eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001c852d112c0_0;
    %assign/vec4 v000001c852d11360_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001c852d77720;
T_31 ;
    %wait E_000001c852ce3200;
    %load/vec4 v000001c852d7e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c852d7d260_0, 0, 32;
T_31.2 ;
    %load/vec4 v000001c852d7d260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c852d7d260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c852d7dee0, 0, 4;
    %load/vec4 v000001c852d7d260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c852d7d260_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001c852d7d800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %delay 1, 0;
    %load/vec4 v000001c852d7c720_0;
    %load/vec4 v000001c852d7c4a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c852d7dee0, 0, 4;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001c852d76910;
T_32 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d6cda0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001c852d6d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001c852d6bb80_0;
    %assign/vec4 v000001c852d6cda0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001c852d76460;
T_33 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6d340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c852d6bfe0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001c852d6ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001c852d6c9e0_0;
    %assign/vec4 v000001c852d6bfe0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001c852d75c90;
T_34 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c852d6c580_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001c852d6d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001c852d6bae0_0;
    %assign/vec4 v000001c852d6c580_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001c852d77400;
T_35 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d6c8a0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001c852d6c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001c852d6cd00_0;
    %assign/vec4 v000001c852d6c8a0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001c852d76140;
T_36 ;
    %wait E_000001c852ce2dc0;
    %delay 1, 0;
    %load/vec4 v000001c852d6ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c852d6d2a0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001c852d6d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v000001c852d6d700_0;
    %assign/vec4 v000001c852d6d2a0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001c852c40c80;
T_37 ;
    %delay 5, 0;
    %load/vec4 v000001c852d8f200_0;
    %inv;
    %store/vec4 v000001c852d8f200_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_000001c852c40c80;
T_38 ;
    %delay 5, 0;
    %load/vec4 v000001c852d8f700_0;
    %inv;
    %store/vec4 v000001c852d8f700_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_000001c852c40c80;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c852d8f200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c852d8f700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c852d8e800_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c852d8e800_0, 0, 1;
    %vpi_call 3 26 "$readmemh", "sorting_test.txt", v000001c852d804b0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_000001c852c40c80;
T_40 ;
    %vpi_call 3 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c852c40c80 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c852d7dee0, 4, 0;
    %vpi_call 3 61 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v000001c852d7dee0, 100>, &A<v000001c852d7dee0, 101>, &A<v000001c852d7dee0, 102>, &A<v000001c852d7dee0, 103>, &A<v000001c852d7dee0, 104>, &A<v000001c852d7dee0, 105>, &A<v000001c852d7dee0, 106>, &A<v000001c852d7dee0, 107>, &A<v000001c852d7dee0, 108>, &A<v000001c852d7dee0, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 3 67 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./forwarding_unit.v";
    "mips_tb.v";
    "./mips.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./mux.v";
    "./condition.v";
    "./controller.v";
    "./data_mem.v";
    "./signext.v";
    "./flush_control.v";
    "./forwarding_unit_id.v";
    "./instr_mem.v";
    "./load_store_bypassing_unit.v";
    "./register_bank.v";
    "./mux5.v";
    "./stall_control.v";
    "./mux3.v";
