

================================================================
== Vitis HLS Report for 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s'
================================================================
* Date:           Tue Nov  3 14:37:08 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        detectCorner
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.281 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2100874|  2100874| 21.009 ms | 21.009 ms |  2100874|  2100874|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_526_1   |        7|        7|         1|          1|          1|     7|    yes   |
        |- read_lines         |    13461|    13461|      1923|          -|          -|     7|    no    |
        | + VITIS_LOOP_541_2  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- VITIS_LOOP_554_3   |     1920|     1920|         1|          1|          1|  1920|    yes   |
        |- Row_Loop           |  2085480|  2085480|      1931|          -|          -|  1080|    no    |
        | + Col_Loop          |     1928|     1928|         7|          1|          1|  1923|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
  Pipeline-3 : II = 1, D = 7, States = { 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 8 
5 --> 7 6 
6 --> 5 
7 --> 4 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 11 
18 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32"   --->   Operation 19 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32"   --->   Operation 20 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32"   --->   Operation 21 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%row_ind_V_3_0 = alloca i32"   --->   Operation 22 'alloca' 'row_ind_V_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_ind_V_4_0 = alloca i32"   --->   Operation 23 'alloca' 'row_ind_V_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%row_ind_V_5_0 = alloca i32"   --->   Operation 24 'alloca' 'row_ind_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row_ind_V_6_0 = alloca i32"   --->   Operation 25 'alloca' 'row_ind_V_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_src_4219, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_dst_4220, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_src_4221, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_dst_4222, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_threshold"   --->   Operation 30 'read' 'p_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pixel_src2_V = alloca i64" [source/xf_fast.hpp:244]   --->   Operation 31 'alloca' 'pixel_src2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pixel_src1_V = alloca i64" [source/xf_fast.hpp:502]   --->   Operation 32 'alloca' 'pixel_src1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_0_V = alloca i64" [source/xf_fast.hpp:518]   --->   Operation 33 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_1_V = alloca i64" [source/xf_fast.hpp:518]   --->   Operation 34 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_2_V = alloca i64" [source/xf_fast.hpp:518]   --->   Operation 35 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_3_V = alloca i64" [source/xf_fast.hpp:518]   --->   Operation 36 'alloca' 'buf_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_4_V = alloca i64" [source/xf_fast.hpp:518]   --->   Operation 37 'alloca' 'buf_4_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_5_V = alloca i64" [source/xf_fast.hpp:518]   --->   Operation 38 'alloca' 'buf_5_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_6_V = alloca i64" [source/xf_fast.hpp:518]   --->   Operation 39 'alloca' 'buf_6_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln520 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i8 %buf_3_V, i8 %buf_4_V, i8 %buf_5_V, i8 %buf_6_V, i64, i64, i64" [source/xf_fast.hpp:520]   --->   Operation 40 'specmemcore' 'specmemcore_ln520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.75ns)   --->   "%br_ln526 = br void %bb5792" [source/xf_fast.hpp:526]   --->   Operation 41 'br' 'br_ln526' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%row_ind_V_0_2 = phi i3, void %bb5790, i3 %init_row_ind, void %bb5792.split80"   --->   Operation 42 'phi' 'row_ind_V_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 43 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0"   --->   Operation 44 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0"   --->   Operation 45 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%row_ind_V_3_0_load = load i13 %row_ind_V_3_0"   --->   Operation 46 'load' 'row_ind_V_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%row_ind_V_4_0_load = load i13 %row_ind_V_4_0"   --->   Operation 47 'load' 'row_ind_V_4_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%row_ind_V_5_0_load = load i13 %row_ind_V_5_0"   --->   Operation 48 'load' 'row_ind_V_5_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%row_ind_V_6_0_load = load i13 %row_ind_V_6_0"   --->   Operation 49 'load' 'row_ind_V_6_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.69ns)   --->   "%icmp_ln882 = icmp_eq  i3 %row_ind_V_0_2, i3"   --->   Operation 51 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.74ns)   --->   "%init_row_ind = add i3 %row_ind_V_0_2, i3" [source/xf_fast.hpp:526]   --->   Operation 52 'add' 'init_row_ind' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln526 = br i1 %icmp_ln882, void %bb5792.split, void %._crit_edge5103.loopexit" [source/xf_fast.hpp:526]   --->   Operation 53 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln526 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [source/xf_fast.hpp:526]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln526' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [source/xf_fast.hpp:526]   --->   Operation 55 'specloopname' 'specloopname_ln526' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i3 %row_ind_V_0_2"   --->   Operation 56 'zext' 'zext_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%switch_ln324 = switch i3 %row_ind_V_0_2, void %branch13, i3, void %bb5792.split.bb5792.split80_crit_edge, i3, void %branch8, i3, void %branch9, i3, void %branch10, i3, void %branch11, i3, void %branch12"   --->   Operation 57 'switch' 'switch_ln324' <Predicate = (!icmp_ln882)> <Delay = 0.88>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_5_0, i13 %row_ind_V_5_0_load"   --->   Operation 58 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5792.split80"   --->   Operation 59 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_4_0, i13 %row_ind_V_4_0_load"   --->   Operation 60 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5792.split80"   --->   Operation 61 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_3_0, i13 %row_ind_V_3_0_load"   --->   Operation 62 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5792.split80"   --->   Operation 63 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_2_0, i13 %row_ind_V_2_0_load"   --->   Operation 64 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5792.split80"   --->   Operation 65 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_1_0, i13 %row_ind_V_1_0_load"   --->   Operation 66 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5792.split80"   --->   Operation 67 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_0_0, i13 %row_ind_V_0_0_load"   --->   Operation 68 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5792.split80"   --->   Operation 69 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_6_0, i13 %row_ind_V_6_0_load"   --->   Operation 70 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 7) | (!icmp_ln882 & row_ind_V_0_2 == 6)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5792.split80"   --->   Operation 71 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 7) | (!icmp_ln882 & row_ind_V_0_2 == 6)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb5792"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.75>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i13 %row_ind_V_3_0_load"   --->   Operation 73 'zext' 'zext_ln538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i13 %row_ind_V_6_0_load"   --->   Operation 74 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.75ns)   --->   "%br_ln537 = br void" [source/xf_fast.hpp:537]   --->   Operation 75 'br' 'br_ln537' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%init_buf = phi i64 %add_ln537, void %._crit_edge5076.loopexit, i64 %zext_ln538, void %._crit_edge5103.loopexit" [source/xf_fast.hpp:537]   --->   Operation 76 'phi' 'init_buf' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.48ns)   --->   "%icmp_ln882_1 = icmp_ult  i64 %init_buf, i64 %wide_trip_count"   --->   Operation 77 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln882_1, void %bb5787.preheader, void %.split16" [source/xf_fast.hpp:537]   --->   Operation 78 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln537 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [source/xf_fast.hpp:537]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln537' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [source/xf_fast.hpp:537]   --->   Operation 80 'specloopname' 'specloopname_ln537' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i64 %init_buf"   --->   Operation 81 'trunc' 'trunc_ln324' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.75ns)   --->   "%br_ln541 = br void %bb5788" [source/xf_fast.hpp:541]   --->   Operation 82 'br' 'br_ln541' <Predicate = (icmp_ln882_1)> <Delay = 0.75>
ST_4 : Operation 83 [1/1] (0.75ns)   --->   "%br_ln0 = br void %bb5787"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln882_1)> <Delay = 0.75>

State 5 <SV = 4> <Delay = 0.94>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.split16, i11 %add_ln695, void %bb5788.split600"   --->   Operation 84 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln541 = icmp_eq  i11 %empty, i11" [source/xf_fast.hpp:541]   --->   Operation 86 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.94ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 87 'add' 'add_ln695' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln541 = br i1 %icmp_ln541, void %bb5788.split, void %._crit_edge5076.loopexit" [source/xf_fast.hpp:541]   --->   Operation 88 'br' 'br_ln541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.88ns)   --->   "%switch_ln324 = switch i3 %trunc_ln324, void %branch20, i3, void %branch14, i3, void %branch15, i3, void %branch16, i3, void %branch17, i3, void %branch18, i3, void %branch19"   --->   Operation 89 'switch' 'switch_ln324' <Predicate = (!icmp_ln541)> <Delay = 0.88>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 90 'specpipeline' 'specpipeline_ln453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 91 'specloopname' 'specloopname_ln453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %img_gray_src_4221" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'tmp_V' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i11 %empty"   --->   Operation 93 'zext' 'zext_ln538_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1"   --->   Operation 94 'getelementptr' 'buf_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_1"   --->   Operation 95 'getelementptr' 'buf_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_1"   --->   Operation 96 'getelementptr' 'buf_2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%buf_3_V_addr = getelementptr i8 %buf_3_V, i64, i64 %zext_ln538_1"   --->   Operation 97 'getelementptr' 'buf_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%buf_4_V_addr = getelementptr i8 %buf_4_V, i64, i64 %zext_ln538_1"   --->   Operation 98 'getelementptr' 'buf_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%buf_5_V_addr = getelementptr i8 %buf_5_V, i64, i64 %zext_ln538_1"   --->   Operation 99 'getelementptr' 'buf_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%buf_6_V_addr = getelementptr i8 %buf_6_V, i64, i64 %zext_ln538_1"   --->   Operation 100 'getelementptr' 'buf_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_5_V_addr"   --->   Operation 101 'store' 'store_ln324' <Predicate = (trunc_ln324 == 5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5788.split600"   --->   Operation 102 'br' 'br_ln324' <Predicate = (trunc_ln324 == 5)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_4_V_addr"   --->   Operation 103 'store' 'store_ln324' <Predicate = (trunc_ln324 == 4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5788.split600"   --->   Operation 104 'br' 'br_ln324' <Predicate = (trunc_ln324 == 4)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_3_V_addr"   --->   Operation 105 'store' 'store_ln324' <Predicate = (trunc_ln324 == 3)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5788.split600"   --->   Operation 106 'br' 'br_ln324' <Predicate = (trunc_ln324 == 3)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_2_V_addr_1"   --->   Operation 107 'store' 'store_ln324' <Predicate = (trunc_ln324 == 2)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5788.split600"   --->   Operation 108 'br' 'br_ln324' <Predicate = (trunc_ln324 == 2)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr_1"   --->   Operation 109 'store' 'store_ln324' <Predicate = (trunc_ln324 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5788.split600"   --->   Operation 110 'br' 'br_ln324' <Predicate = (trunc_ln324 == 1)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_0_V_addr_1"   --->   Operation 111 'store' 'store_ln324' <Predicate = (trunc_ln324 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5788.split600"   --->   Operation 112 'br' 'br_ln324' <Predicate = (trunc_ln324 == 0)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_6_V_addr"   --->   Operation 113 'store' 'store_ln324' <Predicate = (trunc_ln324 == 7) | (trunc_ln324 == 6)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5788.split600"   --->   Operation 114 'br' 'br_ln324' <Predicate = (trunc_ln324 == 7) | (trunc_ln324 == 6)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.94ns)   --->   "%tmp_V_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_rgb_src_4219" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'tmp_V_2' <Predicate = (!icmp_ln541)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%pixel_src1_V_addr = getelementptr i24 %pixel_src1_V, i64, i64 %zext_ln538_1" [source/xf_fast.hpp:548]   --->   Operation 116 'getelementptr' 'pixel_src1_V_addr' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.35ns)   --->   "%store_ln324 = store i24 %tmp_V_2, i11 %pixel_src1_V_addr"   --->   Operation 117 'store' 'store_ln324' <Predicate = (!icmp_ln541)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb5788"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln541)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.47>
ST_7 : Operation 119 [1/1] (1.47ns)   --->   "%add_ln537 = add i64 %init_buf, i64" [source/xf_fast.hpp:537]   --->   Operation 119 'add' 'add_ln537' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.54>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%empty_29 = phi i11 %add_ln695_1, void %bb5787.split, i11, void %bb5787.preheader"   --->   Operation 121 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 122 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.85ns)   --->   "%icmp_ln554 = icmp_eq  i11 %empty_29, i11" [source/xf_fast.hpp:554]   --->   Operation 124 'icmp' 'icmp_ln554' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.94ns)   --->   "%add_ln695_1 = add i11 %empty_29, i11"   --->   Operation 125 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554, void %bb5787.split, void %._crit_edge5066.loopexit" [source/xf_fast.hpp:554]   --->   Operation 126 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [source/xf_fast.hpp:558]   --->   Operation 127 'specloopname' 'specloopname_ln558' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%conv_i116 = zext i11 %empty_29"   --->   Operation 128 'zext' 'conv_i116' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %conv_i116"   --->   Operation 129 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr"   --->   Operation 130 'store' 'store_ln324' <Predicate = (!icmp_ln554)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %conv_i116"   --->   Operation 131 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_1_V_addr"   --->   Operation 132 'store' 'store_ln324' <Predicate = (!icmp_ln554)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %conv_i116"   --->   Operation 133 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_2_V_addr"   --->   Operation 134 'store' 'store_ln324' <Predicate = (!icmp_ln554)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb5787"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln554)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.90>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%arraydecay88282_load_05397 = alloca i32"   --->   Operation 136 'alloca' 'arraydecay88282_load_05397' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %p_threshold_read" [source/xf_fast.hpp:37]   --->   Operation 137 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.90ns)   --->   "%sub_i_i30 = sub i9, i9 %zext_ln37" [source/xf_fast.hpp:37]   --->   Operation 138 'sub' 'sub_i_i30' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.75ns)   --->   "%br_ln568 = br void %bb5786" [source/xf_fast.hpp:568]   --->   Operation 139 'br' 'br_ln568' <Predicate = true> <Delay = 0.75>

State 10 <SV = 6> <Delay = 2.15>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%row_ind_V_5_1 = phi i13 %row_ind_V_6_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_6, void %bb5791"   --->   Operation 140 'phi' 'row_ind_V_5_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%row_ind_V_4 = phi i13 %row_ind_V_5_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_5_1, void %bb5791"   --->   Operation 141 'phi' 'row_ind_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%row_ind_V_3 = phi i13 %row_ind_V_4_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_4, void %bb5791"   --->   Operation 142 'phi' 'row_ind_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_3_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_3, void %bb5791"   --->   Operation 143 'phi' 'row_ind_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%row_ind_V_1 = phi i13 %row_ind_V_2_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_2, void %bb5791"   --->   Operation 144 'phi' 'row_ind_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_1_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_1, void %bb5791"   --->   Operation 145 'phi' 'row_ind_V_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%row_ind_V_6 = phi i13 %row_ind_V_0_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_0, void %bb5791"   --->   Operation 146 'phi' 'row_ind_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%empty_30 = phi i11, void %._crit_edge5066.loopexit, i11 %add_ln695_2, void %bb5791"   --->   Operation 147 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.85ns)   --->   "%icmp_ln568 = icmp_eq  i11 %empty_30, i11" [source/xf_fast.hpp:568]   --->   Operation 148 'icmp' 'icmp_ln568' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln568 = br i1 %icmp_ln568, void %bb5786.split, void %._crit_edge.loopexit" [source/xf_fast.hpp:568]   --->   Operation 149 'br' 'br_ln568' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln1501' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln1501 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13"   --->   Operation 151 'specloopname' 'specloopname_ln1501' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i11 %empty_30, i11"   --->   Operation 152 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln568)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.85ns)   --->   "%cmp_i_i296_i = icmp_ult  i11 %empty_30, i11"   --->   Operation 153 'icmp' 'cmp_i_i296_i' <Predicate = (!icmp_ln568)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.85ns)   --->   "%cmp_i_i285_i = icmp_ugt  i11 %empty_30, i11"   --->   Operation 154 'icmp' 'cmp_i_i285_i' <Predicate = (!icmp_ln568)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_30"   --->   Operation 155 'zext' 'p_cast' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.96ns)   --->   "%sub_i_i259_i = add i12, i12 %p_cast"   --->   Operation 156 'add' 'sub_i_i259_i' <Predicate = (!icmp_ln568)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.94ns)   --->   "%sub_i242_i_cast = sub i11, i11 %empty_30"   --->   Operation 157 'sub' 'sub_i242_i_cast' <Predicate = (!icmp_ln568)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%empty_31 = trunc i11 %sub_i242_i_cast"   --->   Operation 158 'trunc' 'empty_31' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_i242_i_cast, i32, i32"   --->   Operation 159 'partselect' 'tmp' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.85ns)   --->   "%icmp = icmp_eq  i9 %tmp, i9"   --->   Operation 160 'icmp' 'icmp' <Predicate = (!icmp_ln568)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.33ns)   --->   "%spec_select5220 = and i1 %cmp_i_i285_i, i1 %icmp"   --->   Operation 161 'and' 'spec_select5220' <Predicate = (!icmp_ln568)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.85ns)   --->   "%cmp_i_i230_i_5 = icmp_ult  i11 %sub_i242_i_cast, i11"   --->   Operation 162 'icmp' 'cmp_i_i230_i_5' <Predicate = (!icmp_ln568)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.33ns)   --->   "%spec_select5236 = and i1 %cmp_i_i285_i, i1 %cmp_i_i230_i_5"   --->   Operation 163 'and' 'spec_select5236' <Predicate = (!icmp_ln568)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.86ns)   --->   "%cmp_i_i230_i_6 = icmp_sgt  i12 %sub_i_i259_i, i12"   --->   Operation 164 'icmp' 'cmp_i_i230_i_6' <Predicate = (!icmp_ln568)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.33ns)   --->   "%spec_select5252 = and i1 %cmp_i_i285_i, i1 %cmp_i_i230_i_6"   --->   Operation 165 'and' 'spec_select5252' <Predicate = (!icmp_ln568)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.85ns)   --->   "%cmp_i_i84_i_not = icmp_ult  i11 %empty_30, i11"   --->   Operation 166 'icmp' 'cmp_i_i84_i_not' <Predicate = (!icmp_ln568)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = trunc i13 %row_ind_V_6"   --->   Operation 167 'trunc' 'trunc_ln324_1' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = trunc i13 %row_ind_V_0"   --->   Operation 168 'trunc' 'trunc_ln324_2' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln324_3 = trunc i13 %row_ind_V_1"   --->   Operation 169 'trunc' 'trunc_ln324_3' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln324_4 = trunc i13 %row_ind_V_2"   --->   Operation 170 'trunc' 'trunc_ln324_4' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln324_5 = trunc i13 %row_ind_V_5_1"   --->   Operation 171 'trunc' 'trunc_ln324_5' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln324_6 = trunc i13 %row_ind_V_4"   --->   Operation 172 'trunc' 'trunc_ln324_6' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln324_7 = trunc i13 %row_ind_V_3"   --->   Operation 173 'trunc' 'trunc_ln324_7' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.75ns)   --->   "%br_ln271 = br void" [source/xf_fast.hpp:271]   --->   Operation 174 'br' 'br_ln271' <Predicate = (!icmp_ln568)> <Delay = 0.75>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln597 = ret" [source/xf_fast.hpp:597]   --->   Operation 175 'ret' 'ret_ln597' <Predicate = (icmp_ln568)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 1.19>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%empty_32 = phi i11, void %bb5786.split, i11 %add_ln695_3, void %bb"   --->   Operation 176 'phi' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.85ns)   --->   "%icmp_ln271 = icmp_eq  i11 %empty_32, i11" [source/xf_fast.hpp:271]   --->   Operation 177 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.94ns)   --->   "%add_ln695_3 = add i11 %empty_32, i11"   --->   Operation 178 'add' 'add_ln695_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %.split, void %bb5791" [source/xf_fast.hpp:271]   --->   Operation 179 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln882 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3"   --->   Operation 180 'specpipeline' 'specpipeline_ln882' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln882 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln882' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln882 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 182 'specloopname' 'specloopname_ln882' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.85ns)   --->   "%icmp_ln882_2 = icmp_ult  i11 %empty_32, i11"   --->   Operation 183 'icmp' 'icmp_ln882_2' <Predicate = (!icmp_ln271)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.33ns)   --->   "%and_ln277 = and i1 %cmp_i_i296_i, i1 %icmp_ln882_2" [source/xf_fast.hpp:277]   --->   Operation 184 'and' 'and_ln277' <Predicate = (!icmp_ln271)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %and_ln277, void %.split._crit_edge_ifconv, void %bb5785" [source/xf_fast.hpp:277]   --->   Operation 185 'br' 'br_ln277' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.85ns)   --->   "%icmp_ln886_2 = icmp_ugt  i11 %empty_32, i11"   --->   Operation 186 'icmp' 'icmp_ln886_2' <Predicate = (!icmp_ln271)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln452 = br i1 %icmp_ln886_2, void, void" [source/xf_fast.hpp:452]   --->   Operation 187 'br' 'br_ln452' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %icmp_ln874, void %bb5696, void %bb5695" [source/xf_fast.hpp:454]   --->   Operation 188 'br' 'br_ln454' <Predicate = (!icmp_ln271 & icmp_ln886_2)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb5612"   --->   Operation 189 'br' 'br_ln0' <Predicate = (!icmp_ln271 & icmp_ln886_2)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 3.29>
ST_12 : Operation 190 [1/1] (1.94ns)   --->   "%tmp_V_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %img_gray_src_4221" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 190 'read' 'tmp_V_3' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i11 %empty_32"   --->   Operation 191 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_2"   --->   Operation 192 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_2"   --->   Operation 193 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_2"   --->   Operation 194 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%buf_3_V_addr_1 = getelementptr i8 %buf_3_V, i64, i64 %zext_ln538_2"   --->   Operation 195 'getelementptr' 'buf_3_V_addr_1' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%buf_4_V_addr_1 = getelementptr i8 %buf_4_V, i64, i64 %zext_ln538_2"   --->   Operation 196 'getelementptr' 'buf_4_V_addr_1' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%buf_5_V_addr_1 = getelementptr i8 %buf_5_V, i64, i64 %zext_ln538_2"   --->   Operation 197 'getelementptr' 'buf_5_V_addr_1' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%buf_6_V_addr_1 = getelementptr i8 %buf_6_V, i64, i64 %zext_ln538_2"   --->   Operation 198 'getelementptr' 'buf_6_V_addr_1' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.88ns)   --->   "%switch_ln324 = switch i3 %trunc_ln324_5, void %branch27, i3, void %branch21, i3, void %branch22, i3, void %branch23, i3, void %branch24, i3, void %branch25, i3, void %branch26"   --->   Operation 199 'switch' 'switch_ln324' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.88>
ST_12 : Operation 200 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_3, i11 %buf_5_V_addr_1"   --->   Operation 200 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5785632"   --->   Operation 201 'br' 'br_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 5)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_3, i11 %buf_4_V_addr_1"   --->   Operation 202 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5785632"   --->   Operation 203 'br' 'br_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 4)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_3, i11 %buf_3_V_addr_1"   --->   Operation 204 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 3)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5785632"   --->   Operation 205 'br' 'br_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 3)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_3, i11 %buf_2_V_addr_2"   --->   Operation 206 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 2)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5785632"   --->   Operation 207 'br' 'br_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 2)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_3, i11 %buf_1_V_addr_2"   --->   Operation 208 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5785632"   --->   Operation 209 'br' 'br_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 1)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_3, i11 %buf_0_V_addr_2"   --->   Operation 210 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5785632"   --->   Operation 211 'br' 'br_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 0)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_3, i11 %buf_6_V_addr_1"   --->   Operation 212 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 7) | (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 6)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb5785632"   --->   Operation 213 'br' 'br_ln324' <Predicate = (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 7) | (!icmp_ln271 & and_ln277 & trunc_ln324_5 == 6)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (1.94ns)   --->   "%tmp_V_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_rgb_src_4219" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 214 'read' 'tmp_V_4' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%pixel_src2_V_addr = getelementptr i24 %pixel_src2_V, i64, i64 %zext_ln538_2" [source/xf_fast.hpp:280]   --->   Operation 215 'getelementptr' 'pixel_src2_V_addr' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (1.35ns)   --->   "%store_ln324 = store i24 %tmp_V_4, i11 %pixel_src2_V_addr"   --->   Operation 216 'store' 'store_ln324' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln282 = br void %.split._crit_edge_ifconv" [source/xf_fast.hpp:282]   --->   Operation 217 'br' 'br_ln282' <Predicate = (!icmp_ln271 & and_ln277)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 1.35>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%conv_i182_i = zext i11 %empty_32"   --->   Operation 218 'zext' 'conv_i182_i' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %conv_i182_i"   --->   Operation 219 'getelementptr' 'buf_0_V_addr_3' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 220 [2/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_3, void %store_ln324"   --->   Operation 220 'load' 'buf_0_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %conv_i182_i"   --->   Operation 221 'getelementptr' 'buf_1_V_addr_3' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 222 [2/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_3, void %store_ln324"   --->   Operation 222 'load' 'buf_1_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%buf_2_V_addr_3 = getelementptr i8 %buf_2_V, i64, i64 %conv_i182_i"   --->   Operation 223 'getelementptr' 'buf_2_V_addr_3' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 224 [2/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_3, void %store_ln324"   --->   Operation 224 'load' 'buf_2_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%buf_3_V_addr_2 = getelementptr i8 %buf_3_V, i64, i64 %conv_i182_i"   --->   Operation 225 'getelementptr' 'buf_3_V_addr_2' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 226 [2/2] (1.35ns)   --->   "%buf_3_V_load = load i11 %buf_3_V_addr_2, void %store_ln324"   --->   Operation 226 'load' 'buf_3_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%buf_4_V_addr_2 = getelementptr i8 %buf_4_V, i64, i64 %conv_i182_i"   --->   Operation 227 'getelementptr' 'buf_4_V_addr_2' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 228 [2/2] (1.35ns)   --->   "%buf_4_V_load = load i11 %buf_4_V_addr_2, void %store_ln324"   --->   Operation 228 'load' 'buf_4_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%buf_5_V_addr_2 = getelementptr i8 %buf_5_V, i64, i64 %conv_i182_i"   --->   Operation 229 'getelementptr' 'buf_5_V_addr_2' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 230 [2/2] (1.35ns)   --->   "%buf_5_V_load = load i11 %buf_5_V_addr_2, void %store_ln324"   --->   Operation 230 'load' 'buf_5_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%buf_6_V_addr_2 = getelementptr i8 %buf_6_V, i64, i64 %conv_i182_i"   --->   Operation 231 'getelementptr' 'buf_6_V_addr_2' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_13 : Operation 232 [2/2] (1.35ns)   --->   "%buf_6_V_load = load i11 %buf_6_V_addr_2, void %store_ln324"   --->   Operation 232 'load' 'buf_6_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 233 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_ugt  i11 %empty_32, i11"   --->   Operation 233 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln271)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.85ns)   --->   "%icmp_ln886_1 = icmp_ugt  i11 %empty_32, i11"   --->   Operation 234 'icmp' 'icmp_ln886_1' <Predicate = (!icmp_ln271)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.85ns)   --->   "%cmp_i_i_i = icmp_eq  i11 %empty_32, i11"   --->   Operation 235 'icmp' 'cmp_i_i_i' <Predicate = (!icmp_ln271 & !icmp_ln886_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 5.68>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%src_buf_V_6_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_6_4, void %bb"   --->   Operation 236 'phi' 'src_buf_V_6_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%src_buf_V_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_6_4_1, void %bb"   --->   Operation 237 'phi' 'src_buf_V_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%src_buf_V_6_2 = phi i8, void %bb5786.split, i8 %src_buf_V_6_3_1, void %bb"   --->   Operation 238 'phi' 'src_buf_V_6_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%src_buf_V_5_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_5_5, void %bb"   --->   Operation 239 'phi' 'src_buf_V_5_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%src_buf_V_5_3 = phi i8, void %bb5786.split, i8 %src_buf_V_5_4_1, void %bb"   --->   Operation 240 'phi' 'src_buf_V_5_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%src_buf_V_5_2 = phi i8, void %bb5786.split, i8 %src_buf_V_5_3_1, void %bb"   --->   Operation 241 'phi' 'src_buf_V_5_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%src_buf_V_5_1 = phi i8, void %bb5786.split, i8 %src_buf_V_5_2_1, void %bb"   --->   Operation 242 'phi' 'src_buf_V_5_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%src_buf_V_4_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_4_5, void %bb"   --->   Operation 243 'phi' 'src_buf_V_4_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%src_buf_V_4_3 = phi i8, void %bb5786.split, i8 %src_buf_V_4_4_1, void %bb"   --->   Operation 244 'phi' 'src_buf_V_4_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%src_buf_V_4_2 = phi i8, void %bb5786.split, i8 %src_buf_V_4_3_1, void %bb"   --->   Operation 245 'phi' 'src_buf_V_4_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%src_buf_V_4_1 = phi i8, void %bb5786.split, i8 %src_buf_V_4_2_1, void %bb"   --->   Operation 246 'phi' 'src_buf_V_4_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%src_buf_V_4_0 = phi i8, void %bb5786.split, i8 %src_buf_V_4_1_1, void %bb"   --->   Operation 247 'phi' 'src_buf_V_4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%src_buf_V_3_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_3_5, void %bb"   --->   Operation 248 'phi' 'src_buf_V_3_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%src_buf_V_3_3 = phi i8, void %bb5786.split, i8 %src_buf_V_3_4_1, void %bb"   --->   Operation 249 'phi' 'src_buf_V_3_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%src_buf_V_3_2 = phi i8, void %bb5786.split, i8 %src_buf_V_3_3_1, void %bb"   --->   Operation 250 'phi' 'src_buf_V_3_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%src_buf_V_3_1 = phi i8, void %bb5786.split, i8 %src_buf_V_3_2_1, void %bb"   --->   Operation 251 'phi' 'src_buf_V_3_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%src_buf_V_3_0 = phi i8, void %bb5786.split, i8 %src_buf_V_3_1_1, void %bb"   --->   Operation 252 'phi' 'src_buf_V_3_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%src_buf_V_2_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_2_5, void %bb"   --->   Operation 253 'phi' 'src_buf_V_2_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%src_buf_V_2_3 = phi i8, void %bb5786.split, i8 %src_buf_V_2_4_1, void %bb"   --->   Operation 254 'phi' 'src_buf_V_2_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%src_buf_V_2_2 = phi i8, void %bb5786.split, i8 %src_buf_V_2_3_1, void %bb"   --->   Operation 255 'phi' 'src_buf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%src_buf_V_2_1 = phi i8, void %bb5786.split, i8 %src_buf_V_2_2_1, void %bb"   --->   Operation 256 'phi' 'src_buf_V_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8, void %bb5786.split, i8 %src_buf_V_2_1_1, void %bb"   --->   Operation 257 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%src_buf_V_1_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_1_5, void %bb"   --->   Operation 258 'phi' 'src_buf_V_1_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%src_buf_V_1_3 = phi i8, void %bb5786.split, i8 %src_buf_V_1_4_1, void %bb"   --->   Operation 259 'phi' 'src_buf_V_1_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%src_buf_V_1_2 = phi i8, void %bb5786.split, i8 %src_buf_V_1_3_1, void %bb"   --->   Operation 260 'phi' 'src_buf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%src_buf_V_1_1 = phi i8, void %bb5786.split, i8 %src_buf_V_1_2_1, void %bb"   --->   Operation 261 'phi' 'src_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%src_buf_V_0_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_0_5, void %bb"   --->   Operation 262 'phi' 'src_buf_V_0_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%src_buf_V_0_3 = phi i8, void %bb5786.split, i8 %src_buf_V_0_4_1, void %bb"   --->   Operation 263 'phi' 'src_buf_V_0_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%src_buf_V_0_2 = phi i8, void %bb5786.split, i8 %src_buf_V_0_3_1, void %bb"   --->   Operation 264 'phi' 'src_buf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_3, void %store_ln324"   --->   Operation 265 'load' 'buf_0_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 266 [1/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_3, void %store_ln324"   --->   Operation 266 'load' 'buf_1_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 267 [1/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_3, void %store_ln324"   --->   Operation 267 'load' 'buf_2_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 268 [1/2] (1.35ns)   --->   "%buf_3_V_load = load i11 %buf_3_V_addr_2, void %store_ln324"   --->   Operation 268 'load' 'buf_3_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 269 [1/2] (1.35ns)   --->   "%buf_4_V_load = load i11 %buf_4_V_addr_2, void %store_ln324"   --->   Operation 269 'load' 'buf_4_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 270 [1/2] (1.35ns)   --->   "%buf_5_V_load = load i11 %buf_5_V_addr_2, void %store_ln324"   --->   Operation 270 'load' 'buf_5_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 271 [1/2] (1.35ns)   --->   "%buf_6_V_load = load i11 %buf_6_V_addr_2, void %store_ln324"   --->   Operation 271 'load' 'buf_6_V_load' <Predicate = (!icmp_ln271)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 272 [1/1] (0.68ns)   --->   "%src_buf_V_0_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_1"   --->   Operation 272 'mux' 'src_buf_V_0_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (0.68ns)   --->   "%src_buf_V_1_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_2"   --->   Operation 273 'mux' 'src_buf_V_1_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.68ns)   --->   "%src_buf_V_2_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_3"   --->   Operation 274 'mux' 'src_buf_V_2_6' <Predicate = (!icmp_ln271)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.68ns)   --->   "%src_buf_V_3_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_4"   --->   Operation 275 'mux' 'src_buf_V_3_6' <Predicate = (!icmp_ln271)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [1/1] (0.68ns)   --->   "%tmp_5 = mux i13 @_ssdm_op_Mux.ap_auto.7i13.i3, i13 %row_ind_V_6, i13 %row_ind_V_0, i13 %row_ind_V_1, i13 %row_ind_V_2, i13 %row_ind_V_3, i13 %row_ind_V_4, i13 %row_ind_V_5_1, i3 %empty_31"   --->   Operation 276 'mux' 'tmp_5' <Predicate = (!icmp_ln271)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln324_8 = trunc i13 %tmp_5"   --->   Operation 277 'trunc' 'trunc_ln324_8' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.68ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_8"   --->   Operation 278 'mux' 'tmp_6' <Predicate = (!icmp_ln271 & spec_select5220)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (0.68ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_7"   --->   Operation 279 'mux' 'tmp_7' <Predicate = (!icmp_ln271 & !spec_select5220)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/1] (0.44ns)   --->   "%src_buf_V_4_6 = select i1 %spec_select5220, i8 %tmp_6, i8 %tmp_7"   --->   Operation 280 'select' 'src_buf_V_4_6' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.68ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_8"   --->   Operation 281 'mux' 'tmp_8' <Predicate = (!icmp_ln271 & spec_select5236 & icmp_ln882_2)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [1/1] (0.68ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_6"   --->   Operation 282 'mux' 'tmp_9' <Predicate = (!icmp_ln271 & !spec_select5236 & icmp_ln882_2)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_5_5)   --->   "%src_buf_V_5_6 = select i1 %spec_select5236, i8 %tmp_8, i8 %tmp_9"   --->   Operation 283 'select' 'src_buf_V_5_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 284 [1/1] (0.68ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_8"   --->   Operation 284 'mux' 'tmp_s' <Predicate = (!icmp_ln271 & spec_select5252 & icmp_ln882_2)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.68ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_5"   --->   Operation 285 'mux' 'tmp_1' <Predicate = (!icmp_ln271 & !spec_select5252 & icmp_ln882_2)> <Delay = 0.68> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_6_4)   --->   "%src_buf_V_6_6 = select i1 %spec_select5252, i8 %tmp_s, i8 %tmp_1"   --->   Operation 286 'select' 'src_buf_V_6_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1351 = zext i8 %src_buf_V_3_2"   --->   Operation 287 'zext' 'zext_ln1351' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1351_1 = zext i8 %src_buf_V_0_2"   --->   Operation 288 'zext' 'zext_ln1351_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.90ns)   --->   "%sub_ln1351 = sub i9 %zext_ln1351, i9 %zext_ln1351_1"   --->   Operation 289 'sub' 'sub_ln1351' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1351_2 = zext i8 %src_buf_V_0_3"   --->   Operation 290 'zext' 'zext_ln1351_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.90ns)   --->   "%sub_ln1351_1 = sub i9 %zext_ln1351, i9 %zext_ln1351_2"   --->   Operation 291 'sub' 'sub_ln1351_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1351_3 = zext i8 %src_buf_V_1_6_3"   --->   Operation 292 'zext' 'zext_ln1351_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.90ns)   --->   "%sub_ln1351_2 = sub i9 %zext_ln1351, i9 %zext_ln1351_3"   --->   Operation 293 'sub' 'sub_ln1351_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1351_4 = zext i8 %src_buf_V_2_6"   --->   Operation 294 'zext' 'zext_ln1351_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.90ns)   --->   "%sub_ln1351_3 = sub i9 %zext_ln1351, i9 %zext_ln1351_4"   --->   Operation 295 'sub' 'sub_ln1351_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1351_5 = zext i8 %src_buf_V_3_6"   --->   Operation 296 'zext' 'zext_ln1351_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.90ns)   --->   "%sub_ln1351_4 = sub i9 %zext_ln1351, i9 %zext_ln1351_5"   --->   Operation 297 'sub' 'sub_ln1351_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1351_6 = zext i8 %src_buf_V_4_6"   --->   Operation 298 'zext' 'zext_ln1351_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.90ns)   --->   "%sub_ln1351_5 = sub i9 %zext_ln1351, i9 %zext_ln1351_6"   --->   Operation 299 'sub' 'sub_ln1351_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1351_7 = zext i8 %src_buf_V_5_6_3"   --->   Operation 300 'zext' 'zext_ln1351_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.90ns)   --->   "%sub_ln1351_6 = sub i9 %zext_ln1351, i9 %zext_ln1351_7"   --->   Operation 301 'sub' 'sub_ln1351_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1351_8 = zext i8 %src_buf_V_6_3"   --->   Operation 302 'zext' 'zext_ln1351_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.90ns)   --->   "%sub_ln1351_7 = sub i9 %zext_ln1351, i9 %zext_ln1351_8"   --->   Operation 303 'sub' 'sub_ln1351_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1351_9 = zext i8 %src_buf_V_6_2"   --->   Operation 304 'zext' 'zext_ln1351_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.90ns)   --->   "%sub_ln1351_8 = sub i9 %zext_ln1351, i9 %zext_ln1351_9"   --->   Operation 305 'sub' 'sub_ln1351_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.85ns)   --->   "%icmp_ln163 = icmp_sgt  i9 %sub_ln1351, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 306 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [1/1] (0.85ns)   --->   "%icmp_ln165 = icmp_slt  i9 %sub_ln1351, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 307 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_1)   --->   "%select_ln163 = select i1 %icmp_ln163, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 308 'select' 'select_ln163' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.33ns)   --->   "%or_ln163 = or i1 %icmp_ln163, i1 %icmp_ln165" [source/xf_fast.hpp:163]   --->   Operation 309 'or' 'or_ln163' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_1 = select i1 %or_ln163, i2 %select_ln163, i2" [source/xf_fast.hpp:163]   --->   Operation 310 'select' 'select_ln163_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (0.85ns)   --->   "%icmp_ln170 = icmp_sgt  i9 %sub_ln1351_8, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 311 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.85ns)   --->   "%icmp_ln172 = icmp_slt  i9 %sub_ln1351_8, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 312 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_1)   --->   "%select_ln170 = select i1 %icmp_ln170, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 313 'select' 'select_ln170' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (0.33ns)   --->   "%or_ln170 = or i1 %icmp_ln170, i1 %icmp_ln172" [source/xf_fast.hpp:170]   --->   Operation 314 'or' 'or_ln170' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln170_1 = select i1 %or_ln170, i2 %select_ln170, i2" [source/xf_fast.hpp:170]   --->   Operation 315 'select' 'select_ln170_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.85ns)   --->   "%icmp_ln163_1 = icmp_sgt  i9 %sub_ln1351_1, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 316 'icmp' 'icmp_ln163_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.85ns)   --->   "%icmp_ln165_1 = icmp_slt  i9 %sub_ln1351_1, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 317 'icmp' 'icmp_ln165_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_3)   --->   "%select_ln163_2 = select i1 %icmp_ln163_1, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 318 'select' 'select_ln163_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (0.33ns)   --->   "%or_ln163_1 = or i1 %icmp_ln163_1, i1 %icmp_ln165_1" [source/xf_fast.hpp:163]   --->   Operation 319 'or' 'or_ln163_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_3 = select i1 %or_ln163_1, i2 %select_ln163_2, i2" [source/xf_fast.hpp:163]   --->   Operation 320 'select' 'select_ln163_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.85ns)   --->   "%icmp_ln163_2 = icmp_sgt  i9 %sub_ln1351_2, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 321 'icmp' 'icmp_ln163_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.85ns)   --->   "%icmp_ln165_2 = icmp_slt  i9 %sub_ln1351_2, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 322 'icmp' 'icmp_ln165_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_5)   --->   "%select_ln163_4 = select i1 %icmp_ln163_2, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 323 'select' 'select_ln163_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (0.33ns)   --->   "%or_ln163_2 = or i1 %icmp_ln163_2, i1 %icmp_ln165_2" [source/xf_fast.hpp:163]   --->   Operation 324 'or' 'or_ln163_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_5 = select i1 %or_ln163_2, i2 %select_ln163_4, i2" [source/xf_fast.hpp:163]   --->   Operation 325 'select' 'select_ln163_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 326 [1/1] (0.85ns)   --->   "%icmp_ln163_3 = icmp_sgt  i9 %sub_ln1351_3, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 326 'icmp' 'icmp_ln163_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/1] (0.85ns)   --->   "%icmp_ln165_3 = icmp_slt  i9 %sub_ln1351_3, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 327 'icmp' 'icmp_ln165_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_7)   --->   "%select_ln163_6 = select i1 %icmp_ln163_3, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 328 'select' 'select_ln163_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.33ns)   --->   "%or_ln163_3 = or i1 %icmp_ln163_3, i1 %icmp_ln165_3" [source/xf_fast.hpp:163]   --->   Operation 329 'or' 'or_ln163_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_7 = select i1 %or_ln163_3, i2 %select_ln163_6, i2" [source/xf_fast.hpp:163]   --->   Operation 330 'select' 'select_ln163_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 331 [1/1] (0.85ns)   --->   "%icmp_ln163_4 = icmp_sgt  i9 %sub_ln1351_4, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 331 'icmp' 'icmp_ln163_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (0.85ns)   --->   "%icmp_ln165_4 = icmp_slt  i9 %sub_ln1351_4, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 332 'icmp' 'icmp_ln165_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_9)   --->   "%select_ln163_8 = select i1 %icmp_ln163_4, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 333 'select' 'select_ln163_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.33ns)   --->   "%or_ln163_4 = or i1 %icmp_ln163_4, i1 %icmp_ln165_4" [source/xf_fast.hpp:163]   --->   Operation 334 'or' 'or_ln163_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_9 = select i1 %or_ln163_4, i2 %select_ln163_8, i2" [source/xf_fast.hpp:163]   --->   Operation 335 'select' 'select_ln163_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.85ns)   --->   "%icmp_ln163_5 = icmp_sgt  i9 %sub_ln1351_5, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 336 'icmp' 'icmp_ln163_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (0.85ns)   --->   "%icmp_ln165_5 = icmp_slt  i9 %sub_ln1351_5, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 337 'icmp' 'icmp_ln165_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_11)   --->   "%select_ln163_10 = select i1 %icmp_ln163_5, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 338 'select' 'select_ln163_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.33ns)   --->   "%or_ln163_5 = or i1 %icmp_ln163_5, i1 %icmp_ln165_5" [source/xf_fast.hpp:163]   --->   Operation 339 'or' 'or_ln163_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_11 = select i1 %or_ln163_5, i2 %select_ln163_10, i2" [source/xf_fast.hpp:163]   --->   Operation 340 'select' 'select_ln163_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (0.85ns)   --->   "%icmp_ln163_6 = icmp_sgt  i9 %sub_ln1351_6, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 341 'icmp' 'icmp_ln163_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (0.85ns)   --->   "%icmp_ln165_6 = icmp_slt  i9 %sub_ln1351_6, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 342 'icmp' 'icmp_ln165_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_13)   --->   "%select_ln163_12 = select i1 %icmp_ln163_6, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 343 'select' 'select_ln163_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (0.33ns)   --->   "%or_ln163_6 = or i1 %icmp_ln163_6, i1 %icmp_ln165_6" [source/xf_fast.hpp:163]   --->   Operation 344 'or' 'or_ln163_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_13 = select i1 %or_ln163_6, i2 %select_ln163_12, i2" [source/xf_fast.hpp:163]   --->   Operation 345 'select' 'select_ln163_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 346 [1/1] (0.85ns)   --->   "%icmp_ln163_7 = icmp_sgt  i9 %sub_ln1351_7, i9 %zext_ln37" [source/xf_fast.hpp:163]   --->   Operation 346 'icmp' 'icmp_ln163_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [1/1] (0.85ns)   --->   "%icmp_ln165_7 = icmp_slt  i9 %sub_ln1351_7, i9 %sub_i_i30" [source/xf_fast.hpp:165]   --->   Operation 347 'icmp' 'icmp_ln165_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln163_15)   --->   "%select_ln163_14 = select i1 %icmp_ln163_7, i2, i2" [source/xf_fast.hpp:163]   --->   Operation 348 'select' 'select_ln163_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 349 [1/1] (0.33ns)   --->   "%or_ln163_7 = or i1 %icmp_ln163_7, i1 %icmp_ln165_7" [source/xf_fast.hpp:163]   --->   Operation 349 'or' 'or_ln163_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln163_15 = select i1 %or_ln163_7, i2 %select_ln163_14, i2" [source/xf_fast.hpp:163]   --->   Operation 350 'select' 'select_ln163_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.51ns)   --->   "%icmp_ln193 = icmp_eq  i2 %select_ln163_1, i2 %select_ln163_3" [source/xf_fast.hpp:193]   --->   Operation 351 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/1] (0.51ns)   --->   "%icmp_ln193_1 = icmp_eq  i2 %select_ln163_3, i2 %select_ln163_5" [source/xf_fast.hpp:193]   --->   Operation 352 'icmp' 'icmp_ln193_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.33ns)   --->   "%and_ln193_1 = and i1 %icmp_ln193_1, i1 %or_ln163_1" [source/xf_fast.hpp:193]   --->   Operation 353 'and' 'and_ln193_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (0.51ns)   --->   "%icmp_ln193_2 = icmp_eq  i2 %select_ln163_5, i2 %select_ln163_7" [source/xf_fast.hpp:193]   --->   Operation 354 'icmp' 'icmp_ln193_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.33ns)   --->   "%and_ln193_2 = and i1 %icmp_ln193_2, i1 %or_ln163_2" [source/xf_fast.hpp:193]   --->   Operation 355 'and' 'and_ln193_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 356 [1/1] (0.51ns)   --->   "%icmp_ln193_3 = icmp_eq  i2 %select_ln163_7, i2 %select_ln163_9" [source/xf_fast.hpp:193]   --->   Operation 356 'icmp' 'icmp_ln193_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/1] (0.33ns)   --->   "%and_ln193_3 = and i1 %icmp_ln193_3, i1 %or_ln163_3" [source/xf_fast.hpp:193]   --->   Operation 357 'and' 'and_ln193_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.51ns)   --->   "%icmp_ln193_4 = icmp_eq  i2 %select_ln163_9, i2 %select_ln163_11" [source/xf_fast.hpp:193]   --->   Operation 358 'icmp' 'icmp_ln193_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.33ns)   --->   "%and_ln193_4 = and i1 %icmp_ln193_4, i1 %or_ln163_4" [source/xf_fast.hpp:193]   --->   Operation 359 'and' 'and_ln193_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.51ns)   --->   "%icmp_ln193_5 = icmp_eq  i2 %select_ln163_11, i2 %select_ln163_13" [source/xf_fast.hpp:193]   --->   Operation 360 'icmp' 'icmp_ln193_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.33ns)   --->   "%and_ln193_5 = and i1 %icmp_ln193_5, i1 %or_ln163_5" [source/xf_fast.hpp:193]   --->   Operation 361 'and' 'and_ln193_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.51ns)   --->   "%icmp_ln193_6 = icmp_eq  i2 %select_ln163_13, i2 %select_ln163_15" [source/xf_fast.hpp:193]   --->   Operation 362 'icmp' 'icmp_ln193_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (0.33ns)   --->   "%and_ln193_6 = and i1 %icmp_ln193_6, i1 %or_ln163_6" [source/xf_fast.hpp:193]   --->   Operation 363 'and' 'and_ln193_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.51ns)   --->   "%icmp_ln193_7 = icmp_eq  i2 %select_ln163_15, i2 %select_ln170_1" [source/xf_fast.hpp:193]   --->   Operation 364 'icmp' 'icmp_ln193_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.33ns)   --->   "%and_ln193_7 = and i1 %icmp_ln193_7, i1 %or_ln163_7" [source/xf_fast.hpp:193]   --->   Operation 365 'and' 'and_ln193_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.44ns) (out node of the LUT)   --->   "%src_buf_V_6_4 = select i1 %icmp_ln882_2, i8 %src_buf_V_6_6, i8 %src_buf_V_6_6_3"   --->   Operation 366 'select' 'src_buf_V_6_4' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 367 [1/1] (0.44ns) (out node of the LUT)   --->   "%src_buf_V_5_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_5_6, i8 %src_buf_V_5_6_3"   --->   Operation 367 'select' 'src_buf_V_5_5' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.44ns)   --->   "%src_buf_V_4_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_4_6, i8 %src_buf_V_4_6_3"   --->   Operation 368 'select' 'src_buf_V_4_5' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.44ns)   --->   "%src_buf_V_3_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_3_6, i8 %src_buf_V_3_6_3"   --->   Operation 369 'select' 'src_buf_V_3_5' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (0.44ns)   --->   "%src_buf_V_2_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_2_6, i8 %src_buf_V_2_6_3"   --->   Operation 370 'select' 'src_buf_V_2_5' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 371 [1/1] (0.44ns)   --->   "%src_buf_V_1_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_1_6, i8 %src_buf_V_1_6_3"   --->   Operation 371 'select' 'src_buf_V_1_5' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.44ns)   --->   "%src_buf_V_0_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_0_6, i8 %src_buf_V_0_6_3"   --->   Operation 372 'select' 'src_buf_V_0_5' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 373 [1/1] (0.75ns)   --->   "%br_ln474 = br i1 %cmp_i_i_i, void %bb5612, void %bb" [source/xf_fast.hpp:474]   --->   Operation 373 'br' 'br_ln474' <Predicate = (!icmp_ln271 & !icmp_ln886_2)> <Delay = 0.75>
ST_14 : Operation 374 [1/1] (0.75ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 374 'br' 'br_ln0' <Predicate = (!icmp_ln271 & !cmp_i_i_i) | (!icmp_ln271 & icmp_ln886_2)> <Delay = 0.75>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%src_buf_V_6_4_1 = phi i8 %src_buf_V_6_6_3, void %bb5612, i8 %src_buf_V_6_4, void"   --->   Operation 375 'phi' 'src_buf_V_6_4_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%src_buf_V_6_3_1 = phi i8 %src_buf_V_6_3, void %bb5612, i8 %src_buf_V_6_4, void"   --->   Operation 376 'phi' 'src_buf_V_6_3_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%src_buf_V_5_4_1 = phi i8 %src_buf_V_5_6_3, void %bb5612, i8 %src_buf_V_5_5, void"   --->   Operation 377 'phi' 'src_buf_V_5_4_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%src_buf_V_5_3_1 = phi i8 %src_buf_V_5_3, void %bb5612, i8 %src_buf_V_5_5, void"   --->   Operation 378 'phi' 'src_buf_V_5_3_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%src_buf_V_5_2_1 = phi i8 %src_buf_V_5_2, void %bb5612, i8 %src_buf_V_5_5, void"   --->   Operation 379 'phi' 'src_buf_V_5_2_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%src_buf_V_4_4_1 = phi i8 %src_buf_V_4_6_3, void %bb5612, i8 %src_buf_V_4_5, void"   --->   Operation 380 'phi' 'src_buf_V_4_4_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%src_buf_V_4_3_1 = phi i8 %src_buf_V_4_3, void %bb5612, i8 %src_buf_V_4_5, void"   --->   Operation 381 'phi' 'src_buf_V_4_3_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%src_buf_V_4_2_1 = phi i8 %src_buf_V_4_2, void %bb5612, i8 %src_buf_V_4_5, void"   --->   Operation 382 'phi' 'src_buf_V_4_2_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%src_buf_V_4_1_1 = phi i8 %src_buf_V_4_1, void %bb5612, i8 %src_buf_V_4_5, void"   --->   Operation 383 'phi' 'src_buf_V_4_1_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%src_buf_V_3_4_1 = phi i8 %src_buf_V_3_6_3, void %bb5612, i8 %src_buf_V_3_5, void"   --->   Operation 384 'phi' 'src_buf_V_3_4_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%src_buf_V_3_3_1 = phi i8 %src_buf_V_3_3, void %bb5612, i8 %src_buf_V_3_5, void"   --->   Operation 385 'phi' 'src_buf_V_3_3_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%src_buf_V_3_2_1 = phi i8 %src_buf_V_3_2, void %bb5612, i8 %src_buf_V_3_5, void"   --->   Operation 386 'phi' 'src_buf_V_3_2_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%src_buf_V_3_1_1 = phi i8 %src_buf_V_3_1, void %bb5612, i8 %src_buf_V_3_5, void"   --->   Operation 387 'phi' 'src_buf_V_3_1_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%src_buf_V_2_4_1 = phi i8 %src_buf_V_2_6_3, void %bb5612, i8 %src_buf_V_2_5, void"   --->   Operation 388 'phi' 'src_buf_V_2_4_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%src_buf_V_2_3_1 = phi i8 %src_buf_V_2_3, void %bb5612, i8 %src_buf_V_2_5, void"   --->   Operation 389 'phi' 'src_buf_V_2_3_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%src_buf_V_2_2_1 = phi i8 %src_buf_V_2_2, void %bb5612, i8 %src_buf_V_2_5, void"   --->   Operation 390 'phi' 'src_buf_V_2_2_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%src_buf_V_2_1_1 = phi i8 %src_buf_V_2_1, void %bb5612, i8 %src_buf_V_2_5, void"   --->   Operation 391 'phi' 'src_buf_V_2_1_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%src_buf_V_1_4_1 = phi i8 %src_buf_V_1_6_3, void %bb5612, i8 %src_buf_V_1_5, void"   --->   Operation 392 'phi' 'src_buf_V_1_4_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%src_buf_V_1_3_1 = phi i8 %src_buf_V_1_3, void %bb5612, i8 %src_buf_V_1_5, void"   --->   Operation 393 'phi' 'src_buf_V_1_3_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%src_buf_V_1_2_1 = phi i8 %src_buf_V_1_2, void %bb5612, i8 %src_buf_V_1_5, void"   --->   Operation 394 'phi' 'src_buf_V_1_2_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%src_buf_V_0_4_1 = phi i8 %src_buf_V_0_6_3, void %bb5612, i8 %src_buf_V_0_5, void"   --->   Operation 395 'phi' 'src_buf_V_0_4_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%src_buf_V_0_3_1 = phi i8 %src_buf_V_0_3, void %bb5612, i8 %src_buf_V_0_5, void"   --->   Operation 396 'phi' 'src_buf_V_0_3_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 6.73>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%src_buf_V_6_2_0 = phi i8, void %bb5786.split, i8 %src_buf_V_6_2_1, void %bb"   --->   Operation 397 'phi' 'src_buf_V_6_2_0' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%src_buf_V_5_1_0 = phi i8, void %bb5786.split, i8 %src_buf_V_5_1_1, void %bb"   --->   Operation 398 'phi' 'src_buf_V_5_1_0' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%src_buf_V_4_0_0 = phi i8, void %bb5786.split, i8 %src_buf_V_4_0_1, void %bb"   --->   Operation 399 'phi' 'src_buf_V_4_0_0' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%src_buf_V_3_0_0 = phi i8, void %bb5786.split, i8 %src_buf_V_3_0_1, void %bb"   --->   Operation 400 'phi' 'src_buf_V_3_0_0' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%src_buf_V_2_0_0 = phi i8, void %bb5786.split, i8 %src_buf_V_2_0_1, void %bb"   --->   Operation 401 'phi' 'src_buf_V_2_0_0' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%src_buf_V_1_1_0 = phi i8, void %bb5786.split, i8 %src_buf_V_1_1_1, void %bb"   --->   Operation 402 'phi' 'src_buf_V_1_1_0' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%src_buf_V_0_2_0 = phi i8, void %bb5786.split, i8 %src_buf_V_0_2_1, void %bb"   --->   Operation 403 'phi' 'src_buf_V_0_2_0' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1351_10 = zext i8 %src_buf_V_6_2_0"   --->   Operation 404 'zext' 'zext_ln1351_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.90ns)   --->   "%sub_ln1351_9 = sub i9 %zext_ln1351, i9 %zext_ln1351_10"   --->   Operation 405 'sub' 'sub_ln1351_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1351_11 = zext i8 %src_buf_V_5_1_0"   --->   Operation 406 'zext' 'zext_ln1351_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.90ns)   --->   "%sub_ln1351_10 = sub i9 %zext_ln1351, i9 %zext_ln1351_11"   --->   Operation 407 'sub' 'sub_ln1351_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1351_12 = zext i8 %src_buf_V_4_0_0"   --->   Operation 408 'zext' 'zext_ln1351_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.90ns)   --->   "%sub_ln1351_11 = sub i9 %zext_ln1351, i9 %zext_ln1351_12"   --->   Operation 409 'sub' 'sub_ln1351_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1351_13 = zext i8 %src_buf_V_3_0_0"   --->   Operation 410 'zext' 'zext_ln1351_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.90ns)   --->   "%sub_ln1351_12 = sub i9 %zext_ln1351, i9 %zext_ln1351_13"   --->   Operation 411 'sub' 'sub_ln1351_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1351_14 = zext i8 %src_buf_V_2_0_0"   --->   Operation 412 'zext' 'zext_ln1351_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.90ns)   --->   "%sub_ln1351_13 = sub i9 %zext_ln1351, i9 %zext_ln1351_14"   --->   Operation 413 'sub' 'sub_ln1351_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1351_15 = zext i8 %src_buf_V_1_1_0"   --->   Operation 414 'zext' 'zext_ln1351_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (0.90ns)   --->   "%sub_ln1351_14 = sub i9 %zext_ln1351, i9 %zext_ln1351_15"   --->   Operation 415 'sub' 'sub_ln1351_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1351_16 = zext i8 %src_buf_V_0_2_0"   --->   Operation 416 'zext' 'zext_ln1351_16' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.90ns)   --->   "%sub_ln1351_15 = sub i9 %zext_ln1351, i9 %zext_ln1351_16"   --->   Operation 417 'sub' 'sub_ln1351_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [1/1] (0.85ns)   --->   "%icmp_ln170_1 = icmp_sgt  i9 %sub_ln1351_9, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 418 'icmp' 'icmp_ln170_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 419 [1/1] (0.85ns)   --->   "%icmp_ln172_1 = icmp_slt  i9 %sub_ln1351_9, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 419 'icmp' 'icmp_ln172_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_3)   --->   "%select_ln170_2 = select i1 %icmp_ln170_1, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 420 'select' 'select_ln170_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 421 [1/1] (0.33ns)   --->   "%or_ln170_1 = or i1 %icmp_ln170_1, i1 %icmp_ln172_1" [source/xf_fast.hpp:170]   --->   Operation 421 'or' 'or_ln170_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln170_3 = select i1 %or_ln170_1, i2 %select_ln170_2, i2" [source/xf_fast.hpp:170]   --->   Operation 422 'select' 'select_ln170_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 423 [1/1] (0.85ns)   --->   "%icmp_ln170_2 = icmp_sgt  i9 %sub_ln1351_10, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 423 'icmp' 'icmp_ln170_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 424 [1/1] (0.85ns)   --->   "%icmp_ln172_2 = icmp_slt  i9 %sub_ln1351_10, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 424 'icmp' 'icmp_ln172_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_5)   --->   "%select_ln170_4 = select i1 %icmp_ln170_2, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 425 'select' 'select_ln170_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 426 [1/1] (0.33ns)   --->   "%or_ln170_2 = or i1 %icmp_ln170_2, i1 %icmp_ln172_2" [source/xf_fast.hpp:170]   --->   Operation 426 'or' 'or_ln170_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln170_5 = select i1 %or_ln170_2, i2 %select_ln170_4, i2" [source/xf_fast.hpp:170]   --->   Operation 427 'select' 'select_ln170_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 428 [1/1] (0.85ns)   --->   "%icmp_ln170_3 = icmp_sgt  i9 %sub_ln1351_11, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 428 'icmp' 'icmp_ln170_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 429 [1/1] (0.85ns)   --->   "%icmp_ln172_3 = icmp_slt  i9 %sub_ln1351_11, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 429 'icmp' 'icmp_ln172_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_7)   --->   "%select_ln170_6 = select i1 %icmp_ln170_3, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 430 'select' 'select_ln170_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 431 [1/1] (0.33ns)   --->   "%or_ln170_3 = or i1 %icmp_ln170_3, i1 %icmp_ln172_3" [source/xf_fast.hpp:170]   --->   Operation 431 'or' 'or_ln170_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln170_7 = select i1 %or_ln170_3, i2 %select_ln170_6, i2" [source/xf_fast.hpp:170]   --->   Operation 432 'select' 'select_ln170_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (0.85ns)   --->   "%icmp_ln170_4 = icmp_sgt  i9 %sub_ln1351_12, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 433 'icmp' 'icmp_ln170_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [1/1] (0.85ns)   --->   "%icmp_ln172_4 = icmp_slt  i9 %sub_ln1351_12, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 434 'icmp' 'icmp_ln172_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_9)   --->   "%select_ln170_8 = select i1 %icmp_ln170_4, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 435 'select' 'select_ln170_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 436 [1/1] (0.33ns)   --->   "%or_ln170_4 = or i1 %icmp_ln170_4, i1 %icmp_ln172_4" [source/xf_fast.hpp:170]   --->   Operation 436 'or' 'or_ln170_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln170_9 = select i1 %or_ln170_4, i2 %select_ln170_8, i2" [source/xf_fast.hpp:170]   --->   Operation 437 'select' 'select_ln170_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 438 [1/1] (0.85ns)   --->   "%icmp_ln170_5 = icmp_sgt  i9 %sub_ln1351_13, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 438 'icmp' 'icmp_ln170_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [1/1] (0.85ns)   --->   "%icmp_ln172_5 = icmp_slt  i9 %sub_ln1351_13, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 439 'icmp' 'icmp_ln172_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_11)   --->   "%select_ln170_10 = select i1 %icmp_ln170_5, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 440 'select' 'select_ln170_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 441 [1/1] (0.33ns)   --->   "%or_ln170_5 = or i1 %icmp_ln170_5, i1 %icmp_ln172_5" [source/xf_fast.hpp:170]   --->   Operation 441 'or' 'or_ln170_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln170_11 = select i1 %or_ln170_5, i2 %select_ln170_10, i2" [source/xf_fast.hpp:170]   --->   Operation 442 'select' 'select_ln170_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 443 [1/1] (0.85ns)   --->   "%icmp_ln170_6 = icmp_sgt  i9 %sub_ln1351_14, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 443 'icmp' 'icmp_ln170_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 444 [1/1] (0.85ns)   --->   "%icmp_ln172_6 = icmp_slt  i9 %sub_ln1351_14, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 444 'icmp' 'icmp_ln172_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_13)   --->   "%select_ln170_12 = select i1 %icmp_ln170_6, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 445 'select' 'select_ln170_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 446 [1/1] (0.33ns)   --->   "%or_ln170_6 = or i1 %icmp_ln170_6, i1 %icmp_ln172_6" [source/xf_fast.hpp:170]   --->   Operation 446 'or' 'or_ln170_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 447 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln170_13 = select i1 %or_ln170_6, i2 %select_ln170_12, i2" [source/xf_fast.hpp:170]   --->   Operation 447 'select' 'select_ln170_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 448 [1/1] (0.85ns)   --->   "%icmp_ln170_7 = icmp_sgt  i9 %sub_ln1351_15, i9 %zext_ln37" [source/xf_fast.hpp:170]   --->   Operation 448 'icmp' 'icmp_ln170_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 449 [1/1] (0.85ns)   --->   "%icmp_ln172_7 = icmp_slt  i9 %sub_ln1351_15, i9 %sub_i_i30" [source/xf_fast.hpp:172]   --->   Operation 449 'icmp' 'icmp_ln172_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_15)   --->   "%select_ln170_14 = select i1 %icmp_ln170_7, i2, i2" [source/xf_fast.hpp:170]   --->   Operation 450 'select' 'select_ln170_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln170_15)   --->   "%or_ln170_7 = or i1 %icmp_ln170_7, i1 %icmp_ln172_7" [source/xf_fast.hpp:170]   --->   Operation 451 'or' 'or_ln170_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 452 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln170_15 = select i1 %or_ln170_7, i2 %select_ln170_14, i2" [source/xf_fast.hpp:170]   --->   Operation 452 'select' 'select_ln170_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 453 [1/1] (0.33ns)   --->   "%and_ln193 = and i1 %icmp_ln193, i1 %or_ln163" [source/xf_fast.hpp:193]   --->   Operation 453 'and' 'and_ln193' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_3)   --->   "%select_ln198 = select i1 %and_ln193, i4, i4" [source/xf_fast.hpp:198]   --->   Operation 454 'select' 'select_ln198' <Predicate = (!icmp_ln271 & and_ln193_1 & and_ln193_2 & and_ln193_3 & and_ln193_4 & and_ln193_5 & and_ln193_6 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_3)   --->   "%select_ln193_1 = select i1 %and_ln193_1, i4 %select_ln198, i4" [source/xf_fast.hpp:193]   --->   Operation 455 'select' 'select_ln193_1' <Predicate = (!icmp_ln271 & and_ln193_2 & and_ln193_3 & and_ln193_4 & and_ln193_5 & and_ln193_6 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_3)   --->   "%select_ln198_1 = select i1 %and_ln193_2, i4 %select_ln193_1, i4" [source/xf_fast.hpp:198]   --->   Operation 456 'select' 'select_ln198_1' <Predicate = (!icmp_ln271 & and_ln193_3 & and_ln193_4 & and_ln193_5 & and_ln193_6 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_3)   --->   "%select_ln198_2 = select i1 %and_ln193_3, i4 %select_ln198_1, i4" [source/xf_fast.hpp:198]   --->   Operation 457 'select' 'select_ln198_2' <Predicate = (!icmp_ln271 & and_ln193_4 & and_ln193_5 & and_ln193_6 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_3)   --->   "%select_ln193_2 = select i1 %and_ln193_4, i4 %select_ln198_2, i4" [source/xf_fast.hpp:193]   --->   Operation 458 'select' 'select_ln193_2' <Predicate = (!icmp_ln271 & and_ln193_5 & and_ln193_6 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 459 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln198_3 = select i1 %and_ln193_5, i4 %select_ln193_2, i4" [source/xf_fast.hpp:198]   --->   Operation 459 'select' 'select_ln198_3' <Predicate = (!icmp_ln271 & and_ln193_6 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 460 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln193 = select i1 %and_ln193_6, i4 %select_ln198_3, i4" [source/xf_fast.hpp:193]   --->   Operation 460 'select' 'select_ln193' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 461 [1/1] (0.88ns)   --->   "%icmp_ln195 = icmp_ugt  i4 %select_ln193, i4" [source/xf_fast.hpp:195]   --->   Operation 461 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_1)   --->   "%and_ln193_16 = and i1 %and_ln193_7, i1 %icmp_ln195" [source/xf_fast.hpp:193]   --->   Operation 462 'and' 'and_ln193_16' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 463 [1/1] (0.45ns)   --->   "%select_ln193_3 = select i1 %and_ln193_7, i4 %select_ln193, i4" [source/xf_fast.hpp:193]   --->   Operation 463 'select' 'select_ln193_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 464 [1/1] (0.51ns)   --->   "%icmp_ln193_8 = icmp_eq  i2 %select_ln170_1, i2 %select_ln170_3" [source/xf_fast.hpp:193]   --->   Operation 464 'icmp' 'icmp_ln193_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/1] (0.33ns)   --->   "%and_ln193_8 = and i1 %icmp_ln193_8, i1 %or_ln170" [source/xf_fast.hpp:193]   --->   Operation 465 'and' 'and_ln193_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 466 [1/1] (0.86ns)   --->   "%add_ln194 = add i4, i4 %select_ln193_3" [source/xf_fast.hpp:194]   --->   Operation 466 'add' 'add_ln194' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [1/1] (0.88ns)   --->   "%icmp_ln195_1 = icmp_ugt  i4 %add_ln194, i4" [source/xf_fast.hpp:195]   --->   Operation 467 'icmp' 'icmp_ln195_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 468 [1/1] (0.86ns)   --->   "%add_ln198 = add i4, i4 %select_ln193_3" [source/xf_fast.hpp:198]   --->   Operation 468 'add' 'add_ln198' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_1)   --->   "%and_ln193_17 = and i1 %and_ln193_8, i1 %icmp_ln195_1" [source/xf_fast.hpp:193]   --->   Operation 469 'and' 'and_ln193_17' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.45ns)   --->   "%select_ln193_4 = select i1 %and_ln193_8, i4 %add_ln198, i4" [source/xf_fast.hpp:193]   --->   Operation 470 'select' 'select_ln193_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 471 [1/1] (0.51ns)   --->   "%icmp_ln193_9 = icmp_eq  i2 %select_ln170_3, i2 %select_ln170_5" [source/xf_fast.hpp:193]   --->   Operation 471 'icmp' 'icmp_ln193_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.33ns)   --->   "%and_ln193_9 = and i1 %icmp_ln193_9, i1 %or_ln170_1" [source/xf_fast.hpp:193]   --->   Operation 472 'and' 'and_ln193_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 473 [1/1] (0.88ns)   --->   "%icmp_ln195_2 = icmp_ugt  i4 %select_ln193_4, i4" [source/xf_fast.hpp:195]   --->   Operation 473 'icmp' 'icmp_ln195_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_3)   --->   "%and_ln193_18 = and i1 %and_ln193_9, i1 %icmp_ln195_2" [source/xf_fast.hpp:193]   --->   Operation 474 'and' 'and_ln193_18' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.45ns)   --->   "%select_ln193_5 = select i1 %and_ln193_9, i4 %select_ln193_4, i4" [source/xf_fast.hpp:193]   --->   Operation 475 'select' 'select_ln193_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 476 [1/1] (0.51ns)   --->   "%icmp_ln193_10 = icmp_eq  i2 %select_ln170_5, i2 %select_ln170_7" [source/xf_fast.hpp:193]   --->   Operation 476 'icmp' 'icmp_ln193_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 477 [1/1] (0.33ns)   --->   "%and_ln193_10 = and i1 %icmp_ln193_10, i1 %or_ln170_2" [source/xf_fast.hpp:193]   --->   Operation 477 'and' 'and_ln193_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.86ns)   --->   "%add_ln194_1 = add i4, i4 %select_ln193_5" [source/xf_fast.hpp:194]   --->   Operation 478 'add' 'add_ln194_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.88ns)   --->   "%icmp_ln195_3 = icmp_ugt  i4 %add_ln194_1, i4" [source/xf_fast.hpp:195]   --->   Operation 479 'icmp' 'icmp_ln195_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.86ns)   --->   "%add_ln198_1 = add i4, i4 %select_ln193_5" [source/xf_fast.hpp:198]   --->   Operation 480 'add' 'add_ln198_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_3)   --->   "%and_ln193_19 = and i1 %and_ln193_10, i1 %icmp_ln195_3" [source/xf_fast.hpp:193]   --->   Operation 481 'and' 'and_ln193_19' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [1/1] (0.45ns)   --->   "%select_ln193_6 = select i1 %and_ln193_10, i4 %add_ln198_1, i4" [source/xf_fast.hpp:193]   --->   Operation 482 'select' 'select_ln193_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 483 [1/1] (0.51ns)   --->   "%icmp_ln193_11 = icmp_eq  i2 %select_ln170_7, i2 %select_ln170_9" [source/xf_fast.hpp:193]   --->   Operation 483 'icmp' 'icmp_ln193_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 484 [1/1] (0.33ns)   --->   "%and_ln193_11 = and i1 %icmp_ln193_11, i1 %or_ln170_3" [source/xf_fast.hpp:193]   --->   Operation 484 'and' 'and_ln193_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 485 [1/1] (0.88ns)   --->   "%icmp_ln195_4 = icmp_ugt  i4 %select_ln193_6, i4" [source/xf_fast.hpp:195]   --->   Operation 485 'icmp' 'icmp_ln195_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (0.45ns)   --->   "%select_ln193_7 = select i1 %and_ln193_11, i4 %select_ln193_6, i4" [source/xf_fast.hpp:193]   --->   Operation 486 'select' 'select_ln193_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.51ns)   --->   "%icmp_ln193_12 = icmp_eq  i2 %select_ln170_9, i2 %select_ln170_11" [source/xf_fast.hpp:193]   --->   Operation 487 'icmp' 'icmp_ln193_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [1/1] (0.33ns)   --->   "%and_ln193_12 = and i1 %icmp_ln193_12, i1 %or_ln170_4" [source/xf_fast.hpp:193]   --->   Operation 488 'and' 'and_ln193_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.86ns)   --->   "%add_ln198_2 = add i4, i4 %select_ln193_7" [source/xf_fast.hpp:198]   --->   Operation 489 'add' 'add_ln198_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 490 [1/1] (0.51ns)   --->   "%icmp_ln193_13 = icmp_eq  i2 %select_ln170_11, i2 %select_ln170_13" [source/xf_fast.hpp:193]   --->   Operation 490 'icmp' 'icmp_ln193_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 491 [1/1] (0.33ns)   --->   "%and_ln193_13 = and i1 %icmp_ln193_13, i1 %or_ln170_5" [source/xf_fast.hpp:193]   --->   Operation 491 'and' 'and_ln193_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [1/1] (0.51ns)   --->   "%icmp_ln193_14 = icmp_eq  i2 %select_ln170_13, i2 %select_ln170_15" [source/xf_fast.hpp:193]   --->   Operation 492 'icmp' 'icmp_ln193_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.33ns)   --->   "%and_ln193_14 = and i1 %icmp_ln193_14, i1 %or_ln170_6" [source/xf_fast.hpp:193]   --->   Operation 493 'and' 'and_ln193_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 494 [1/1] (0.51ns)   --->   "%icmp_ln193_15 = icmp_eq  i2 %select_ln170_15, i2 %select_ln163_1" [source/xf_fast.hpp:193]   --->   Operation 494 'icmp' 'icmp_ln193_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (0.33ns)   --->   "%and_ln193_15 = and i1 %icmp_ln193_15, i1 %or_ln163" [source/xf_fast.hpp:193]   --->   Operation 495 'and' 'and_ln193_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_1 = or i1 %and_ln193_16, i1 %and_ln193_17" [source/xf_fast.hpp:203]   --->   Operation 496 'or' 'or_ln203_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_3)   --->   "%or_ln203_2 = or i1 %and_ln193_18, i1 %and_ln193_19" [source/xf_fast.hpp:203]   --->   Operation 497 'or' 'or_ln203_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_3 = or i1 %or_ln203_2, i1 %or_ln203_1" [source/xf_fast.hpp:203]   --->   Operation 498 'or' 'or_ln203_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%src_buf_V_6_2_1 = phi i8 %src_buf_V_6_2, void %bb5612, i8 %src_buf_V_6_4, void"   --->   Operation 499 'phi' 'src_buf_V_6_2_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%src_buf_V_5_1_1 = phi i8 %src_buf_V_5_1, void %bb5612, i8 %src_buf_V_5_5, void"   --->   Operation 500 'phi' 'src_buf_V_5_1_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%src_buf_V_4_0_1 = phi i8 %src_buf_V_4_0, void %bb5612, i8 %src_buf_V_4_5, void"   --->   Operation 501 'phi' 'src_buf_V_4_0_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%src_buf_V_3_0_1 = phi i8 %src_buf_V_3_0, void %bb5612, i8 %src_buf_V_3_5, void"   --->   Operation 502 'phi' 'src_buf_V_3_0_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%src_buf_V_2_0_1 = phi i8 %src_buf_V_2_0, void %bb5612, i8 %src_buf_V_2_5, void"   --->   Operation 503 'phi' 'src_buf_V_2_0_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%src_buf_V_1_1_1 = phi i8 %src_buf_V_1_1, void %bb5612, i8 %src_buf_V_1_5, void"   --->   Operation 504 'phi' 'src_buf_V_1_1_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%src_buf_V_0_2_1 = phi i8 %src_buf_V_0_2, void %bb5612, i8 %src_buf_V_0_5, void"   --->   Operation 505 'phi' 'src_buf_V_0_2_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 7.28>
ST_16 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_4)   --->   "%and_ln193_20 = and i1 %and_ln193_11, i1 %icmp_ln195_4" [source/xf_fast.hpp:193]   --->   Operation 506 'and' 'and_ln193_20' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 507 [1/1] (0.86ns)   --->   "%add_ln194_2 = add i4, i4 %select_ln193_7" [source/xf_fast.hpp:194]   --->   Operation 507 'add' 'add_ln194_2' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.88ns)   --->   "%icmp_ln195_5 = icmp_ugt  i4 %add_ln194_2, i4" [source/xf_fast.hpp:195]   --->   Operation 508 'icmp' 'icmp_ln195_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_4)   --->   "%and_ln193_21 = and i1 %and_ln193_12, i1 %icmp_ln195_5" [source/xf_fast.hpp:193]   --->   Operation 509 'and' 'and_ln193_21' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 510 [1/1] (0.45ns)   --->   "%select_ln193_8 = select i1 %and_ln193_12, i4 %add_ln198_2, i4" [source/xf_fast.hpp:193]   --->   Operation 510 'select' 'select_ln193_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.88ns)   --->   "%icmp_ln195_6 = icmp_ugt  i4 %select_ln193_8, i4" [source/xf_fast.hpp:195]   --->   Operation 511 'icmp' 'icmp_ln195_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_7)   --->   "%and_ln193_22 = and i1 %and_ln193_13, i1 %icmp_ln195_6" [source/xf_fast.hpp:193]   --->   Operation 512 'and' 'and_ln193_22' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 513 [1/1] (0.45ns)   --->   "%select_ln193_9 = select i1 %and_ln193_13, i4 %select_ln193_8, i4" [source/xf_fast.hpp:193]   --->   Operation 513 'select' 'select_ln193_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i4 %select_ln193_9" [source/xf_fast.hpp:193]   --->   Operation 514 'zext' 'zext_ln193' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00>
ST_16 : Operation 515 [1/1] (0.86ns)   --->   "%add_ln194_3 = add i5, i5 %zext_ln193" [source/xf_fast.hpp:194]   --->   Operation 515 'add' 'add_ln194_3' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 516 [1/1] (0.87ns)   --->   "%icmp_ln195_7 = icmp_ugt  i5 %add_ln194_3, i5" [source/xf_fast.hpp:195]   --->   Operation 516 'icmp' 'icmp_ln195_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 517 [1/1] (0.86ns)   --->   "%add_ln198_3 = add i5, i5 %zext_ln193" [source/xf_fast.hpp:198]   --->   Operation 517 'add' 'add_ln198_3' <Predicate = (!icmp_ln271 & and_ln193_14 & icmp_ln882_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_7)   --->   "%and_ln193_23 = and i1 %and_ln193_14, i1 %icmp_ln195_7" [source/xf_fast.hpp:193]   --->   Operation 518 'and' 'and_ln193_23' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 519 [1/1] (0.48ns)   --->   "%select_ln193_10 = select i1 %and_ln193_14, i5 %add_ln198_3, i5" [source/xf_fast.hpp:193]   --->   Operation 519 'select' 'select_ln193_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.87ns)   --->   "%icmp_ln195_8 = icmp_ugt  i5 %select_ln193_10, i5" [source/xf_fast.hpp:195]   --->   Operation 520 'icmp' 'icmp_ln195_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_8)   --->   "%and_ln193_24 = and i1 %and_ln193_15, i1 %icmp_ln195_8" [source/xf_fast.hpp:193]   --->   Operation 521 'and' 'and_ln193_24' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 522 [1/1] (0.48ns)   --->   "%select_ln193_11 = select i1 %and_ln193_15, i5 %select_ln193_10, i5" [source/xf_fast.hpp:193]   --->   Operation 522 'select' 'select_ln193_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 523 [1/1] (0.87ns)   --->   "%add_ln194_4 = add i5, i5 %select_ln193_11" [source/xf_fast.hpp:194]   --->   Operation 523 'add' 'add_ln194_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 524 [1/1] (0.87ns)   --->   "%icmp_ln195_9 = icmp_ugt  i5 %add_ln194_4, i5" [source/xf_fast.hpp:195]   --->   Operation 524 'icmp' 'icmp_ln195_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 525 [1/1] (0.87ns)   --->   "%add_ln198_4 = add i5, i5 %select_ln193_11" [source/xf_fast.hpp:198]   --->   Operation 525 'add' 'add_ln198_4' <Predicate = (!icmp_ln271 & and_ln193 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_8)   --->   "%and_ln193_25 = and i1 %and_ln193, i1 %icmp_ln195_9" [source/xf_fast.hpp:193]   --->   Operation 526 'and' 'and_ln193_25' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 527 [1/1] (0.48ns)   --->   "%select_ln193_12 = select i1 %and_ln193, i5 %add_ln198_4, i5" [source/xf_fast.hpp:193]   --->   Operation 527 'select' 'select_ln193_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 528 [1/1] (0.87ns)   --->   "%icmp_ln195_10 = icmp_ugt  i5 %select_ln193_12, i5" [source/xf_fast.hpp:195]   --->   Operation 528 'icmp' 'icmp_ln195_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_10)   --->   "%and_ln193_26 = and i1 %and_ln193_1, i1 %icmp_ln195_10" [source/xf_fast.hpp:193]   --->   Operation 529 'and' 'and_ln193_26' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (0.48ns)   --->   "%select_ln193_13 = select i1 %and_ln193_1, i5 %select_ln193_12, i5" [source/xf_fast.hpp:193]   --->   Operation 530 'select' 'select_ln193_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 531 [1/1] (0.87ns)   --->   "%add_ln194_5 = add i5, i5 %select_ln193_13" [source/xf_fast.hpp:194]   --->   Operation 531 'add' 'add_ln194_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 532 [1/1] (0.87ns)   --->   "%icmp_ln195_11 = icmp_ugt  i5 %add_ln194_5, i5" [source/xf_fast.hpp:195]   --->   Operation 532 'icmp' 'icmp_ln195_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 533 [1/1] (0.87ns)   --->   "%add_ln198_5 = add i5, i5 %select_ln193_13" [source/xf_fast.hpp:198]   --->   Operation 533 'add' 'add_ln198_5' <Predicate = (!icmp_ln271 & and_ln193_2 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_10)   --->   "%and_ln193_27 = and i1 %and_ln193_2, i1 %icmp_ln195_11" [source/xf_fast.hpp:193]   --->   Operation 534 'and' 'and_ln193_27' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (0.48ns)   --->   "%select_ln193_14 = select i1 %and_ln193_2, i5 %add_ln198_5, i5" [source/xf_fast.hpp:193]   --->   Operation 535 'select' 'select_ln193_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (0.87ns)   --->   "%icmp_ln195_12 = icmp_ugt  i5 %select_ln193_14, i5" [source/xf_fast.hpp:195]   --->   Operation 536 'icmp' 'icmp_ln195_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [1/1] (0.48ns)   --->   "%select_ln193_15 = select i1 %and_ln193_3, i5 %select_ln193_14, i5" [source/xf_fast.hpp:193]   --->   Operation 537 'select' 'select_ln193_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 538 [1/1] (0.87ns)   --->   "%add_ln194_6 = add i5, i5 %select_ln193_15" [source/xf_fast.hpp:194]   --->   Operation 538 'add' 'add_ln194_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.87ns)   --->   "%add_ln198_6 = add i5, i5 %select_ln193_15" [source/xf_fast.hpp:198]   --->   Operation 539 'add' 'add_ln198_6' <Predicate = (!icmp_ln271 & and_ln193_4 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 540 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_4 = or i1 %and_ln193_20, i1 %and_ln193_21" [source/xf_fast.hpp:203]   --->   Operation 540 'or' 'or_ln203_4' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_7)   --->   "%or_ln203_5 = or i1 %and_ln193_22, i1 %and_ln193_23" [source/xf_fast.hpp:203]   --->   Operation 541 'or' 'or_ln203_5' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_7)   --->   "%or_ln203_6 = or i1 %or_ln203_5, i1 %or_ln203_4" [source/xf_fast.hpp:203]   --->   Operation 542 'or' 'or_ln203_6' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_7 = or i1 %or_ln203_6, i1 %or_ln203_3" [source/xf_fast.hpp:203]   --->   Operation 543 'or' 'or_ln203_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_8 = or i1 %and_ln193_24, i1 %and_ln193_25" [source/xf_fast.hpp:203]   --->   Operation 544 'or' 'or_ln203_8' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_10)   --->   "%or_ln203_9 = or i1 %and_ln193_26, i1 %and_ln193_27" [source/xf_fast.hpp:203]   --->   Operation 545 'or' 'or_ln203_9' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 546 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_10 = or i1 %or_ln203_9, i1 %or_ln203_8" [source/xf_fast.hpp:203]   --->   Operation 546 'or' 'or_ln203_10' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%pixel_src2_V_addr_1 = getelementptr i24 %pixel_src2_V, i64, i64 %conv_i182_i" [source/xf_fast.hpp:460]   --->   Operation 547 'getelementptr' 'pixel_src2_V_addr_1' <Predicate = (icmp_ln886_2 & !icmp_ln874)> <Delay = 0.00>
ST_16 : Operation 548 [2/2] (1.35ns)   --->   "%pixel_src2_V_load = load i11 %pixel_src2_V_addr_1, void %store_ln324" [source/xf_fast.hpp:460]   --->   Operation 548 'load' 'pixel_src2_V_load' <Predicate = (icmp_ln886_2 & !icmp_ln874)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_16 : Operation 549 [1/1] (0.00ns)   --->   "%pixel_src1_V_addr_1 = getelementptr i24 %pixel_src1_V, i64, i64 %conv_i182_i" [source/xf_fast.hpp:456]   --->   Operation 549 'getelementptr' 'pixel_src1_V_addr_1' <Predicate = (icmp_ln886_2 & icmp_ln874)> <Delay = 0.00>
ST_16 : Operation 550 [2/2] (1.35ns)   --->   "%pixel_src1_V_load = load i11 %pixel_src1_V_addr_1" [source/xf_fast.hpp:456]   --->   Operation 550 'load' 'pixel_src1_V_load' <Predicate = (icmp_ln886_2 & icmp_ln874)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>

State 17 <SV = 13> <Delay = 6.65>
ST_17 : Operation 551 [1/1] (0.00ns)   --->   "%arraydecay88282_load = load i8 %arraydecay88282_load_05397" [source/xf_fast.hpp:443]   --->   Operation 551 'load' 'arraydecay88282_load' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_17 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln443)   --->   "%and_ln443 = and i1 %icmp_ln886, i1 %and_ln277" [source/xf_fast.hpp:443]   --->   Operation 552 'and' 'and_ln443' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln443)   --->   "%xor_ln443 = xor i1 %and_ln443, i1" [source/xf_fast.hpp:443]   --->   Operation 553 'xor' 'xor_ln443' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln443)   --->   "%or_ln443 = or i1 %cmp_i_i84_i_not, i1 %xor_ln443" [source/xf_fast.hpp:443]   --->   Operation 554 'or' 'or_ln443' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_15)   --->   "%and_ln193_28 = and i1 %and_ln193_3, i1 %icmp_ln195_12" [source/xf_fast.hpp:193]   --->   Operation 555 'and' 'and_ln193_28' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 556 [1/1] (0.87ns)   --->   "%icmp_ln195_13 = icmp_ugt  i5 %add_ln194_6, i5" [source/xf_fast.hpp:195]   --->   Operation 556 'icmp' 'icmp_ln195_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_15)   --->   "%and_ln193_29 = and i1 %and_ln193_4, i1 %icmp_ln195_13" [source/xf_fast.hpp:193]   --->   Operation 557 'and' 'and_ln193_29' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 558 [1/1] (0.48ns)   --->   "%select_ln193_16 = select i1 %and_ln193_4, i5 %add_ln198_6, i5" [source/xf_fast.hpp:193]   --->   Operation 558 'select' 'select_ln193_16' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 559 [1/1] (0.87ns)   --->   "%icmp_ln195_14 = icmp_ugt  i5 %select_ln193_16, i5" [source/xf_fast.hpp:195]   --->   Operation 559 'icmp' 'icmp_ln195_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_13)   --->   "%and_ln193_30 = and i1 %and_ln193_5, i1 %icmp_ln195_14" [source/xf_fast.hpp:193]   --->   Operation 560 'and' 'and_ln193_30' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 561 [1/1] (0.48ns)   --->   "%select_ln193_17 = select i1 %and_ln193_5, i5 %select_ln193_16, i5" [source/xf_fast.hpp:193]   --->   Operation 561 'select' 'select_ln193_17' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 562 [1/1] (0.87ns)   --->   "%add_ln194_7 = add i5, i5 %select_ln193_17" [source/xf_fast.hpp:194]   --->   Operation 562 'add' 'add_ln194_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 563 [1/1] (0.87ns)   --->   "%icmp_ln195_15 = icmp_ugt  i5 %add_ln194_7, i5" [source/xf_fast.hpp:195]   --->   Operation 563 'icmp' 'icmp_ln195_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 564 [1/1] (0.87ns)   --->   "%add_ln198_7 = add i5, i5 %select_ln193_17" [source/xf_fast.hpp:198]   --->   Operation 564 'add' 'add_ln198_7' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 565 [1/1] (0.87ns)   --->   "%icmp_ln198 = icmp_ugt  i5 %add_ln198_7, i5" [source/xf_fast.hpp:198]   --->   Operation 565 'icmp' 'icmp_ln198' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_13)   --->   "%and_ln203 = and i1 %icmp_ln198, i1 %and_ln193_7" [source/xf_fast.hpp:203]   --->   Operation 566 'and' 'and_ln203' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_15)   --->   "%or_ln203_11 = or i1 %and_ln193_28, i1 %and_ln193_29" [source/xf_fast.hpp:203]   --->   Operation 567 'or' 'or_ln203_11' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_13)   --->   "%or_ln203_12 = or i1 %icmp_ln195_15, i1 %and_ln203" [source/xf_fast.hpp:203]   --->   Operation 568 'or' 'or_ln203_12' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_13)   --->   "%and_ln203_1 = and i1 %and_ln193_6, i1 %or_ln203_12" [source/xf_fast.hpp:203]   --->   Operation 569 'and' 'and_ln203_1' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 570 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_13 = or i1 %and_ln203_1, i1 %and_ln193_30" [source/xf_fast.hpp:203]   --->   Operation 570 'or' 'or_ln203_13' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_15)   --->   "%or_ln203_14 = or i1 %or_ln203_13, i1 %or_ln203_11" [source/xf_fast.hpp:203]   --->   Operation 571 'or' 'or_ln203_14' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 572 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_15 = or i1 %or_ln203_14, i1 %or_ln203_10" [source/xf_fast.hpp:203]   --->   Operation 572 'or' 'or_ln203_15' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln882)   --->   "%or_ln203 = or i1 %or_ln203_15, i1 %or_ln203_7" [source/xf_fast.hpp:203]   --->   Operation 573 'or' 'or_ln203' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln882)   --->   "%p_cast_33 = select i1 %or_ln203, i8, i8" [source/xf_fast.hpp:203]   --->   Operation 574 'select' 'p_cast_33' <Predicate = (!icmp_ln271 & icmp_ln882_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 575 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln882 = select i1 %icmp_ln882_2, i8 %p_cast_33, i8 %arraydecay88282_load"   --->   Operation 575 'select' 'select_ln882' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln443)   --->   "%and_ln443_1 = and i1 %icmp_ln882_2, i1 %or_ln443" [source/xf_fast.hpp:443]   --->   Operation 576 'and' 'and_ln443_1' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 577 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln443 = select i1 %and_ln443_1, i8 %arraydecay88282_load, i8 %select_ln882" [source/xf_fast.hpp:443]   --->   Operation 577 'select' 'select_ln443' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln448)   --->   "%or_ln448 = or i1 %cmp_i_i285_i, i1 %icmp_ln886_1" [source/xf_fast.hpp:448]   --->   Operation 578 'or' 'or_ln448' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 579 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln448 = select i1 %or_ln448, i8, i8 %select_ln443" [source/xf_fast.hpp:448]   --->   Operation 579 'select' 'select_ln448' <Predicate = (!icmp_ln271)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 580 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %img_gray_dst_4222, i8 %select_ln448" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 580 'write' 'write_ln167' <Predicate = (icmp_ln886_2)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_17 : Operation 581 [1/2] (1.35ns)   --->   "%pixel_src2_V_load = load i11 %pixel_src2_V_addr_1, void %store_ln324" [source/xf_fast.hpp:460]   --->   Operation 581 'load' 'pixel_src2_V_load' <Predicate = (icmp_ln886_2 & !icmp_ln874)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_17 : Operation 582 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_rgb_dst_4220, i24 %pixel_src2_V_load" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 582 'write' 'write_ln167' <Predicate = (icmp_ln886_2 & !icmp_ln874)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_17 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 583 'br' 'br_ln0' <Predicate = (icmp_ln886_2 & !icmp_ln874)> <Delay = 0.00>
ST_17 : Operation 584 [1/2] (1.35ns)   --->   "%pixel_src1_V_load = load i11 %pixel_src1_V_addr_1" [source/xf_fast.hpp:456]   --->   Operation 584 'load' 'pixel_src1_V_load' <Predicate = (icmp_ln886_2 & icmp_ln874)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_17 : Operation 585 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_rgb_dst_4220, i24 %pixel_src1_V_load" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 585 'write' 'write_ln167' <Predicate = (icmp_ln886_2 & icmp_ln874)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_17 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln457 = br void" [source/xf_fast.hpp:457]   --->   Operation 586 'br' 'br_ln457' <Predicate = (icmp_ln886_2 & icmp_ln874)> <Delay = 0.00>
ST_17 : Operation 587 [1/1] (0.00ns)   --->   "%store_ln448 = store i8 %select_ln448, i8 %arraydecay88282_load_05397, i8 %arraydecay88282_load" [source/xf_fast.hpp:448]   --->   Operation 587 'store' 'store_ln448' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_17 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 588 'br' 'br_ln0' <Predicate = (!icmp_ln271)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 0.94>
ST_18 : Operation 589 [1/1] (0.94ns)   --->   "%add_ln695_2 = add i11 %empty_30, i11"   --->   Operation 589 'add' 'add_ln695_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb5786"   --->   Operation 590 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', source/xf_fast.hpp:526) [30]  (0.755 ns)

 <State 2>: 1.69ns
The critical path consists of the following:
	'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', source/xf_fast.hpp:526) [30]  (0 ns)
	blocking operation 1.69 ns on control path)

 <State 3>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('init_buf', source/xf_fast.hpp:537) with incoming values : ('zext_ln538') ('add_ln537', source/xf_fast.hpp:537) [75]  (0.755 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('init_buf', source/xf_fast.hpp:537) with incoming values : ('zext_ln538') ('add_ln537', source/xf_fast.hpp:537) [75]  (0 ns)
	'icmp' operation ('icmp_ln882_1') [76]  (1.48 ns)
	blocking operation 0.331 ns on control path)

 <State 5>: 0.948ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('add_ln695') [84]  (0 ns)
	'add' operation ('add_ln695') [87]  (0.948 ns)

 <State 6>: 3.3ns
The critical path consists of the following:
	fifo read on port 'img_gray_src_4221' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [92]  (1.95 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[2].V', source/xf_fast.hpp:518 [112]  (1.35 ns)

 <State 7>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln537', source/xf_fast.hpp:537) [129]  (1.47 ns)

 <State 8>: 2.54ns
The critical path consists of the following:
	'phi' operation ('empty_29') with incoming values : ('add_ln695_1') [134]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr') [143]  (0 ns)
	'store' operation ('store_ln324') of constant 0 on array 'buf[0].V', source/xf_fast.hpp:518 [144]  (1.35 ns)
	blocking operation 1.19 ns on control path)

 <State 9>: 0.907ns
The critical path consists of the following:
	'sub' operation ('sub_i_i30', source/xf_fast.hpp:37) [153]  (0.907 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'phi' operation ('empty_30') with incoming values : ('add_ln695_2') [163]  (0 ns)
	'add' operation ('sub_i_i259_i') [173]  (0.962 ns)
	'icmp' operation ('cmp_i_i230_i_6') [181]  (0.861 ns)
	'and' operation ('spec_select5252') [182]  (0.331 ns)

 <State 11>: 1.19ns
The critical path consists of the following:
	'phi' operation ('empty_32') with incoming values : ('add_ln695_3') [229]  (0 ns)
	'icmp' operation ('icmp_ln882_2') [237]  (0.86 ns)
	'and' operation ('and_ln277', source/xf_fast.hpp:277) [238]  (0.331 ns)

 <State 12>: 3.3ns
The critical path consists of the following:
	fifo read on port 'img_gray_src_4221' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [241]  (1.95 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[4].V', source/xf_fast.hpp:518 [255]  (1.35 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('buf_0_V_addr_3') [280]  (0 ns)
	'load' operation ('buf_0_V_load') on array 'buf[0].V', source/xf_fast.hpp:518 [281]  (1.35 ns)

 <State 14>: 5.68ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load') on array 'buf[0].V', source/xf_fast.hpp:518 [281]  (1.35 ns)
	'mux' operation ('tmp_6') [300]  (0.682 ns)
	'select' operation ('src_buf.V[4][6]') [302]  (0.445 ns)
	'sub' operation ('sub_ln1351_5') [325]  (0.907 ns)
	'icmp' operation ('icmp_ln163_5', source/xf_fast.hpp:163) [396]  (0.857 ns)
	'or' operation ('or_ln163_5', source/xf_fast.hpp:163) [399]  (0.331 ns)
	'select' operation ('select_ln163_11', source/xf_fast.hpp:163) [400]  (0.264 ns)
	'icmp' operation ('icmp_ln193_4', source/xf_fast.hpp:193) [436]  (0.512 ns)
	'and' operation ('and_ln193_4', source/xf_fast.hpp:193) [437]  (0.331 ns)

 <State 15>: 6.74ns
The critical path consists of the following:
	'phi' operation ('src_buf_V_6_2_0') with incoming values : ('src_buf.V[6][4]') [196]  (0 ns)
	'sub' operation ('sub_ln1351_9') [333]  (0.907 ns)
	'icmp' operation ('icmp_ln170_1', source/xf_fast.hpp:170) [361]  (0.857 ns)
	'or' operation ('or_ln170_1', source/xf_fast.hpp:170) [364]  (0.331 ns)
	'select' operation ('select_ln170_3', source/xf_fast.hpp:170) [365]  (0.264 ns)
	'icmp' operation ('icmp_ln193_8', source/xf_fast.hpp:193) [452]  (0.512 ns)
	'and' operation ('and_ln193_8', source/xf_fast.hpp:193) [453]  (0.331 ns)
	'select' operation ('select_ln193_4', source/xf_fast.hpp:193) [458]  (0.45 ns)
	'select' operation ('select_ln193_5', source/xf_fast.hpp:193) [463]  (0.45 ns)
	'add' operation ('add_ln198_1', source/xf_fast.hpp:198) [468]  (0.868 ns)
	'select' operation ('select_ln193_6', source/xf_fast.hpp:193) [470]  (0.45 ns)
	'select' operation ('select_ln193_7', source/xf_fast.hpp:193) [475]  (0.45 ns)
	'add' operation ('add_ln198_2', source/xf_fast.hpp:198) [480]  (0.868 ns)

 <State 16>: 7.28ns
The critical path consists of the following:
	'select' operation ('select_ln193_8', source/xf_fast.hpp:193) [482]  (0.45 ns)
	'select' operation ('select_ln193_9', source/xf_fast.hpp:193) [487]  (0.45 ns)
	'add' operation ('add_ln198_3', source/xf_fast.hpp:198) [493]  (0.868 ns)
	'select' operation ('select_ln193_10', source/xf_fast.hpp:193) [495]  (0.48 ns)
	'select' operation ('select_ln193_11', source/xf_fast.hpp:193) [500]  (0.48 ns)
	'add' operation ('add_ln198_4', source/xf_fast.hpp:198) [503]  (0.878 ns)
	'select' operation ('select_ln193_12', source/xf_fast.hpp:193) [505]  (0.48 ns)
	'select' operation ('select_ln193_13', source/xf_fast.hpp:193) [508]  (0.48 ns)
	'add' operation ('add_ln198_5', source/xf_fast.hpp:198) [511]  (0.878 ns)
	'select' operation ('select_ln193_14', source/xf_fast.hpp:193) [513]  (0.48 ns)
	'select' operation ('select_ln193_15', source/xf_fast.hpp:193) [516]  (0.48 ns)
	'add' operation ('add_ln194_6', source/xf_fast.hpp:194) [517]  (0.878 ns)

 <State 17>: 6.66ns
The critical path consists of the following:
	'select' operation ('select_ln193_16', source/xf_fast.hpp:193) [521]  (0.48 ns)
	'select' operation ('select_ln193_17', source/xf_fast.hpp:193) [524]  (0.48 ns)
	'add' operation ('add_ln194_7', source/xf_fast.hpp:194) [525]  (0.878 ns)
	'icmp' operation ('icmp_ln195_15', source/xf_fast.hpp:195) [526]  (0.877 ns)
	'or' operation ('or_ln203_12', source/xf_fast.hpp:203) [541]  (0 ns)
	'and' operation ('and_ln203_1', source/xf_fast.hpp:203) [542]  (0 ns)
	'or' operation ('or_ln203_13', source/xf_fast.hpp:203) [543]  (0.331 ns)
	'or' operation ('or_ln203_14', source/xf_fast.hpp:203) [544]  (0 ns)
	'or' operation ('or_ln203_15', source/xf_fast.hpp:203) [545]  (0.331 ns)
	'or' operation ('or_ln203', source/xf_fast.hpp:203) [546]  (0 ns)
	'select' operation ('p_cast_33', source/xf_fast.hpp:203) [547]  (0 ns)
	'select' operation ('select_ln882') [555]  (0.445 ns)
	'select' operation ('select_ln443', source/xf_fast.hpp:443) [557]  (0.445 ns)
	'select' operation ('select_ln448', source/xf_fast.hpp:448) [560]  (0.445 ns)
	fifo write on port 'img_gray_dst_4222' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [567]  (1.95 ns)

 <State 18>: 0.948ns
The critical path consists of the following:
	'add' operation ('add_ln695_2') [616]  (0.948 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
