<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Neuron_1" solutionName="solution1" date="2022-03-15T15:52:59.197+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_36_2': contains subloop(s) that are not unrolled or flattened." projectName="Neuron_1" solutionName="solution1" date="2022-03-15T15:52:58.593+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'nnlayer_Pipeline_VITIS_LOOP_10_1' (loop 'VITIS_LOOP_10_1'): Unable to schedule 'load' operation ('output_r_load') on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="Neuron_1" solutionName="solution1" date="2022-03-15T15:52:58.373+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_2' (Neuron_1/neural_layer.cpp:29:21) in function 'nnlayer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="Neuron_1" solutionName="solution1" date="2022-03-15T15:52:58.046+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_38_3' (Neuron_1/neural_layer.cpp:38) in function 'nnlayer': cannot completely unroll a loop with a variable trip count.&#xD;&#xA;Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-936.html" projectName="Neuron_1" solutionName="solution1" date="2022-03-15T15:52:57.910+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-997] '/*' within block comment (Neuron_1/neural_layer.cpp:78:2)" projectName="Neuron_1" solutionName="solution1" date="2022-03-15T15:52:51.957+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
