ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB135:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 1680-1;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  90:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  97:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c **** }
 100:Core/Src/tim.c **** /* TIM2 init function */
 101:Core/Src/tim.c **** void MX_TIM2_Init(void)
 102:Core/Src/tim.c **** {
  29              		.loc 1 102 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 108 3 view .LVU1
  41              		.loc 1 108 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
 109:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 109 3 is_stmt 1 view .LVU3
  48              		.loc 1 109 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 114:Core/Src/tim.c ****   htim2.Instance = TIM2;
  51              		.loc 1 114 3 is_stmt 1 view .LVU5
  52              		.loc 1 114 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 4FF08042 		mov	r2, #1073741824
  55 0018 0260     		str	r2, [r0]
 115:Core/Src/tim.c ****   htim2.Init.Prescaler = 167;
  56              		.loc 1 115 3 is_stmt 1 view .LVU7
  57              		.loc 1 115 24 is_stmt 0 view .LVU8
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 4


  58 001a A722     		movs	r2, #167
  59 001c 4260     		str	r2, [r0, #4]
 116:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 116 3 is_stmt 1 view .LVU9
  61              		.loc 1 116 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
 117:Core/Src/tim.c ****   htim2.Init.Period = 9999;
  63              		.loc 1 117 3 is_stmt 1 view .LVU11
  64              		.loc 1 117 21 is_stmt 0 view .LVU12
  65 0020 42F20F72 		movw	r2, #9999
  66 0024 C260     		str	r2, [r0, #12]
 118:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 118 3 is_stmt 1 view .LVU13
  68              		.loc 1 118 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
 119:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 119 3 is_stmt 1 view .LVU15
  71              		.loc 1 119 32 is_stmt 0 view .LVU16
  72 0028 8361     		str	r3, [r0, #24]
 120:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  73              		.loc 1 120 3 is_stmt 1 view .LVU17
  74              		.loc 1 120 7 is_stmt 0 view .LVU18
  75 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 120 6 view .LVU19
  78 002e 90B9     		cbnz	r0, .L6
  79              	.L2:
 121:Core/Src/tim.c ****   {
 122:Core/Src/tim.c ****     Error_Handler();
 123:Core/Src/tim.c ****   }
 124:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  80              		.loc 1 124 3 is_stmt 1 view .LVU20
  81              		.loc 1 124 34 is_stmt 0 view .LVU21
  82 0030 4FF48053 		mov	r3, #4096
  83 0034 0293     		str	r3, [sp, #8]
 125:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  84              		.loc 1 125 3 is_stmt 1 view .LVU22
  85              		.loc 1 125 7 is_stmt 0 view .LVU23
  86 0036 02A9     		add	r1, sp, #8
  87 0038 0B48     		ldr	r0, .L9
  88 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  89              	.LVL1:
  90              		.loc 1 125 6 view .LVU24
  91 003e 68B9     		cbnz	r0, .L7
  92              	.L3:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  93              		.loc 1 129 3 is_stmt 1 view .LVU25
  94              		.loc 1 129 37 is_stmt 0 view .LVU26
  95 0040 0023     		movs	r3, #0
  96 0042 0093     		str	r3, [sp]
 130:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97              		.loc 1 130 3 is_stmt 1 view .LVU27
  98              		.loc 1 130 33 is_stmt 0 view .LVU28
  99 0044 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 5


 131:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 100              		.loc 1 131 3 is_stmt 1 view .LVU29
 101              		.loc 1 131 7 is_stmt 0 view .LVU30
 102 0046 6946     		mov	r1, sp
 103 0048 0748     		ldr	r0, .L9
 104 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 105              	.LVL2:
 106              		.loc 1 131 6 view .LVU31
 107 004e 40B9     		cbnz	r0, .L8
 108              	.L1:
 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****     Error_Handler();
 134:Core/Src/tim.c ****   }
 135:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** }
 109              		.loc 1 139 1 view .LVU32
 110 0050 07B0     		add	sp, sp, #28
 111              	.LCFI2:
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0052 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              	.LCFI3:
 118              		.cfi_restore_state
 122:Core/Src/tim.c ****   }
 119              		.loc 1 122 5 is_stmt 1 view .LVU33
 120 0056 FFF7FEFF 		bl	Error_Handler
 121              	.LVL3:
 122 005a E9E7     		b	.L2
 123              	.L7:
 127:Core/Src/tim.c ****   }
 124              		.loc 1 127 5 view .LVU34
 125 005c FFF7FEFF 		bl	Error_Handler
 126              	.LVL4:
 127 0060 EEE7     		b	.L3
 128              	.L8:
 133:Core/Src/tim.c ****   }
 129              		.loc 1 133 5 view .LVU35
 130 0062 FFF7FEFF 		bl	Error_Handler
 131              	.LVL5:
 132              		.loc 1 139 1 is_stmt 0 view .LVU36
 133 0066 F3E7     		b	.L1
 134              	.L10:
 135              		.align	2
 136              	.L9:
 137 0068 00000000 		.word	htim2
 138              		.cfi_endproc
 139              	.LFE135:
 141              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_TIM_Base_MspInit
 144              		.syntax unified
 145              		.thumb
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 6


 146              		.thumb_func
 148              	HAL_TIM_Base_MspInit:
 149              	.LVL6:
 150              	.LFB136:
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 142:Core/Src/tim.c **** {
 151              		.loc 1 142 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 8
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 142 1 is_stmt 0 view .LVU38
 156 0000 00B5     		push	{lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 83B0     		sub	sp, sp, #12
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 16
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 163              		.loc 1 144 3 is_stmt 1 view .LVU39
 164              		.loc 1 144 20 is_stmt 0 view .LVU40
 165 0004 0368     		ldr	r3, [r0]
 166              		.loc 1 144 5 view .LVU41
 167 0006 154A     		ldr	r2, .L17
 168 0008 9342     		cmp	r3, r2
 169 000a 05D0     		beq	.L15
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 149:Core/Src/tim.c ****     /* TIM1 clock enable */
 150:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 154:Core/Src/tim.c ****   }
 155:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 170              		.loc 1 155 8 is_stmt 1 view .LVU42
 171              		.loc 1 155 10 is_stmt 0 view .LVU43
 172 000c B3F1804F 		cmp	r3, #1073741824
 173 0010 0FD0     		beq	.L16
 174              	.LVL7:
 175              	.L11:
 156:Core/Src/tim.c ****   {
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 160:Core/Src/tim.c ****     /* TIM2 clock enable */
 161:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 164:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 165:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 167:Core/Src/tim.c **** 
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 7


 168:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c **** }
 176              		.loc 1 170 1 view .LVU44
 177 0012 03B0     		add	sp, sp, #12
 178              	.LCFI6:
 179              		.cfi_remember_state
 180              		.cfi_def_cfa_offset 4
 181              		@ sp needed
 182 0014 5DF804FB 		ldr	pc, [sp], #4
 183              	.LVL8:
 184              	.L15:
 185              	.LCFI7:
 186              		.cfi_restore_state
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 187              		.loc 1 150 5 is_stmt 1 view .LVU45
 188              	.LBB2:
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 189              		.loc 1 150 5 view .LVU46
 190 0018 0023     		movs	r3, #0
 191 001a 0093     		str	r3, [sp]
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 192              		.loc 1 150 5 view .LVU47
 193 001c 104B     		ldr	r3, .L17+4
 194 001e 5A6C     		ldr	r2, [r3, #68]
 195 0020 42F00102 		orr	r2, r2, #1
 196 0024 5A64     		str	r2, [r3, #68]
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 197              		.loc 1 150 5 view .LVU48
 198 0026 5B6C     		ldr	r3, [r3, #68]
 199 0028 03F00103 		and	r3, r3, #1
 200 002c 0093     		str	r3, [sp]
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 201              		.loc 1 150 5 view .LVU49
 202 002e 009B     		ldr	r3, [sp]
 203              	.LBE2:
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 204              		.loc 1 150 5 view .LVU50
 205 0030 EFE7     		b	.L11
 206              	.L16:
 161:Core/Src/tim.c **** 
 207              		.loc 1 161 5 view .LVU51
 208              	.LBB3:
 161:Core/Src/tim.c **** 
 209              		.loc 1 161 5 view .LVU52
 210 0032 0021     		movs	r1, #0
 211 0034 0191     		str	r1, [sp, #4]
 161:Core/Src/tim.c **** 
 212              		.loc 1 161 5 view .LVU53
 213 0036 03F50E33 		add	r3, r3, #145408
 214 003a 1A6C     		ldr	r2, [r3, #64]
 215 003c 42F00102 		orr	r2, r2, #1
 216 0040 1A64     		str	r2, [r3, #64]
 161:Core/Src/tim.c **** 
 217              		.loc 1 161 5 view .LVU54
 218 0042 1B6C     		ldr	r3, [r3, #64]
 219 0044 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 8


 220 0048 0193     		str	r3, [sp, #4]
 161:Core/Src/tim.c **** 
 221              		.loc 1 161 5 view .LVU55
 222 004a 019B     		ldr	r3, [sp, #4]
 223              	.LBE3:
 161:Core/Src/tim.c **** 
 224              		.loc 1 161 5 view .LVU56
 164:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 225              		.loc 1 164 5 view .LVU57
 226 004c 0A46     		mov	r2, r1
 227 004e 1C20     		movs	r0, #28
 228              	.LVL9:
 164:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 229              		.loc 1 164 5 is_stmt 0 view .LVU58
 230 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 231              	.LVL10:
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 232              		.loc 1 165 5 is_stmt 1 view .LVU59
 233 0054 1C20     		movs	r0, #28
 234 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 235              	.LVL11:
 236              		.loc 1 170 1 is_stmt 0 view .LVU60
 237 005a DAE7     		b	.L11
 238              	.L18:
 239              		.align	2
 240              	.L17:
 241 005c 00000140 		.word	1073807360
 242 0060 00380240 		.word	1073887232
 243              		.cfi_endproc
 244              	.LFE136:
 246              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 247              		.align	1
 248              		.global	HAL_TIM_MspPostInit
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	HAL_TIM_MspPostInit:
 254              	.LVL12:
 255              	.LFB137:
 171:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 172:Core/Src/tim.c **** {
 256              		.loc 1 172 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 24
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		.loc 1 172 1 is_stmt 0 view .LVU62
 261 0000 00B5     		push	{lr}
 262              	.LCFI8:
 263              		.cfi_def_cfa_offset 4
 264              		.cfi_offset 14, -4
 265 0002 87B0     		sub	sp, sp, #28
 266              	.LCFI9:
 267              		.cfi_def_cfa_offset 32
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 268              		.loc 1 174 3 is_stmt 1 view .LVU63
 269              		.loc 1 174 20 is_stmt 0 view .LVU64
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 9


 270 0004 0023     		movs	r3, #0
 271 0006 0193     		str	r3, [sp, #4]
 272 0008 0293     		str	r3, [sp, #8]
 273 000a 0393     		str	r3, [sp, #12]
 274 000c 0493     		str	r3, [sp, #16]
 275 000e 0593     		str	r3, [sp, #20]
 175:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 276              		.loc 1 175 3 is_stmt 1 view .LVU65
 277              		.loc 1 175 15 is_stmt 0 view .LVU66
 278 0010 0268     		ldr	r2, [r0]
 279              		.loc 1 175 5 view .LVU67
 280 0012 0F4B     		ldr	r3, .L23
 281 0014 9A42     		cmp	r2, r3
 282 0016 02D0     		beq	.L22
 283              	.LVL13:
 284              	.L19:
 176:Core/Src/tim.c ****   {
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 182:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 183:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 184:Core/Src/tim.c ****     */
 185:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 186:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 190:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 195:Core/Src/tim.c ****   }
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c **** }
 285              		.loc 1 197 1 view .LVU68
 286 0018 07B0     		add	sp, sp, #28
 287              	.LCFI10:
 288              		.cfi_remember_state
 289              		.cfi_def_cfa_offset 4
 290              		@ sp needed
 291 001a 5DF804FB 		ldr	pc, [sp], #4
 292              	.LVL14:
 293              	.L22:
 294              	.LCFI11:
 295              		.cfi_restore_state
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 296              		.loc 1 181 5 is_stmt 1 view .LVU69
 297              	.LBB4:
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 298              		.loc 1 181 5 view .LVU70
 299 001e 0023     		movs	r3, #0
 300 0020 0093     		str	r3, [sp]
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 10


 301              		.loc 1 181 5 view .LVU71
 302 0022 0C4B     		ldr	r3, .L23+4
 303 0024 1A6B     		ldr	r2, [r3, #48]
 304 0026 42F01002 		orr	r2, r2, #16
 305 002a 1A63     		str	r2, [r3, #48]
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 306              		.loc 1 181 5 view .LVU72
 307 002c 1B6B     		ldr	r3, [r3, #48]
 308 002e 03F01003 		and	r3, r3, #16
 309 0032 0093     		str	r3, [sp]
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 310              		.loc 1 181 5 view .LVU73
 311 0034 009B     		ldr	r3, [sp]
 312              	.LBE4:
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 313              		.loc 1 181 5 view .LVU74
 185:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 314              		.loc 1 185 5 view .LVU75
 185:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 315              		.loc 1 185 25 is_stmt 0 view .LVU76
 316 0036 4FF40073 		mov	r3, #512
 317 003a 0193     		str	r3, [sp, #4]
 186:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 186 5 is_stmt 1 view .LVU77
 186:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 319              		.loc 1 186 26 is_stmt 0 view .LVU78
 320 003c 0223     		movs	r3, #2
 321 003e 0293     		str	r3, [sp, #8]
 187:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 322              		.loc 1 187 5 is_stmt 1 view .LVU79
 188:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 323              		.loc 1 188 5 view .LVU80
 189:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 324              		.loc 1 189 5 view .LVU81
 189:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 325              		.loc 1 189 31 is_stmt 0 view .LVU82
 326 0040 0123     		movs	r3, #1
 327 0042 0593     		str	r3, [sp, #20]
 190:Core/Src/tim.c **** 
 328              		.loc 1 190 5 is_stmt 1 view .LVU83
 329 0044 01A9     		add	r1, sp, #4
 330 0046 0448     		ldr	r0, .L23+8
 331              	.LVL15:
 190:Core/Src/tim.c **** 
 332              		.loc 1 190 5 is_stmt 0 view .LVU84
 333 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 334              	.LVL16:
 335              		.loc 1 197 1 view .LVU85
 336 004c E4E7     		b	.L19
 337              	.L24:
 338 004e 00BF     		.align	2
 339              	.L23:
 340 0050 00000140 		.word	1073807360
 341 0054 00380240 		.word	1073887232
 342 0058 00100240 		.word	1073876992
 343              		.cfi_endproc
 344              	.LFE137:
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 11


 346              		.section	.text.MX_TIM1_Init,"ax",%progbits
 347              		.align	1
 348              		.global	MX_TIM1_Init
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	MX_TIM1_Init:
 354              	.LFB134:
  32:Core/Src/tim.c **** 
 355              		.loc 1 32 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 88
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359 0000 10B5     		push	{r4, lr}
 360              	.LCFI12:
 361              		.cfi_def_cfa_offset 8
 362              		.cfi_offset 4, -8
 363              		.cfi_offset 14, -4
 364 0002 96B0     		sub	sp, sp, #88
 365              	.LCFI13:
 366              		.cfi_def_cfa_offset 96
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 367              		.loc 1 38 3 view .LVU87
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 368              		.loc 1 38 26 is_stmt 0 view .LVU88
 369 0004 0024     		movs	r4, #0
 370 0006 1294     		str	r4, [sp, #72]
 371 0008 1394     		str	r4, [sp, #76]
 372 000a 1494     		str	r4, [sp, #80]
 373 000c 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 374              		.loc 1 39 3 is_stmt 1 view .LVU89
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 375              		.loc 1 39 27 is_stmt 0 view .LVU90
 376 000e 1094     		str	r4, [sp, #64]
 377 0010 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 378              		.loc 1 40 3 is_stmt 1 view .LVU91
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 379              		.loc 1 40 22 is_stmt 0 view .LVU92
 380 0012 0994     		str	r4, [sp, #36]
 381 0014 0A94     		str	r4, [sp, #40]
 382 0016 0B94     		str	r4, [sp, #44]
 383 0018 0C94     		str	r4, [sp, #48]
 384 001a 0D94     		str	r4, [sp, #52]
 385 001c 0E94     		str	r4, [sp, #56]
 386 001e 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 387              		.loc 1 41 3 is_stmt 1 view .LVU93
  41:Core/Src/tim.c **** 
 388              		.loc 1 41 34 is_stmt 0 view .LVU94
 389 0020 2022     		movs	r2, #32
 390 0022 2146     		mov	r1, r4
 391 0024 01A8     		add	r0, sp, #4
 392 0026 FFF7FEFF 		bl	memset
 393              	.LVL17:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 1680-1;
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 12


 394              		.loc 1 46 3 is_stmt 1 view .LVU95
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 1680-1;
 395              		.loc 1 46 18 is_stmt 0 view .LVU96
 396 002a 2D48     		ldr	r0, .L39
 397 002c 2D4B     		ldr	r3, .L39+4
 398 002e 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 399              		.loc 1 47 3 is_stmt 1 view .LVU97
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 400              		.loc 1 47 24 is_stmt 0 view .LVU98
 401 0030 40F28F63 		movw	r3, #1679
 402 0034 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
 403              		.loc 1 48 3 is_stmt 1 view .LVU99
  48:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
 404              		.loc 1 48 26 is_stmt 0 view .LVU100
 405 0036 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 406              		.loc 1 49 3 is_stmt 1 view .LVU101
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 407              		.loc 1 49 21 is_stmt 0 view .LVU102
 408 0038 40F2CF73 		movw	r3, #1999
 409 003c C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 410              		.loc 1 50 3 is_stmt 1 view .LVU103
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 411              		.loc 1 50 28 is_stmt 0 view .LVU104
 412 003e 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 413              		.loc 1 51 3 is_stmt 1 view .LVU105
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 414              		.loc 1 51 32 is_stmt 0 view .LVU106
 415 0040 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 416              		.loc 1 52 3 is_stmt 1 view .LVU107
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 417              		.loc 1 52 32 is_stmt 0 view .LVU108
 418 0042 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 419              		.loc 1 53 3 is_stmt 1 view .LVU109
  53:Core/Src/tim.c ****   {
 420              		.loc 1 53 7 is_stmt 0 view .LVU110
 421 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 422              	.LVL18:
  53:Core/Src/tim.c ****   {
 423              		.loc 1 53 6 view .LVU111
 424 0048 0028     		cmp	r0, #0
 425 004a 37D1     		bne	.L33
 426              	.L26:
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 427              		.loc 1 57 3 is_stmt 1 view .LVU112
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 428              		.loc 1 57 34 is_stmt 0 view .LVU113
 429 004c 4FF48053 		mov	r3, #4096
 430 0050 1293     		str	r3, [sp, #72]
  58:Core/Src/tim.c ****   {
 431              		.loc 1 58 3 is_stmt 1 view .LVU114
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 13


  58:Core/Src/tim.c ****   {
 432              		.loc 1 58 7 is_stmt 0 view .LVU115
 433 0052 12A9     		add	r1, sp, #72
 434 0054 2248     		ldr	r0, .L39
 435 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 436              	.LVL19:
  58:Core/Src/tim.c ****   {
 437              		.loc 1 58 6 view .LVU116
 438 005a 0028     		cmp	r0, #0
 439 005c 31D1     		bne	.L34
 440              	.L27:
  62:Core/Src/tim.c ****   {
 441              		.loc 1 62 3 is_stmt 1 view .LVU117
  62:Core/Src/tim.c ****   {
 442              		.loc 1 62 7 is_stmt 0 view .LVU118
 443 005e 2048     		ldr	r0, .L39
 444 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 445              	.LVL20:
  62:Core/Src/tim.c ****   {
 446              		.loc 1 62 6 view .LVU119
 447 0064 0028     		cmp	r0, #0
 448 0066 2FD1     		bne	.L35
 449              	.L28:
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 450              		.loc 1 66 3 is_stmt 1 view .LVU120
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 451              		.loc 1 66 37 is_stmt 0 view .LVU121
 452 0068 0023     		movs	r3, #0
 453 006a 1093     		str	r3, [sp, #64]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 454              		.loc 1 67 3 is_stmt 1 view .LVU122
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 455              		.loc 1 67 33 is_stmt 0 view .LVU123
 456 006c 1193     		str	r3, [sp, #68]
  68:Core/Src/tim.c ****   {
 457              		.loc 1 68 3 is_stmt 1 view .LVU124
  68:Core/Src/tim.c ****   {
 458              		.loc 1 68 7 is_stmt 0 view .LVU125
 459 006e 10A9     		add	r1, sp, #64
 460 0070 1B48     		ldr	r0, .L39
 461 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 462              	.LVL21:
  68:Core/Src/tim.c ****   {
 463              		.loc 1 68 6 view .LVU126
 464 0076 50BB     		cbnz	r0, .L36
 465              	.L29:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 466              		.loc 1 72 3 is_stmt 1 view .LVU127
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 467              		.loc 1 72 20 is_stmt 0 view .LVU128
 468 0078 6023     		movs	r3, #96
 469 007a 0993     		str	r3, [sp, #36]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 470              		.loc 1 73 3 is_stmt 1 view .LVU129
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 471              		.loc 1 73 19 is_stmt 0 view .LVU130
 472 007c 0022     		movs	r2, #0
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 14


 473 007e 0A92     		str	r2, [sp, #40]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 474              		.loc 1 74 3 is_stmt 1 view .LVU131
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 475              		.loc 1 74 24 is_stmt 0 view .LVU132
 476 0080 0B92     		str	r2, [sp, #44]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 477              		.loc 1 75 3 is_stmt 1 view .LVU133
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 478              		.loc 1 75 25 is_stmt 0 view .LVU134
 479 0082 0C92     		str	r2, [sp, #48]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 480              		.loc 1 76 3 is_stmt 1 view .LVU135
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 481              		.loc 1 76 24 is_stmt 0 view .LVU136
 482 0084 0D92     		str	r2, [sp, #52]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 483              		.loc 1 77 3 is_stmt 1 view .LVU137
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 484              		.loc 1 77 25 is_stmt 0 view .LVU138
 485 0086 0E92     		str	r2, [sp, #56]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 486              		.loc 1 78 3 is_stmt 1 view .LVU139
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 487              		.loc 1 78 26 is_stmt 0 view .LVU140
 488 0088 0F92     		str	r2, [sp, #60]
  79:Core/Src/tim.c ****   {
 489              		.loc 1 79 3 is_stmt 1 view .LVU141
  79:Core/Src/tim.c ****   {
 490              		.loc 1 79 7 is_stmt 0 view .LVU142
 491 008a 09A9     		add	r1, sp, #36
 492 008c 1448     		ldr	r0, .L39
 493 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 494              	.LVL22:
  79:Core/Src/tim.c ****   {
 495              		.loc 1 79 6 view .LVU143
 496 0092 F8B9     		cbnz	r0, .L37
 497              	.L30:
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 498              		.loc 1 83 3 is_stmt 1 view .LVU144
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 499              		.loc 1 83 40 is_stmt 0 view .LVU145
 500 0094 0023     		movs	r3, #0
 501 0096 0193     		str	r3, [sp, #4]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 502              		.loc 1 84 3 is_stmt 1 view .LVU146
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 503              		.loc 1 84 41 is_stmt 0 view .LVU147
 504 0098 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 505              		.loc 1 85 3 is_stmt 1 view .LVU148
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 506              		.loc 1 85 34 is_stmt 0 view .LVU149
 507 009a 0393     		str	r3, [sp, #12]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 508              		.loc 1 86 3 is_stmt 1 view .LVU150
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 15


 509              		.loc 1 86 33 is_stmt 0 view .LVU151
 510 009c 0493     		str	r3, [sp, #16]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 511              		.loc 1 87 3 is_stmt 1 view .LVU152
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 512              		.loc 1 87 35 is_stmt 0 view .LVU153
 513 009e 0593     		str	r3, [sp, #20]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 514              		.loc 1 88 3 is_stmt 1 view .LVU154
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 515              		.loc 1 88 38 is_stmt 0 view .LVU155
 516 00a0 4FF40052 		mov	r2, #8192
 517 00a4 0692     		str	r2, [sp, #24]
  89:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 518              		.loc 1 89 3 is_stmt 1 view .LVU156
  89:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 519              		.loc 1 89 40 is_stmt 0 view .LVU157
 520 00a6 0893     		str	r3, [sp, #32]
  90:Core/Src/tim.c ****   {
 521              		.loc 1 90 3 is_stmt 1 view .LVU158
  90:Core/Src/tim.c ****   {
 522              		.loc 1 90 7 is_stmt 0 view .LVU159
 523 00a8 01A9     		add	r1, sp, #4
 524 00aa 0D48     		ldr	r0, .L39
 525 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 526              	.LVL23:
  90:Core/Src/tim.c ****   {
 527              		.loc 1 90 6 view .LVU160
 528 00b0 98B9     		cbnz	r0, .L38
 529              	.L31:
  97:Core/Src/tim.c **** 
 530              		.loc 1 97 3 is_stmt 1 view .LVU161
 531 00b2 0B48     		ldr	r0, .L39
 532 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 533              	.LVL24:
  99:Core/Src/tim.c **** /* TIM2 init function */
 534              		.loc 1 99 1 is_stmt 0 view .LVU162
 535 00b8 16B0     		add	sp, sp, #88
 536              	.LCFI14:
 537              		.cfi_remember_state
 538              		.cfi_def_cfa_offset 8
 539              		@ sp needed
 540 00ba 10BD     		pop	{r4, pc}
 541              	.L33:
 542              	.LCFI15:
 543              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 544              		.loc 1 55 5 is_stmt 1 view .LVU163
 545 00bc FFF7FEFF 		bl	Error_Handler
 546              	.LVL25:
 547 00c0 C4E7     		b	.L26
 548              	.L34:
  60:Core/Src/tim.c ****   }
 549              		.loc 1 60 5 view .LVU164
 550 00c2 FFF7FEFF 		bl	Error_Handler
 551              	.LVL26:
 552 00c6 CAE7     		b	.L27
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 16


 553              	.L35:
  64:Core/Src/tim.c ****   }
 554              		.loc 1 64 5 view .LVU165
 555 00c8 FFF7FEFF 		bl	Error_Handler
 556              	.LVL27:
 557 00cc CCE7     		b	.L28
 558              	.L36:
  70:Core/Src/tim.c ****   }
 559              		.loc 1 70 5 view .LVU166
 560 00ce FFF7FEFF 		bl	Error_Handler
 561              	.LVL28:
 562 00d2 D1E7     		b	.L29
 563              	.L37:
  81:Core/Src/tim.c ****   }
 564              		.loc 1 81 5 view .LVU167
 565 00d4 FFF7FEFF 		bl	Error_Handler
 566              	.LVL29:
 567 00d8 DCE7     		b	.L30
 568              	.L38:
  92:Core/Src/tim.c ****   }
 569              		.loc 1 92 5 view .LVU168
 570 00da FFF7FEFF 		bl	Error_Handler
 571              	.LVL30:
 572 00de E8E7     		b	.L31
 573              	.L40:
 574              		.align	2
 575              	.L39:
 576 00e0 00000000 		.word	htim1
 577 00e4 00000140 		.word	1073807360
 578              		.cfi_endproc
 579              	.LFE134:
 581              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 582              		.align	1
 583              		.global	HAL_TIM_Base_MspDeInit
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 588              	HAL_TIM_Base_MspDeInit:
 589              	.LVL31:
 590              	.LFB138:
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 200:Core/Src/tim.c **** {
 591              		.loc 1 200 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595              		.loc 1 200 1 is_stmt 0 view .LVU170
 596 0000 08B5     		push	{r3, lr}
 597              	.LCFI16:
 598              		.cfi_def_cfa_offset 8
 599              		.cfi_offset 3, -8
 600              		.cfi_offset 14, -4
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 601              		.loc 1 202 3 is_stmt 1 view .LVU171
 602              		.loc 1 202 20 is_stmt 0 view .LVU172
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 17


 603 0002 0368     		ldr	r3, [r0]
 604              		.loc 1 202 5 view .LVU173
 605 0004 0B4A     		ldr	r2, .L47
 606 0006 9342     		cmp	r3, r2
 607 0008 03D0     		beq	.L45
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 207:Core/Src/tim.c ****     /* Peripheral clock disable */
 208:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 608              		.loc 1 213 8 is_stmt 1 view .LVU174
 609              		.loc 1 213 10 is_stmt 0 view .LVU175
 610 000a B3F1804F 		cmp	r3, #1073741824
 611 000e 07D0     		beq	.L46
 612              	.LVL32:
 613              	.L41:
 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 218:Core/Src/tim.c ****     /* Peripheral clock disable */
 219:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 222:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c **** }
 614              		.loc 1 227 1 view .LVU176
 615 0010 08BD     		pop	{r3, pc}
 616              	.LVL33:
 617              	.L45:
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 618              		.loc 1 208 5 is_stmt 1 view .LVU177
 619 0012 02F59C32 		add	r2, r2, #79872
 620 0016 536C     		ldr	r3, [r2, #68]
 621 0018 23F00103 		bic	r3, r3, #1
 622 001c 5364     		str	r3, [r2, #68]
 623 001e F7E7     		b	.L41
 624              	.L46:
 219:Core/Src/tim.c **** 
 625              		.loc 1 219 5 view .LVU178
 626 0020 054A     		ldr	r2, .L47+4
 627 0022 136C     		ldr	r3, [r2, #64]
 628 0024 23F00103 		bic	r3, r3, #1
 629 0028 1364     		str	r3, [r2, #64]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 630              		.loc 1 222 5 view .LVU179
 631 002a 1C20     		movs	r0, #28
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 18


 632              	.LVL34:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 633              		.loc 1 222 5 is_stmt 0 view .LVU180
 634 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 635              	.LVL35:
 636              		.loc 1 227 1 view .LVU181
 637 0030 EEE7     		b	.L41
 638              	.L48:
 639 0032 00BF     		.align	2
 640              	.L47:
 641 0034 00000140 		.word	1073807360
 642 0038 00380240 		.word	1073887232
 643              		.cfi_endproc
 644              	.LFE138:
 646              		.global	htim2
 647              		.section	.bss.htim2,"aw",%nobits
 648              		.align	2
 651              	htim2:
 652 0000 00000000 		.space	72
 652      00000000 
 652      00000000 
 652      00000000 
 652      00000000 
 653              		.global	htim1
 654              		.section	.bss.htim1,"aw",%nobits
 655              		.align	2
 658              	htim1:
 659 0000 00000000 		.space	72
 659      00000000 
 659      00000000 
 659      00000000 
 659      00000000 
 660              		.text
 661              	.Letext0:
 662              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 663              		.file 3 "d:\\msys64\\mingw64\\arm-none-eabi\\include\\machine\\_default_types.h"
 664              		.file 4 "d:\\msys64\\mingw64\\arm-none-eabi\\include\\sys\\_stdint.h"
 665              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 666              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 667              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 668              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 669              		.file 9 "Core/Inc/tim.h"
 670              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 671              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 672              		.file 12 "Core/Inc/main.h"
 673              		.file 13 "<built-in>"
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:21     .text.MX_TIM2_Init:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:137    .text.MX_TIM2_Init:00000068 $d
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:651    .bss.htim2:00000000 htim2
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:142    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:148    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:241    .text.HAL_TIM_Base_MspInit:0000005c $d
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:247    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:253    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:340    .text.HAL_TIM_MspPostInit:00000050 $d
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:347    .text.MX_TIM1_Init:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:353    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:576    .text.MX_TIM1_Init:000000e0 $d
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:658    .bss.htim1:00000000 htim1
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:582    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:588    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:641    .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:648    .bss.htim2:00000000 $d
C:\Users\AURORA~1\AppData\Local\Temp\ccGyAw36.s:655    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
