INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/Uart_transmitter_Reciever/Uart_transmitter_Reciever.srcs/sources_1/new/baud_rate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/Uart_transmitter_Reciever/Uart_transmitter_Reciever.srcs/sources_1/new/uart_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/Uart_transmitter_Reciever/Uart_transmitter_Reciever.srcs/sources_1/new/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/Uart_transmitter_Reciever/Uart_transmitter_Reciever.srcs/sources_1/new/uart_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/Uart_transmitter_Reciever/Uart_transmitter_Reciever.srcs/sim_1/new/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoFiles/Uart_transmitter_Reciever/Uart_transmitter_Reciever.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
