
Robot_head.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  0000583a  000058ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000583a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00001623  00800122  00800122  000058f0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000058f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00005fbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000009a0  00000000  00000000  00006053  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00002086  00000000  00000000  000069f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000518e  00000000  00000000  00008a79  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000012e5  00000000  00000000  0000dc07  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00009112  00000000  00000000  0000eeec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001060  00000000  00000000  00018000  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003461  00000000  00000000  00019060  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 000b5b06  00000000  00000000  0001c4c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000b7d  00000000  00000000  000d1fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000830  00000000  00000000  000d2b44  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 ef 13 	jmp	0x27de	; 0x27de <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 32 16 	jmp	0x2c64	; 0x2c64 <__vector_20>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 2f 04 	jmp	0x85e	; 0x85e <__vector_28>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	c0 e0       	ldi	r28, 0x00	; 0
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea e3       	ldi	r30, 0x3A	; 58
      a0:	f8 e5       	ldi	r31, 0x58	; 88
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 32       	cpi	r26, 0x22	; 34
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	17 e1       	ldi	r17, 0x17	; 23
      b4:	a2 e2       	ldi	r26, 0x22	; 34
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a5 34       	cpi	r26, 0x45	; 69
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 2d 2a 	call	0x545a	; 0x545a <main>
      c6:	0c 94 1b 2c 	jmp	0x5836	; 0x5836 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CtrlCamera>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlCamera( void ) 
{ 
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	cd b7       	in	r28, 0x3d	; 61
      d4:	de b7       	in	r29, 0x3e	; 62
	cam.power = FALSE;
      d6:	10 92 25 14 	sts	0x1425, r1
	cam.enable = FALSE;
      da:	10 92 24 14 	sts	0x1424, r1
	cam.waitting = 0U;
      de:	10 92 27 14 	sts	0x1427, r1
	cam.get_images = FALSE;
      e2:	10 92 26 14 	sts	0x1426, r1
	
	cam.state.timeout = 0U;
      e6:	10 92 21 14 	sts	0x1421, r1
	cam.state.rcv_sync_ack = FALSE;
      ea:	10 92 1a 14 	sts	0x141A, r1
	cam.state.rcv_nack = FALSE;
      ee:	10 92 1b 14 	sts	0x141B, r1
	cam.state.rcv_set_ack = FALSE;
      f2:	10 92 1c 14 	sts	0x141C, r1
	cam.state.rcv_get_picture_ack = FALSE;
      f6:	10 92 1d 14 	sts	0x141D, r1
	cam.state.send_get_picture = FALSE;
      fa:	10 92 1e 14 	sts	0x141E, r1
	cam.state.rcv_data = FALSE;
      fe:	10 92 1f 14 	sts	0x141F, r1
	cam.state.rcv_data_complete = FALSE;
     102:	10 92 20 14 	sts	0x1420, r1
	cam.state.nb_retries = 0U;
     106:	10 92 23 14 	sts	0x1423, r1
	cam.state.ack_id = 0U;
     10a:	10 92 22 14 	sts	0x1422, r1
	can_comp_image = FALSE;
     10e:	10 92 f4 13 	sts	0x13F4, r1
	
	//on ective la camera
	CtrlCameraEnable( TRUE );
     112:	81 e0       	ldi	r24, 0x01	; 1
     114:	0e 94 ac 00 	call	0x158	; 0x158 <CtrlCameraEnable>
	
	//on veux enregistrer sur l'image 1
	CtrlCameraSetStructPicture(&mes_images[index_image]);
     118:	80 91 f3 13 	lds	r24, 0x13F3
     11c:	48 2f       	mov	r20, r24
     11e:	50 e0       	ldi	r21, 0x00	; 0
     120:	24 e6       	ldi	r18, 0x64	; 100
     122:	39 e0       	ldi	r19, 0x09	; 9
     124:	42 9f       	mul	r20, r18
     126:	c0 01       	movw	r24, r0
     128:	43 9f       	mul	r20, r19
     12a:	90 0d       	add	r25, r0
     12c:	52 9f       	mul	r21, r18
     12e:	90 0d       	add	r25, r0
     130:	11 24       	eor	r1, r1
     132:	85 5d       	subi	r24, 0xD5	; 213
     134:	9e 4f       	sbci	r25, 0xFE	; 254
     136:	0e 94 b9 00 	call	0x172	; 0x172 <CtrlCameraSetStructPicture>
	
	CtrlCameraGetPicture();
     13a:	0e 94 a2 00 	call	0x144	; 0x144 <CtrlCameraGetPicture>
}
     13e:	cf 91       	pop	r28
     140:	df 91       	pop	r29
     142:	08 95       	ret

00000144 <CtrlCameraGetPicture>:

//permet de prendre deux images a la suite
void CtrlCameraGetPicture( void ) 
{
     144:	df 93       	push	r29
     146:	cf 93       	push	r28
     148:	cd b7       	in	r28, 0x3d	; 61
     14a:	de b7       	in	r29, 0x3e	; 62
	cam.get_images = TRUE;
     14c:	81 e0       	ldi	r24, 0x01	; 1
     14e:	80 93 26 14 	sts	0x1426, r24
}
     152:	cf 91       	pop	r28
     154:	df 91       	pop	r29
     156:	08 95       	ret

00000158 <CtrlCameraEnable>:

	
//active la camera
static void CtrlCameraEnable( Boolean enable ) 
{
     158:	df 93       	push	r29
     15a:	cf 93       	push	r28
     15c:	0f 92       	push	r0
     15e:	cd b7       	in	r28, 0x3d	; 61
     160:	de b7       	in	r29, 0x3e	; 62
     162:	89 83       	std	Y+1, r24	; 0x01
	cam.enable = enable;
     164:	89 81       	ldd	r24, Y+1	; 0x01
     166:	80 93 24 14 	sts	0x1424, r24
}
     16a:	0f 90       	pop	r0
     16c:	cf 91       	pop	r28
     16e:	df 91       	pop	r29
     170:	08 95       	ret

00000172 <CtrlCameraSetStructPicture>:


//permet de recuperer l'image apres event
static void CtrlCameraSetStructPicture( SImage * i_image ) 
{
     172:	df 93       	push	r29
     174:	cf 93       	push	r28
     176:	00 d0       	rcall	.+0      	; 0x178 <CtrlCameraSetStructPicture+0x6>
     178:	cd b7       	in	r28, 0x3d	; 61
     17a:	de b7       	in	r29, 0x3e	; 62
     17c:	9a 83       	std	Y+2, r25	; 0x02
     17e:	89 83       	std	Y+1, r24	; 0x01
	cam.image = i_image;
     180:	89 81       	ldd	r24, Y+1	; 0x01
     182:	9a 81       	ldd	r25, Y+2	; 0x02
     184:	90 93 19 14 	sts	0x1419, r25
     188:	80 93 18 14 	sts	0x1418, r24
}	
     18c:	0f 90       	pop	r0
     18e:	0f 90       	pop	r0
     190:	cf 91       	pop	r28
     192:	df 91       	pop	r29
     194:	08 95       	ret

00000196 <CtrlCameraDispatcher>:
	


//dispatcher
void CtrlCameraDispatcher( Event_t event ) 
{
     196:	df 93       	push	r29
     198:	cf 93       	push	r28
     19a:	00 d0       	rcall	.+0      	; 0x19c <CtrlCameraDispatcher+0x6>
     19c:	cd b7       	in	r28, 0x3d	; 61
     19e:	de b7       	in	r29, 0x3e	; 62
     1a0:	9a 83       	std	Y+2, r25	; 0x02
     1a2:	89 83       	std	Y+1, r24	; 0x01
	if( cam.enable == TRUE)
     1a4:	80 91 24 14 	lds	r24, 0x1424
     1a8:	81 30       	cpi	r24, 0x01	; 1
     1aa:	09 f0       	breq	.+2      	; 0x1ae <CtrlCameraDispatcher+0x18>
     1ac:	bb c0       	rjmp	.+374    	; 0x324 <CtrlCameraDispatcher+0x18e>
	{	
		//Test de connexion
		if ( DrvEventTestEvent(event ,CONF_EVENT_TIMER_100MS ))
     1ae:	89 81       	ldd	r24, Y+1	; 0x01
     1b0:	9a 81       	ldd	r25, Y+2	; 0x02
     1b2:	61 e0       	ldi	r22, 0x01	; 1
     1b4:	0e 94 90 09 	call	0x1320	; 0x1320 <DrvEventTestEvent>
     1b8:	88 23       	and	r24, r24
     1ba:	09 f4       	brne	.+2      	; 0x1be <CtrlCameraDispatcher+0x28>
     1bc:	4e c0       	rjmp	.+156    	; 0x25a <CtrlCameraDispatcher+0xc4>
		{	
			if( cam.power == TRUE )
     1be:	80 91 25 14 	lds	r24, 0x1425
     1c2:	81 30       	cpi	r24, 0x01	; 1
     1c4:	09 f0       	breq	.+2      	; 0x1c8 <CtrlCameraDispatcher+0x32>
     1c6:	49 c0       	rjmp	.+146    	; 0x25a <CtrlCameraDispatcher+0xc4>
			{		
				//on lance la prochaine capture d'iamge
				if(cam.state.rcv_data_complete == TRUE)
     1c8:	80 91 20 14 	lds	r24, 0x1420
     1cc:	81 30       	cpi	r24, 0x01	; 1
     1ce:	09 f0       	breq	.+2      	; 0x1d2 <CtrlCameraDispatcher+0x3c>
     1d0:	3e c0       	rjmp	.+124    	; 0x24e <CtrlCameraDispatcher+0xb8>
				{
					cam.state.rcv_data_complete = FALSE;
     1d2:	10 92 20 14 	sts	0x1420, r1
						
					//on change de pointeur sur le record de la prochaine image	
					if(index_image == 0U)
     1d6:	80 91 f3 13 	lds	r24, 0x13F3
     1da:	88 23       	and	r24, r24
     1dc:	21 f4       	brne	.+8      	; 0x1e6 <CtrlCameraDispatcher+0x50>
					{		
						index_image = 1U;						
     1de:	81 e0       	ldi	r24, 0x01	; 1
     1e0:	80 93 f3 13 	sts	0x13F3, r24
     1e4:	05 c0       	rjmp	.+10     	; 0x1f0 <CtrlCameraDispatcher+0x5a>
					}
					else
					{
						index_image = 0U;
     1e6:	10 92 f3 13 	sts	0x13F3, r1
						//on a recus 2 images 
						//on peux faire une comparaison
						can_comp_image = TRUE;
     1ea:	81 e0       	ldi	r24, 0x01	; 1
     1ec:	80 93 f4 13 	sts	0x13F4, r24
					}
				
					//charge sur la prochaine image
					CtrlCameraSetStructPicture(&mes_images[index_image]);
     1f0:	80 91 f3 13 	lds	r24, 0x13F3
     1f4:	48 2f       	mov	r20, r24
     1f6:	50 e0       	ldi	r21, 0x00	; 0
     1f8:	24 e6       	ldi	r18, 0x64	; 100
     1fa:	39 e0       	ldi	r19, 0x09	; 9
     1fc:	42 9f       	mul	r20, r18
     1fe:	c0 01       	movw	r24, r0
     200:	43 9f       	mul	r20, r19
     202:	90 0d       	add	r25, r0
     204:	52 9f       	mul	r21, r18
     206:	90 0d       	add	r25, r0
     208:	11 24       	eor	r1, r1
     20a:	85 5d       	subi	r24, 0xD5	; 213
     20c:	9e 4f       	sbci	r25, 0xFE	; 254
     20e:	0e 94 b9 00 	call	0x172	; 0x172 <CtrlCameraSetStructPicture>
				
					//on compare les images pour avoir la diff
					if( can_comp_image == TRUE )
     212:	80 91 f4 13 	lds	r24, 0x13F4
     216:	81 30       	cpi	r24, 0x01	; 1
     218:	31 f4       	brne	.+12     	; 0x226 <CtrlCameraDispatcher+0x90>
					{
						//on fait un premier seuilage pour voir les difference entre les 2
						if (TRUE == CtrlCameraSeuillage() ) 
     21a:	0e 94 97 01 	call	0x32e	; 0x32e <CtrlCameraSeuillage>
     21e:	81 30       	cpi	r24, 0x01	; 1
     220:	11 f4       	brne	.+4      	; 0x226 <CtrlCameraDispatcher+0x90>
						{
							//on envoie la diff d'image sur l'uart
							CtrlCameraExecuteSendUartMovement();	
     222:	0e 94 49 03 	call	0x692	; 0x692 <CtrlCameraExecuteSendUartMovement>
						
					}				
				
					
					//on remet les données a jour
					cam.image->size = 0U ;
     226:	80 91 18 14 	lds	r24, 0x1418
     22a:	90 91 19 14 	lds	r25, 0x1419
     22e:	fc 01       	movw	r30, r24
     230:	13 82       	std	Z+3, r1	; 0x03
     232:	12 82       	std	Z+2, r1	; 0x02
					cam.image->index = 0U ;
     234:	80 91 18 14 	lds	r24, 0x1418
     238:	90 91 19 14 	lds	r25, 0x1419
     23c:	fc 01       	movw	r30, r24
     23e:	11 82       	std	Z+1, r1	; 0x01
     240:	10 82       	st	Z, r1
			
					//on prend une nouvelle image
					cam.state.rcv_get_picture_ack = FALSE ; 
     242:	10 92 1d 14 	sts	0x141D, r1
					cam.state.send_get_picture = FALSE ;
     246:	10 92 1e 14 	sts	0x141E, r1
					cam.state.rcv_data = FALSE;
     24a:	10 92 1f 14 	sts	0x141F, r1
				}
				

				if( cam.get_images == TRUE)
     24e:	80 91 26 14 	lds	r24, 0x1426
     252:	81 30       	cpi	r24, 0x01	; 1
     254:	11 f4       	brne	.+4      	; 0x25a <CtrlCameraDispatcher+0xc4>
				{	
					//on gere la machine d'etat 
					CtrlCameraStateMachine();
     256:	0e 94 bf 03 	call	0x77e	; 0x77e <CtrlCameraStateMachine>
				}
			}			
		}
		//on active la camera apres 1S
		if ( DrvEventTestEvent(event ,CONF_EVENT_TIMER_1S ))
     25a:	89 81       	ldd	r24, Y+1	; 0x01
     25c:	9a 81       	ldd	r25, Y+2	; 0x02
     25e:	62 e0       	ldi	r22, 0x02	; 2
     260:	0e 94 90 09 	call	0x1320	; 0x1320 <DrvEventTestEvent>
     264:	88 23       	and	r24, r24
     266:	09 f4       	brne	.+2      	; 0x26a <CtrlCameraDispatcher+0xd4>
     268:	50 c0       	rjmp	.+160    	; 0x30a <CtrlCameraDispatcher+0x174>
		{
			//on attend 2 sec pour l'allumage
			if ((cam.power == FALSE) && (cam.waitting > 2))
     26a:	80 91 25 14 	lds	r24, 0x1425
     26e:	88 23       	and	r24, r24
     270:	41 f5       	brne	.+80     	; 0x2c2 <CtrlCameraDispatcher+0x12c>
     272:	80 91 27 14 	lds	r24, 0x1427
     276:	83 30       	cpi	r24, 0x03	; 3
     278:	20 f1       	brcs	.+72     	; 0x2c2 <CtrlCameraDispatcher+0x12c>
			{
				cam.power = TRUE;
     27a:	81 e0       	ldi	r24, 0x01	; 1
     27c:	80 93 25 14 	sts	0x1425, r24
				cam.waitting = 0U;
     280:	10 92 27 14 	sts	0x1427, r1
				cam.state.timeout = 0U;
     284:	10 92 21 14 	sts	0x1421, r1
				cam.state.rcv_sync_ack = FALSE;
     288:	10 92 1a 14 	sts	0x141A, r1
				cam.state.rcv_nack = FALSE;
     28c:	10 92 1b 14 	sts	0x141B, r1
				cam.state.rcv_set_ack = FALSE;
     290:	10 92 1c 14 	sts	0x141C, r1
				cam.state.rcv_get_picture_ack = FALSE;
     294:	10 92 1d 14 	sts	0x141D, r1
				cam.state.send_get_picture = FALSE;
     298:	10 92 1e 14 	sts	0x141E, r1
				cam.state.rcv_data = FALSE;
     29c:	10 92 1f 14 	sts	0x141F, r1
				cam.state.rcv_data_complete = FALSE;
     2a0:	10 92 20 14 	sts	0x1420, r1
				cam.state.nb_retries = 0U;
     2a4:	10 92 23 14 	sts	0x1423, r1
				cam.state.ack_id = 0U;
     2a8:	10 92 22 14 	sts	0x1422, r1
				can_comp_image = FALSE;
     2ac:	10 92 f4 13 	sts	0x13F4, r1
				micIoPortsConfigureOutput(CONF_CMD_ALIM_CAMERA);
     2b0:	88 e0       	ldi	r24, 0x08	; 8
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	0e 94 38 1b 	call	0x3670	; 0x3670 <micIoPortsConfigureOutput>
				micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_CAMERA);
     2b8:	88 e0       	ldi	r24, 0x08	; 8
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <micIoPortsConfigureToLowLevel>
     2c0:	24 c0       	rjmp	.+72     	; 0x30a <CtrlCameraDispatcher+0x174>

			}
			else
			{
				//on a l'alim power 
				if(cam.power == TRUE)
     2c2:	80 91 25 14 	lds	r24, 0x1425
     2c6:	81 30       	cpi	r24, 0x01	; 1
     2c8:	d9 f4       	brne	.+54     	; 0x300 <CtrlCameraDispatcher+0x16a>
				{
					//si on a pas recu de ack apres un get picture
					if( ( cam.state.rcv_get_picture_ack == FALSE ) && ( cam.state.send_get_picture == TRUE )  && ( cam.state.timeout > 1 ))
     2ca:	80 91 1d 14 	lds	r24, 0x141D
     2ce:	88 23       	and	r24, r24
     2d0:	89 f4       	brne	.+34     	; 0x2f4 <CtrlCameraDispatcher+0x15e>
     2d2:	80 91 1e 14 	lds	r24, 0x141E
     2d6:	81 30       	cpi	r24, 0x01	; 1
     2d8:	69 f4       	brne	.+26     	; 0x2f4 <CtrlCameraDispatcher+0x15e>
     2da:	80 91 21 14 	lds	r24, 0x1421
     2de:	82 30       	cpi	r24, 0x02	; 2
     2e0:	48 f0       	brcs	.+18     	; 0x2f4 <CtrlCameraDispatcher+0x15e>
					{
						//on reinit la camera
						micIoPortsConfigureToHighLevel(CONF_CMD_ALIM_CAMERA);
     2e2:	88 e0       	ldi	r24, 0x08	; 8
     2e4:	90 e0       	ldi	r25, 0x00	; 0
     2e6:	0e 94 82 1b 	call	0x3704	; 0x3704 <micIoPortsConfigureToHighLevel>
						CtrlCamera();
     2ea:	0e 94 67 00 	call	0xce	; 0xce <CtrlCamera>
						cam.waitting = 0;
     2ee:	10 92 27 14 	sts	0x1427, r1
     2f2:	0b c0       	rjmp	.+22     	; 0x30a <CtrlCameraDispatcher+0x174>
					}
					else
					{	
						cam.state.timeout++;			
     2f4:	80 91 21 14 	lds	r24, 0x1421
     2f8:	8f 5f       	subi	r24, 0xFF	; 255
     2fa:	80 93 21 14 	sts	0x1421, r24
     2fe:	05 c0       	rjmp	.+10     	; 0x30a <CtrlCameraDispatcher+0x174>
					}
				}
				else
				{
					cam.waitting++;
     300:	80 91 27 14 	lds	r24, 0x1427
     304:	8f 5f       	subi	r24, 0xFF	; 255
     306:	80 93 27 14 	sts	0x1427, r24
				}
			}
		}	
		//On a recu une image
		if ( DrvEventTestEvent(event ,CONF_EVENT_CAM_PICT_RCV ) )
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	9a 81       	ldd	r25, Y+2	; 0x02
     30e:	68 e0       	ldi	r22, 0x08	; 8
     310:	0e 94 90 09 	call	0x1320	; 0x1320 <DrvEventTestEvent>
     314:	88 23       	and	r24, r24
     316:	31 f0       	breq	.+12     	; 0x324 <CtrlCameraDispatcher+0x18e>
		{
			//on confirme la reception
			CtrlCameraCmdAck( 0x00 );
     318:	80 e0       	ldi	r24, 0x00	; 0
     31a:	0e 94 3b 05 	call	0xa76	; 0xa76 <CtrlCameraCmdAck>
			cam.state.rcv_data_complete = TRUE;
     31e:	81 e0       	ldi	r24, 0x01	; 1
     320:	80 93 20 14 	sts	0x1420, r24
						
		}	
	}				
}
     324:	0f 90       	pop	r0
     326:	0f 90       	pop	r0
     328:	cf 91       	pop	r28
     32a:	df 91       	pop	r29
     32c:	08 95       	ret

0000032e <CtrlCameraSeuillage>:


// permet de faire le seuillage sur l'image
static Boolean CtrlCameraSeuillage( void ) 
{
     32e:	df 93       	push	r29
     330:	cf 93       	push	r28
     332:	cd b7       	in	r28, 0x3d	; 61
     334:	de b7       	in	r29, 0x3e	; 62
     336:	27 97       	sbiw	r28, 0x07	; 7
     338:	0f b6       	in	r0, 0x3f	; 63
     33a:	f8 94       	cli
     33c:	de bf       	out	0x3e, r29	; 62
     33e:	0f be       	out	0x3f, r0	; 63
     340:	cd bf       	out	0x3d, r28	; 61
	Int16U loop_pix = 0U ;
     342:	1a 82       	std	Y+2, r1	; 0x02
     344:	19 82       	std	Y+1, r1	; 0x01
	Int8U mvt_detect = 0U;
     346:	1b 82       	std	Y+3, r1	; 0x03
	Int8U index_pix = 0;
     348:	1c 82       	std	Y+4, r1	; 0x04
	Int16U index_octet_pix = 0;
     34a:	1e 82       	std	Y+6, r1	; 0x06
     34c:	1d 82       	std	Y+5, r1	; 0x05
	
	Boolean o_success = FALSE;
     34e:	1f 82       	std	Y+7, r1	; 0x07
					
	for (loop_pix = 0; loop_pix < IMAGE_BYTES_SIZE; loop_pix++)
     350:	1a 82       	std	Y+2, r1	; 0x02
     352:	19 82       	std	Y+1, r1	; 0x01
     354:	88 c1       	rjmp	.+784    	; 0x666 <CtrlCameraSeuillage+0x338>
	{
		static Int8U pix11;
		static Int8U pix22;
		pix11 = (mes_images[ 0 ].image[ loop_pix ] & 0xF0 )>>4;
     356:	89 81       	ldd	r24, Y+1	; 0x01
     358:	9a 81       	ldd	r25, Y+2	; 0x02
     35a:	81 5d       	subi	r24, 0xD1	; 209
     35c:	9e 4f       	sbci	r25, 0xFE	; 254
     35e:	fc 01       	movw	r30, r24
     360:	80 81       	ld	r24, Z
     362:	82 95       	swap	r24
     364:	8f 70       	andi	r24, 0x0F	; 15
     366:	80 93 f9 13 	sts	0x13F9, r24
		pix22 = (mes_images[ 1 ].image[ loop_pix ] & 0xF0 )>>4;				
     36a:	89 81       	ldd	r24, Y+1	; 0x01
     36c:	9a 81       	ldd	r25, Y+2	; 0x02
     36e:	8d 56       	subi	r24, 0x6D	; 109
     370:	95 4f       	sbci	r25, 0xF5	; 245
     372:	fc 01       	movw	r30, r24
     374:	80 81       	ld	r24, Z
     376:	82 95       	swap	r24
     378:	8f 70       	andi	r24, 0x0F	; 15
     37a:	80 93 fa 13 	sts	0x13FA, r24
		
		//pix11 = mes_images[ 0 ].image[ loop_pix ];
		//pix22 = mes_images[ 1 ].image[ loop_pix ];
			
		if( index_pix == 8 )
     37e:	8c 81       	ldd	r24, Y+4	; 0x04
     380:	88 30       	cpi	r24, 0x08	; 8
     382:	61 f4       	brne	.+24     	; 0x39c <CtrlCameraSeuillage+0x6e>
		{
			index_pix = 0;
     384:	1c 82       	std	Y+4, r1	; 0x04
			index_octet_pix++;
     386:	8d 81       	ldd	r24, Y+5	; 0x05
     388:	9e 81       	ldd	r25, Y+6	; 0x06
     38a:	01 96       	adiw	r24, 0x01	; 1
     38c:	9e 83       	std	Y+6, r25	; 0x06
     38e:	8d 83       	std	Y+5, r24	; 0x05
			compress_tab_mvt[ index_octet_pix ]=0;
     390:	8d 81       	ldd	r24, Y+5	; 0x05
     392:	9e 81       	ldd	r25, Y+6	; 0x06
     394:	88 5d       	subi	r24, 0xD8	; 216
     396:	9b 4e       	sbci	r25, 0xEB	; 235
     398:	fc 01       	movw	r30, r24
     39a:	10 82       	st	Z, r1
		}
		
				
		//on seuille le pixel poid faible
		if( pix11 > pix22 )
     39c:	90 91 f9 13 	lds	r25, 0x13F9
     3a0:	80 91 fa 13 	lds	r24, 0x13FA
     3a4:	89 17       	cp	r24, r25
     3a6:	08 f0       	brcs	.+2      	; 0x3aa <CtrlCameraSeuillage+0x7c>
     3a8:	4f c0       	rjmp	.+158    	; 0x448 <CtrlCameraSeuillage+0x11a>
		{
			if ((pix11 - pix22 ) > SEUILLAGE_MOUVEMENT_HIGH)
     3aa:	80 91 f9 13 	lds	r24, 0x13F9
     3ae:	28 2f       	mov	r18, r24
     3b0:	30 e0       	ldi	r19, 0x00	; 0
     3b2:	80 91 fa 13 	lds	r24, 0x13FA
     3b6:	88 2f       	mov	r24, r24
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	a9 01       	movw	r20, r18
     3bc:	48 1b       	sub	r20, r24
     3be:	59 0b       	sbc	r21, r25
     3c0:	ca 01       	movw	r24, r20
     3c2:	84 30       	cpi	r24, 0x04	; 4
     3c4:	91 05       	cpc	r25, r1
     3c6:	08 f1       	brcs	.+66     	; 0x40a <CtrlCameraSeuillage+0xdc>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     3c8:	8d 81       	ldd	r24, Y+5	; 0x05
     3ca:	9e 81       	ldd	r25, Y+6	; 0x06
     3cc:	88 5d       	subi	r24, 0xD8	; 216
     3ce:	9b 4e       	sbci	r25, 0xEB	; 235
     3d0:	fc 01       	movw	r30, r24
     3d2:	80 81       	ld	r24, Z
     3d4:	48 2f       	mov	r20, r24
     3d6:	8c 81       	ldd	r24, Y+4	; 0x04
     3d8:	88 2f       	mov	r24, r24
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	27 e0       	ldi	r18, 0x07	; 7
     3de:	30 e0       	ldi	r19, 0x00	; 0
     3e0:	28 1b       	sub	r18, r24
     3e2:	39 0b       	sbc	r19, r25
     3e4:	81 e0       	ldi	r24, 0x01	; 1
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	02 c0       	rjmp	.+4      	; 0x3ee <CtrlCameraSeuillage+0xc0>
     3ea:	88 0f       	add	r24, r24
     3ec:	99 1f       	adc	r25, r25
     3ee:	2a 95       	dec	r18
     3f0:	e2 f7       	brpl	.-8      	; 0x3ea <CtrlCameraSeuillage+0xbc>
     3f2:	84 2b       	or	r24, r20
     3f4:	28 2f       	mov	r18, r24
     3f6:	8d 81       	ldd	r24, Y+5	; 0x05
     3f8:	9e 81       	ldd	r25, Y+6	; 0x06
     3fa:	88 5d       	subi	r24, 0xD8	; 216
     3fc:	9b 4e       	sbci	r25, 0xEB	; 235
     3fe:	fc 01       	movw	r30, r24
     400:	20 83       	st	Z, r18
				mvt_detect++;
     402:	8b 81       	ldd	r24, Y+3	; 0x03
     404:	8f 5f       	subi	r24, 0xFF	; 255
     406:	8b 83       	std	Y+3, r24	; 0x03
     408:	6d c0       	rjmp	.+218    	; 0x4e4 <CtrlCameraSeuillage+0x1b6>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     40a:	8d 81       	ldd	r24, Y+5	; 0x05
     40c:	9e 81       	ldd	r25, Y+6	; 0x06
     40e:	88 5d       	subi	r24, 0xD8	; 216
     410:	9b 4e       	sbci	r25, 0xEB	; 235
     412:	fc 01       	movw	r30, r24
     414:	80 81       	ld	r24, Z
     416:	48 2f       	mov	r20, r24
     418:	8c 81       	ldd	r24, Y+4	; 0x04
     41a:	88 2f       	mov	r24, r24
     41c:	90 e0       	ldi	r25, 0x00	; 0
     41e:	27 e0       	ldi	r18, 0x07	; 7
     420:	30 e0       	ldi	r19, 0x00	; 0
     422:	28 1b       	sub	r18, r24
     424:	39 0b       	sbc	r19, r25
     426:	81 e0       	ldi	r24, 0x01	; 1
     428:	90 e0       	ldi	r25, 0x00	; 0
     42a:	02 c0       	rjmp	.+4      	; 0x430 <CtrlCameraSeuillage+0x102>
     42c:	88 0f       	add	r24, r24
     42e:	99 1f       	adc	r25, r25
     430:	2a 95       	dec	r18
     432:	e2 f7       	brpl	.-8      	; 0x42c <CtrlCameraSeuillage+0xfe>
     434:	80 95       	com	r24
     436:	84 23       	and	r24, r20
     438:	28 2f       	mov	r18, r24
     43a:	8d 81       	ldd	r24, Y+5	; 0x05
     43c:	9e 81       	ldd	r25, Y+6	; 0x06
     43e:	88 5d       	subi	r24, 0xD8	; 216
     440:	9b 4e       	sbci	r25, 0xEB	; 235
     442:	fc 01       	movw	r30, r24
     444:	20 83       	st	Z, r18
     446:	4e c0       	rjmp	.+156    	; 0x4e4 <CtrlCameraSeuillage+0x1b6>
			}
		}
		else
		{
			if ((pix22 - pix11 ) > SEUILLAGE_MOUVEMENT_HIGH)
     448:	80 91 fa 13 	lds	r24, 0x13FA
     44c:	28 2f       	mov	r18, r24
     44e:	30 e0       	ldi	r19, 0x00	; 0
     450:	80 91 f9 13 	lds	r24, 0x13F9
     454:	88 2f       	mov	r24, r24
     456:	90 e0       	ldi	r25, 0x00	; 0
     458:	a9 01       	movw	r20, r18
     45a:	48 1b       	sub	r20, r24
     45c:	59 0b       	sbc	r21, r25
     45e:	ca 01       	movw	r24, r20
     460:	84 30       	cpi	r24, 0x04	; 4
     462:	91 05       	cpc	r25, r1
     464:	08 f1       	brcs	.+66     	; 0x4a8 <CtrlCameraSeuillage+0x17a>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     466:	8d 81       	ldd	r24, Y+5	; 0x05
     468:	9e 81       	ldd	r25, Y+6	; 0x06
     46a:	88 5d       	subi	r24, 0xD8	; 216
     46c:	9b 4e       	sbci	r25, 0xEB	; 235
     46e:	fc 01       	movw	r30, r24
     470:	80 81       	ld	r24, Z
     472:	48 2f       	mov	r20, r24
     474:	8c 81       	ldd	r24, Y+4	; 0x04
     476:	88 2f       	mov	r24, r24
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	27 e0       	ldi	r18, 0x07	; 7
     47c:	30 e0       	ldi	r19, 0x00	; 0
     47e:	28 1b       	sub	r18, r24
     480:	39 0b       	sbc	r19, r25
     482:	81 e0       	ldi	r24, 0x01	; 1
     484:	90 e0       	ldi	r25, 0x00	; 0
     486:	02 c0       	rjmp	.+4      	; 0x48c <CtrlCameraSeuillage+0x15e>
     488:	88 0f       	add	r24, r24
     48a:	99 1f       	adc	r25, r25
     48c:	2a 95       	dec	r18
     48e:	e2 f7       	brpl	.-8      	; 0x488 <CtrlCameraSeuillage+0x15a>
     490:	84 2b       	or	r24, r20
     492:	28 2f       	mov	r18, r24
     494:	8d 81       	ldd	r24, Y+5	; 0x05
     496:	9e 81       	ldd	r25, Y+6	; 0x06
     498:	88 5d       	subi	r24, 0xD8	; 216
     49a:	9b 4e       	sbci	r25, 0xEB	; 235
     49c:	fc 01       	movw	r30, r24
     49e:	20 83       	st	Z, r18
				mvt_detect++;
     4a0:	8b 81       	ldd	r24, Y+3	; 0x03
     4a2:	8f 5f       	subi	r24, 0xFF	; 255
     4a4:	8b 83       	std	Y+3, r24	; 0x03
     4a6:	1e c0       	rjmp	.+60     	; 0x4e4 <CtrlCameraSeuillage+0x1b6>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     4a8:	8d 81       	ldd	r24, Y+5	; 0x05
     4aa:	9e 81       	ldd	r25, Y+6	; 0x06
     4ac:	88 5d       	subi	r24, 0xD8	; 216
     4ae:	9b 4e       	sbci	r25, 0xEB	; 235
     4b0:	fc 01       	movw	r30, r24
     4b2:	80 81       	ld	r24, Z
     4b4:	48 2f       	mov	r20, r24
     4b6:	8c 81       	ldd	r24, Y+4	; 0x04
     4b8:	88 2f       	mov	r24, r24
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	27 e0       	ldi	r18, 0x07	; 7
     4be:	30 e0       	ldi	r19, 0x00	; 0
     4c0:	28 1b       	sub	r18, r24
     4c2:	39 0b       	sbc	r19, r25
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	90 e0       	ldi	r25, 0x00	; 0
     4c8:	02 c0       	rjmp	.+4      	; 0x4ce <CtrlCameraSeuillage+0x1a0>
     4ca:	88 0f       	add	r24, r24
     4cc:	99 1f       	adc	r25, r25
     4ce:	2a 95       	dec	r18
     4d0:	e2 f7       	brpl	.-8      	; 0x4ca <CtrlCameraSeuillage+0x19c>
     4d2:	80 95       	com	r24
     4d4:	84 23       	and	r24, r20
     4d6:	28 2f       	mov	r18, r24
     4d8:	8d 81       	ldd	r24, Y+5	; 0x05
     4da:	9e 81       	ldd	r25, Y+6	; 0x06
     4dc:	88 5d       	subi	r24, 0xD8	; 216
     4de:	9b 4e       	sbci	r25, 0xEB	; 235
     4e0:	fc 01       	movw	r30, r24
     4e2:	20 83       	st	Z, r18
			}
		}
			
		index_pix++;	
     4e4:	8c 81       	ldd	r24, Y+4	; 0x04
     4e6:	8f 5f       	subi	r24, 0xFF	; 255
     4e8:	8c 83       	std	Y+4, r24	; 0x04
		pix11 = (mes_images[ 0 ].image[ loop_pix ] & 0x0F );
     4ea:	89 81       	ldd	r24, Y+1	; 0x01
     4ec:	9a 81       	ldd	r25, Y+2	; 0x02
     4ee:	81 5d       	subi	r24, 0xD1	; 209
     4f0:	9e 4f       	sbci	r25, 0xFE	; 254
     4f2:	fc 01       	movw	r30, r24
     4f4:	80 81       	ld	r24, Z
     4f6:	8f 70       	andi	r24, 0x0F	; 15
     4f8:	80 93 f9 13 	sts	0x13F9, r24
		pix22 = (mes_images[ 1 ].image[ loop_pix ] & 0x0F );				
     4fc:	89 81       	ldd	r24, Y+1	; 0x01
     4fe:	9a 81       	ldd	r25, Y+2	; 0x02
     500:	8d 56       	subi	r24, 0x6D	; 109
     502:	95 4f       	sbci	r25, 0xF5	; 245
     504:	fc 01       	movw	r30, r24
     506:	80 81       	ld	r24, Z
     508:	8f 70       	andi	r24, 0x0F	; 15
     50a:	80 93 fa 13 	sts	0x13FA, r24
		//on seuille le pixel poid faible
		if( pix11 > pix22 )
     50e:	90 91 f9 13 	lds	r25, 0x13F9
     512:	80 91 fa 13 	lds	r24, 0x13FA
     516:	89 17       	cp	r24, r25
     518:	08 f0       	brcs	.+2      	; 0x51c <CtrlCameraSeuillage+0x1ee>
     51a:	4f c0       	rjmp	.+158    	; 0x5ba <CtrlCameraSeuillage+0x28c>
		{
			if ((pix11 - pix22 ) > SEUILLAGE_MOUVEMENT_HIGH)
     51c:	80 91 f9 13 	lds	r24, 0x13F9
     520:	28 2f       	mov	r18, r24
     522:	30 e0       	ldi	r19, 0x00	; 0
     524:	80 91 fa 13 	lds	r24, 0x13FA
     528:	88 2f       	mov	r24, r24
     52a:	90 e0       	ldi	r25, 0x00	; 0
     52c:	a9 01       	movw	r20, r18
     52e:	48 1b       	sub	r20, r24
     530:	59 0b       	sbc	r21, r25
     532:	ca 01       	movw	r24, r20
     534:	84 30       	cpi	r24, 0x04	; 4
     536:	91 05       	cpc	r25, r1
     538:	08 f1       	brcs	.+66     	; 0x57c <CtrlCameraSeuillage+0x24e>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     53a:	8d 81       	ldd	r24, Y+5	; 0x05
     53c:	9e 81       	ldd	r25, Y+6	; 0x06
     53e:	88 5d       	subi	r24, 0xD8	; 216
     540:	9b 4e       	sbci	r25, 0xEB	; 235
     542:	fc 01       	movw	r30, r24
     544:	80 81       	ld	r24, Z
     546:	48 2f       	mov	r20, r24
     548:	8c 81       	ldd	r24, Y+4	; 0x04
     54a:	88 2f       	mov	r24, r24
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	27 e0       	ldi	r18, 0x07	; 7
     550:	30 e0       	ldi	r19, 0x00	; 0
     552:	28 1b       	sub	r18, r24
     554:	39 0b       	sbc	r19, r25
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	02 c0       	rjmp	.+4      	; 0x560 <CtrlCameraSeuillage+0x232>
     55c:	88 0f       	add	r24, r24
     55e:	99 1f       	adc	r25, r25
     560:	2a 95       	dec	r18
     562:	e2 f7       	brpl	.-8      	; 0x55c <CtrlCameraSeuillage+0x22e>
     564:	84 2b       	or	r24, r20
     566:	28 2f       	mov	r18, r24
     568:	8d 81       	ldd	r24, Y+5	; 0x05
     56a:	9e 81       	ldd	r25, Y+6	; 0x06
     56c:	88 5d       	subi	r24, 0xD8	; 216
     56e:	9b 4e       	sbci	r25, 0xEB	; 235
     570:	fc 01       	movw	r30, r24
     572:	20 83       	st	Z, r18
				mvt_detect++;
     574:	8b 81       	ldd	r24, Y+3	; 0x03
     576:	8f 5f       	subi	r24, 0xFF	; 255
     578:	8b 83       	std	Y+3, r24	; 0x03
     57a:	6d c0       	rjmp	.+218    	; 0x656 <CtrlCameraSeuillage+0x328>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     57c:	8d 81       	ldd	r24, Y+5	; 0x05
     57e:	9e 81       	ldd	r25, Y+6	; 0x06
     580:	88 5d       	subi	r24, 0xD8	; 216
     582:	9b 4e       	sbci	r25, 0xEB	; 235
     584:	fc 01       	movw	r30, r24
     586:	80 81       	ld	r24, Z
     588:	48 2f       	mov	r20, r24
     58a:	8c 81       	ldd	r24, Y+4	; 0x04
     58c:	88 2f       	mov	r24, r24
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	27 e0       	ldi	r18, 0x07	; 7
     592:	30 e0       	ldi	r19, 0x00	; 0
     594:	28 1b       	sub	r18, r24
     596:	39 0b       	sbc	r19, r25
     598:	81 e0       	ldi	r24, 0x01	; 1
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	02 c0       	rjmp	.+4      	; 0x5a2 <CtrlCameraSeuillage+0x274>
     59e:	88 0f       	add	r24, r24
     5a0:	99 1f       	adc	r25, r25
     5a2:	2a 95       	dec	r18
     5a4:	e2 f7       	brpl	.-8      	; 0x59e <CtrlCameraSeuillage+0x270>
     5a6:	80 95       	com	r24
     5a8:	84 23       	and	r24, r20
     5aa:	28 2f       	mov	r18, r24
     5ac:	8d 81       	ldd	r24, Y+5	; 0x05
     5ae:	9e 81       	ldd	r25, Y+6	; 0x06
     5b0:	88 5d       	subi	r24, 0xD8	; 216
     5b2:	9b 4e       	sbci	r25, 0xEB	; 235
     5b4:	fc 01       	movw	r30, r24
     5b6:	20 83       	st	Z, r18
     5b8:	4e c0       	rjmp	.+156    	; 0x656 <CtrlCameraSeuillage+0x328>
			}
		}
		else
		{
			if ((pix22 - pix11 ) > SEUILLAGE_MOUVEMENT_HIGH)
     5ba:	80 91 fa 13 	lds	r24, 0x13FA
     5be:	28 2f       	mov	r18, r24
     5c0:	30 e0       	ldi	r19, 0x00	; 0
     5c2:	80 91 f9 13 	lds	r24, 0x13F9
     5c6:	88 2f       	mov	r24, r24
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	a9 01       	movw	r20, r18
     5cc:	48 1b       	sub	r20, r24
     5ce:	59 0b       	sbc	r21, r25
     5d0:	ca 01       	movw	r24, r20
     5d2:	84 30       	cpi	r24, 0x04	; 4
     5d4:	91 05       	cpc	r25, r1
     5d6:	08 f1       	brcs	.+66     	; 0x61a <CtrlCameraSeuillage+0x2ec>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     5d8:	8d 81       	ldd	r24, Y+5	; 0x05
     5da:	9e 81       	ldd	r25, Y+6	; 0x06
     5dc:	88 5d       	subi	r24, 0xD8	; 216
     5de:	9b 4e       	sbci	r25, 0xEB	; 235
     5e0:	fc 01       	movw	r30, r24
     5e2:	80 81       	ld	r24, Z
     5e4:	48 2f       	mov	r20, r24
     5e6:	8c 81       	ldd	r24, Y+4	; 0x04
     5e8:	88 2f       	mov	r24, r24
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	27 e0       	ldi	r18, 0x07	; 7
     5ee:	30 e0       	ldi	r19, 0x00	; 0
     5f0:	28 1b       	sub	r18, r24
     5f2:	39 0b       	sbc	r19, r25
     5f4:	81 e0       	ldi	r24, 0x01	; 1
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	02 c0       	rjmp	.+4      	; 0x5fe <CtrlCameraSeuillage+0x2d0>
     5fa:	88 0f       	add	r24, r24
     5fc:	99 1f       	adc	r25, r25
     5fe:	2a 95       	dec	r18
     600:	e2 f7       	brpl	.-8      	; 0x5fa <CtrlCameraSeuillage+0x2cc>
     602:	84 2b       	or	r24, r20
     604:	28 2f       	mov	r18, r24
     606:	8d 81       	ldd	r24, Y+5	; 0x05
     608:	9e 81       	ldd	r25, Y+6	; 0x06
     60a:	88 5d       	subi	r24, 0xD8	; 216
     60c:	9b 4e       	sbci	r25, 0xEB	; 235
     60e:	fc 01       	movw	r30, r24
     610:	20 83       	st	Z, r18
				mvt_detect++;
     612:	8b 81       	ldd	r24, Y+3	; 0x03
     614:	8f 5f       	subi	r24, 0xFF	; 255
     616:	8b 83       	std	Y+3, r24	; 0x03
     618:	1e c0       	rjmp	.+60     	; 0x656 <CtrlCameraSeuillage+0x328>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     61a:	8d 81       	ldd	r24, Y+5	; 0x05
     61c:	9e 81       	ldd	r25, Y+6	; 0x06
     61e:	88 5d       	subi	r24, 0xD8	; 216
     620:	9b 4e       	sbci	r25, 0xEB	; 235
     622:	fc 01       	movw	r30, r24
     624:	80 81       	ld	r24, Z
     626:	48 2f       	mov	r20, r24
     628:	8c 81       	ldd	r24, Y+4	; 0x04
     62a:	88 2f       	mov	r24, r24
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	27 e0       	ldi	r18, 0x07	; 7
     630:	30 e0       	ldi	r19, 0x00	; 0
     632:	28 1b       	sub	r18, r24
     634:	39 0b       	sbc	r19, r25
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	90 e0       	ldi	r25, 0x00	; 0
     63a:	02 c0       	rjmp	.+4      	; 0x640 <CtrlCameraSeuillage+0x312>
     63c:	88 0f       	add	r24, r24
     63e:	99 1f       	adc	r25, r25
     640:	2a 95       	dec	r18
     642:	e2 f7       	brpl	.-8      	; 0x63c <CtrlCameraSeuillage+0x30e>
     644:	80 95       	com	r24
     646:	84 23       	and	r24, r20
     648:	28 2f       	mov	r18, r24
     64a:	8d 81       	ldd	r24, Y+5	; 0x05
     64c:	9e 81       	ldd	r25, Y+6	; 0x06
     64e:	88 5d       	subi	r24, 0xD8	; 216
     650:	9b 4e       	sbci	r25, 0xEB	; 235
     652:	fc 01       	movw	r30, r24
     654:	20 83       	st	Z, r18
			}
		}
		index_pix++;
     656:	8c 81       	ldd	r24, Y+4	; 0x04
     658:	8f 5f       	subi	r24, 0xFF	; 255
     65a:	8c 83       	std	Y+4, r24	; 0x04
	Int8U index_pix = 0;
	Int16U index_octet_pix = 0;
	
	Boolean o_success = FALSE;
					
	for (loop_pix = 0; loop_pix < IMAGE_BYTES_SIZE; loop_pix++)
     65c:	89 81       	ldd	r24, Y+1	; 0x01
     65e:	9a 81       	ldd	r25, Y+2	; 0x02
     660:	01 96       	adiw	r24, 0x01	; 1
     662:	9a 83       	std	Y+2, r25	; 0x02
     664:	89 83       	std	Y+1, r24	; 0x01
     666:	89 81       	ldd	r24, Y+1	; 0x01
     668:	9a 81       	ldd	r25, Y+2	; 0x02
     66a:	f9 e0       	ldi	r31, 0x09	; 9
     66c:	80 36       	cpi	r24, 0x60	; 96
     66e:	9f 07       	cpc	r25, r31
     670:	08 f4       	brcc	.+2      	; 0x674 <CtrlCameraSeuillage+0x346>
     672:	71 ce       	rjmp	.-798    	; 0x356 <CtrlCameraSeuillage+0x28>
			}
		}
		index_pix++;
	}
	
	if(mvt_detect > 5U)
     674:	8b 81       	ldd	r24, Y+3	; 0x03
     676:	86 30       	cpi	r24, 0x06	; 6
     678:	10 f0       	brcs	.+4      	; 0x67e <CtrlCameraSeuillage+0x350>
	{
		o_success = TRUE;		
     67a:	81 e0       	ldi	r24, 0x01	; 1
     67c:	8f 83       	std	Y+7, r24	; 0x07
	}
	return o_success;
     67e:	8f 81       	ldd	r24, Y+7	; 0x07
}	
     680:	27 96       	adiw	r28, 0x07	; 7
     682:	0f b6       	in	r0, 0x3f	; 63
     684:	f8 94       	cli
     686:	de bf       	out	0x3e, r29	; 62
     688:	0f be       	out	0x3f, r0	; 63
     68a:	cd bf       	out	0x3d, r28	; 61
     68c:	cf 91       	pop	r28
     68e:	df 91       	pop	r29
     690:	08 95       	ret

00000692 <CtrlCameraExecuteSendUartMovement>:


//on envoie la trame sur l'uart
static void CtrlCameraExecuteSendUartMovement(void) 
{
     692:	df 93       	push	r29
     694:	cf 93       	push	r28
     696:	cd b7       	in	r28, 0x3d	; 61
     698:	de b7       	in	r29, 0x3e	; 62
     69a:	6b 97       	sbiw	r28, 0x1b	; 27
     69c:	0f b6       	in	r0, 0x3f	; 63
     69e:	f8 94       	cli
     6a0:	de bf       	out	0x3e, r29	; 62
     6a2:	0f be       	out	0x3f, r0	; 63
     6a4:	cd bf       	out	0x3d, r28	; 61
	Int8U buffer[27];
	static Int16U loop_mvt = 0U;
	static Int16U loop_area = 0U;
	for ( loop_area = 0U; loop_area < 600U ; loop_area += 20U)
     6a6:	10 92 f6 13 	sts	0x13F6, r1
     6aa:	10 92 f5 13 	sts	0x13F5, r1
     6ae:	55 c0       	rjmp	.+170    	; 0x75a <CtrlCameraExecuteSendUartMovement+0xc8>
	{
		buffer[0] = '*';
     6b0:	8a e2       	ldi	r24, 0x2A	; 42
     6b2:	89 83       	std	Y+1, r24	; 0x01
		buffer[1] = E_PROTOCOLE_HEAD;
     6b4:	1a 82       	std	Y+2, r1	; 0x02
		buffer[2] = E_PROTOCOLE_WHO_CAMERA;
     6b6:	81 e0       	ldi	r24, 0x01	; 1
     6b8:	8b 83       	std	Y+3, r24	; 0x03
		buffer[3] = loop_area >> 8U;
     6ba:	80 91 f5 13 	lds	r24, 0x13F5
     6be:	90 91 f6 13 	lds	r25, 0x13F6
     6c2:	89 2f       	mov	r24, r25
     6c4:	99 27       	eor	r25, r25
     6c6:	8c 83       	std	Y+4, r24	; 0x04
		buffer[4] = loop_area ;
     6c8:	80 91 f5 13 	lds	r24, 0x13F5
     6cc:	90 91 f6 13 	lds	r25, 0x13F6
     6d0:	8d 83       	std	Y+5, r24	; 0x05
		for (loop_mvt = 0U; loop_mvt < 20U ; loop_mvt++)
     6d2:	10 92 f8 13 	sts	0x13F8, r1
     6d6:	10 92 f7 13 	sts	0x13F7, r1
     6da:	23 c0       	rjmp	.+70     	; 0x722 <CtrlCameraExecuteSendUartMovement+0x90>
		{
			buffer[5 + loop_mvt] = compress_tab_mvt[ loop_area + loop_mvt ] ;
     6dc:	80 91 f7 13 	lds	r24, 0x13F7
     6e0:	90 91 f8 13 	lds	r25, 0x13F8
     6e4:	05 96       	adiw	r24, 0x05	; 5
     6e6:	40 91 f5 13 	lds	r20, 0x13F5
     6ea:	50 91 f6 13 	lds	r21, 0x13F6
     6ee:	20 91 f7 13 	lds	r18, 0x13F7
     6f2:	30 91 f8 13 	lds	r19, 0x13F8
     6f6:	24 0f       	add	r18, r20
     6f8:	35 1f       	adc	r19, r21
     6fa:	28 5d       	subi	r18, 0xD8	; 216
     6fc:	3b 4e       	sbci	r19, 0xEB	; 235
     6fe:	f9 01       	movw	r30, r18
     700:	40 81       	ld	r20, Z
     702:	9e 01       	movw	r18, r28
     704:	2f 5f       	subi	r18, 0xFF	; 255
     706:	3f 4f       	sbci	r19, 0xFF	; 255
     708:	82 0f       	add	r24, r18
     70a:	93 1f       	adc	r25, r19
     70c:	fc 01       	movw	r30, r24
     70e:	40 83       	st	Z, r20
		buffer[0] = '*';
		buffer[1] = E_PROTOCOLE_HEAD;
		buffer[2] = E_PROTOCOLE_WHO_CAMERA;
		buffer[3] = loop_area >> 8U;
		buffer[4] = loop_area ;
		for (loop_mvt = 0U; loop_mvt < 20U ; loop_mvt++)
     710:	80 91 f7 13 	lds	r24, 0x13F7
     714:	90 91 f8 13 	lds	r25, 0x13F8
     718:	01 96       	adiw	r24, 0x01	; 1
     71a:	90 93 f8 13 	sts	0x13F8, r25
     71e:	80 93 f7 13 	sts	0x13F7, r24
     722:	80 91 f7 13 	lds	r24, 0x13F7
     726:	90 91 f8 13 	lds	r25, 0x13F8
     72a:	84 31       	cpi	r24, 0x14	; 20
     72c:	91 05       	cpc	r25, r1
     72e:	b0 f2       	brcs	.-84     	; 0x6dc <CtrlCameraExecuteSendUartMovement+0x4a>
		{
			buffer[5 + loop_mvt] = compress_tab_mvt[ loop_area + loop_mvt ] ;
		}	
		buffer[25] = '#';
     730:	83 e2       	ldi	r24, 0x23	; 35
     732:	8a 8f       	std	Y+26, r24	; 0x1a
		buffer[26] = '#';
     734:	83 e2       	ldi	r24, 0x23	; 35
     736:	8b 8f       	std	Y+27, r24	; 0x1b
		DrvUartDirectSendBytes(CONF_UART_0_INDEX,buffer,27U);
     738:	80 e0       	ldi	r24, 0x00	; 0
     73a:	9e 01       	movw	r18, r28
     73c:	2f 5f       	subi	r18, 0xFF	; 255
     73e:	3f 4f       	sbci	r19, 0xFF	; 255
     740:	b9 01       	movw	r22, r18
     742:	4b e1       	ldi	r20, 0x1B	; 27
     744:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
static void CtrlCameraExecuteSendUartMovement(void) 
{
	Int8U buffer[27];
	static Int16U loop_mvt = 0U;
	static Int16U loop_area = 0U;
	for ( loop_area = 0U; loop_area < 600U ; loop_area += 20U)
     748:	80 91 f5 13 	lds	r24, 0x13F5
     74c:	90 91 f6 13 	lds	r25, 0x13F6
     750:	44 96       	adiw	r24, 0x14	; 20
     752:	90 93 f6 13 	sts	0x13F6, r25
     756:	80 93 f5 13 	sts	0x13F5, r24
     75a:	80 91 f5 13 	lds	r24, 0x13F5
     75e:	90 91 f6 13 	lds	r25, 0x13F6
     762:	f2 e0       	ldi	r31, 0x02	; 2
     764:	88 35       	cpi	r24, 0x58	; 88
     766:	9f 07       	cpc	r25, r31
     768:	08 f4       	brcc	.+2      	; 0x76c <CtrlCameraExecuteSendUartMovement+0xda>
     76a:	a2 cf       	rjmp	.-188    	; 0x6b0 <CtrlCameraExecuteSendUartMovement+0x1e>
		}	
		buffer[25] = '#';
		buffer[26] = '#';
		DrvUartDirectSendBytes(CONF_UART_0_INDEX,buffer,27U);
	}	
}	
     76c:	6b 96       	adiw	r28, 0x1b	; 27
     76e:	0f b6       	in	r0, 0x3f	; 63
     770:	f8 94       	cli
     772:	de bf       	out	0x3e, r29	; 62
     774:	0f be       	out	0x3f, r0	; 63
     776:	cd bf       	out	0x3d, r28	; 61
     778:	cf 91       	pop	r28
     77a:	df 91       	pop	r29
     77c:	08 95       	ret

0000077e <CtrlCameraStateMachine>:


//machine d'etat de connexion avec la camera
static void CtrlCameraStateMachine( void ) 
{
     77e:	df 93       	push	r29
     780:	cf 93       	push	r28
     782:	cd b7       	in	r28, 0x3d	; 61
     784:	de b7       	in	r29, 0x3e	; 62
	//on essaye de se synchroniser 
	if( ( cam.state.nb_retries < NB_RETRIES ) && ( cam.state.rcv_sync_ack == FALSE ) )
     786:	80 91 23 14 	lds	r24, 0x1423
     78a:	8c 33       	cpi	r24, 0x3C	; 60
     78c:	78 f4       	brcc	.+30     	; 0x7ac <CtrlCameraStateMachine+0x2e>
     78e:	80 91 1a 14 	lds	r24, 0x141A
     792:	88 23       	and	r24, r24
     794:	59 f4       	brne	.+22     	; 0x7ac <CtrlCameraStateMachine+0x2e>
	{
		//on rallume la camera apres avoir recu un NACK
		if(cam.state.rcv_nack == TRUE)
     796:	80 91 1b 14 	lds	r24, 0x141B
     79a:	81 30       	cpi	r24, 0x01	; 1
     79c:	21 f4       	brne	.+8      	; 0x7a6 <CtrlCameraStateMachine+0x28>
		{
			micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_CAMERA);
     79e:	88 e0       	ldi	r24, 0x08	; 8
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <micIoPortsConfigureToLowLevel>
		}				
		//on essaye de synchroniser
		CtrlCameraCmdSynchro();
     7a6:	0e 94 4f 05 	call	0xa9e	; 0xa9e <CtrlCameraCmdSynchro>
     7aa:	56 c0       	rjmp	.+172    	; 0x858 <CtrlCameraStateMachine+0xda>
					
	}
	//on a pas reussi s a la synchro
	else if( cam.state.nb_retries >= NB_RETRIES )
     7ac:	80 91 23 14 	lds	r24, 0x1423
     7b0:	8c 33       	cpi	r24, 0x3C	; 60
     7b2:	20 f1       	brcs	.+72     	; 0x7fc <CtrlCameraStateMachine+0x7e>
	{
		cam.power = FALSE;
     7b4:	10 92 25 14 	sts	0x1425, r1
		cam.enable = FALSE;
     7b8:	10 92 24 14 	sts	0x1424, r1
		cam.waitting = 0U;
     7bc:	10 92 27 14 	sts	0x1427, r1
		cam.get_images = FALSE;
     7c0:	10 92 26 14 	sts	0x1426, r1
	
		cam.state.timeout = 0U;
     7c4:	10 92 21 14 	sts	0x1421, r1
		cam.state.rcv_sync_ack = FALSE;
     7c8:	10 92 1a 14 	sts	0x141A, r1
		cam.state.rcv_nack = FALSE;
     7cc:	10 92 1b 14 	sts	0x141B, r1
		cam.state.rcv_set_ack = FALSE;
     7d0:	10 92 1c 14 	sts	0x141C, r1
		cam.state.rcv_get_picture_ack = FALSE;
     7d4:	10 92 1d 14 	sts	0x141D, r1
		cam.state.send_get_picture = FALSE;
     7d8:	10 92 1e 14 	sts	0x141E, r1
		cam.state.rcv_data = FALSE;
     7dc:	10 92 1f 14 	sts	0x141F, r1
		cam.state.rcv_data_complete = FALSE;
     7e0:	10 92 20 14 	sts	0x1420, r1
		cam.state.nb_retries = 0U;
     7e4:	10 92 23 14 	sts	0x1423, r1
		cam.state.ack_id = 0U;
     7e8:	10 92 22 14 	sts	0x1422, r1
		can_comp_image = FALSE;
     7ec:	10 92 f4 13 	sts	0x13F4, r1
	
		//on ective la camera
		CtrlCameraEnable( TRUE );
     7f0:	81 e0       	ldi	r24, 0x01	; 1
     7f2:	0e 94 ac 00 	call	0x158	; 0x158 <CtrlCameraEnable>
	
		CtrlCameraGetPicture();
     7f6:	0e 94 a2 00 	call	0x144	; 0x144 <CtrlCameraGetPicture>
     7fa:	2e c0       	rjmp	.+92     	; 0x858 <CtrlCameraStateMachine+0xda>
	}
	//on envoie une cmd de setting
	else if(( cam.state.rcv_sync_ack == TRUE ) && ( cam.waitting < 5U ) )
     7fc:	80 91 1a 14 	lds	r24, 0x141A
     800:	81 30       	cpi	r24, 0x01	; 1
     802:	51 f4       	brne	.+20     	; 0x818 <CtrlCameraStateMachine+0x9a>
     804:	80 91 27 14 	lds	r24, 0x1427
     808:	85 30       	cpi	r24, 0x05	; 5
     80a:	30 f4       	brcc	.+12     	; 0x818 <CtrlCameraStateMachine+0x9a>
	{
		cam.waitting++;
     80c:	80 91 27 14 	lds	r24, 0x1427
     810:	8f 5f       	subi	r24, 0xFF	; 255
     812:	80 93 27 14 	sts	0x1427, r24
     816:	20 c0       	rjmp	.+64     	; 0x858 <CtrlCameraStateMachine+0xda>
	}
	//on envoie une cmd de setting
	else if(( cam.state.rcv_sync_ack == TRUE ) && ( cam.state.rcv_set_ack == FALSE ) )
     818:	80 91 1a 14 	lds	r24, 0x141A
     81c:	81 30       	cpi	r24, 0x01	; 1
     81e:	49 f4       	brne	.+18     	; 0x832 <CtrlCameraStateMachine+0xb4>
     820:	80 91 1c 14 	lds	r24, 0x141C
     824:	88 23       	and	r24, r24
     826:	29 f4       	brne	.+10     	; 0x832 <CtrlCameraStateMachine+0xb4>
	{
		cam.waitting = 0U;
     828:	10 92 27 14 	sts	0x1427, r1
		CtrlCameraCmdSettings();
     82c:	0e 94 64 05 	call	0xac8	; 0xac8 <CtrlCameraCmdSettings>
     830:	13 c0       	rjmp	.+38     	; 0x858 <CtrlCameraStateMachine+0xda>
	}
	//on envoie une cmd de pour recuperer l'image
	else if(( cam.state.rcv_set_ack == TRUE ) && ( cam.state.rcv_get_picture_ack == FALSE ) && ( cam.state.send_get_picture == FALSE ))
     832:	80 91 1c 14 	lds	r24, 0x141C
     836:	81 30       	cpi	r24, 0x01	; 1
     838:	79 f4       	brne	.+30     	; 0x858 <CtrlCameraStateMachine+0xda>
     83a:	80 91 1d 14 	lds	r24, 0x141D
     83e:	88 23       	and	r24, r24
     840:	59 f4       	brne	.+22     	; 0x858 <CtrlCameraStateMachine+0xda>
     842:	80 91 1e 14 	lds	r24, 0x141E
     846:	88 23       	and	r24, r24
     848:	39 f4       	brne	.+14     	; 0x858 <CtrlCameraStateMachine+0xda>
	{
		CtrlCameraCmdGetPicture();
     84a:	0e 94 74 05 	call	0xae8	; 0xae8 <CtrlCameraCmdGetPicture>
		cam.state.timeout = 0U;
     84e:	10 92 21 14 	sts	0x1421, r1
		cam.state.send_get_picture = TRUE;
     852:	81 e0       	ldi	r24, 0x01	; 1
     854:	80 93 1e 14 	sts	0x141E, r24
	}
	else
	{
		//MISRA 
	}		
}
     858:	cf 91       	pop	r28
     85a:	df 91       	pop	r29
     85c:	08 95       	ret

0000085e <__vector_28>:


//callback de la reception UART ISR
ISR(USART1_RX_vect)
{
     85e:	1f 92       	push	r1
     860:	0f 92       	push	r0
     862:	0f b6       	in	r0, 0x3f	; 63
     864:	0f 92       	push	r0
     866:	00 90 5b 00 	lds	r0, 0x005B
     86a:	0f 92       	push	r0
     86c:	11 24       	eor	r1, r1
     86e:	2f 93       	push	r18
     870:	3f 93       	push	r19
     872:	4f 93       	push	r20
     874:	5f 93       	push	r21
     876:	6f 93       	push	r22
     878:	7f 93       	push	r23
     87a:	8f 93       	push	r24
     87c:	9f 93       	push	r25
     87e:	af 93       	push	r26
     880:	bf 93       	push	r27
     882:	ef 93       	push	r30
     884:	ff 93       	push	r31
     886:	df 93       	push	r29
     888:	cf 93       	push	r28
     88a:	0f 92       	push	r0
     88c:	cd b7       	in	r28, 0x3d	; 61
     88e:	de b7       	in	r29, 0x3e	; 62
//static void CtrlCameraCmdCallbackCamera_ISR( Int8U received_byte )
//{
	Int8U received_byte = UDR1;
     890:	8e ec       	ldi	r24, 0xCE	; 206
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	fc 01       	movw	r30, r24
     896:	80 81       	ld	r24, Z
     898:	89 83       	std	Y+1, r24	; 0x01
	//si on capture image
	if (cam.state.rcv_data == TRUE)
     89a:	80 91 1f 14 	lds	r24, 0x141F
     89e:	81 30       	cpi	r24, 0x01	; 1
     8a0:	71 f5       	brne	.+92     	; 0x8fe <__vector_28+0xa0>
	{
		cam.image->image[ cam.image->index++ ] = received_byte;
     8a2:	40 91 18 14 	lds	r20, 0x1418
     8a6:	50 91 19 14 	lds	r21, 0x1419
     8aa:	80 91 18 14 	lds	r24, 0x1418
     8ae:	90 91 19 14 	lds	r25, 0x1419
     8b2:	fc 01       	movw	r30, r24
     8b4:	20 81       	ld	r18, Z
     8b6:	31 81       	ldd	r19, Z+1	; 0x01
     8b8:	42 0f       	add	r20, r18
     8ba:	53 1f       	adc	r21, r19
     8bc:	4c 5f       	subi	r20, 0xFC	; 252
     8be:	5f 4f       	sbci	r21, 0xFF	; 255
     8c0:	69 81       	ldd	r22, Y+1	; 0x01
     8c2:	fa 01       	movw	r30, r20
     8c4:	60 83       	st	Z, r22
     8c6:	2f 5f       	subi	r18, 0xFF	; 255
     8c8:	3f 4f       	sbci	r19, 0xFF	; 255
     8ca:	fc 01       	movw	r30, r24
     8cc:	31 83       	std	Z+1, r19	; 0x01
     8ce:	20 83       	st	Z, r18
		if( cam.image->index == cam.image->size )	
     8d0:	80 91 18 14 	lds	r24, 0x1418
     8d4:	90 91 19 14 	lds	r25, 0x1419
     8d8:	fc 01       	movw	r30, r24
     8da:	20 81       	ld	r18, Z
     8dc:	31 81       	ldd	r19, Z+1	; 0x01
     8de:	80 91 18 14 	lds	r24, 0x1418
     8e2:	90 91 19 14 	lds	r25, 0x1419
     8e6:	fc 01       	movw	r30, r24
     8e8:	82 81       	ldd	r24, Z+2	; 0x02
     8ea:	93 81       	ldd	r25, Z+3	; 0x03
     8ec:	28 17       	cp	r18, r24
     8ee:	39 07       	cpc	r19, r25
     8f0:	09 f0       	breq	.+2      	; 0x8f4 <__vector_28+0x96>
     8f2:	9c c0       	rjmp	.+312    	; 0xa2c <__vector_28+0x1ce>
		{
			//on ajoute l'event
			DrvEventAddEvent(CONF_EVENT_CAM_PICT_RCV);
     8f4:	88 e0       	ldi	r24, 0x08	; 8
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	0e 94 ab 09 	call	0x1356	; 0x1356 <DrvEventAddEvent>
     8fc:	97 c0       	rjmp	.+302    	; 0xa2c <__vector_28+0x1ce>
		}
	}
	else 
	{
		//si on a recu un start
		if( start_trame == TRUE )
     8fe:	80 91 22 01 	lds	r24, 0x0122
     902:	81 30       	cpi	r24, 0x01	; 1
     904:	09 f0       	breq	.+2      	; 0x908 <__vector_28+0xaa>
     906:	7d c0       	rjmp	.+250    	; 0xa02 <__vector_28+0x1a4>
		{		
			recpt_cmd_frame_cam[ index_cam_uart++ ] = received_byte ;
     908:	80 91 23 01 	lds	r24, 0x0123
     90c:	90 91 24 01 	lds	r25, 0x0124
     910:	9c 01       	movw	r18, r24
     912:	2b 5d       	subi	r18, 0xDB	; 219
     914:	3e 4f       	sbci	r19, 0xFE	; 254
     916:	49 81       	ldd	r20, Y+1	; 0x01
     918:	f9 01       	movw	r30, r18
     91a:	40 83       	st	Z, r20
     91c:	01 96       	adiw	r24, 0x01	; 1
     91e:	90 93 24 01 	sts	0x0124, r25
     922:	80 93 23 01 	sts	0x0123, r24

			if(index_cam_uart == 6)
     926:	80 91 23 01 	lds	r24, 0x0123
     92a:	90 91 24 01 	lds	r25, 0x0124
     92e:	86 30       	cpi	r24, 0x06	; 6
     930:	91 05       	cpc	r25, r1
     932:	09 f0       	breq	.+2      	; 0x936 <__vector_28+0xd8>
     934:	76 c0       	rjmp	.+236    	; 0xa22 <__vector_28+0x1c4>
			{
				start_trame = FALSE;
     936:	10 92 22 01 	sts	0x0122, r1
				//on a recu un NACk on eteind l'alim de la camera 
				if ( recpt_cmd_frame_cam[ 1U ] == CMD_NACK)
     93a:	80 91 26 01 	lds	r24, 0x0126
     93e:	8f 30       	cpi	r24, 0x0F	; 15
     940:	41 f4       	brne	.+16     	; 0x952 <__vector_28+0xf4>
				{
					micIoPortsConfigureToHighLevel(CONF_CMD_ALIM_CAMERA);
     942:	88 e0       	ldi	r24, 0x08	; 8
     944:	90 e0       	ldi	r25, 0x00	; 0
     946:	0e 94 82 1b 	call	0x3704	; 0x3704 <micIoPortsConfigureToHighLevel>
					cam.state.rcv_nack = TRUE;
     94a:	81 e0       	ldi	r24, 0x01	; 1
     94c:	80 93 1b 14 	sts	0x141B, r24
						cam.state.rcv_get_picture_ack = TRUE;	
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
						cam.state.rcv_data = TRUE;	
     950:	6d c0       	rjmp	.+218    	; 0xa2c <__vector_28+0x1ce>
					cam.state.rcv_nack = TRUE;
				}
				//on traite la commande			
				else
				{
					cam.state.rcv_nack = FALSE;
     952:	10 92 1b 14 	sts	0x141B, r1
					index_cam_uart = 0U;	
     956:	10 92 24 01 	sts	0x0124, r1
     95a:	10 92 23 01 	sts	0x0123, r1
					//si la cam ACk la sync
					if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_SYNC))
     95e:	80 91 26 01 	lds	r24, 0x0126
     962:	8e 30       	cpi	r24, 0x0E	; 14
     964:	49 f4       	brne	.+18     	; 0x978 <__vector_28+0x11a>
     966:	80 91 27 01 	lds	r24, 0x0127
     96a:	8d 30       	cpi	r24, 0x0D	; 13
     96c:	29 f4       	brne	.+10     	; 0x978 <__vector_28+0x11a>
					{
						cam.state.ack_id = recpt_cmd_frame_cam[ 3U ];						
     96e:	80 91 28 01 	lds	r24, 0x0128
     972:	80 93 22 14 	sts	0x1422, r24
     976:	5a c0       	rjmp	.+180    	; 0xa2c <__vector_28+0x1ce>
					}
					else if( recpt_cmd_frame_cam[ 1U ] == CMD_SYNC )
     978:	80 91 26 01 	lds	r24, 0x0126
     97c:	8d 30       	cpi	r24, 0x0D	; 13
     97e:	51 f4       	brne	.+20     	; 0x994 <__vector_28+0x136>
					{
						//on envoie le ack
						CtrlCameraCmdAck(cam.state.ack_id);
     980:	80 91 22 14 	lds	r24, 0x1422
     984:	0e 94 3b 05 	call	0xa76	; 0xa76 <CtrlCameraCmdAck>
						cam.state.ack_id = 0;
     988:	10 92 22 14 	sts	0x1422, r1
						cam.state.rcv_sync_ack = TRUE;						
     98c:	81 e0       	ldi	r24, 0x01	; 1
     98e:	80 93 1a 14 	sts	0x141A, r24
						cam.state.rcv_get_picture_ack = TRUE;	
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
						cam.state.rcv_data = TRUE;	
     992:	4c c0       	rjmp	.+152    	; 0xa2c <__vector_28+0x1ce>
						//on envoie le ack
						CtrlCameraCmdAck(cam.state.ack_id);
						cam.state.ack_id = 0;
						cam.state.rcv_sync_ack = TRUE;						
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_INITIAL))
     994:	80 91 26 01 	lds	r24, 0x0126
     998:	8e 30       	cpi	r24, 0x0E	; 14
     99a:	41 f4       	brne	.+16     	; 0x9ac <__vector_28+0x14e>
     99c:	80 91 27 01 	lds	r24, 0x0127
     9a0:	81 30       	cpi	r24, 0x01	; 1
     9a2:	21 f4       	brne	.+8      	; 0x9ac <__vector_28+0x14e>
					{
						cam.state.rcv_set_ack = TRUE;	
     9a4:	81 e0       	ldi	r24, 0x01	; 1
     9a6:	80 93 1c 14 	sts	0x141C, r24
     9aa:	40 c0       	rjmp	.+128    	; 0xa2c <__vector_28+0x1ce>
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_GET_PICTURE))
     9ac:	80 91 26 01 	lds	r24, 0x0126
     9b0:	8e 30       	cpi	r24, 0x0E	; 14
     9b2:	41 f4       	brne	.+16     	; 0x9c4 <__vector_28+0x166>
     9b4:	80 91 27 01 	lds	r24, 0x0127
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	21 f4       	brne	.+8      	; 0x9c4 <__vector_28+0x166>
					{
						cam.state.rcv_get_picture_ack = TRUE;	
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	80 93 1d 14 	sts	0x141D, r24
     9c2:	34 c0       	rjmp	.+104    	; 0xa2c <__vector_28+0x1ce>
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
     9c4:	80 91 26 01 	lds	r24, 0x0126
     9c8:	8a 30       	cpi	r24, 0x0A	; 10
     9ca:	69 f5       	brne	.+90     	; 0xa26 <__vector_28+0x1c8>
     9cc:	80 91 27 01 	lds	r24, 0x0127
     9d0:	82 30       	cpi	r24, 0x02	; 2
     9d2:	59 f5       	brne	.+86     	; 0xa2a <__vector_28+0x1cc>
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
     9d4:	80 91 18 14 	lds	r24, 0x1418
     9d8:	90 91 19 14 	lds	r25, 0x1419
     9dc:	20 91 29 01 	lds	r18, 0x0129
     9e0:	22 2f       	mov	r18, r18
     9e2:	30 e0       	ldi	r19, 0x00	; 0
     9e4:	52 2f       	mov	r21, r18
     9e6:	44 27       	eor	r20, r20
     9e8:	20 91 28 01 	lds	r18, 0x0128
     9ec:	22 2f       	mov	r18, r18
     9ee:	30 e0       	ldi	r19, 0x00	; 0
     9f0:	24 2b       	or	r18, r20
     9f2:	35 2b       	or	r19, r21
     9f4:	fc 01       	movw	r30, r24
     9f6:	33 83       	std	Z+3, r19	; 0x03
     9f8:	22 83       	std	Z+2, r18	; 0x02
						cam.state.rcv_data = TRUE;	
     9fa:	81 e0       	ldi	r24, 0x01	; 1
     9fc:	80 93 1f 14 	sts	0x141F, r24
     a00:	15 c0       	rjmp	.+42     	; 0xa2c <__vector_28+0x1ce>
			}
		}
		else
		{
			//si le premier byte est un Start 
			if( received_byte == START_FRAME )
     a02:	89 81       	ldd	r24, Y+1	; 0x01
     a04:	8a 3a       	cpi	r24, 0xAA	; 170
     a06:	91 f4       	brne	.+36     	; 0xa2c <__vector_28+0x1ce>
			{
				start_trame = TRUE;
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	80 93 22 01 	sts	0x0122, r24
				recpt_cmd_frame_cam[ 0 ] = START_FRAME ;
     a0e:	8a ea       	ldi	r24, 0xAA	; 170
     a10:	80 93 25 01 	sts	0x0125, r24
				index_cam_uart = 1U;
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	90 93 24 01 	sts	0x0124, r25
     a1c:	80 93 23 01 	sts	0x0123, r24
     a20:	05 c0       	rjmp	.+10     	; 0xa2c <__vector_28+0x1ce>
						cam.state.rcv_get_picture_ack = TRUE;	
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
						cam.state.rcv_data = TRUE;	
     a22:	00 00       	nop
     a24:	03 c0       	rjmp	.+6      	; 0xa2c <__vector_28+0x1ce>
     a26:	00 00       	nop
     a28:	01 c0       	rjmp	.+2      	; 0xa2c <__vector_28+0x1ce>
     a2a:	00 00       	nop
				recpt_cmd_frame_cam[ 0 ] = START_FRAME ;
				index_cam_uart = 1U;
			}
		}	
	}									
}
     a2c:	0f 90       	pop	r0
     a2e:	cf 91       	pop	r28
     a30:	df 91       	pop	r29
     a32:	ff 91       	pop	r31
     a34:	ef 91       	pop	r30
     a36:	bf 91       	pop	r27
     a38:	af 91       	pop	r26
     a3a:	9f 91       	pop	r25
     a3c:	8f 91       	pop	r24
     a3e:	7f 91       	pop	r23
     a40:	6f 91       	pop	r22
     a42:	5f 91       	pop	r21
     a44:	4f 91       	pop	r20
     a46:	3f 91       	pop	r19
     a48:	2f 91       	pop	r18
     a4a:	0f 90       	pop	r0
     a4c:	00 92 5b 00 	sts	0x005B, r0
     a50:	0f 90       	pop	r0
     a52:	0f be       	out	0x3f, r0	; 63
     a54:	0f 90       	pop	r0
     a56:	1f 90       	pop	r1
     a58:	18 95       	reti

00000a5a <CtrlCameraCmdReset>:



//on envoie un reset 
static void CtrlCameraCmdReset( void ) 
{
     a5a:	df 93       	push	r29
     a5c:	cf 93       	push	r28
     a5e:	cd b7       	in	r28, 0x3d	; 61
     a60:	de b7       	in	r29, 0x3e	; 62
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_reset, FRAME_LENGHT);
     a62:	28 e1       	ldi	r18, 0x18	; 24
     a64:	31 e0       	ldi	r19, 0x01	; 1
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	b9 01       	movw	r22, r18
     a6a:	46 e0       	ldi	r20, 0x06	; 6
     a6c:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
}
     a70:	cf 91       	pop	r28
     a72:	df 91       	pop	r29
     a74:	08 95       	ret

00000a76 <CtrlCameraCmdAck>:

//on envoie un ack camera 
static void CtrlCameraCmdAck( Int8U ack_number ) 
{
     a76:	df 93       	push	r29
     a78:	cf 93       	push	r28
     a7a:	0f 92       	push	r0
     a7c:	cd b7       	in	r28, 0x3d	; 61
     a7e:	de b7       	in	r29, 0x3e	; 62
     a80:	89 83       	std	Y+1, r24	; 0x01
	camera_ack[2] = ack_number;
     a82:	89 81       	ldd	r24, Y+1	; 0x01
     a84:	80 93 02 01 	sts	0x0102, r24
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_ack, FRAME_LENGHT);
     a88:	20 e0       	ldi	r18, 0x00	; 0
     a8a:	31 e0       	ldi	r19, 0x01	; 1
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	b9 01       	movw	r22, r18
     a90:	46 e0       	ldi	r20, 0x06	; 6
     a92:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
}
     a96:	0f 90       	pop	r0
     a98:	cf 91       	pop	r28
     a9a:	df 91       	pop	r29
     a9c:	08 95       	ret

00000a9e <CtrlCameraCmdSynchro>:

//on synchronise la camera 
static void CtrlCameraCmdSynchro( void ) 
{
     a9e:	df 93       	push	r29
     aa0:	cf 93       	push	r28
     aa2:	cd b7       	in	r28, 0x3d	; 61
     aa4:	de b7       	in	r29, 0x3e	; 62
	//on fixe l'etat de la cam
	cam.state.rcv_sync_ack = FALSE;
     aa6:	10 92 1a 14 	sts	0x141A, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_sync, FRAME_LENGHT);
     aaa:	26 e0       	ldi	r18, 0x06	; 6
     aac:	31 e0       	ldi	r19, 0x01	; 1
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	b9 01       	movw	r22, r18
     ab2:	46 e0       	ldi	r20, 0x06	; 6
     ab4:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
	//on incremente les reties
	cam.state.nb_retries++;
     ab8:	80 91 23 14 	lds	r24, 0x1423
     abc:	8f 5f       	subi	r24, 0xFF	; 255
     abe:	80 93 23 14 	sts	0x1423, r24
}	
     ac2:	cf 91       	pop	r28
     ac4:	df 91       	pop	r29
     ac6:	08 95       	ret

00000ac8 <CtrlCameraCmdSettings>:

//on set la camera 
static void CtrlCameraCmdSettings( void ) 
{
     ac8:	df 93       	push	r29
     aca:	cf 93       	push	r28
     acc:	cd b7       	in	r28, 0x3d	; 61
     ace:	de b7       	in	r29, 0x3e	; 62
	//on fixe l'etat de la cam
	cam.state.rcv_set_ack = FALSE;
     ad0:	10 92 1c 14 	sts	0x141C, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_initial, FRAME_LENGHT);
     ad4:	2c e0       	ldi	r18, 0x0C	; 12
     ad6:	31 e0       	ldi	r19, 0x01	; 1
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	b9 01       	movw	r22, r18
     adc:	46 e0       	ldi	r20, 0x06	; 6
     ade:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
}	
     ae2:	cf 91       	pop	r28
     ae4:	df 91       	pop	r29
     ae6:	08 95       	ret

00000ae8 <CtrlCameraCmdGetPicture>:

//on prend l'image
static void CtrlCameraCmdGetPicture( void ) 
{
     ae8:	df 93       	push	r29
     aea:	cf 93       	push	r28
     aec:	cd b7       	in	r28, 0x3d	; 61
     aee:	de b7       	in	r29, 0x3e	; 62
	//on fixe l'etat de la cam
	cam.state.rcv_get_picture_ack = FALSE;
     af0:	10 92 1d 14 	sts	0x141D, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_get_picture, FRAME_LENGHT);
     af4:	22 e1       	ldi	r18, 0x12	; 18
     af6:	31 e0       	ldi	r19, 0x01	; 1
     af8:	81 e0       	ldi	r24, 0x01	; 1
     afa:	b9 01       	movw	r22, r18
     afc:	46 e0       	ldi	r20, 0x06	; 6
     afe:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
}
     b02:	cf 91       	pop	r28
     b04:	df 91       	pop	r29
     b06:	08 95       	ret

00000b08 <CtrlEye>:
#define BLINK_ON_TIME 5U
#define BLINK_OFF_TIME 10U
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlEye( void ) 
{ 
     b08:	df 93       	push	r29
     b0a:	cf 93       	push	r28
     b0c:	cd b7       	in	r28, 0x3d	; 61
     b0e:	de b7       	in	r29, 0x3e	; 62
	//on active les yeux
	DrvLed();
     b10:	0e 94 a1 0b 	call	0x1742	; 0x1742 <DrvLed>
}
     b14:	cf 91       	pop	r28
     b16:	df 91       	pop	r29
     b18:	08 95       	ret

00000b1a <CtrlEyeState>:

//on joue un etat sur l'oeil
void CtrlEyeState( Int8U eye, ELedState state ) 
{
     b1a:	df 93       	push	r29
     b1c:	cf 93       	push	r28
     b1e:	00 d0       	rcall	.+0      	; 0xb20 <CtrlEyeState+0x6>
     b20:	0f 92       	push	r0
     b22:	cd b7       	in	r28, 0x3d	; 61
     b24:	de b7       	in	r29, 0x3e	; 62
     b26:	89 83       	std	Y+1, r24	; 0x01
     b28:	7b 83       	std	Y+3, r23	; 0x03
     b2a:	6a 83       	std	Y+2, r22	; 0x02
	if(eye == LEFT)
     b2c:	89 81       	ldd	r24, Y+1	; 0x01
     b2e:	81 30       	cpi	r24, 0x01	; 1
     b30:	61 f4       	brne	.+24     	; 0xb4a <CtrlEyeState+0x30>
	{
		if (state == STATE_LED_ON)
     b32:	8a 81       	ldd	r24, Y+2	; 0x02
     b34:	9b 81       	ldd	r25, Y+3	; 0x03
     b36:	00 97       	sbiw	r24, 0x00	; 0
     b38:	21 f4       	brne	.+8      	; 0xb42 <CtrlEyeState+0x28>
		{
			DrvLedOn(CONF_INDEX_EYE_LEFT) ;
     b3a:	80 e0       	ldi	r24, 0x00	; 0
     b3c:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <DrvLedOn>
     b40:	12 c0       	rjmp	.+36     	; 0xb66 <CtrlEyeState+0x4c>
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_LEFT) ;
     b42:	80 e0       	ldi	r24, 0x00	; 0
     b44:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <DrvLedOff>
     b48:	0e c0       	rjmp	.+28     	; 0xb66 <CtrlEyeState+0x4c>
		}
	}
	else if(eye == RIGHT)
     b4a:	89 81       	ldd	r24, Y+1	; 0x01
     b4c:	82 30       	cpi	r24, 0x02	; 2
     b4e:	59 f4       	brne	.+22     	; 0xb66 <CtrlEyeState+0x4c>
	{
		if (state == STATE_LED_ON)
     b50:	8a 81       	ldd	r24, Y+2	; 0x02
     b52:	9b 81       	ldd	r25, Y+3	; 0x03
     b54:	00 97       	sbiw	r24, 0x00	; 0
     b56:	21 f4       	brne	.+8      	; 0xb60 <CtrlEyeState+0x46>
		{
			DrvLedOn(CONF_INDEX_EYE_RIGHT) ;
     b58:	81 e0       	ldi	r24, 0x01	; 1
     b5a:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <DrvLedOn>
     b5e:	03 c0       	rjmp	.+6      	; 0xb66 <CtrlEyeState+0x4c>
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_RIGHT) ;
     b60:	81 e0       	ldi	r24, 0x01	; 1
     b62:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <DrvLedOff>
		}
	}
}
     b66:	0f 90       	pop	r0
     b68:	0f 90       	pop	r0
     b6a:	0f 90       	pop	r0
     b6c:	cf 91       	pop	r28
     b6e:	df 91       	pop	r29
     b70:	08 95       	ret

00000b72 <CtrlEyeToggle>:


//on toggle l'etat sur l'oeil
void CtrlEyeToggle( Int8U eye)
{
     b72:	df 93       	push	r29
     b74:	cf 93       	push	r28
     b76:	0f 92       	push	r0
     b78:	cd b7       	in	r28, 0x3d	; 61
     b7a:	de b7       	in	r29, 0x3e	; 62
     b7c:	89 83       	std	Y+1, r24	; 0x01
	if(eye == LEFT)
     b7e:	89 81       	ldd	r24, Y+1	; 0x01
     b80:	81 30       	cpi	r24, 0x01	; 1
     b82:	21 f4       	brne	.+8      	; 0xb8c <CtrlEyeToggle+0x1a>
	{
		DrvLedToggle(CONF_INDEX_EYE_LEFT);		
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <DrvLedToggle>
     b8a:	06 c0       	rjmp	.+12     	; 0xb98 <CtrlEyeToggle+0x26>
	}
	else if(eye == RIGHT)
     b8c:	89 81       	ldd	r24, Y+1	; 0x01
     b8e:	82 30       	cpi	r24, 0x02	; 2
     b90:	19 f4       	brne	.+6      	; 0xb98 <CtrlEyeToggle+0x26>
	{
		DrvLedToggle(CONF_INDEX_EYE_RIGHT);			
     b92:	81 e0       	ldi	r24, 0x01	; 1
     b94:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <DrvLedToggle>
	}
}
     b98:	0f 90       	pop	r0
     b9a:	cf 91       	pop	r28
     b9c:	df 91       	pop	r29
     b9e:	08 95       	ret

00000ba0 <CtrlEyeLeftBlink>:

//on fait clignoter l oeil de gauche
void CtrlEyeLeftBlink( Int8U nb_blink ) 
{ 
     ba0:	df 93       	push	r29
     ba2:	cf 93       	push	r28
     ba4:	0f 92       	push	r0
     ba6:	cd b7       	in	r28, 0x3d	; 61
     ba8:	de b7       	in	r29, 0x3e	; 62
     baa:	89 83       	std	Y+1, r24	; 0x01
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	69 81       	ldd	r22, Y+1	; 0x01
     bb0:	45 e0       	ldi	r20, 0x05	; 5
     bb2:	50 e0       	ldi	r21, 0x00	; 0
     bb4:	2a e0       	ldi	r18, 0x0A	; 10
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <DrvLedFlash>
}
     bbc:	0f 90       	pop	r0
     bbe:	cf 91       	pop	r28
     bc0:	df 91       	pop	r29
     bc2:	08 95       	ret

00000bc4 <CtrlEyeRightBlink>:

//on fait clignoter l oeil de droite
void CtrlEyeRightBlink( Int8U nb_blink ) 
{ 
     bc4:	df 93       	push	r29
     bc6:	cf 93       	push	r28
     bc8:	0f 92       	push	r0
     bca:	cd b7       	in	r28, 0x3d	; 61
     bcc:	de b7       	in	r29, 0x3e	; 62
     bce:	89 83       	std	Y+1, r24	; 0x01
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	69 81       	ldd	r22, Y+1	; 0x01
     bd4:	45 e0       	ldi	r20, 0x05	; 5
     bd6:	50 e0       	ldi	r21, 0x00	; 0
     bd8:	2a e0       	ldi	r18, 0x0A	; 10
     bda:	30 e0       	ldi	r19, 0x00	; 0
     bdc:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <DrvLedFlash>
}
     be0:	0f 90       	pop	r0
     be2:	cf 91       	pop	r28
     be4:	df 91       	pop	r29
     be6:	08 95       	ret

00000be8 <CtrlEyeBlink>:

//on fait clignoter les yeux
void CtrlEyeBlink( Int8U nb_blink ) 
{ 
     be8:	df 93       	push	r29
     bea:	cf 93       	push	r28
     bec:	0f 92       	push	r0
     bee:	cd b7       	in	r28, 0x3d	; 61
     bf0:	de b7       	in	r29, 0x3e	; 62
     bf2:	89 83       	std	Y+1, r24	; 0x01
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     bf4:	80 e0       	ldi	r24, 0x00	; 0
     bf6:	69 81       	ldd	r22, Y+1	; 0x01
     bf8:	45 e0       	ldi	r20, 0x05	; 5
     bfa:	50 e0       	ldi	r21, 0x00	; 0
     bfc:	2a e0       	ldi	r18, 0x0A	; 10
     bfe:	30 e0       	ldi	r19, 0x00	; 0
     c00:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <DrvLedFlash>
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     c04:	81 e0       	ldi	r24, 0x01	; 1
     c06:	69 81       	ldd	r22, Y+1	; 0x01
     c08:	45 e0       	ldi	r20, 0x05	; 5
     c0a:	50 e0       	ldi	r21, 0x00	; 0
     c0c:	2a e0       	ldi	r18, 0x0A	; 10
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <DrvLedFlash>
}
     c14:	0f 90       	pop	r0
     c16:	cf 91       	pop	r28
     c18:	df 91       	pop	r29
     c1a:	08 95       	ret

00000c1c <CtrlEyeBlinkSpeed>:

//on fait clignoter les yeux
void CtrlEyeBlinkSpeed( Int8U nb_blink ,Int8U speed ) 
{ 
     c1c:	df 93       	push	r29
     c1e:	cf 93       	push	r28
     c20:	00 d0       	rcall	.+0      	; 0xc22 <CtrlEyeBlinkSpeed+0x6>
     c22:	cd b7       	in	r28, 0x3d	; 61
     c24:	de b7       	in	r29, 0x3e	; 62
     c26:	89 83       	std	Y+1, r24	; 0x01
     c28:	6a 83       	std	Y+2, r22	; 0x02
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     c2a:	8a 81       	ldd	r24, Y+2	; 0x02
     c2c:	86 95       	lsr	r24
     c2e:	88 2f       	mov	r24, r24
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	ac 01       	movw	r20, r24
     c34:	4f 5f       	subi	r20, 0xFF	; 255
     c36:	5f 4f       	sbci	r21, 0xFF	; 255
     c38:	8a 81       	ldd	r24, Y+2	; 0x02
     c3a:	86 95       	lsr	r24
     c3c:	88 2f       	mov	r24, r24
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	9c 01       	movw	r18, r24
     c42:	2f 5f       	subi	r18, 0xFF	; 255
     c44:	3f 4f       	sbci	r19, 0xFF	; 255
     c46:	80 e0       	ldi	r24, 0x00	; 0
     c48:	69 81       	ldd	r22, Y+1	; 0x01
     c4a:	0e 94 87 0e 	call	0x1d0e	; 0x1d0e <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     c4e:	8a 81       	ldd	r24, Y+2	; 0x02
     c50:	86 95       	lsr	r24
     c52:	88 2f       	mov	r24, r24
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	ac 01       	movw	r20, r24
     c58:	4f 5f       	subi	r20, 0xFF	; 255
     c5a:	5f 4f       	sbci	r21, 0xFF	; 255
     c5c:	8a 81       	ldd	r24, Y+2	; 0x02
     c5e:	86 95       	lsr	r24
     c60:	88 2f       	mov	r24, r24
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	9c 01       	movw	r18, r24
     c66:	2f 5f       	subi	r18, 0xFF	; 255
     c68:	3f 4f       	sbci	r19, 0xFF	; 255
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	69 81       	ldd	r22, Y+1	; 0x01
     c6e:	0e 94 87 0e 	call	0x1d0e	; 0x1d0e <DrvLedDirectFlash>
}
     c72:	0f 90       	pop	r0
     c74:	0f 90       	pop	r0
     c76:	cf 91       	pop	r28
     c78:	df 91       	pop	r29
     c7a:	08 95       	ret

00000c7c <CtrlLight>:
Int16U mesure_ldr_droite_moy = 0U;
Int16U nb_ldr_mesures =0U;
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlLight( void ) 
{
     c7c:	df 93       	push	r29
     c7e:	cf 93       	push	r28
     c80:	cd b7       	in	r28, 0x3d	; 61
     c82:	de b7       	in	r29, 0x3e	; 62
	nb_ldr_mesures = 0U;
     c84:	10 92 04 14 	sts	0x1404, r1
     c88:	10 92 03 14 	sts	0x1403, r1
	mesure_ldr_gauche = 0U;
     c8c:	10 92 fc 13 	sts	0x13FC, r1
     c90:	10 92 fb 13 	sts	0x13FB, r1
	mesure_ldr_droite = 0U;
     c94:	10 92 fe 13 	sts	0x13FE, r1
     c98:	10 92 fd 13 	sts	0x13FD, r1
	mesure_ldr_gauche_moy = 0U;
     c9c:	10 92 00 14 	sts	0x1400, r1
     ca0:	10 92 ff 13 	sts	0x13FF, r1
	mesure_ldr_droite_moy = 0U;
     ca4:	10 92 02 14 	sts	0x1402, r1
     ca8:	10 92 01 14 	sts	0x1401, r1
}
     cac:	cf 91       	pop	r28
     cae:	df 91       	pop	r29
     cb0:	08 95       	ret

00000cb2 <CtrlLightDispatcher>:

//dispatcher
void CtrlLightDispatcher( Event_t event )  
{
     cb2:	df 93       	push	r29
     cb4:	cf 93       	push	r28
     cb6:	00 d0       	rcall	.+0      	; 0xcb8 <CtrlLightDispatcher+0x6>
     cb8:	cd b7       	in	r28, 0x3d	; 61
     cba:	de b7       	in	r29, 0x3e	; 62
     cbc:	9a 83       	std	Y+2, r25	; 0x02
     cbe:	89 83       	std	Y+1, r24	; 0x01
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_100MS ))
     cc0:	89 81       	ldd	r24, Y+1	; 0x01
     cc2:	9a 81       	ldd	r25, Y+2	; 0x02
     cc4:	61 e0       	ldi	r22, 0x01	; 1
     cc6:	0e 94 90 09 	call	0x1320	; 0x1320 <DrvEventTestEvent>
     cca:	88 23       	and	r24, r24
     ccc:	09 f4       	brne	.+2      	; 0xcd0 <CtrlLightDispatcher+0x1e>
     cce:	56 c0       	rjmp	.+172    	; 0xd7c <CtrlLightDispatcher+0xca>
	{	
		//on lance la convertion 
		mesure_ldr_gauche += DrvAdcReadChannel( CONF_ADC_LDR_GAUCHE );
     cd0:	82 e0       	ldi	r24, 0x02	; 2
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	0e 94 31 09 	call	0x1262	; 0x1262 <DrvAdcReadChannel>
     cd8:	9c 01       	movw	r18, r24
     cda:	80 91 fb 13 	lds	r24, 0x13FB
     cde:	90 91 fc 13 	lds	r25, 0x13FC
     ce2:	82 0f       	add	r24, r18
     ce4:	93 1f       	adc	r25, r19
     ce6:	90 93 fc 13 	sts	0x13FC, r25
     cea:	80 93 fb 13 	sts	0x13FB, r24
		//on lance la convertion 
		mesure_ldr_droite += DrvAdcReadChannel( CONF_ADC_LDR_DROITE );			
     cee:	83 e0       	ldi	r24, 0x03	; 3
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	0e 94 31 09 	call	0x1262	; 0x1262 <DrvAdcReadChannel>
     cf6:	9c 01       	movw	r18, r24
     cf8:	80 91 fd 13 	lds	r24, 0x13FD
     cfc:	90 91 fe 13 	lds	r25, 0x13FE
     d00:	82 0f       	add	r24, r18
     d02:	93 1f       	adc	r25, r19
     d04:	90 93 fe 13 	sts	0x13FE, r25
     d08:	80 93 fd 13 	sts	0x13FD, r24
		
		nb_ldr_mesures++;
     d0c:	80 91 03 14 	lds	r24, 0x1403
     d10:	90 91 04 14 	lds	r25, 0x1404
     d14:	01 96       	adiw	r24, 0x01	; 1
     d16:	90 93 04 14 	sts	0x1404, r25
     d1a:	80 93 03 14 	sts	0x1403, r24
		if(nb_ldr_mesures == 8)
     d1e:	80 91 03 14 	lds	r24, 0x1403
     d22:	90 91 04 14 	lds	r25, 0x1404
     d26:	88 30       	cpi	r24, 0x08	; 8
     d28:	91 05       	cpc	r25, r1
     d2a:	41 f5       	brne	.+80     	; 0xd7c <CtrlLightDispatcher+0xca>
		{
			nb_ldr_mesures = 0;
     d2c:	10 92 04 14 	sts	0x1404, r1
     d30:	10 92 03 14 	sts	0x1403, r1
			//on divise par 8
			mesure_ldr_gauche_moy = mesure_ldr_gauche >> 3;
     d34:	80 91 fb 13 	lds	r24, 0x13FB
     d38:	90 91 fc 13 	lds	r25, 0x13FC
     d3c:	96 95       	lsr	r25
     d3e:	87 95       	ror	r24
     d40:	96 95       	lsr	r25
     d42:	87 95       	ror	r24
     d44:	96 95       	lsr	r25
     d46:	87 95       	ror	r24
     d48:	90 93 00 14 	sts	0x1400, r25
     d4c:	80 93 ff 13 	sts	0x13FF, r24
			mesure_ldr_droite_moy = mesure_ldr_droite >> 3;
     d50:	80 91 fd 13 	lds	r24, 0x13FD
     d54:	90 91 fe 13 	lds	r25, 0x13FE
     d58:	96 95       	lsr	r25
     d5a:	87 95       	ror	r24
     d5c:	96 95       	lsr	r25
     d5e:	87 95       	ror	r24
     d60:	96 95       	lsr	r25
     d62:	87 95       	ror	r24
     d64:	90 93 02 14 	sts	0x1402, r25
     d68:	80 93 01 14 	sts	0x1401, r24
			mesure_ldr_gauche = 0;
     d6c:	10 92 fc 13 	sts	0x13FC, r1
     d70:	10 92 fb 13 	sts	0x13FB, r1
			mesure_ldr_droite = 0;
     d74:	10 92 fe 13 	sts	0x13FE, r1
     d78:	10 92 fd 13 	sts	0x13FD, r1
			//CtrlLightSendUartLightMesure();			
		}
	}		
}
     d7c:	0f 90       	pop	r0
     d7e:	0f 90       	pop	r0
     d80:	cf 91       	pop	r28
     d82:	df 91       	pop	r29
     d84:	08 95       	ret

00000d86 <CtrlLightSendUartLightMesure>:


//permet d'envoyer sur l'uart 
void CtrlLightSendUartLightMesure( void ) 
{
     d86:	df 93       	push	r29
     d88:	cf 93       	push	r28
     d8a:	cd b7       	in	r28, 0x3d	; 61
     d8c:	de b7       	in	r29, 0x3e	; 62
     d8e:	29 97       	sbiw	r28, 0x09	; 9
     d90:	0f b6       	in	r0, 0x3f	; 63
     d92:	f8 94       	cli
     d94:	de bf       	out	0x3e, r29	; 62
     d96:	0f be       	out	0x3f, r0	; 63
     d98:	cd bf       	out	0x3d, r28	; 61
	Char buffer[9U];
	
	buffer[0U] = '*';
     d9a:	8a e2       	ldi	r24, 0x2A	; 42
     d9c:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     d9e:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_LIGHT;
     da0:	82 e0       	ldi	r24, 0x02	; 2
     da2:	8b 83       	std	Y+3, r24	; 0x03
	buffer[3U] = mesure_ldr_gauche_moy>>8U;
     da4:	80 91 ff 13 	lds	r24, 0x13FF
     da8:	90 91 00 14 	lds	r25, 0x1400
     dac:	89 2f       	mov	r24, r25
     dae:	99 27       	eor	r25, r25
     db0:	8c 83       	std	Y+4, r24	; 0x04
	buffer[4U] = mesure_ldr_gauche_moy;
     db2:	80 91 ff 13 	lds	r24, 0x13FF
     db6:	90 91 00 14 	lds	r25, 0x1400
     dba:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = mesure_ldr_droite_moy>>8U;
     dbc:	80 91 01 14 	lds	r24, 0x1401
     dc0:	90 91 02 14 	lds	r25, 0x1402
     dc4:	89 2f       	mov	r24, r25
     dc6:	99 27       	eor	r25, r25
     dc8:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = mesure_ldr_droite_moy;
     dca:	80 91 01 14 	lds	r24, 0x1401
     dce:	90 91 02 14 	lds	r25, 0x1402
     dd2:	8f 83       	std	Y+7, r24	; 0x07
	buffer[7U] = '#';
     dd4:	83 e2       	ldi	r24, 0x23	; 35
     dd6:	88 87       	std	Y+8, r24	; 0x08
	buffer[8U] = '#';
     dd8:	83 e2       	ldi	r24, 0x23	; 35
     dda:	89 87       	std	Y+9, r24	; 0x09
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,9U);
     ddc:	80 e0       	ldi	r24, 0x00	; 0
     dde:	9e 01       	movw	r18, r28
     de0:	2f 5f       	subi	r18, 0xFF	; 255
     de2:	3f 4f       	sbci	r19, 0xFF	; 255
     de4:	b9 01       	movw	r22, r18
     de6:	49 e0       	ldi	r20, 0x09	; 9
     de8:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
     dec:	29 96       	adiw	r28, 0x09	; 9
     dee:	0f b6       	in	r0, 0x3f	; 63
     df0:	f8 94       	cli
     df2:	de bf       	out	0x3e, r29	; 62
     df4:	0f be       	out	0x3f, r0	; 63
     df6:	cd bf       	out	0x3d, r28	; 61
     df8:	cf 91       	pop	r28
     dfa:	df 91       	pop	r29
     dfc:	08 95       	ret

00000dfe <CtrlUartProtocole>:
 
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//init
void CtrlUartProtocole( void )
{
     dfe:	df 93       	push	r29
     e00:	cf 93       	push	r28
     e02:	cd b7       	in	r28, 0x3d	; 61
     e04:	de b7       	in	r29, 0x3e	; 62
}
     e06:	cf 91       	pop	r28
     e08:	df 91       	pop	r29
     e0a:	08 95       	ret

00000e0c <CtrlUartProtocoleDispatcher>:

//dispatcher
void CtrlUartProtocoleDispatcher( Event_t event )
{			
     e0c:	df 93       	push	r29
     e0e:	cf 93       	push	r28
     e10:	00 d0       	rcall	.+0      	; 0xe12 <CtrlUartProtocoleDispatcher+0x6>
     e12:	cd b7       	in	r28, 0x3d	; 61
     e14:	de b7       	in	r29, 0x3e	; 62
     e16:	9a 83       	std	Y+2, r25	; 0x02
     e18:	89 83       	std	Y+1, r24	; 0x01
	//si on a un message valide
	if ( DrvEventTestEvent(event ,CONF_EVENT_UART_MSG_RCV ))
     e1a:	89 81       	ldd	r24, Y+1	; 0x01
     e1c:	9a 81       	ldd	r25, Y+2	; 0x02
     e1e:	64 e0       	ldi	r22, 0x04	; 4
     e20:	0e 94 90 09 	call	0x1320	; 0x1320 <DrvEventTestEvent>
     e24:	88 23       	and	r24, r24
     e26:	09 f4       	brne	.+2      	; 0xe2a <CtrlUartProtocoleDispatcher+0x1e>
     e28:	56 c0       	rjmp	.+172    	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
	{	
		//on lit le message
		DrvUart0ReadMessage( i_message_from_body, &i_message_len_from_body );
     e2a:	80 e8       	ldi	r24, 0x80	; 128
     e2c:	96 e1       	ldi	r25, 0x16	; 22
     e2e:	25 e0       	ldi	r18, 0x05	; 5
     e30:	34 e1       	ldi	r19, 0x14	; 20
     e32:	b9 01       	movw	r22, r18
     e34:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <DrvUart0ReadMessage>
		//on test si on prend des infos
		if( i_message_len_from_body > 0U )
     e38:	80 91 05 14 	lds	r24, 0x1405
     e3c:	88 23       	and	r24, r24
     e3e:	09 f4       	brne	.+2      	; 0xe42 <CtrlUartProtocoleDispatcher+0x36>
     e40:	4a c0       	rjmp	.+148    	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
		{
			if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_EYES )
     e42:	80 91 82 16 	lds	r24, 0x1682
     e46:	83 30       	cpi	r24, 0x03	; 3
     e48:	c9 f5       	brne	.+114    	; 0xebc <CtrlUartProtocoleDispatcher+0xb0>
			{						
				if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_EYE_TOGGLE)
     e4a:	80 91 83 16 	lds	r24, 0x1683
     e4e:	81 30       	cpi	r24, 0x01	; 1
     e50:	21 f4       	brne	.+8      	; 0xe5a <CtrlUartProtocoleDispatcher+0x4e>
				{
					CtrlEyeToggle( LEFT )	;
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	0e 94 b9 05 	call	0xb72	; 0xb72 <CtrlEyeToggle>
     e58:	3e c0       	rjmp	.+124    	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_RIGHT_EYE_TOGGLE )
     e5a:	80 91 83 16 	lds	r24, 0x1683
     e5e:	82 30       	cpi	r24, 0x02	; 2
     e60:	21 f4       	brne	.+8      	; 0xe6a <CtrlUartProtocoleDispatcher+0x5e>
				{
					CtrlEyeToggle( RIGHT )	;
     e62:	82 e0       	ldi	r24, 0x02	; 2
     e64:	0e 94 b9 05 	call	0xb72	; 0xb72 <CtrlEyeToggle>
     e68:	36 c0       	rjmp	.+108    	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_ON )
     e6a:	80 91 83 16 	lds	r24, 0x1683
     e6e:	83 30       	cpi	r24, 0x03	; 3
     e70:	59 f4       	brne	.+22     	; 0xe88 <CtrlUartProtocoleDispatcher+0x7c>
				{
					CtrlEyeState( LEFT, STATE_LED_ON )	;
     e72:	81 e0       	ldi	r24, 0x01	; 1
     e74:	60 e0       	ldi	r22, 0x00	; 0
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	0e 94 8d 05 	call	0xb1a	; 0xb1a <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
     e7c:	82 e0       	ldi	r24, 0x02	; 2
     e7e:	60 e0       	ldi	r22, 0x00	; 0
     e80:	70 e0       	ldi	r23, 0x00	; 0
     e82:	0e 94 8d 05 	call	0xb1a	; 0xb1a <CtrlEyeState>
     e86:	27 c0       	rjmp	.+78     	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_OFF )
     e88:	80 91 83 16 	lds	r24, 0x1683
     e8c:	84 30       	cpi	r24, 0x04	; 4
     e8e:	59 f4       	brne	.+22     	; 0xea6 <CtrlUartProtocoleDispatcher+0x9a>
				{
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	61 e0       	ldi	r22, 0x01	; 1
     e94:	70 e0       	ldi	r23, 0x00	; 0
     e96:	0e 94 8d 05 	call	0xb1a	; 0xb1a <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_OFF );
     e9a:	82 e0       	ldi	r24, 0x02	; 2
     e9c:	61 e0       	ldi	r22, 0x01	; 1
     e9e:	70 e0       	ldi	r23, 0x00	; 0
     ea0:	0e 94 8d 05 	call	0xb1a	; 0xb1a <CtrlEyeState>
     ea4:	18 c0       	rjmp	.+48     	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_TOGGLE )
     ea6:	80 91 83 16 	lds	r24, 0x1683
     eaa:	85 30       	cpi	r24, 0x05	; 5
     eac:	a1 f4       	brne	.+40     	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
				{
					CtrlEyeToggle( LEFT );
     eae:	81 e0       	ldi	r24, 0x01	; 1
     eb0:	0e 94 b9 05 	call	0xb72	; 0xb72 <CtrlEyeToggle>
					CtrlEyeToggle( RIGHT );
     eb4:	82 e0       	ldi	r24, 0x02	; 2
     eb6:	0e 94 b9 05 	call	0xb72	; 0xb72 <CtrlEyeToggle>
     eba:	0d c0       	rjmp	.+26     	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
				}
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_LIGHT )
     ebc:	80 91 82 16 	lds	r24, 0x1682
     ec0:	82 30       	cpi	r24, 0x02	; 2
     ec2:	19 f4       	brne	.+6      	; 0xeca <CtrlUartProtocoleDispatcher+0xbe>
			{
				CtrlLightSendUartLightMesure();
     ec4:	0e 94 c3 06 	call	0xd86	; 0xd86 <CtrlLightSendUartLightMesure>
     ec8:	06 c0       	rjmp	.+12     	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_US )
     eca:	80 91 82 16 	lds	r24, 0x1682
     ece:	88 23       	and	r24, r24
     ed0:	11 f4       	brne	.+4      	; 0xed6 <CtrlUartProtocoleDispatcher+0xca>
			{
				CtrlUltraSendUartProximity();
     ed2:	0e 94 f5 08 	call	0x11ea	; 0x11ea <CtrlUltraSendUartProximity>
			}	
		}		
	}		
}	
     ed6:	0f 90       	pop	r0
     ed8:	0f 90       	pop	r0
     eda:	cf 91       	pop	r28
     edc:	df 91       	pop	r29
     ede:	08 95       	ret

00000ee0 <CtrlUartProtocoleValidAscii>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//fonction de de decodage de trame de type ASCII
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
     ee0:	df 93       	push	r29
     ee2:	cf 93       	push	r28
     ee4:	00 d0       	rcall	.+0      	; 0xee6 <CtrlUartProtocoleValidAscii+0x6>
     ee6:	00 d0       	rcall	.+0      	; 0xee8 <CtrlUartProtocoleValidAscii+0x8>
     ee8:	00 d0       	rcall	.+0      	; 0xeea <CtrlUartProtocoleValidAscii+0xa>
     eea:	cd b7       	in	r28, 0x3d	; 61
     eec:	de b7       	in	r29, 0x3e	; 62
     eee:	9d 83       	std	Y+5, r25	; 0x05
     ef0:	8c 83       	std	Y+4, r24	; 0x04
     ef2:	6e 83       	std	Y+6, r22	; 0x06
	Boolean o_success = TRUE;
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	8a 83       	std	Y+2, r24	; 0x02
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	89 83       	std	Y+1, r24	; 0x01
     efc:	4d c0       	rjmp	.+154    	; 0xf98 <CtrlUartProtocoleValidAscii+0xb8>
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     efe:	89 81       	ldd	r24, Y+1	; 0x01
     f00:	88 2f       	mov	r24, r24
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	2c 81       	ldd	r18, Y+4	; 0x04
     f06:	3d 81       	ldd	r19, Y+5	; 0x05
     f08:	82 0f       	add	r24, r18
     f0a:	93 1f       	adc	r25, r19
     f0c:	fc 01       	movw	r30, r24
     f0e:	80 81       	ld	r24, Z
     f10:	9e 01       	movw	r18, r28
     f12:	2d 5f       	subi	r18, 0xFD	; 253
     f14:	3f 4f       	sbci	r19, 0xFF	; 255
     f16:	b9 01       	movw	r22, r18
     f18:	0e 94 88 2b 	call	0x5710	; 0x5710 <TlsStringConvertAsciiToByte>
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
     f1c:	88 23       	and	r24, r24
     f1e:	b1 f4       	brne	.+44     	; 0xf4c <CtrlUartProtocoleValidAscii+0x6c>
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     f20:	89 81       	ldd	r24, Y+1	; 0x01
     f22:	88 2f       	mov	r24, r24
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	2c 81       	ldd	r18, Y+4	; 0x04
     f28:	3d 81       	ldd	r19, Y+5	; 0x05
     f2a:	82 0f       	add	r24, r18
     f2c:	93 1f       	adc	r25, r19
     f2e:	fc 01       	movw	r30, r24
     f30:	80 81       	ld	r24, Z
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     f32:	8a 32       	cpi	r24, 0x2A	; 42
     f34:	59 f0       	breq	.+22     	; 0xf4c <CtrlUartProtocoleValidAscii+0x6c>
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     f36:	89 81       	ldd	r24, Y+1	; 0x01
     f38:	88 2f       	mov	r24, r24
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	2c 81       	ldd	r18, Y+4	; 0x04
     f3e:	3d 81       	ldd	r19, Y+5	; 0x05
     f40:	82 0f       	add	r24, r18
     f42:	93 1f       	adc	r25, r19
     f44:	fc 01       	movw	r30, r24
     f46:	80 81       	ld	r24, Z
     f48:	83 32       	cpi	r24, 0x23	; 35
     f4a:	21 f5       	brne	.+72     	; 0xf94 <CtrlUartProtocoleValidAscii+0xb4>
		   )
		{
			if( !( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) ) )
     f4c:	89 81       	ldd	r24, Y+1	; 0x01
     f4e:	88 2f       	mov	r24, r24
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	2c 81       	ldd	r18, Y+4	; 0x04
     f54:	3d 81       	ldd	r19, Y+5	; 0x05
     f56:	82 0f       	add	r24, r18
     f58:	93 1f       	adc	r25, r19
     f5a:	fc 01       	movw	r30, r24
     f5c:	80 81       	ld	r24, Z
     f5e:	8a 32       	cpi	r24, 0x2A	; 42
     f60:	a9 f0       	breq	.+42     	; 0xf8c <CtrlUartProtocoleValidAscii+0xac>
     f62:	89 81       	ldd	r24, Y+1	; 0x01
     f64:	88 2f       	mov	r24, r24
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	2c 81       	ldd	r18, Y+4	; 0x04
     f6a:	3d 81       	ldd	r19, Y+5	; 0x05
     f6c:	82 0f       	add	r24, r18
     f6e:	93 1f       	adc	r25, r19
     f70:	fc 01       	movw	r30, r24
     f72:	80 81       	ld	r24, Z
     f74:	83 32       	cpi	r24, 0x23	; 35
     f76:	51 f0       	breq	.+20     	; 0xf8c <CtrlUartProtocoleValidAscii+0xac>
			{
				trame[ loop ] = caract_temp ;				
     f78:	89 81       	ldd	r24, Y+1	; 0x01
     f7a:	88 2f       	mov	r24, r24
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	2c 81       	ldd	r18, Y+4	; 0x04
     f80:	3d 81       	ldd	r19, Y+5	; 0x05
     f82:	82 0f       	add	r24, r18
     f84:	93 1f       	adc	r25, r19
     f86:	2b 81       	ldd	r18, Y+3	; 0x03
     f88:	fc 01       	movw	r30, r24
     f8a:	20 83       	st	Z, r18
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     f8c:	89 81       	ldd	r24, Y+1	; 0x01
     f8e:	8f 5f       	subi	r24, 0xFF	; 255
     f90:	89 83       	std	Y+1, r24	; 0x01
     f92:	02 c0       	rjmp	.+4      	; 0xf98 <CtrlUartProtocoleValidAscii+0xb8>
				trame[ loop ] = caract_temp ;				
			}
		}
		else
		{
			return FALSE ;	
     f94:	80 e0       	ldi	r24, 0x00	; 0
     f96:	0c c0       	rjmp	.+24     	; 0xfb0 <CtrlUartProtocoleValidAscii+0xd0>
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     f98:	89 81       	ldd	r24, Y+1	; 0x01
     f9a:	28 2f       	mov	r18, r24
     f9c:	30 e0       	ldi	r19, 0x00	; 0
     f9e:	8e 81       	ldd	r24, Y+6	; 0x06
     fa0:	88 2f       	mov	r24, r24
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	02 97       	sbiw	r24, 0x02	; 2
     fa6:	82 17       	cp	r24, r18
     fa8:	93 07       	cpc	r25, r19
     faa:	08 f0       	brcs	.+2      	; 0xfae <CtrlUartProtocoleValidAscii+0xce>
     fac:	a8 cf       	rjmp	.-176    	; 0xefe <CtrlUartProtocoleValidAscii+0x1e>
		else
		{
			return FALSE ;	
		}
	}
	return o_success;
     fae:	8a 81       	ldd	r24, Y+2	; 0x02
}
     fb0:	26 96       	adiw	r28, 0x06	; 6
     fb2:	0f b6       	in	r0, 0x3f	; 63
     fb4:	f8 94       	cli
     fb6:	de bf       	out	0x3e, r29	; 62
     fb8:	0f be       	out	0x3f, r0	; 63
     fba:	cd bf       	out	0x3d, r28	; 61
     fbc:	cf 91       	pop	r28
     fbe:	df 91       	pop	r29
     fc0:	08 95       	ret

00000fc2 <CtrlUltraSon>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlUltraSon( void ) 
{
     fc2:	df 93       	push	r29
     fc4:	cf 93       	push	r28
     fc6:	cd b7       	in	r28, 0x3d	; 61
     fc8:	de b7       	in	r29, 0x3e	; 62
	DrvI2CUltraSon();
     fca:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <DrvI2CUltraSon>
	send_pulse = FALSE;
     fce:	10 92 06 14 	sts	0x1406, r1
	us_mesure = 0;
     fd2:	10 92 08 14 	sts	0x1408, r1
     fd6:	10 92 07 14 	sts	0x1407, r1
}
     fda:	cf 91       	pop	r28
     fdc:	df 91       	pop	r29
     fde:	08 95       	ret

00000fe0 <CtrlUltraSonDispatcher>:

//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
{
     fe0:	df 93       	push	r29
     fe2:	cf 93       	push	r28
     fe4:	00 d0       	rcall	.+0      	; 0xfe6 <CtrlUltraSonDispatcher+0x6>
     fe6:	cd b7       	in	r28, 0x3d	; 61
     fe8:	de b7       	in	r29, 0x3e	; 62
     fea:	9a 83       	std	Y+2, r25	; 0x02
     fec:	89 83       	std	Y+1, r24	; 0x01
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
     fee:	89 81       	ldd	r24, Y+1	; 0x01
     ff0:	9a 81       	ldd	r25, Y+2	; 0x02
     ff2:	61 e0       	ldi	r22, 0x01	; 1
     ff4:	0e 94 90 09 	call	0x1320	; 0x1320 <DrvEventTestEvent>
     ff8:	88 23       	and	r24, r24
     ffa:	71 f0       	breq	.+28     	; 0x1018 <CtrlUltraSonDispatcher+0x38>
	{
		if ( send_pulse == FALSE )
     ffc:	80 91 06 14 	lds	r24, 0x1406
    1000:	88 23       	and	r24, r24
    1002:	31 f4       	brne	.+12     	; 0x1010 <CtrlUltraSonDispatcher+0x30>
		{
			CtrlUltraSonSendPulse();
    1004:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <CtrlUltraSonSendPulse>
			send_pulse = TRUE;
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	80 93 06 14 	sts	0x1406, r24
    100e:	04 c0       	rjmp	.+8      	; 0x1018 <CtrlUltraSonDispatcher+0x38>
		}
		else
		{	
			CtrlUltraSonReadSensorMesure();	
    1010:	0e 94 1c 08 	call	0x1038	; 0x1038 <CtrlUltraSonReadSensorMesure>
			send_pulse = FALSE;
    1014:	10 92 06 14 	sts	0x1406, r1
		}		
	}	
}
    1018:	0f 90       	pop	r0
    101a:	0f 90       	pop	r0
    101c:	cf 91       	pop	r28
    101e:	df 91       	pop	r29
    1020:	08 95       	ret

00001022 <CtrlUltraSonReadMesure>:



//retourne la mesure 
Int16U CtrlUltraSonReadMesure( void ) 
{
    1022:	df 93       	push	r29
    1024:	cf 93       	push	r28
    1026:	cd b7       	in	r28, 0x3d	; 61
    1028:	de b7       	in	r29, 0x3e	; 62
	return us_mesure;
    102a:	80 91 07 14 	lds	r24, 0x1407
    102e:	90 91 08 14 	lds	r25, 0x1408
}
    1032:	cf 91       	pop	r28
    1034:	df 91       	pop	r29
    1036:	08 95       	ret

00001038 <CtrlUltraSonReadSensorMesure>:


/////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
//permet de lire la valeur mesuré en cm par le dernier pulse envoyé
static void CtrlUltraSonReadSensorMesure( void ) 
{
    1038:	ef 92       	push	r14
    103a:	ff 92       	push	r15
    103c:	0f 93       	push	r16
    103e:	1f 93       	push	r17
    1040:	df 93       	push	r29
    1042:	cf 93       	push	r28
    1044:	cd b7       	in	r28, 0x3d	; 61
    1046:	de b7       	in	r29, 0x3e	; 62
    1048:	a1 97       	sbiw	r28, 0x21	; 33
    104a:	0f b6       	in	r0, 0x3f	; 63
    104c:	f8 94       	cli
    104e:	de bf       	out	0x3e, r29	; 62
    1050:	0f be       	out	0x3f, r0	; 63
    1052:	cd bf       	out	0x3d, r28	; 61
	Int16U us_mesure_tab_echo[16U];
	
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
    1054:	19 82       	std	Y+1, r1	; 0x01
    1056:	8a c0       	rjmp	.+276    	; 0x116c <CtrlUltraSonReadSensorMesure+0x134>
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
    1058:	89 81       	ldd	r24, Y+1	; 0x01
    105a:	08 2f       	mov	r16, r24
    105c:	10 e0       	ldi	r17, 0x00	; 0
    105e:	89 81       	ldd	r24, Y+1	; 0x01
    1060:	88 2f       	mov	r24, r24
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	01 96       	adiw	r24, 0x01	; 1
    1066:	98 2f       	mov	r25, r24
    1068:	99 0f       	add	r25, r25
    106a:	80 ee       	ldi	r24, 0xE0	; 224
    106c:	69 2f       	mov	r22, r25
    106e:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DrvI2CUltraSonRead>
    1072:	88 2f       	mov	r24, r24
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	98 2f       	mov	r25, r24
    1078:	88 27       	eor	r24, r24
    107a:	9c 01       	movw	r18, r24
    107c:	c8 01       	movw	r24, r16
    107e:	88 0f       	add	r24, r24
    1080:	99 1f       	adc	r25, r25
    1082:	ae 01       	movw	r20, r28
    1084:	4f 5f       	subi	r20, 0xFF	; 255
    1086:	5f 4f       	sbci	r21, 0xFF	; 255
    1088:	84 0f       	add	r24, r20
    108a:	95 1f       	adc	r25, r21
    108c:	01 96       	adiw	r24, 0x01	; 1
    108e:	dc 01       	movw	r26, r24
    1090:	2d 93       	st	X+, r18
    1092:	3c 93       	st	X, r19
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	08 2f       	mov	r16, r24
    1098:	10 e0       	ldi	r17, 0x00	; 0
    109a:	89 81       	ldd	r24, Y+1	; 0x01
    109c:	88 2f       	mov	r24, r24
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	9e 01       	movw	r18, r28
    10a6:	2f 5f       	subi	r18, 0xFF	; 255
    10a8:	3f 4f       	sbci	r19, 0xFF	; 255
    10aa:	82 0f       	add	r24, r18
    10ac:	93 1f       	adc	r25, r19
    10ae:	01 96       	adiw	r24, 0x01	; 1
    10b0:	fc 01       	movw	r30, r24
    10b2:	e0 80       	ld	r14, Z
    10b4:	f1 80       	ldd	r15, Z+1	; 0x01
    10b6:	89 81       	ldd	r24, Y+1	; 0x01
    10b8:	88 0f       	add	r24, r24
    10ba:	98 2f       	mov	r25, r24
    10bc:	9d 5f       	subi	r25, 0xFD	; 253
    10be:	80 ee       	ldi	r24, 0xE0	; 224
    10c0:	69 2f       	mov	r22, r25
    10c2:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DrvI2CUltraSonRead>
    10c6:	88 2f       	mov	r24, r24
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	97 01       	movw	r18, r14
    10cc:	28 2b       	or	r18, r24
    10ce:	39 2b       	or	r19, r25
    10d0:	c8 01       	movw	r24, r16
    10d2:	88 0f       	add	r24, r24
    10d4:	99 1f       	adc	r25, r25
    10d6:	ae 01       	movw	r20, r28
    10d8:	4f 5f       	subi	r20, 0xFF	; 255
    10da:	5f 4f       	sbci	r21, 0xFF	; 255
    10dc:	84 0f       	add	r24, r20
    10de:	95 1f       	adc	r25, r21
    10e0:	01 96       	adiw	r24, 0x01	; 1
    10e2:	dc 01       	movw	r26, r24
    10e4:	2d 93       	st	X+, r18
    10e6:	3c 93       	st	X, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
    10e8:	89 81       	ldd	r24, Y+1	; 0x01
    10ea:	e8 2f       	mov	r30, r24
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	89 81       	ldd	r24, Y+1	; 0x01
    10f0:	88 2f       	mov	r24, r24
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	88 0f       	add	r24, r24
    10f6:	99 1f       	adc	r25, r25
    10f8:	9e 01       	movw	r18, r28
    10fa:	2f 5f       	subi	r18, 0xFF	; 255
    10fc:	3f 4f       	sbci	r19, 0xFF	; 255
    10fe:	82 0f       	add	r24, r18
    1100:	93 1f       	adc	r25, r19
    1102:	01 96       	adiw	r24, 0x01	; 1
    1104:	dc 01       	movw	r26, r24
    1106:	8d 91       	ld	r24, X+
    1108:	9c 91       	ld	r25, X
    110a:	29 81       	ldd	r18, Y+1	; 0x01
    110c:	22 2f       	mov	r18, r18
    110e:	30 e0       	ldi	r19, 0x00	; 0
    1110:	2f 5f       	subi	r18, 0xFF	; 255
    1112:	3f 4f       	sbci	r19, 0xFF	; 255
    1114:	b9 01       	movw	r22, r18
    1116:	0e 94 e5 2b 	call	0x57ca	; 0x57ca <__udivmodhi4>
    111a:	9b 01       	movw	r18, r22
    111c:	cf 01       	movw	r24, r30
    111e:	88 0f       	add	r24, r24
    1120:	99 1f       	adc	r25, r25
    1122:	ae 01       	movw	r20, r28
    1124:	4f 5f       	subi	r20, 0xFF	; 255
    1126:	5f 4f       	sbci	r21, 0xFF	; 255
    1128:	84 0f       	add	r24, r20
    112a:	95 1f       	adc	r25, r21
    112c:	01 96       	adiw	r24, 0x01	; 1
    112e:	fc 01       	movw	r30, r24
    1130:	31 83       	std	Z+1, r19	; 0x01
    1132:	20 83       	st	Z, r18
		us_mesure += us_mesure_tab_echo[ loop_echo ];
    1134:	89 81       	ldd	r24, Y+1	; 0x01
    1136:	88 2f       	mov	r24, r24
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	88 0f       	add	r24, r24
    113c:	99 1f       	adc	r25, r25
    113e:	9e 01       	movw	r18, r28
    1140:	2f 5f       	subi	r18, 0xFF	; 255
    1142:	3f 4f       	sbci	r19, 0xFF	; 255
    1144:	82 0f       	add	r24, r18
    1146:	93 1f       	adc	r25, r19
    1148:	01 96       	adiw	r24, 0x01	; 1
    114a:	dc 01       	movw	r26, r24
    114c:	2d 91       	ld	r18, X+
    114e:	3c 91       	ld	r19, X
    1150:	11 97       	sbiw	r26, 0x01	; 1
    1152:	80 91 07 14 	lds	r24, 0x1407
    1156:	90 91 08 14 	lds	r25, 0x1408
    115a:	82 0f       	add	r24, r18
    115c:	93 1f       	adc	r25, r19
    115e:	90 93 08 14 	sts	0x1408, r25
    1162:	80 93 07 14 	sts	0x1407, r24
//permet de lire la valeur mesuré en cm par le dernier pulse envoyé
static void CtrlUltraSonReadSensorMesure( void ) 
{
	Int16U us_mesure_tab_echo[16U];
	
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
    1166:	89 81       	ldd	r24, Y+1	; 0x01
    1168:	8f 5f       	subi	r24, 0xFF	; 255
    116a:	89 83       	std	Y+1, r24	; 0x01
    116c:	89 81       	ldd	r24, Y+1	; 0x01
    116e:	80 31       	cpi	r24, 0x10	; 16
    1170:	08 f4       	brcc	.+2      	; 0x1174 <CtrlUltraSonReadSensorMesure+0x13c>
    1172:	72 cf       	rjmp	.-284    	; 0x1058 <CtrlUltraSonReadSensorMesure+0x20>
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
		us_mesure += us_mesure_tab_echo[ loop_echo ];
	}
	
	//on fait la moyenne
	us_mesure /= 16U;		
    1174:	80 91 07 14 	lds	r24, 0x1407
    1178:	90 91 08 14 	lds	r25, 0x1408
    117c:	92 95       	swap	r25
    117e:	82 95       	swap	r24
    1180:	8f 70       	andi	r24, 0x0F	; 15
    1182:	89 27       	eor	r24, r25
    1184:	9f 70       	andi	r25, 0x0F	; 15
    1186:	89 27       	eor	r24, r25
    1188:	90 93 08 14 	sts	0x1408, r25
    118c:	80 93 07 14 	sts	0x1407, r24
	
	if (us_mesure_tab_echo[0] < SECURITY_PERIMETER)
    1190:	8a 81       	ldd	r24, Y+2	; 0x02
    1192:	9b 81       	ldd	r25, Y+3	; 0x03
    1194:	8e 31       	cpi	r24, 0x1E	; 30
    1196:	91 05       	cpc	r25, r1
    1198:	78 f4       	brcc	.+30     	; 0x11b8 <CtrlUltraSonReadSensorMesure+0x180>
	{
		CtrlEyeBlinkSpeed(5,us_mesure_tab_echo[0]);
    119a:	8a 81       	ldd	r24, Y+2	; 0x02
    119c:	9b 81       	ldd	r25, Y+3	; 0x03
    119e:	98 2f       	mov	r25, r24
    11a0:	85 e0       	ldi	r24, 0x05	; 5
    11a2:	69 2f       	mov	r22, r25
    11a4:	0e 94 0e 06 	call	0xc1c	; 0xc1c <CtrlEyeBlinkSpeed>
		us_mesure = us_mesure_tab_echo[0];
    11a8:	8a 81       	ldd	r24, Y+2	; 0x02
    11aa:	9b 81       	ldd	r25, Y+3	; 0x03
    11ac:	90 93 08 14 	sts	0x1408, r25
    11b0:	80 93 07 14 	sts	0x1407, r24
		CtrlUltraSendUartProximity() ;
    11b4:	0e 94 f5 08 	call	0x11ea	; 0x11ea <CtrlUltraSendUartProximity>
	}	
}
    11b8:	a1 96       	adiw	r28, 0x21	; 33
    11ba:	0f b6       	in	r0, 0x3f	; 63
    11bc:	f8 94       	cli
    11be:	de bf       	out	0x3e, r29	; 62
    11c0:	0f be       	out	0x3f, r0	; 63
    11c2:	cd bf       	out	0x3d, r28	; 61
    11c4:	cf 91       	pop	r28
    11c6:	df 91       	pop	r29
    11c8:	1f 91       	pop	r17
    11ca:	0f 91       	pop	r16
    11cc:	ff 90       	pop	r15
    11ce:	ef 90       	pop	r14
    11d0:	08 95       	ret

000011d2 <CtrlUltraSonSendPulse>:

//permet d'envoyé un pulse 
static void CtrlUltraSonSendPulse( void ) 
{
    11d2:	df 93       	push	r29
    11d4:	cf 93       	push	r28
    11d6:	cd b7       	in	r28, 0x3d	; 61
    11d8:	de b7       	in	r29, 0x3e	; 62
	DrvI2CUltraSonTransmit(SRF08_SLAVE_ADDRESS, 0x00, 0x51);
    11da:	80 ee       	ldi	r24, 0xE0	; 224
    11dc:	60 e0       	ldi	r22, 0x00	; 0
    11de:	41 e5       	ldi	r20, 0x51	; 81
    11e0:	0e 94 ef 09 	call	0x13de	; 0x13de <DrvI2CUltraSonTransmit>
}	
    11e4:	cf 91       	pop	r28
    11e6:	df 91       	pop	r29
    11e8:	08 95       	ret

000011ea <CtrlUltraSendUartProximity>:


//permet d'envoyer sur l'uart un objet proche
void CtrlUltraSendUartProximity( void ) 
{
    11ea:	df 93       	push	r29
    11ec:	cf 93       	push	r28
    11ee:	cd b7       	in	r28, 0x3d	; 61
    11f0:	de b7       	in	r29, 0x3e	; 62
    11f2:	27 97       	sbiw	r28, 0x07	; 7
    11f4:	0f b6       	in	r0, 0x3f	; 63
    11f6:	f8 94       	cli
    11f8:	de bf       	out	0x3e, r29	; 62
    11fa:	0f be       	out	0x3f, r0	; 63
    11fc:	cd bf       	out	0x3d, r28	; 61
	Char buffer[7U];
	
	buffer[0U] = '*';
    11fe:	8a e2       	ldi	r24, 0x2A	; 42
    1200:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
    1202:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_US;
    1204:	1b 82       	std	Y+3, r1	; 0x03
	buffer[3U] = us_mesure >> 8U;
    1206:	80 91 07 14 	lds	r24, 0x1407
    120a:	90 91 08 14 	lds	r25, 0x1408
    120e:	89 2f       	mov	r24, r25
    1210:	99 27       	eor	r25, r25
    1212:	8c 83       	std	Y+4, r24	; 0x04
	buffer[4U] = us_mesure;
    1214:	80 91 07 14 	lds	r24, 0x1407
    1218:	90 91 08 14 	lds	r25, 0x1408
    121c:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = '#';
    121e:	83 e2       	ldi	r24, 0x23	; 35
    1220:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
    1222:	83 e2       	ldi	r24, 0x23	; 35
    1224:	8f 83       	std	Y+7, r24	; 0x07
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,7U);
    1226:	80 e0       	ldi	r24, 0x00	; 0
    1228:	9e 01       	movw	r18, r28
    122a:	2f 5f       	subi	r18, 0xFF	; 255
    122c:	3f 4f       	sbci	r19, 0xFF	; 255
    122e:	b9 01       	movw	r22, r18
    1230:	47 e0       	ldi	r20, 0x07	; 7
    1232:	0e 94 41 15 	call	0x2a82	; 0x2a82 <DrvUartDirectSendBytes>
    1236:	27 96       	adiw	r28, 0x07	; 7
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	f8 94       	cli
    123c:	de bf       	out	0x3e, r29	; 62
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	cd bf       	out	0x3d, r28	; 61
    1242:	cf 91       	pop	r28
    1244:	df 91       	pop	r29
    1246:	08 95       	ret

00001248 <DrvAdc>:
////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Adc 
void DrvAdc( void )
{		
    1248:	df 93       	push	r29
    124a:	cf 93       	push	r28
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
	//on fixe la ref
	micAdcSetReferenceSelectionBits(E_ADC_REF_AVCC_WITH_CAPA_AREF);
    1250:	80 e4       	ldi	r24, 0x40	; 64
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <micAdcSetReferenceSelectionBits>
	//on active l'adc
	micAdcSetAdcEnable();
    1258:	0e 94 42 17 	call	0x2e84	; 0x2e84 <micAdcSetAdcEnable>
}
    125c:	cf 91       	pop	r28
    125e:	df 91       	pop	r29
    1260:	08 95       	ret

00001262 <DrvAdcReadChannel>:


//fait une convertion immediate sur un canal de l'adc
Int16U DrvAdcReadChannel( EAdcChannelSelection channel ) 
{
    1262:	df 93       	push	r29
    1264:	cf 93       	push	r28
    1266:	00 d0       	rcall	.+0      	; 0x1268 <DrvAdcReadChannel+0x6>
    1268:	00 d0       	rcall	.+0      	; 0x126a <DrvAdcReadChannel+0x8>
    126a:	cd b7       	in	r28, 0x3d	; 61
    126c:	de b7       	in	r29, 0x3e	; 62
    126e:	9c 83       	std	Y+4, r25	; 0x04
    1270:	8b 83       	std	Y+3, r24	; 0x03
	Int16U o_adc_value = 0xffff;
    1272:	8f ef       	ldi	r24, 0xFF	; 255
    1274:	9f ef       	ldi	r25, 0xFF	; 255
    1276:	9a 83       	std	Y+2, r25	; 0x02
    1278:	89 83       	std	Y+1, r24	; 0x01
	micAdcSetAnalogChannelandGainSelectionBits( channel );
    127a:	8b 81       	ldd	r24, Y+3	; 0x03
    127c:	9c 81       	ldd	r25, Y+4	; 0x04
    127e:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <micAdcSetAnalogChannelandGainSelectionBits>
	micAdcSetStartConversion();	
    1282:	0e 94 6c 17 	call	0x2ed8	; 0x2ed8 <micAdcSetStartConversion>
	while(_SFR_BYTE(ADCSRA) & _BV(ADSC) ) ;
    1286:	00 00       	nop
    1288:	8a e7       	ldi	r24, 0x7A	; 122
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	fc 01       	movw	r30, r24
    128e:	80 81       	ld	r24, Z
    1290:	88 2f       	mov	r24, r24
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	80 74       	andi	r24, 0x40	; 64
    1296:	90 70       	andi	r25, 0x00	; 0
    1298:	00 97       	sbiw	r24, 0x00	; 0
    129a:	b1 f7       	brne	.-20     	; 0x1288 <DrvAdcReadChannel+0x26>
	o_adc_value = micAdcReadData16();
    129c:	0e 94 3b 18 	call	0x3076	; 0x3076 <micAdcReadData16>
    12a0:	9a 83       	std	Y+2, r25	; 0x02
    12a2:	89 83       	std	Y+1, r24	; 0x01
	return o_adc_value;	
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	9a 81       	ldd	r25, Y+2	; 0x02
}
    12a8:	0f 90       	pop	r0
    12aa:	0f 90       	pop	r0
    12ac:	0f 90       	pop	r0
    12ae:	0f 90       	pop	r0
    12b0:	cf 91       	pop	r28
    12b2:	df 91       	pop	r29
    12b4:	08 95       	ret

000012b6 <DrvEvent>:

  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Event 
void DrvEvent( void )
{
    12b6:	df 93       	push	r29
    12b8:	cf 93       	push	r28
    12ba:	cd b7       	in	r28, 0x3d	; 61
    12bc:	de b7       	in	r29, 0x3e	; 62
	event_flags = 0;
    12be:	10 92 0a 14 	sts	0x140A, r1
    12c2:	10 92 09 14 	sts	0x1409, r1
}
    12c6:	cf 91       	pop	r28
    12c8:	df 91       	pop	r29
    12ca:	08 95       	ret

000012cc <DrvEventKillEvent>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//
void DrvEventKillEvent(Event_t in_event) 
{
    12cc:	df 93       	push	r29
    12ce:	cf 93       	push	r28
    12d0:	00 d0       	rcall	.+0      	; 0x12d2 <DrvEventKillEvent+0x6>
    12d2:	cd b7       	in	r28, 0x3d	; 61
    12d4:	de b7       	in	r29, 0x3e	; 62
    12d6:	9a 83       	std	Y+2, r25	; 0x02
    12d8:	89 83       	std	Y+1, r24	; 0x01
	ATOMIC(
    12da:	f8 94       	cli
    12dc:	80 91 09 14 	lds	r24, 0x1409
    12e0:	90 91 0a 14 	lds	r25, 0x140A
    12e4:	9c 01       	movw	r18, r24
    12e6:	20 95       	com	r18
    12e8:	30 95       	com	r19
    12ea:	89 81       	ldd	r24, Y+1	; 0x01
    12ec:	9a 81       	ldd	r25, Y+2	; 0x02
    12ee:	82 2b       	or	r24, r18
    12f0:	93 2b       	or	r25, r19
    12f2:	80 95       	com	r24
    12f4:	90 95       	com	r25
    12f6:	90 93 0a 14 	sts	0x140A, r25
    12fa:	80 93 09 14 	sts	0x1409, r24
    12fe:	78 94       	sei
		event_flags = ~(in_event | ~event_flags);
	)
}
    1300:	0f 90       	pop	r0
    1302:	0f 90       	pop	r0
    1304:	cf 91       	pop	r28
    1306:	df 91       	pop	r29
    1308:	08 95       	ret

0000130a <DrvEventGetEvent>:

//
Event_t DrvEventGetEvent(void)
{
    130a:	df 93       	push	r29
    130c:	cf 93       	push	r28
    130e:	cd b7       	in	r28, 0x3d	; 61
    1310:	de b7       	in	r29, 0x3e	; 62
  return event_flags;
    1312:	80 91 09 14 	lds	r24, 0x1409
    1316:	90 91 0a 14 	lds	r25, 0x140A
}
    131a:	cf 91       	pop	r28
    131c:	df 91       	pop	r29
    131e:	08 95       	ret

00001320 <DrvEventTestEvent>:

//
Boolean DrvEventTestEvent(Event_t in_event,Int8U conf_event ) 
{
    1320:	df 93       	push	r29
    1322:	cf 93       	push	r28
    1324:	00 d0       	rcall	.+0      	; 0x1326 <DrvEventTestEvent+0x6>
    1326:	0f 92       	push	r0
    1328:	cd b7       	in	r28, 0x3d	; 61
    132a:	de b7       	in	r29, 0x3e	; 62
    132c:	9a 83       	std	Y+2, r25	; 0x02
    132e:	89 83       	std	Y+1, r24	; 0x01
    1330:	6b 83       	std	Y+3, r22	; 0x03
	if (( in_event & conf_event) > 0 )
    1332:	8b 81       	ldd	r24, Y+3	; 0x03
    1334:	28 2f       	mov	r18, r24
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	89 81       	ldd	r24, Y+1	; 0x01
    133a:	9a 81       	ldd	r25, Y+2	; 0x02
    133c:	82 23       	and	r24, r18
    133e:	93 23       	and	r25, r19
    1340:	00 97       	sbiw	r24, 0x00	; 0
    1342:	11 f0       	breq	.+4      	; 0x1348 <DrvEventTestEvent+0x28>
	{
		return TRUE;
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	01 c0       	rjmp	.+2      	; 0x134a <DrvEventTestEvent+0x2a>
	}
	else
	{
		return FALSE;
    1348:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    134a:	0f 90       	pop	r0
    134c:	0f 90       	pop	r0
    134e:	0f 90       	pop	r0
    1350:	cf 91       	pop	r28
    1352:	df 91       	pop	r29
    1354:	08 95       	ret

00001356 <DrvEventAddEvent>:

//
Boolean DrvEventAddEvent(Event_t event)
{
    1356:	df 93       	push	r29
    1358:	cf 93       	push	r28
    135a:	00 d0       	rcall	.+0      	; 0x135c <DrvEventAddEvent+0x6>
    135c:	0f 92       	push	r0
    135e:	cd b7       	in	r28, 0x3d	; 61
    1360:	de b7       	in	r29, 0x3e	; 62
    1362:	9b 83       	std	Y+3, r25	; 0x03
    1364:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = FALSE;
    1366:	19 82       	std	Y+1, r1	; 0x01
	ATOMIC(
    1368:	f8 94       	cli
    136a:	20 91 09 14 	lds	r18, 0x1409
    136e:	30 91 0a 14 	lds	r19, 0x140A
    1372:	8a 81       	ldd	r24, Y+2	; 0x02
    1374:	9b 81       	ldd	r25, Y+3	; 0x03
    1376:	82 2b       	or	r24, r18
    1378:	93 2b       	or	r25, r19
    137a:	90 93 0a 14 	sts	0x140A, r25
    137e:	80 93 09 14 	sts	0x1409, r24
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	89 83       	std	Y+1, r24	; 0x01
    1386:	78 94       	sei
		event_flags |= event ;
		o_success = TRUE;
	)
	
	return o_success;
    1388:	89 81       	ldd	r24, Y+1	; 0x01
}
    138a:	0f 90       	pop	r0
    138c:	0f 90       	pop	r0
    138e:	0f 90       	pop	r0
    1390:	cf 91       	pop	r28
    1392:	df 91       	pop	r29
    1394:	08 95       	ret

00001396 <DrvI2C>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2C( void )
{
    1396:	df 93       	push	r29
    1398:	cf 93       	push	r28
    139a:	cd b7       	in	r28, 0x3d	; 61
    139c:	de b7       	in	r29, 0x3e	; 62
	// Configure port lines for SCL & SDA as input
	micIoPortsConfigureInput(CONF_I2C_SCL, PORT_PULL_UP);
    139e:	80 e1       	ldi	r24, 0x10	; 16
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	61 e0       	ldi	r22, 0x01	; 1
    13a4:	70 e0       	ldi	r23, 0x00	; 0
    13a6:	0e 94 26 1c 	call	0x384c	; 0x384c <micIoPortsConfigureInput>
	micIoPortsConfigureInput(CONF_I2C_SDA, PORT_PULL_UP);
    13aa:	81 e1       	ldi	r24, 0x11	; 17
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	61 e0       	ldi	r22, 0x01	; 1
    13b0:	70 e0       	ldi	r23, 0x00	; 0
    13b2:	0e 94 26 1c 	call	0x384c	; 0x384c <micIoPortsConfigureInput>

	// Initialize the I2C interfaceTWSR = 0; 
	TWSR = 1;
    13b6:	89 eb       	ldi	r24, 0xB9	; 185
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	21 e0       	ldi	r18, 0x01	; 1
    13bc:	fc 01       	movw	r30, r24
    13be:	20 83       	st	Z, r18
	TWBR = 8;  
    13c0:	88 eb       	ldi	r24, 0xB8	; 184
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	28 e0       	ldi	r18, 0x08	; 8
    13c6:	fc 01       	movw	r30, r24
    13c8:	20 83       	st	Z, r18
}
    13ca:	cf 91       	pop	r28
    13cc:	df 91       	pop	r29
    13ce:	08 95       	ret

000013d0 <DrvI2CUltraSon>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2CUltraSon( void )
{
    13d0:	df 93       	push	r29
    13d2:	cf 93       	push	r28
    13d4:	cd b7       	in	r28, 0x3d	; 61
    13d6:	de b7       	in	r29, 0x3e	; 62

}
    13d8:	cf 91       	pop	r28
    13da:	df 91       	pop	r29
    13dc:	08 95       	ret

000013de <DrvI2CUltraSonTransmit>:

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
    13de:	df 93       	push	r29
    13e0:	cf 93       	push	r28
    13e2:	00 d0       	rcall	.+0      	; 0x13e4 <DrvI2CUltraSonTransmit+0x6>
    13e4:	0f 92       	push	r0
    13e6:	cd b7       	in	r28, 0x3d	; 61
    13e8:	de b7       	in	r29, 0x3e	; 62
    13ea:	89 83       	std	Y+1, r24	; 0x01
    13ec:	6a 83       	std	Y+2, r22	; 0x02
    13ee:	4b 83       	std	Y+3, r20	; 0x03
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
    13f0:	8c eb       	ldi	r24, 0xBC	; 188
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	24 ea       	ldi	r18, 0xA4	; 164
    13f6:	fc 01       	movw	r30, r24
    13f8:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    13fa:	16 c0       	rjmp	.+44     	; 0x1428 <DrvI2CUltraSonTransmit+0x4a>
	{
		if(timeout_ic++ > 1000)
    13fc:	80 91 0b 14 	lds	r24, 0x140B
    1400:	90 91 0c 14 	lds	r25, 0x140C
    1404:	21 e0       	ldi	r18, 0x01	; 1
    1406:	f3 e0       	ldi	r31, 0x03	; 3
    1408:	89 3e       	cpi	r24, 0xE9	; 233
    140a:	9f 07       	cpc	r25, r31
    140c:	08 f4       	brcc	.+2      	; 0x1410 <DrvI2CUltraSonTransmit+0x32>
    140e:	20 e0       	ldi	r18, 0x00	; 0
    1410:	01 96       	adiw	r24, 0x01	; 1
    1412:	90 93 0c 14 	sts	0x140C, r25
    1416:	80 93 0b 14 	sts	0x140B, r24
    141a:	22 23       	and	r18, r18
    141c:	29 f0       	breq	.+10     	; 0x1428 <DrvI2CUltraSonTransmit+0x4a>
		{
			timeout_ic = 0;
    141e:	10 92 0c 14 	sts	0x140C, r1
    1422:	10 92 0b 14 	sts	0x140B, r1
			break;
    1426:	06 c0       	rjmp	.+12     	; 0x1434 <DrvI2CUltraSonTransmit+0x56>

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1428:	8c eb       	ldi	r24, 0xBC	; 188
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	fc 01       	movw	r30, r24
    142e:	80 81       	ld	r24, Z
    1430:	88 23       	and	r24, r24
    1432:	24 f7       	brge	.-56     	; 0x13fc <DrvI2CUltraSonTransmit+0x1e>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
    1434:	8b eb       	ldi	r24, 0xBB	; 187
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	29 81       	ldd	r18, Y+1	; 0x01
    143a:	fc 01       	movw	r30, r24
    143c:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    143e:	8c eb       	ldi	r24, 0xBC	; 188
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	24 e8       	ldi	r18, 0x84	; 132
    1444:	fc 01       	movw	r30, r24
    1446:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1448:	16 c0       	rjmp	.+44     	; 0x1476 <DrvI2CUltraSonTransmit+0x98>
	{
		if(timeout_ic++ > 1000)
    144a:	80 91 0b 14 	lds	r24, 0x140B
    144e:	90 91 0c 14 	lds	r25, 0x140C
    1452:	21 e0       	ldi	r18, 0x01	; 1
    1454:	f3 e0       	ldi	r31, 0x03	; 3
    1456:	89 3e       	cpi	r24, 0xE9	; 233
    1458:	9f 07       	cpc	r25, r31
    145a:	08 f4       	brcc	.+2      	; 0x145e <DrvI2CUltraSonTransmit+0x80>
    145c:	20 e0       	ldi	r18, 0x00	; 0
    145e:	01 96       	adiw	r24, 0x01	; 1
    1460:	90 93 0c 14 	sts	0x140C, r25
    1464:	80 93 0b 14 	sts	0x140B, r24
    1468:	22 23       	and	r18, r18
    146a:	29 f0       	breq	.+10     	; 0x1476 <DrvI2CUltraSonTransmit+0x98>
		{
			timeout_ic = 0;
    146c:	10 92 0c 14 	sts	0x140C, r1
    1470:	10 92 0b 14 	sts	0x140B, r1
			break;
    1474:	06 c0       	rjmp	.+12     	; 0x1482 <DrvI2CUltraSonTransmit+0xa4>
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1476:	8c eb       	ldi	r24, 0xBC	; 188
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	fc 01       	movw	r30, r24
    147c:	80 81       	ld	r24, Z
    147e:	88 23       	and	r24, r24
    1480:	24 f7       	brge	.-56     	; 0x144a <DrvI2CUltraSonTransmit+0x6c>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;
    1482:	8b eb       	ldi	r24, 0xBB	; 187
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	2a 81       	ldd	r18, Y+2	; 0x02
    1488:	fc 01       	movw	r30, r24
    148a:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    148c:	8c eb       	ldi	r24, 0xBC	; 188
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	24 e8       	ldi	r18, 0x84	; 132
    1492:	fc 01       	movw	r30, r24
    1494:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1496:	16 c0       	rjmp	.+44     	; 0x14c4 <DrvI2CUltraSonTransmit+0xe6>
	{
		if(timeout_ic++ > 1000)
    1498:	80 91 0b 14 	lds	r24, 0x140B
    149c:	90 91 0c 14 	lds	r25, 0x140C
    14a0:	21 e0       	ldi	r18, 0x01	; 1
    14a2:	f3 e0       	ldi	r31, 0x03	; 3
    14a4:	89 3e       	cpi	r24, 0xE9	; 233
    14a6:	9f 07       	cpc	r25, r31
    14a8:	08 f4       	brcc	.+2      	; 0x14ac <DrvI2CUltraSonTransmit+0xce>
    14aa:	20 e0       	ldi	r18, 0x00	; 0
    14ac:	01 96       	adiw	r24, 0x01	; 1
    14ae:	90 93 0c 14 	sts	0x140C, r25
    14b2:	80 93 0b 14 	sts	0x140B, r24
    14b6:	22 23       	and	r18, r18
    14b8:	29 f0       	breq	.+10     	; 0x14c4 <DrvI2CUltraSonTransmit+0xe6>
		{
			timeout_ic = 0;
    14ba:	10 92 0c 14 	sts	0x140C, r1
    14be:	10 92 0b 14 	sts	0x140B, r1
			break;
    14c2:	06 c0       	rjmp	.+12     	; 0x14d0 <DrvI2CUltraSonTransmit+0xf2>
			break;
		}
	}
	TWDR = reg;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    14c4:	8c eb       	ldi	r24, 0xBC	; 188
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	fc 01       	movw	r30, r24
    14ca:	80 81       	ld	r24, Z
    14cc:	88 23       	and	r24, r24
    14ce:	24 f7       	brge	.-56     	; 0x1498 <DrvI2CUltraSonTransmit+0xba>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = data;
    14d0:	8b eb       	ldi	r24, 0xBB	; 187
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	2b 81       	ldd	r18, Y+3	; 0x03
    14d6:	fc 01       	movw	r30, r24
    14d8:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    14da:	8c eb       	ldi	r24, 0xBC	; 188
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	24 e8       	ldi	r18, 0x84	; 132
    14e0:	fc 01       	movw	r30, r24
    14e2:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    14e4:	16 c0       	rjmp	.+44     	; 0x1512 <DrvI2CUltraSonTransmit+0x134>
	{
		if(timeout_ic++ > 1000)
    14e6:	80 91 0b 14 	lds	r24, 0x140B
    14ea:	90 91 0c 14 	lds	r25, 0x140C
    14ee:	21 e0       	ldi	r18, 0x01	; 1
    14f0:	f3 e0       	ldi	r31, 0x03	; 3
    14f2:	89 3e       	cpi	r24, 0xE9	; 233
    14f4:	9f 07       	cpc	r25, r31
    14f6:	08 f4       	brcc	.+2      	; 0x14fa <DrvI2CUltraSonTransmit+0x11c>
    14f8:	20 e0       	ldi	r18, 0x00	; 0
    14fa:	01 96       	adiw	r24, 0x01	; 1
    14fc:	90 93 0c 14 	sts	0x140C, r25
    1500:	80 93 0b 14 	sts	0x140B, r24
    1504:	22 23       	and	r18, r18
    1506:	29 f0       	breq	.+10     	; 0x1512 <DrvI2CUltraSonTransmit+0x134>
		{
			timeout_ic = 0;
    1508:	10 92 0c 14 	sts	0x140C, r1
    150c:	10 92 0b 14 	sts	0x140B, r1
			break;
    1510:	06 c0       	rjmp	.+12     	; 0x151e <DrvI2CUltraSonTransmit+0x140>
			break;
		}
	}
	TWDR = data;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1512:	8c eb       	ldi	r24, 0xBC	; 188
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	fc 01       	movw	r30, r24
    1518:	80 81       	ld	r24, Z
    151a:	88 23       	and	r24, r24
    151c:	24 f7       	brge	.-56     	; 0x14e6 <DrvI2CUltraSonTransmit+0x108>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x94;                                                  // stop bit
    151e:	8c eb       	ldi	r24, 0xBC	; 188
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	24 e9       	ldi	r18, 0x94	; 148
    1524:	fc 01       	movw	r30, r24
    1526:	20 83       	st	Z, r18
}
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	cf 91       	pop	r28
    1530:	df 91       	pop	r29
    1532:	08 95       	ret

00001534 <DrvI2CUltraSonRead>:

//on recois un octet
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	00 d0       	rcall	.+0      	; 0x153a <DrvI2CUltraSonRead+0x6>
    153a:	0f 92       	push	r0
    153c:	cd b7       	in	r28, 0x3d	; 61
    153e:	de b7       	in	r29, 0x3e	; 62
    1540:	8a 83       	std	Y+2, r24	; 0x02
    1542:	6b 83       	std	Y+3, r22	; 0x03
	timeout_ic=0;
    1544:	10 92 0c 14 	sts	0x140C, r1
    1548:	10 92 0b 14 	sts	0x140B, r1
	Int8U read_data = 0;
    154c:	19 82       	std	Y+1, r1	; 0x01
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
    154e:	8c eb       	ldi	r24, 0xBC	; 188
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	24 ea       	ldi	r18, 0xA4	; 164
    1554:	fc 01       	movw	r30, r24
    1556:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1558:	16 c0       	rjmp	.+44     	; 0x1586 <DrvI2CUltraSonRead+0x52>
	{
		if(timeout_ic++ > 1000)
    155a:	80 91 0b 14 	lds	r24, 0x140B
    155e:	90 91 0c 14 	lds	r25, 0x140C
    1562:	21 e0       	ldi	r18, 0x01	; 1
    1564:	f3 e0       	ldi	r31, 0x03	; 3
    1566:	89 3e       	cpi	r24, 0xE9	; 233
    1568:	9f 07       	cpc	r25, r31
    156a:	08 f4       	brcc	.+2      	; 0x156e <DrvI2CUltraSonRead+0x3a>
    156c:	20 e0       	ldi	r18, 0x00	; 0
    156e:	01 96       	adiw	r24, 0x01	; 1
    1570:	90 93 0c 14 	sts	0x140C, r25
    1574:	80 93 0b 14 	sts	0x140B, r24
    1578:	22 23       	and	r18, r18
    157a:	29 f0       	breq	.+10     	; 0x1586 <DrvI2CUltraSonRead+0x52>
		{
			timeout_ic = 0;
    157c:	10 92 0c 14 	sts	0x140C, r1
    1580:	10 92 0b 14 	sts	0x140B, r1
			break;
    1584:	06 c0       	rjmp	.+12     	; 0x1592 <DrvI2CUltraSonRead+0x5e>
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1586:	8c eb       	ldi	r24, 0xBC	; 188
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	fc 01       	movw	r30, r24
    158c:	80 81       	ld	r24, Z
    158e:	88 23       	and	r24, r24
    1590:	24 f7       	brge	.-56     	; 0x155a <DrvI2CUltraSonRead+0x26>
		{
			timeout_ic = 0;
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
    1592:	8b eb       	ldi	r24, 0xBB	; 187
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	2a 81       	ldd	r18, Y+2	; 0x02
    1598:	fc 01       	movw	r30, r24
    159a:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit 
    159c:	8c eb       	ldi	r24, 0xBC	; 188
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	24 e8       	ldi	r18, 0x84	; 132
    15a2:	fc 01       	movw	r30, r24
    15a4:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    15a6:	16 c0       	rjmp	.+44     	; 0x15d4 <DrvI2CUltraSonRead+0xa0>
	{
		if(timeout_ic++ > 1000)
    15a8:	80 91 0b 14 	lds	r24, 0x140B
    15ac:	90 91 0c 14 	lds	r25, 0x140C
    15b0:	21 e0       	ldi	r18, 0x01	; 1
    15b2:	f3 e0       	ldi	r31, 0x03	; 3
    15b4:	89 3e       	cpi	r24, 0xE9	; 233
    15b6:	9f 07       	cpc	r25, r31
    15b8:	08 f4       	brcc	.+2      	; 0x15bc <DrvI2CUltraSonRead+0x88>
    15ba:	20 e0       	ldi	r18, 0x00	; 0
    15bc:	01 96       	adiw	r24, 0x01	; 1
    15be:	90 93 0c 14 	sts	0x140C, r25
    15c2:	80 93 0b 14 	sts	0x140B, r24
    15c6:	22 23       	and	r18, r18
    15c8:	29 f0       	breq	.+10     	; 0x15d4 <DrvI2CUltraSonRead+0xa0>
		{
			timeout_ic = 0;
    15ca:	10 92 0c 14 	sts	0x140C, r1
    15ce:	10 92 0b 14 	sts	0x140B, r1
			break;
    15d2:	06 c0       	rjmp	.+12     	; 0x15e0 <DrvI2CUltraSonRead+0xac>
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit 
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    15d4:	8c eb       	ldi	r24, 0xBC	; 188
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	fc 01       	movw	r30, r24
    15da:	80 81       	ld	r24, Z
    15dc:	88 23       	and	r24, r24
    15de:	24 f7       	brge	.-56     	; 0x15a8 <DrvI2CUltraSonRead+0x74>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
    15e0:	8b eb       	ldi	r24, 0xBB	; 187
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	2b 81       	ldd	r18, Y+3	; 0x03
    15e6:	fc 01       	movw	r30, r24
    15e8:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    15ea:	8c eb       	ldi	r24, 0xBC	; 188
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	24 e8       	ldi	r18, 0x84	; 132
    15f0:	fc 01       	movw	r30, r24
    15f2:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    15f4:	16 c0       	rjmp	.+44     	; 0x1622 <DrvI2CUltraSonRead+0xee>
	{
		if(timeout_ic++ > 1000)
    15f6:	80 91 0b 14 	lds	r24, 0x140B
    15fa:	90 91 0c 14 	lds	r25, 0x140C
    15fe:	21 e0       	ldi	r18, 0x01	; 1
    1600:	f3 e0       	ldi	r31, 0x03	; 3
    1602:	89 3e       	cpi	r24, 0xE9	; 233
    1604:	9f 07       	cpc	r25, r31
    1606:	08 f4       	brcc	.+2      	; 0x160a <DrvI2CUltraSonRead+0xd6>
    1608:	20 e0       	ldi	r18, 0x00	; 0
    160a:	01 96       	adiw	r24, 0x01	; 1
    160c:	90 93 0c 14 	sts	0x140C, r25
    1610:	80 93 0b 14 	sts	0x140B, r24
    1614:	22 23       	and	r18, r18
    1616:	29 f0       	breq	.+10     	; 0x1622 <DrvI2CUltraSonRead+0xee>
		{
			timeout_ic = 0;
    1618:	10 92 0c 14 	sts	0x140C, r1
    161c:	10 92 0b 14 	sts	0x140B, r1
			break;
    1620:	06 c0       	rjmp	.+12     	; 0x162e <DrvI2CUltraSonRead+0xfa>
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1622:	8c eb       	ldi	r24, 0xBC	; 188
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	fc 01       	movw	r30, r24
    1628:	80 81       	ld	r24, Z
    162a:	88 23       	and	r24, r24
    162c:	24 f7       	brge	.-56     	; 0x15f6 <DrvI2CUltraSonRead+0xc2>
			timeout_ic = 0;
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
    162e:	8c eb       	ldi	r24, 0xBC	; 188
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	24 ea       	ldi	r18, 0xA4	; 164
    1634:	fc 01       	movw	r30, r24
    1636:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1638:	16 c0       	rjmp	.+44     	; 0x1666 <DrvI2CUltraSonRead+0x132>
	{
		if(timeout_ic++ > 1000)
    163a:	80 91 0b 14 	lds	r24, 0x140B
    163e:	90 91 0c 14 	lds	r25, 0x140C
    1642:	21 e0       	ldi	r18, 0x01	; 1
    1644:	f3 e0       	ldi	r31, 0x03	; 3
    1646:	89 3e       	cpi	r24, 0xE9	; 233
    1648:	9f 07       	cpc	r25, r31
    164a:	08 f4       	brcc	.+2      	; 0x164e <DrvI2CUltraSonRead+0x11a>
    164c:	20 e0       	ldi	r18, 0x00	; 0
    164e:	01 96       	adiw	r24, 0x01	; 1
    1650:	90 93 0c 14 	sts	0x140C, r25
    1654:	80 93 0b 14 	sts	0x140B, r24
    1658:	22 23       	and	r18, r18
    165a:	29 f0       	breq	.+10     	; 0x1666 <DrvI2CUltraSonRead+0x132>
		{
			timeout_ic = 0;
    165c:	10 92 0c 14 	sts	0x140C, r1
    1660:	10 92 0b 14 	sts	0x140B, r1
			break;
    1664:	06 c0       	rjmp	.+12     	; 0x1672 <DrvI2CUltraSonRead+0x13e>
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1666:	8c eb       	ldi	r24, 0xBC	; 188
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	fc 01       	movw	r30, r24
    166c:	80 81       	ld	r24, Z
    166e:	88 23       	and	r24, r24
    1670:	24 f7       	brge	.-56     	; 0x163a <DrvI2CUltraSonRead+0x106>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
    1672:	8b eb       	ldi	r24, 0xBB	; 187
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	2a 81       	ldd	r18, Y+2	; 0x02
    1678:	2f 5f       	subi	r18, 0xFF	; 255
    167a:	fc 01       	movw	r30, r24
    167c:	20 83       	st	Z, r18
	TWCR = 0xC4;                                                  // clear transmit interupt flag
    167e:	8c eb       	ldi	r24, 0xBC	; 188
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	24 ec       	ldi	r18, 0xC4	; 196
    1684:	fc 01       	movw	r30, r24
    1686:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1688:	16 c0       	rjmp	.+44     	; 0x16b6 <DrvI2CUltraSonRead+0x182>
	{
		if(timeout_ic++ > 1000)
    168a:	80 91 0b 14 	lds	r24, 0x140B
    168e:	90 91 0c 14 	lds	r25, 0x140C
    1692:	21 e0       	ldi	r18, 0x01	; 1
    1694:	f3 e0       	ldi	r31, 0x03	; 3
    1696:	89 3e       	cpi	r24, 0xE9	; 233
    1698:	9f 07       	cpc	r25, r31
    169a:	08 f4       	brcc	.+2      	; 0x169e <DrvI2CUltraSonRead+0x16a>
    169c:	20 e0       	ldi	r18, 0x00	; 0
    169e:	01 96       	adiw	r24, 0x01	; 1
    16a0:	90 93 0c 14 	sts	0x140C, r25
    16a4:	80 93 0b 14 	sts	0x140B, r24
    16a8:	22 23       	and	r18, r18
    16aa:	29 f0       	breq	.+10     	; 0x16b6 <DrvI2CUltraSonRead+0x182>
		{
			timeout_ic = 0;
    16ac:	10 92 0c 14 	sts	0x140C, r1
    16b0:	10 92 0b 14 	sts	0x140B, r1
			break;
    16b4:	06 c0       	rjmp	.+12     	; 0x16c2 <DrvI2CUltraSonRead+0x18e>
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
	TWCR = 0xC4;                                                  // clear transmit interupt flag
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    16b6:	8c eb       	ldi	r24, 0xBC	; 188
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	fc 01       	movw	r30, r24
    16bc:	80 81       	ld	r24, Z
    16be:	88 23       	and	r24, r24
    16c0:	24 f7       	brge	.-56     	; 0x168a <DrvI2CUltraSonRead+0x156>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
    16c2:	8c eb       	ldi	r24, 0xBC	; 188
    16c4:	90 e0       	ldi	r25, 0x00	; 0
    16c6:	24 e8       	ldi	r18, 0x84	; 132
    16c8:	fc 01       	movw	r30, r24
    16ca:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))
    16cc:	11 c0       	rjmp	.+34     	; 0x16f0 <DrvI2CUltraSonRead+0x1bc>
	{
		if(timeout_ic++ > 1000)
    16ce:	80 91 0b 14 	lds	r24, 0x140B
    16d2:	90 91 0c 14 	lds	r25, 0x140C
    16d6:	21 e0       	ldi	r18, 0x01	; 1
    16d8:	f3 e0       	ldi	r31, 0x03	; 3
    16da:	89 3e       	cpi	r24, 0xE9	; 233
    16dc:	9f 07       	cpc	r25, r31
    16de:	08 f4       	brcc	.+2      	; 0x16e2 <DrvI2CUltraSonRead+0x1ae>
    16e0:	20 e0       	ldi	r18, 0x00	; 0
    16e2:	01 96       	adiw	r24, 0x01	; 1
    16e4:	90 93 0c 14 	sts	0x140C, r25
    16e8:	80 93 0b 14 	sts	0x140B, r24
    16ec:	22 23       	and	r18, r18
    16ee:	39 f4       	brne	.+14     	; 0x16fe <DrvI2CUltraSonRead+0x1ca>
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
	while(!(TWCR & 0x80))
    16f0:	8c eb       	ldi	r24, 0xBC	; 188
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	fc 01       	movw	r30, r24
    16f6:	80 81       	ld	r24, Z
    16f8:	88 23       	and	r24, r24
    16fa:	4c f7       	brge	.-46     	; 0x16ce <DrvI2CUltraSonRead+0x19a>
    16fc:	01 c0       	rjmp	.+2      	; 0x1700 <DrvI2CUltraSonRead+0x1cc>
	{
		if(timeout_ic++ > 1000)
		{
			break;
    16fe:	00 00       	nop
		}
	}										  // wait for confirmation of transmit 		
	read_data = TWDR;                                             // and grab the target data
    1700:	8b eb       	ldi	r24, 0xBB	; 187
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	fc 01       	movw	r30, r24
    1706:	80 81       	ld	r24, Z
    1708:	89 83       	std	Y+1, r24	; 0x01
	TWCR = 0x94;                                                  // send a stop bit on i2c bus
    170a:	8c eb       	ldi	r24, 0xBC	; 188
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	24 e9       	ldi	r18, 0x94	; 148
    1710:	fc 01       	movw	r30, r24
    1712:	20 83       	st	Z, r18
	return read_data;	
    1714:	89 81       	ldd	r24, Y+1	; 0x01

}
    1716:	0f 90       	pop	r0
    1718:	0f 90       	pop	r0
    171a:	0f 90       	pop	r0
    171c:	cf 91       	pop	r28
    171e:	df 91       	pop	r29
    1720:	08 95       	ret

00001722 <DrvInterruptClearAllInterrupts>:

  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// On clear toutes les ITs 
void DrvInterruptClearAllInterrupts( void )
{
    1722:	df 93       	push	r29
    1724:	cf 93       	push	r28
    1726:	cd b7       	in	r28, 0x3d	; 61
    1728:	de b7       	in	r29, 0x3e	; 62
	cli();
    172a:	f8 94       	cli
}	
    172c:	cf 91       	pop	r28
    172e:	df 91       	pop	r29
    1730:	08 95       	ret

00001732 <DrvInterruptSetAllInterrupts>:

// On clear toutes les ITs 
void DrvInterruptSetAllInterrupts( void )
{
    1732:	df 93       	push	r29
    1734:	cf 93       	push	r28
    1736:	cd b7       	in	r28, 0x3d	; 61
    1738:	de b7       	in	r29, 0x3e	; 62
	sei();
    173a:	78 94       	sei
}
    173c:	cf 91       	pop	r28
    173e:	df 91       	pop	r29
    1740:	08 95       	ret

00001742 <DrvLed>:
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
{
    1742:	df 93       	push	r29
    1744:	cf 93       	push	r28
    1746:	0f 92       	push	r0
    1748:	cd b7       	in	r28, 0x3d	; 61
    174a:	de b7       	in	r29, 0x3e	; 62
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
    174c:	2a e3       	ldi	r18, 0x3A	; 58
    174e:	3f e0       	ldi	r19, 0x0F	; 15
    1750:	80 e0       	ldi	r24, 0x00	; 0
    1752:	61 e0       	ldi	r22, 0x01	; 1
    1754:	70 e0       	ldi	r23, 0x00	; 0
    1756:	41 e0       	ldi	r20, 0x01	; 1
    1758:	50 e0       	ldi	r21, 0x00	; 0
    175a:	0e 94 b9 11 	call	0x2372	; 0x2372 <DrvTimerPlayTimer>
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
    175e:	19 82       	std	Y+1, r1	; 0x01
    1760:	39 c1       	rjmp	.+626    	; 0x19d4 <DrvLed+0x292>
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
    1762:	89 81       	ldd	r24, Y+1	; 0x01
    1764:	28 2f       	mov	r18, r24
    1766:	30 e0       	ldi	r19, 0x00	; 0
    1768:	89 81       	ldd	r24, Y+1	; 0x01
    176a:	88 2f       	mov	r24, r24
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	88 0f       	add	r24, r24
    1770:	99 1f       	adc	r25, r25
    1772:	82 5e       	subi	r24, 0xE2	; 226
    1774:	9e 4f       	sbci	r25, 0xFE	; 254
    1776:	fc 01       	movw	r30, r24
    1778:	40 81       	ld	r20, Z
    177a:	51 81       	ldd	r21, Z+1	; 0x01
    177c:	c9 01       	movw	r24, r18
    177e:	88 0f       	add	r24, r24
    1780:	99 1f       	adc	r25, r25
    1782:	bc 01       	movw	r22, r24
    1784:	66 0f       	add	r22, r22
    1786:	77 1f       	adc	r23, r23
    1788:	66 0f       	add	r22, r22
    178a:	77 1f       	adc	r23, r23
    178c:	66 0f       	add	r22, r22
    178e:	77 1f       	adc	r23, r23
    1790:	86 0f       	add	r24, r22
    1792:	97 1f       	adc	r25, r23
    1794:	82 0f       	add	r24, r18
    1796:	93 1f       	adc	r25, r19
    1798:	8e 54       	subi	r24, 0x4E	; 78
    179a:	99 4e       	sbci	r25, 0xE9	; 233
    179c:	fc 01       	movw	r30, r24
    179e:	51 83       	std	Z+1, r21	; 0x01
    17a0:	40 83       	st	Z, r20
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
    17a2:	89 81       	ldd	r24, Y+1	; 0x01
    17a4:	28 2f       	mov	r18, r24
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	c9 01       	movw	r24, r18
    17aa:	88 0f       	add	r24, r24
    17ac:	99 1f       	adc	r25, r25
    17ae:	ac 01       	movw	r20, r24
    17b0:	44 0f       	add	r20, r20
    17b2:	55 1f       	adc	r21, r21
    17b4:	44 0f       	add	r20, r20
    17b6:	55 1f       	adc	r21, r21
    17b8:	44 0f       	add	r20, r20
    17ba:	55 1f       	adc	r21, r21
    17bc:	84 0f       	add	r24, r20
    17be:	95 1f       	adc	r25, r21
    17c0:	82 0f       	add	r24, r18
    17c2:	93 1f       	adc	r25, r19
    17c4:	8c 54       	subi	r24, 0x4C	; 76
    17c6:	99 4e       	sbci	r25, 0xE9	; 233
    17c8:	21 e0       	ldi	r18, 0x01	; 1
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	fc 01       	movw	r30, r24
    17ce:	31 83       	std	Z+1, r19	; 0x01
    17d0:	20 83       	st	Z, r18
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	28 2f       	mov	r18, r24
    17d6:	30 e0       	ldi	r19, 0x00	; 0
    17d8:	c9 01       	movw	r24, r18
    17da:	88 0f       	add	r24, r24
    17dc:	99 1f       	adc	r25, r25
    17de:	ac 01       	movw	r20, r24
    17e0:	44 0f       	add	r20, r20
    17e2:	55 1f       	adc	r21, r21
    17e4:	44 0f       	add	r20, r20
    17e6:	55 1f       	adc	r21, r21
    17e8:	44 0f       	add	r20, r20
    17ea:	55 1f       	adc	r21, r21
    17ec:	84 0f       	add	r24, r20
    17ee:	95 1f       	adc	r25, r21
    17f0:	82 0f       	add	r24, r18
    17f2:	93 1f       	adc	r25, r19
    17f4:	8a 54       	subi	r24, 0x4A	; 74
    17f6:	99 4e       	sbci	r25, 0xE9	; 233
    17f8:	21 e0       	ldi	r18, 0x01	; 1
    17fa:	30 e0       	ldi	r19, 0x00	; 0
    17fc:	fc 01       	movw	r30, r24
    17fe:	31 83       	std	Z+1, r19	; 0x01
    1800:	20 83       	st	Z, r18
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
    1802:	89 81       	ldd	r24, Y+1	; 0x01
    1804:	28 2f       	mov	r18, r24
    1806:	30 e0       	ldi	r19, 0x00	; 0
    1808:	c9 01       	movw	r24, r18
    180a:	88 0f       	add	r24, r24
    180c:	99 1f       	adc	r25, r25
    180e:	ac 01       	movw	r20, r24
    1810:	44 0f       	add	r20, r20
    1812:	55 1f       	adc	r21, r21
    1814:	44 0f       	add	r20, r20
    1816:	55 1f       	adc	r21, r21
    1818:	44 0f       	add	r20, r20
    181a:	55 1f       	adc	r21, r21
    181c:	84 0f       	add	r24, r20
    181e:	95 1f       	adc	r25, r21
    1820:	82 0f       	add	r24, r18
    1822:	93 1f       	adc	r25, r19
    1824:	88 54       	subi	r24, 0x48	; 72
    1826:	99 4e       	sbci	r25, 0xE9	; 233
    1828:	21 e0       	ldi	r18, 0x01	; 1
    182a:	30 e0       	ldi	r19, 0x00	; 0
    182c:	fc 01       	movw	r30, r24
    182e:	31 83       	std	Z+1, r19	; 0x01
    1830:	20 83       	st	Z, r18
		MesLeds[ loop_led ].flash_active	= FALSE;
    1832:	89 81       	ldd	r24, Y+1	; 0x01
    1834:	28 2f       	mov	r18, r24
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	c9 01       	movw	r24, r18
    183a:	88 0f       	add	r24, r24
    183c:	99 1f       	adc	r25, r25
    183e:	ac 01       	movw	r20, r24
    1840:	44 0f       	add	r20, r20
    1842:	55 1f       	adc	r21, r21
    1844:	44 0f       	add	r20, r20
    1846:	55 1f       	adc	r21, r21
    1848:	44 0f       	add	r20, r20
    184a:	55 1f       	adc	r21, r21
    184c:	84 0f       	add	r24, r20
    184e:	95 1f       	adc	r25, r21
    1850:	82 0f       	add	r24, r18
    1852:	93 1f       	adc	r25, r19
    1854:	86 54       	subi	r24, 0x46	; 70
    1856:	99 4e       	sbci	r25, 0xE9	; 233
    1858:	fc 01       	movw	r30, r24
    185a:	10 82       	st	Z, r1
		MesLeds[ loop_led ].time_on			= 0U;
    185c:	89 81       	ldd	r24, Y+1	; 0x01
    185e:	28 2f       	mov	r18, r24
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	c9 01       	movw	r24, r18
    1864:	88 0f       	add	r24, r24
    1866:	99 1f       	adc	r25, r25
    1868:	ac 01       	movw	r20, r24
    186a:	44 0f       	add	r20, r20
    186c:	55 1f       	adc	r21, r21
    186e:	44 0f       	add	r20, r20
    1870:	55 1f       	adc	r21, r21
    1872:	44 0f       	add	r20, r20
    1874:	55 1f       	adc	r21, r21
    1876:	84 0f       	add	r24, r20
    1878:	95 1f       	adc	r25, r21
    187a:	82 0f       	add	r24, r18
    187c:	93 1f       	adc	r25, r19
    187e:	85 54       	subi	r24, 0x45	; 69
    1880:	99 4e       	sbci	r25, 0xE9	; 233
    1882:	fc 01       	movw	r30, r24
    1884:	11 82       	std	Z+1, r1	; 0x01
    1886:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_time_on		= 0U;
    1888:	89 81       	ldd	r24, Y+1	; 0x01
    188a:	28 2f       	mov	r18, r24
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	c9 01       	movw	r24, r18
    1890:	88 0f       	add	r24, r24
    1892:	99 1f       	adc	r25, r25
    1894:	ac 01       	movw	r20, r24
    1896:	44 0f       	add	r20, r20
    1898:	55 1f       	adc	r21, r21
    189a:	44 0f       	add	r20, r20
    189c:	55 1f       	adc	r21, r21
    189e:	44 0f       	add	r20, r20
    18a0:	55 1f       	adc	r21, r21
    18a2:	84 0f       	add	r24, r20
    18a4:	95 1f       	adc	r25, r21
    18a6:	82 0f       	add	r24, r18
    18a8:	93 1f       	adc	r25, r19
    18aa:	83 54       	subi	r24, 0x43	; 67
    18ac:	99 4e       	sbci	r25, 0xE9	; 233
    18ae:	fc 01       	movw	r30, r24
    18b0:	11 82       	std	Z+1, r1	; 0x01
    18b2:	10 82       	st	Z, r1
		MesLeds[ loop_led ].time_off		= 0U;
    18b4:	89 81       	ldd	r24, Y+1	; 0x01
    18b6:	28 2f       	mov	r18, r24
    18b8:	30 e0       	ldi	r19, 0x00	; 0
    18ba:	c9 01       	movw	r24, r18
    18bc:	88 0f       	add	r24, r24
    18be:	99 1f       	adc	r25, r25
    18c0:	ac 01       	movw	r20, r24
    18c2:	44 0f       	add	r20, r20
    18c4:	55 1f       	adc	r21, r21
    18c6:	44 0f       	add	r20, r20
    18c8:	55 1f       	adc	r21, r21
    18ca:	44 0f       	add	r20, r20
    18cc:	55 1f       	adc	r21, r21
    18ce:	84 0f       	add	r24, r20
    18d0:	95 1f       	adc	r25, r21
    18d2:	82 0f       	add	r24, r18
    18d4:	93 1f       	adc	r25, r19
    18d6:	81 54       	subi	r24, 0x41	; 65
    18d8:	99 4e       	sbci	r25, 0xE9	; 233
    18da:	fc 01       	movw	r30, r24
    18dc:	11 82       	std	Z+1, r1	; 0x01
    18de:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_time_off	= 0U;
    18e0:	89 81       	ldd	r24, Y+1	; 0x01
    18e2:	28 2f       	mov	r18, r24
    18e4:	30 e0       	ldi	r19, 0x00	; 0
    18e6:	c9 01       	movw	r24, r18
    18e8:	88 0f       	add	r24, r24
    18ea:	99 1f       	adc	r25, r25
    18ec:	ac 01       	movw	r20, r24
    18ee:	44 0f       	add	r20, r20
    18f0:	55 1f       	adc	r21, r21
    18f2:	44 0f       	add	r20, r20
    18f4:	55 1f       	adc	r21, r21
    18f6:	44 0f       	add	r20, r20
    18f8:	55 1f       	adc	r21, r21
    18fa:	84 0f       	add	r24, r20
    18fc:	95 1f       	adc	r25, r21
    18fe:	82 0f       	add	r24, r18
    1900:	93 1f       	adc	r25, r19
    1902:	8f 53       	subi	r24, 0x3F	; 63
    1904:	99 4e       	sbci	r25, 0xE9	; 233
    1906:	fc 01       	movw	r30, r24
    1908:	11 82       	std	Z+1, r1	; 0x01
    190a:	10 82       	st	Z, r1
		MesLeds[ loop_led ].nb_flash		= 0U;
    190c:	89 81       	ldd	r24, Y+1	; 0x01
    190e:	28 2f       	mov	r18, r24
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	c9 01       	movw	r24, r18
    1914:	88 0f       	add	r24, r24
    1916:	99 1f       	adc	r25, r25
    1918:	ac 01       	movw	r20, r24
    191a:	44 0f       	add	r20, r20
    191c:	55 1f       	adc	r21, r21
    191e:	44 0f       	add	r20, r20
    1920:	55 1f       	adc	r21, r21
    1922:	44 0f       	add	r20, r20
    1924:	55 1f       	adc	r21, r21
    1926:	84 0f       	add	r24, r20
    1928:	95 1f       	adc	r25, r21
    192a:	82 0f       	add	r24, r18
    192c:	93 1f       	adc	r25, r19
    192e:	8d 53       	subi	r24, 0x3D	; 61
    1930:	99 4e       	sbci	r25, 0xE9	; 233
    1932:	fc 01       	movw	r30, r24
    1934:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_nb_flash	= 0U;
    1936:	89 81       	ldd	r24, Y+1	; 0x01
    1938:	28 2f       	mov	r18, r24
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	c9 01       	movw	r24, r18
    193e:	88 0f       	add	r24, r24
    1940:	99 1f       	adc	r25, r25
    1942:	ac 01       	movw	r20, r24
    1944:	44 0f       	add	r20, r20
    1946:	55 1f       	adc	r21, r21
    1948:	44 0f       	add	r20, r20
    194a:	55 1f       	adc	r21, r21
    194c:	44 0f       	add	r20, r20
    194e:	55 1f       	adc	r21, r21
    1950:	84 0f       	add	r24, r20
    1952:	95 1f       	adc	r25, r21
    1954:	82 0f       	add	r24, r18
    1956:	93 1f       	adc	r25, r19
    1958:	8c 53       	subi	r24, 0x3C	; 60
    195a:	99 4e       	sbci	r25, 0xE9	; 233
    195c:	fc 01       	movw	r30, r24
    195e:	10 82       	st	Z, r1
		
		//on configure l'IO en sortie
		micIoPortsConfigureOutput(MesLeds[ loop_led ].pin_name);
    1960:	89 81       	ldd	r24, Y+1	; 0x01
    1962:	28 2f       	mov	r18, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	c9 01       	movw	r24, r18
    1968:	88 0f       	add	r24, r24
    196a:	99 1f       	adc	r25, r25
    196c:	ac 01       	movw	r20, r24
    196e:	44 0f       	add	r20, r20
    1970:	55 1f       	adc	r21, r21
    1972:	44 0f       	add	r20, r20
    1974:	55 1f       	adc	r21, r21
    1976:	44 0f       	add	r20, r20
    1978:	55 1f       	adc	r21, r21
    197a:	84 0f       	add	r24, r20
    197c:	95 1f       	adc	r25, r21
    197e:	82 0f       	add	r24, r18
    1980:	93 1f       	adc	r25, r19
    1982:	8e 54       	subi	r24, 0x4E	; 78
    1984:	99 4e       	sbci	r25, 0xE9	; 233
    1986:	fc 01       	movw	r30, r24
    1988:	80 81       	ld	r24, Z
    198a:	91 81       	ldd	r25, Z+1	; 0x01
    198c:	0e 94 38 1b 	call	0x3670	; 0x3670 <micIoPortsConfigureOutput>
		//on init l'etat initial de la led
		if( MesLeds[ loop_led ].init_state == STATE_LED_ON )
    1990:	89 81       	ldd	r24, Y+1	; 0x01
    1992:	28 2f       	mov	r18, r24
    1994:	30 e0       	ldi	r19, 0x00	; 0
    1996:	c9 01       	movw	r24, r18
    1998:	88 0f       	add	r24, r24
    199a:	99 1f       	adc	r25, r25
    199c:	ac 01       	movw	r20, r24
    199e:	44 0f       	add	r20, r20
    19a0:	55 1f       	adc	r21, r21
    19a2:	44 0f       	add	r20, r20
    19a4:	55 1f       	adc	r21, r21
    19a6:	44 0f       	add	r20, r20
    19a8:	55 1f       	adc	r21, r21
    19aa:	84 0f       	add	r24, r20
    19ac:	95 1f       	adc	r25, r21
    19ae:	82 0f       	add	r24, r18
    19b0:	93 1f       	adc	r25, r19
    19b2:	8a 54       	subi	r24, 0x4A	; 74
    19b4:	99 4e       	sbci	r25, 0xE9	; 233
    19b6:	fc 01       	movw	r30, r24
    19b8:	80 81       	ld	r24, Z
    19ba:	91 81       	ldd	r25, Z+1	; 0x01
    19bc:	00 97       	sbiw	r24, 0x00	; 0
    19be:	21 f4       	brne	.+8      	; 0x19c8 <DrvLed+0x286>
		{
			DrvLedOn( loop_led );
    19c0:	89 81       	ldd	r24, Y+1	; 0x01
    19c2:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <DrvLedOn>
    19c6:	03 c0       	rjmp	.+6      	; 0x19ce <DrvLed+0x28c>
		}
		else
		{
			DrvLedOff( loop_led );
    19c8:	89 81       	ldd	r24, Y+1	; 0x01
    19ca:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <DrvLedOff>
void DrvLed ( void )
{
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
    19ce:	89 81       	ldd	r24, Y+1	; 0x01
    19d0:	8f 5f       	subi	r24, 0xFF	; 255
    19d2:	89 83       	std	Y+1, r24	; 0x01
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	82 30       	cpi	r24, 0x02	; 2
    19d8:	08 f4       	brcc	.+2      	; 0x19dc <DrvLed+0x29a>
    19da:	c3 ce       	rjmp	.-634    	; 0x1762 <DrvLed+0x20>
		{
			DrvLedOff( loop_led );
		}
	}
	
}
    19dc:	0f 90       	pop	r0
    19de:	cf 91       	pop	r28
    19e0:	df 91       	pop	r29
    19e2:	08 95       	ret

000019e4 <DrvLedOn>:

// Allume la led
void DrvLedOn ( Int8U led_name )
{
    19e4:	df 93       	push	r29
    19e6:	cf 93       	push	r28
    19e8:	0f 92       	push	r0
    19ea:	cd b7       	in	r28, 0x3d	; 61
    19ec:	de b7       	in	r29, 0x3e	; 62
    19ee:	89 83       	std	Y+1, r24	; 0x01
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    19f0:	89 81       	ldd	r24, Y+1	; 0x01
    19f2:	28 2f       	mov	r18, r24
    19f4:	30 e0       	ldi	r19, 0x00	; 0
    19f6:	c9 01       	movw	r24, r18
    19f8:	88 0f       	add	r24, r24
    19fa:	99 1f       	adc	r25, r25
    19fc:	ac 01       	movw	r20, r24
    19fe:	44 0f       	add	r20, r20
    1a00:	55 1f       	adc	r21, r21
    1a02:	44 0f       	add	r20, r20
    1a04:	55 1f       	adc	r21, r21
    1a06:	44 0f       	add	r20, r20
    1a08:	55 1f       	adc	r21, r21
    1a0a:	84 0f       	add	r24, r20
    1a0c:	95 1f       	adc	r25, r21
    1a0e:	82 0f       	add	r24, r18
    1a10:	93 1f       	adc	r25, r19
    1a12:	8c 54       	subi	r24, 0x4C	; 76
    1a14:	99 4e       	sbci	r25, 0xE9	; 233
    1a16:	fc 01       	movw	r30, r24
    1a18:	80 81       	ld	r24, Z
    1a1a:	91 81       	ldd	r25, Z+1	; 0x01
    1a1c:	81 30       	cpi	r24, 0x01	; 1
    1a1e:	91 05       	cpc	r25, r1
    1a20:	c9 f4       	brne	.+50     	; 0x1a54 <DrvLedOn+0x70>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    1a22:	89 81       	ldd	r24, Y+1	; 0x01
    1a24:	28 2f       	mov	r18, r24
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	c9 01       	movw	r24, r18
    1a2a:	88 0f       	add	r24, r24
    1a2c:	99 1f       	adc	r25, r25
    1a2e:	ac 01       	movw	r20, r24
    1a30:	44 0f       	add	r20, r20
    1a32:	55 1f       	adc	r21, r21
    1a34:	44 0f       	add	r20, r20
    1a36:	55 1f       	adc	r21, r21
    1a38:	44 0f       	add	r20, r20
    1a3a:	55 1f       	adc	r21, r21
    1a3c:	84 0f       	add	r24, r20
    1a3e:	95 1f       	adc	r25, r21
    1a40:	82 0f       	add	r24, r18
    1a42:	93 1f       	adc	r25, r19
    1a44:	8e 54       	subi	r24, 0x4E	; 78
    1a46:	99 4e       	sbci	r25, 0xE9	; 233
    1a48:	fc 01       	movw	r30, r24
    1a4a:	80 81       	ld	r24, Z
    1a4c:	91 81       	ldd	r25, Z+1	; 0x01
    1a4e:	0e 94 82 1b 	call	0x3704	; 0x3704 <micIoPortsConfigureToHighLevel>
    1a52:	18 c0       	rjmp	.+48     	; 0x1a84 <DrvLedOn+0xa0>
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    1a54:	89 81       	ldd	r24, Y+1	; 0x01
    1a56:	28 2f       	mov	r18, r24
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	c9 01       	movw	r24, r18
    1a5c:	88 0f       	add	r24, r24
    1a5e:	99 1f       	adc	r25, r25
    1a60:	ac 01       	movw	r20, r24
    1a62:	44 0f       	add	r20, r20
    1a64:	55 1f       	adc	r21, r21
    1a66:	44 0f       	add	r20, r20
    1a68:	55 1f       	adc	r21, r21
    1a6a:	44 0f       	add	r20, r20
    1a6c:	55 1f       	adc	r21, r21
    1a6e:	84 0f       	add	r24, r20
    1a70:	95 1f       	adc	r25, r21
    1a72:	82 0f       	add	r24, r18
    1a74:	93 1f       	adc	r25, r19
    1a76:	8e 54       	subi	r24, 0x4E	; 78
    1a78:	99 4e       	sbci	r25, 0xE9	; 233
    1a7a:	fc 01       	movw	r30, r24
    1a7c:	80 81       	ld	r24, Z
    1a7e:	91 81       	ldd	r25, Z+1	; 0x01
    1a80:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <micIoPortsConfigureToLowLevel>
	}	
}
    1a84:	0f 90       	pop	r0
    1a86:	cf 91       	pop	r28
    1a88:	df 91       	pop	r29
    1a8a:	08 95       	ret

00001a8c <DrvLedOff>:

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
    1a8c:	df 93       	push	r29
    1a8e:	cf 93       	push	r28
    1a90:	0f 92       	push	r0
    1a92:	cd b7       	in	r28, 0x3d	; 61
    1a94:	de b7       	in	r29, 0x3e	; 62
    1a96:	89 83       	std	Y+1, r24	; 0x01
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    1a98:	89 81       	ldd	r24, Y+1	; 0x01
    1a9a:	28 2f       	mov	r18, r24
    1a9c:	30 e0       	ldi	r19, 0x00	; 0
    1a9e:	c9 01       	movw	r24, r18
    1aa0:	88 0f       	add	r24, r24
    1aa2:	99 1f       	adc	r25, r25
    1aa4:	ac 01       	movw	r20, r24
    1aa6:	44 0f       	add	r20, r20
    1aa8:	55 1f       	adc	r21, r21
    1aaa:	44 0f       	add	r20, r20
    1aac:	55 1f       	adc	r21, r21
    1aae:	44 0f       	add	r20, r20
    1ab0:	55 1f       	adc	r21, r21
    1ab2:	84 0f       	add	r24, r20
    1ab4:	95 1f       	adc	r25, r21
    1ab6:	82 0f       	add	r24, r18
    1ab8:	93 1f       	adc	r25, r19
    1aba:	8c 54       	subi	r24, 0x4C	; 76
    1abc:	99 4e       	sbci	r25, 0xE9	; 233
    1abe:	fc 01       	movw	r30, r24
    1ac0:	80 81       	ld	r24, Z
    1ac2:	91 81       	ldd	r25, Z+1	; 0x01
    1ac4:	81 30       	cpi	r24, 0x01	; 1
    1ac6:	91 05       	cpc	r25, r1
    1ac8:	c9 f4       	brne	.+50     	; 0x1afc <DrvLedOff+0x70>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    1aca:	89 81       	ldd	r24, Y+1	; 0x01
    1acc:	28 2f       	mov	r18, r24
    1ace:	30 e0       	ldi	r19, 0x00	; 0
    1ad0:	c9 01       	movw	r24, r18
    1ad2:	88 0f       	add	r24, r24
    1ad4:	99 1f       	adc	r25, r25
    1ad6:	ac 01       	movw	r20, r24
    1ad8:	44 0f       	add	r20, r20
    1ada:	55 1f       	adc	r21, r21
    1adc:	44 0f       	add	r20, r20
    1ade:	55 1f       	adc	r21, r21
    1ae0:	44 0f       	add	r20, r20
    1ae2:	55 1f       	adc	r21, r21
    1ae4:	84 0f       	add	r24, r20
    1ae6:	95 1f       	adc	r25, r21
    1ae8:	82 0f       	add	r24, r18
    1aea:	93 1f       	adc	r25, r19
    1aec:	8e 54       	subi	r24, 0x4E	; 78
    1aee:	99 4e       	sbci	r25, 0xE9	; 233
    1af0:	fc 01       	movw	r30, r24
    1af2:	80 81       	ld	r24, Z
    1af4:	91 81       	ldd	r25, Z+1	; 0x01
    1af6:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <micIoPortsConfigureToLowLevel>
    1afa:	18 c0       	rjmp	.+48     	; 0x1b2c <DrvLedOff+0xa0>
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    1afc:	89 81       	ldd	r24, Y+1	; 0x01
    1afe:	28 2f       	mov	r18, r24
    1b00:	30 e0       	ldi	r19, 0x00	; 0
    1b02:	c9 01       	movw	r24, r18
    1b04:	88 0f       	add	r24, r24
    1b06:	99 1f       	adc	r25, r25
    1b08:	ac 01       	movw	r20, r24
    1b0a:	44 0f       	add	r20, r20
    1b0c:	55 1f       	adc	r21, r21
    1b0e:	44 0f       	add	r20, r20
    1b10:	55 1f       	adc	r21, r21
    1b12:	44 0f       	add	r20, r20
    1b14:	55 1f       	adc	r21, r21
    1b16:	84 0f       	add	r24, r20
    1b18:	95 1f       	adc	r25, r21
    1b1a:	82 0f       	add	r24, r18
    1b1c:	93 1f       	adc	r25, r19
    1b1e:	8e 54       	subi	r24, 0x4E	; 78
    1b20:	99 4e       	sbci	r25, 0xE9	; 233
    1b22:	fc 01       	movw	r30, r24
    1b24:	80 81       	ld	r24, Z
    1b26:	91 81       	ldd	r25, Z+1	; 0x01
    1b28:	0e 94 82 1b 	call	0x3704	; 0x3704 <micIoPortsConfigureToHighLevel>
	}	
}
    1b2c:	0f 90       	pop	r0
    1b2e:	cf 91       	pop	r28
    1b30:	df 91       	pop	r29
    1b32:	08 95       	ret

00001b34 <DrvLedToggle>:

// Toggle la led
void DrvLedToggle ( Int8U led_name )
{
    1b34:	df 93       	push	r29
    1b36:	cf 93       	push	r28
    1b38:	0f 92       	push	r0
    1b3a:	cd b7       	in	r28, 0x3d	; 61
    1b3c:	de b7       	in	r29, 0x3e	; 62
    1b3e:	89 83       	std	Y+1, r24	; 0x01
	micIoPortsConfigureToToggleLevel(MesLeds[ led_name ].pin_name);
    1b40:	89 81       	ldd	r24, Y+1	; 0x01
    1b42:	28 2f       	mov	r18, r24
    1b44:	30 e0       	ldi	r19, 0x00	; 0
    1b46:	c9 01       	movw	r24, r18
    1b48:	88 0f       	add	r24, r24
    1b4a:	99 1f       	adc	r25, r25
    1b4c:	ac 01       	movw	r20, r24
    1b4e:	44 0f       	add	r20, r20
    1b50:	55 1f       	adc	r21, r21
    1b52:	44 0f       	add	r20, r20
    1b54:	55 1f       	adc	r21, r21
    1b56:	44 0f       	add	r20, r20
    1b58:	55 1f       	adc	r21, r21
    1b5a:	84 0f       	add	r24, r20
    1b5c:	95 1f       	adc	r25, r21
    1b5e:	82 0f       	add	r24, r18
    1b60:	93 1f       	adc	r25, r19
    1b62:	8e 54       	subi	r24, 0x4E	; 78
    1b64:	99 4e       	sbci	r25, 0xE9	; 233
    1b66:	fc 01       	movw	r30, r24
    1b68:	80 81       	ld	r24, Z
    1b6a:	91 81       	ldd	r25, Z+1	; 0x01
    1b6c:	0e 94 a7 1b 	call	0x374e	; 0x374e <micIoPortsConfigureToToggleLevel>
}
    1b70:	0f 90       	pop	r0
    1b72:	cf 91       	pop	r28
    1b74:	df 91       	pop	r29
    1b76:	08 95       	ret

00001b78 <DrvLedFlash>:

// Flash la led
void DrvLedFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
    1b78:	df 93       	push	r29
    1b7a:	cf 93       	push	r28
    1b7c:	00 d0       	rcall	.+0      	; 0x1b7e <DrvLedFlash+0x6>
    1b7e:	00 d0       	rcall	.+0      	; 0x1b80 <DrvLedFlash+0x8>
    1b80:	00 d0       	rcall	.+0      	; 0x1b82 <DrvLedFlash+0xa>
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
    1b86:	89 83       	std	Y+1, r24	; 0x01
    1b88:	6a 83       	std	Y+2, r22	; 0x02
    1b8a:	5c 83       	std	Y+4, r21	; 0x04
    1b8c:	4b 83       	std	Y+3, r20	; 0x03
    1b8e:	3e 83       	std	Y+6, r19	; 0x06
    1b90:	2d 83       	std	Y+5, r18	; 0x05
	if(MesLeds[ led_name ].flash_active	!= TRUE)
    1b92:	89 81       	ldd	r24, Y+1	; 0x01
    1b94:	28 2f       	mov	r18, r24
    1b96:	30 e0       	ldi	r19, 0x00	; 0
    1b98:	c9 01       	movw	r24, r18
    1b9a:	88 0f       	add	r24, r24
    1b9c:	99 1f       	adc	r25, r25
    1b9e:	ac 01       	movw	r20, r24
    1ba0:	44 0f       	add	r20, r20
    1ba2:	55 1f       	adc	r21, r21
    1ba4:	44 0f       	add	r20, r20
    1ba6:	55 1f       	adc	r21, r21
    1ba8:	44 0f       	add	r20, r20
    1baa:	55 1f       	adc	r21, r21
    1bac:	84 0f       	add	r24, r20
    1bae:	95 1f       	adc	r25, r21
    1bb0:	82 0f       	add	r24, r18
    1bb2:	93 1f       	adc	r25, r19
    1bb4:	86 54       	subi	r24, 0x46	; 70
    1bb6:	99 4e       	sbci	r25, 0xE9	; 233
    1bb8:	fc 01       	movw	r30, r24
    1bba:	80 81       	ld	r24, Z
    1bbc:	81 30       	cpi	r24, 0x01	; 1
    1bbe:	09 f4       	brne	.+2      	; 0x1bc2 <DrvLedFlash+0x4a>
    1bc0:	9d c0       	rjmp	.+314    	; 0x1cfc <DrvLedFlash+0x184>
	{
		MesLeds[ led_name ].time_on			= time_on;
    1bc2:	89 81       	ldd	r24, Y+1	; 0x01
    1bc4:	28 2f       	mov	r18, r24
    1bc6:	30 e0       	ldi	r19, 0x00	; 0
    1bc8:	c9 01       	movw	r24, r18
    1bca:	88 0f       	add	r24, r24
    1bcc:	99 1f       	adc	r25, r25
    1bce:	ac 01       	movw	r20, r24
    1bd0:	44 0f       	add	r20, r20
    1bd2:	55 1f       	adc	r21, r21
    1bd4:	44 0f       	add	r20, r20
    1bd6:	55 1f       	adc	r21, r21
    1bd8:	44 0f       	add	r20, r20
    1bda:	55 1f       	adc	r21, r21
    1bdc:	84 0f       	add	r24, r20
    1bde:	95 1f       	adc	r25, r21
    1be0:	82 0f       	add	r24, r18
    1be2:	93 1f       	adc	r25, r19
    1be4:	85 54       	subi	r24, 0x45	; 69
    1be6:	99 4e       	sbci	r25, 0xE9	; 233
    1be8:	2b 81       	ldd	r18, Y+3	; 0x03
    1bea:	3c 81       	ldd	r19, Y+4	; 0x04
    1bec:	fc 01       	movw	r30, r24
    1bee:	31 83       	std	Z+1, r19	; 0x01
    1bf0:	20 83       	st	Z, r18
		MesLeds[ led_name ].cpt_time_on		= 0U;
    1bf2:	89 81       	ldd	r24, Y+1	; 0x01
    1bf4:	28 2f       	mov	r18, r24
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	c9 01       	movw	r24, r18
    1bfa:	88 0f       	add	r24, r24
    1bfc:	99 1f       	adc	r25, r25
    1bfe:	ac 01       	movw	r20, r24
    1c00:	44 0f       	add	r20, r20
    1c02:	55 1f       	adc	r21, r21
    1c04:	44 0f       	add	r20, r20
    1c06:	55 1f       	adc	r21, r21
    1c08:	44 0f       	add	r20, r20
    1c0a:	55 1f       	adc	r21, r21
    1c0c:	84 0f       	add	r24, r20
    1c0e:	95 1f       	adc	r25, r21
    1c10:	82 0f       	add	r24, r18
    1c12:	93 1f       	adc	r25, r19
    1c14:	83 54       	subi	r24, 0x43	; 67
    1c16:	99 4e       	sbci	r25, 0xE9	; 233
    1c18:	fc 01       	movw	r30, r24
    1c1a:	11 82       	std	Z+1, r1	; 0x01
    1c1c:	10 82       	st	Z, r1
		MesLeds[ led_name ].time_off		= time_off;
    1c1e:	89 81       	ldd	r24, Y+1	; 0x01
    1c20:	28 2f       	mov	r18, r24
    1c22:	30 e0       	ldi	r19, 0x00	; 0
    1c24:	c9 01       	movw	r24, r18
    1c26:	88 0f       	add	r24, r24
    1c28:	99 1f       	adc	r25, r25
    1c2a:	ac 01       	movw	r20, r24
    1c2c:	44 0f       	add	r20, r20
    1c2e:	55 1f       	adc	r21, r21
    1c30:	44 0f       	add	r20, r20
    1c32:	55 1f       	adc	r21, r21
    1c34:	44 0f       	add	r20, r20
    1c36:	55 1f       	adc	r21, r21
    1c38:	84 0f       	add	r24, r20
    1c3a:	95 1f       	adc	r25, r21
    1c3c:	82 0f       	add	r24, r18
    1c3e:	93 1f       	adc	r25, r19
    1c40:	81 54       	subi	r24, 0x41	; 65
    1c42:	99 4e       	sbci	r25, 0xE9	; 233
    1c44:	2d 81       	ldd	r18, Y+5	; 0x05
    1c46:	3e 81       	ldd	r19, Y+6	; 0x06
    1c48:	fc 01       	movw	r30, r24
    1c4a:	31 83       	std	Z+1, r19	; 0x01
    1c4c:	20 83       	st	Z, r18
		MesLeds[ led_name ].cpt_time_off	= 0U;
    1c4e:	89 81       	ldd	r24, Y+1	; 0x01
    1c50:	28 2f       	mov	r18, r24
    1c52:	30 e0       	ldi	r19, 0x00	; 0
    1c54:	c9 01       	movw	r24, r18
    1c56:	88 0f       	add	r24, r24
    1c58:	99 1f       	adc	r25, r25
    1c5a:	ac 01       	movw	r20, r24
    1c5c:	44 0f       	add	r20, r20
    1c5e:	55 1f       	adc	r21, r21
    1c60:	44 0f       	add	r20, r20
    1c62:	55 1f       	adc	r21, r21
    1c64:	44 0f       	add	r20, r20
    1c66:	55 1f       	adc	r21, r21
    1c68:	84 0f       	add	r24, r20
    1c6a:	95 1f       	adc	r25, r21
    1c6c:	82 0f       	add	r24, r18
    1c6e:	93 1f       	adc	r25, r19
    1c70:	8f 53       	subi	r24, 0x3F	; 63
    1c72:	99 4e       	sbci	r25, 0xE9	; 233
    1c74:	fc 01       	movw	r30, r24
    1c76:	11 82       	std	Z+1, r1	; 0x01
    1c78:	10 82       	st	Z, r1
		MesLeds[ led_name ].nb_flash		= nb_flash;
    1c7a:	89 81       	ldd	r24, Y+1	; 0x01
    1c7c:	28 2f       	mov	r18, r24
    1c7e:	30 e0       	ldi	r19, 0x00	; 0
    1c80:	c9 01       	movw	r24, r18
    1c82:	88 0f       	add	r24, r24
    1c84:	99 1f       	adc	r25, r25
    1c86:	ac 01       	movw	r20, r24
    1c88:	44 0f       	add	r20, r20
    1c8a:	55 1f       	adc	r21, r21
    1c8c:	44 0f       	add	r20, r20
    1c8e:	55 1f       	adc	r21, r21
    1c90:	44 0f       	add	r20, r20
    1c92:	55 1f       	adc	r21, r21
    1c94:	84 0f       	add	r24, r20
    1c96:	95 1f       	adc	r25, r21
    1c98:	82 0f       	add	r24, r18
    1c9a:	93 1f       	adc	r25, r19
    1c9c:	8d 53       	subi	r24, 0x3D	; 61
    1c9e:	99 4e       	sbci	r25, 0xE9	; 233
    1ca0:	2a 81       	ldd	r18, Y+2	; 0x02
    1ca2:	fc 01       	movw	r30, r24
    1ca4:	20 83       	st	Z, r18
		MesLeds[ led_name ].cpt_nb_flash	= 0U;
    1ca6:	89 81       	ldd	r24, Y+1	; 0x01
    1ca8:	28 2f       	mov	r18, r24
    1caa:	30 e0       	ldi	r19, 0x00	; 0
    1cac:	c9 01       	movw	r24, r18
    1cae:	88 0f       	add	r24, r24
    1cb0:	99 1f       	adc	r25, r25
    1cb2:	ac 01       	movw	r20, r24
    1cb4:	44 0f       	add	r20, r20
    1cb6:	55 1f       	adc	r21, r21
    1cb8:	44 0f       	add	r20, r20
    1cba:	55 1f       	adc	r21, r21
    1cbc:	44 0f       	add	r20, r20
    1cbe:	55 1f       	adc	r21, r21
    1cc0:	84 0f       	add	r24, r20
    1cc2:	95 1f       	adc	r25, r21
    1cc4:	82 0f       	add	r24, r18
    1cc6:	93 1f       	adc	r25, r19
    1cc8:	8c 53       	subi	r24, 0x3C	; 60
    1cca:	99 4e       	sbci	r25, 0xE9	; 233
    1ccc:	fc 01       	movw	r30, r24
    1cce:	10 82       	st	Z, r1
		MesLeds[ led_name ].flash_active	= TRUE;
    1cd0:	89 81       	ldd	r24, Y+1	; 0x01
    1cd2:	28 2f       	mov	r18, r24
    1cd4:	30 e0       	ldi	r19, 0x00	; 0
    1cd6:	c9 01       	movw	r24, r18
    1cd8:	88 0f       	add	r24, r24
    1cda:	99 1f       	adc	r25, r25
    1cdc:	ac 01       	movw	r20, r24
    1cde:	44 0f       	add	r20, r20
    1ce0:	55 1f       	adc	r21, r21
    1ce2:	44 0f       	add	r20, r20
    1ce4:	55 1f       	adc	r21, r21
    1ce6:	44 0f       	add	r20, r20
    1ce8:	55 1f       	adc	r21, r21
    1cea:	84 0f       	add	r24, r20
    1cec:	95 1f       	adc	r25, r21
    1cee:	82 0f       	add	r24, r18
    1cf0:	93 1f       	adc	r25, r19
    1cf2:	86 54       	subi	r24, 0x46	; 70
    1cf4:	99 4e       	sbci	r25, 0xE9	; 233
    1cf6:	21 e0       	ldi	r18, 0x01	; 1
    1cf8:	fc 01       	movw	r30, r24
    1cfa:	20 83       	st	Z, r18
	}
}
    1cfc:	26 96       	adiw	r28, 0x06	; 6
    1cfe:	0f b6       	in	r0, 0x3f	; 63
    1d00:	f8 94       	cli
    1d02:	de bf       	out	0x3e, r29	; 62
    1d04:	0f be       	out	0x3f, r0	; 63
    1d06:	cd bf       	out	0x3d, r28	; 61
    1d08:	cf 91       	pop	r28
    1d0a:	df 91       	pop	r29
    1d0c:	08 95       	ret

00001d0e <DrvLedDirectFlash>:

// Flash direct de la led
void DrvLedDirectFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
    1d0e:	df 93       	push	r29
    1d10:	cf 93       	push	r28
    1d12:	00 d0       	rcall	.+0      	; 0x1d14 <DrvLedDirectFlash+0x6>
    1d14:	00 d0       	rcall	.+0      	; 0x1d16 <DrvLedDirectFlash+0x8>
    1d16:	00 d0       	rcall	.+0      	; 0x1d18 <DrvLedDirectFlash+0xa>
    1d18:	cd b7       	in	r28, 0x3d	; 61
    1d1a:	de b7       	in	r29, 0x3e	; 62
    1d1c:	89 83       	std	Y+1, r24	; 0x01
    1d1e:	6a 83       	std	Y+2, r22	; 0x02
    1d20:	5c 83       	std	Y+4, r21	; 0x04
    1d22:	4b 83       	std	Y+3, r20	; 0x03
    1d24:	3e 83       	std	Y+6, r19	; 0x06
    1d26:	2d 83       	std	Y+5, r18	; 0x05
	MesLeds[ led_name ].time_on			= time_on;
    1d28:	89 81       	ldd	r24, Y+1	; 0x01
    1d2a:	28 2f       	mov	r18, r24
    1d2c:	30 e0       	ldi	r19, 0x00	; 0
    1d2e:	c9 01       	movw	r24, r18
    1d30:	88 0f       	add	r24, r24
    1d32:	99 1f       	adc	r25, r25
    1d34:	ac 01       	movw	r20, r24
    1d36:	44 0f       	add	r20, r20
    1d38:	55 1f       	adc	r21, r21
    1d3a:	44 0f       	add	r20, r20
    1d3c:	55 1f       	adc	r21, r21
    1d3e:	44 0f       	add	r20, r20
    1d40:	55 1f       	adc	r21, r21
    1d42:	84 0f       	add	r24, r20
    1d44:	95 1f       	adc	r25, r21
    1d46:	82 0f       	add	r24, r18
    1d48:	93 1f       	adc	r25, r19
    1d4a:	85 54       	subi	r24, 0x45	; 69
    1d4c:	99 4e       	sbci	r25, 0xE9	; 233
    1d4e:	2b 81       	ldd	r18, Y+3	; 0x03
    1d50:	3c 81       	ldd	r19, Y+4	; 0x04
    1d52:	fc 01       	movw	r30, r24
    1d54:	31 83       	std	Z+1, r19	; 0x01
    1d56:	20 83       	st	Z, r18
	MesLeds[ led_name ].cpt_time_on		= 0U;
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	28 2f       	mov	r18, r24
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	c9 01       	movw	r24, r18
    1d60:	88 0f       	add	r24, r24
    1d62:	99 1f       	adc	r25, r25
    1d64:	ac 01       	movw	r20, r24
    1d66:	44 0f       	add	r20, r20
    1d68:	55 1f       	adc	r21, r21
    1d6a:	44 0f       	add	r20, r20
    1d6c:	55 1f       	adc	r21, r21
    1d6e:	44 0f       	add	r20, r20
    1d70:	55 1f       	adc	r21, r21
    1d72:	84 0f       	add	r24, r20
    1d74:	95 1f       	adc	r25, r21
    1d76:	82 0f       	add	r24, r18
    1d78:	93 1f       	adc	r25, r19
    1d7a:	83 54       	subi	r24, 0x43	; 67
    1d7c:	99 4e       	sbci	r25, 0xE9	; 233
    1d7e:	fc 01       	movw	r30, r24
    1d80:	11 82       	std	Z+1, r1	; 0x01
    1d82:	10 82       	st	Z, r1
	MesLeds[ led_name ].time_off		= time_off;
    1d84:	89 81       	ldd	r24, Y+1	; 0x01
    1d86:	28 2f       	mov	r18, r24
    1d88:	30 e0       	ldi	r19, 0x00	; 0
    1d8a:	c9 01       	movw	r24, r18
    1d8c:	88 0f       	add	r24, r24
    1d8e:	99 1f       	adc	r25, r25
    1d90:	ac 01       	movw	r20, r24
    1d92:	44 0f       	add	r20, r20
    1d94:	55 1f       	adc	r21, r21
    1d96:	44 0f       	add	r20, r20
    1d98:	55 1f       	adc	r21, r21
    1d9a:	44 0f       	add	r20, r20
    1d9c:	55 1f       	adc	r21, r21
    1d9e:	84 0f       	add	r24, r20
    1da0:	95 1f       	adc	r25, r21
    1da2:	82 0f       	add	r24, r18
    1da4:	93 1f       	adc	r25, r19
    1da6:	81 54       	subi	r24, 0x41	; 65
    1da8:	99 4e       	sbci	r25, 0xE9	; 233
    1daa:	2d 81       	ldd	r18, Y+5	; 0x05
    1dac:	3e 81       	ldd	r19, Y+6	; 0x06
    1dae:	fc 01       	movw	r30, r24
    1db0:	31 83       	std	Z+1, r19	; 0x01
    1db2:	20 83       	st	Z, r18
	MesLeds[ led_name ].cpt_time_off	= 0U;
    1db4:	89 81       	ldd	r24, Y+1	; 0x01
    1db6:	28 2f       	mov	r18, r24
    1db8:	30 e0       	ldi	r19, 0x00	; 0
    1dba:	c9 01       	movw	r24, r18
    1dbc:	88 0f       	add	r24, r24
    1dbe:	99 1f       	adc	r25, r25
    1dc0:	ac 01       	movw	r20, r24
    1dc2:	44 0f       	add	r20, r20
    1dc4:	55 1f       	adc	r21, r21
    1dc6:	44 0f       	add	r20, r20
    1dc8:	55 1f       	adc	r21, r21
    1dca:	44 0f       	add	r20, r20
    1dcc:	55 1f       	adc	r21, r21
    1dce:	84 0f       	add	r24, r20
    1dd0:	95 1f       	adc	r25, r21
    1dd2:	82 0f       	add	r24, r18
    1dd4:	93 1f       	adc	r25, r19
    1dd6:	8f 53       	subi	r24, 0x3F	; 63
    1dd8:	99 4e       	sbci	r25, 0xE9	; 233
    1dda:	fc 01       	movw	r30, r24
    1ddc:	11 82       	std	Z+1, r1	; 0x01
    1dde:	10 82       	st	Z, r1
	MesLeds[ led_name ].nb_flash		= nb_flash;
    1de0:	89 81       	ldd	r24, Y+1	; 0x01
    1de2:	28 2f       	mov	r18, r24
    1de4:	30 e0       	ldi	r19, 0x00	; 0
    1de6:	c9 01       	movw	r24, r18
    1de8:	88 0f       	add	r24, r24
    1dea:	99 1f       	adc	r25, r25
    1dec:	ac 01       	movw	r20, r24
    1dee:	44 0f       	add	r20, r20
    1df0:	55 1f       	adc	r21, r21
    1df2:	44 0f       	add	r20, r20
    1df4:	55 1f       	adc	r21, r21
    1df6:	44 0f       	add	r20, r20
    1df8:	55 1f       	adc	r21, r21
    1dfa:	84 0f       	add	r24, r20
    1dfc:	95 1f       	adc	r25, r21
    1dfe:	82 0f       	add	r24, r18
    1e00:	93 1f       	adc	r25, r19
    1e02:	8d 53       	subi	r24, 0x3D	; 61
    1e04:	99 4e       	sbci	r25, 0xE9	; 233
    1e06:	2a 81       	ldd	r18, Y+2	; 0x02
    1e08:	fc 01       	movw	r30, r24
    1e0a:	20 83       	st	Z, r18
	MesLeds[ led_name ].cpt_nb_flash	= 0U;
    1e0c:	89 81       	ldd	r24, Y+1	; 0x01
    1e0e:	28 2f       	mov	r18, r24
    1e10:	30 e0       	ldi	r19, 0x00	; 0
    1e12:	c9 01       	movw	r24, r18
    1e14:	88 0f       	add	r24, r24
    1e16:	99 1f       	adc	r25, r25
    1e18:	ac 01       	movw	r20, r24
    1e1a:	44 0f       	add	r20, r20
    1e1c:	55 1f       	adc	r21, r21
    1e1e:	44 0f       	add	r20, r20
    1e20:	55 1f       	adc	r21, r21
    1e22:	44 0f       	add	r20, r20
    1e24:	55 1f       	adc	r21, r21
    1e26:	84 0f       	add	r24, r20
    1e28:	95 1f       	adc	r25, r21
    1e2a:	82 0f       	add	r24, r18
    1e2c:	93 1f       	adc	r25, r19
    1e2e:	8c 53       	subi	r24, 0x3C	; 60
    1e30:	99 4e       	sbci	r25, 0xE9	; 233
    1e32:	fc 01       	movw	r30, r24
    1e34:	10 82       	st	Z, r1
	MesLeds[ led_name ].flash_active	= TRUE;
    1e36:	89 81       	ldd	r24, Y+1	; 0x01
    1e38:	28 2f       	mov	r18, r24
    1e3a:	30 e0       	ldi	r19, 0x00	; 0
    1e3c:	c9 01       	movw	r24, r18
    1e3e:	88 0f       	add	r24, r24
    1e40:	99 1f       	adc	r25, r25
    1e42:	ac 01       	movw	r20, r24
    1e44:	44 0f       	add	r20, r20
    1e46:	55 1f       	adc	r21, r21
    1e48:	44 0f       	add	r20, r20
    1e4a:	55 1f       	adc	r21, r21
    1e4c:	44 0f       	add	r20, r20
    1e4e:	55 1f       	adc	r21, r21
    1e50:	84 0f       	add	r24, r20
    1e52:	95 1f       	adc	r25, r21
    1e54:	82 0f       	add	r24, r18
    1e56:	93 1f       	adc	r25, r19
    1e58:	86 54       	subi	r24, 0x46	; 70
    1e5a:	99 4e       	sbci	r25, 0xE9	; 233
    1e5c:	21 e0       	ldi	r18, 0x01	; 1
    1e5e:	fc 01       	movw	r30, r24
    1e60:	20 83       	st	Z, r18
}
    1e62:	26 96       	adiw	r28, 0x06	; 6
    1e64:	0f b6       	in	r0, 0x3f	; 63
    1e66:	f8 94       	cli
    1e68:	de bf       	out	0x3e, r29	; 62
    1e6a:	0f be       	out	0x3f, r0	; 63
    1e6c:	cd bf       	out	0x3d, r28	; 61
    1e6e:	cf 91       	pop	r28
    1e70:	df 91       	pop	r29
    1e72:	08 95       	ret

00001e74 <DrvLedFlash_ISR>:


/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
    1e74:	df 93       	push	r29
    1e76:	cf 93       	push	r28
    1e78:	0f 92       	push	r0
    1e7a:	cd b7       	in	r28, 0x3d	; 61
    1e7c:	de b7       	in	r29, 0x3e	; 62
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
    1e7e:	19 82       	std	Y+1, r1	; 0x01
    1e80:	3c c2       	rjmp	.+1144   	; 0x22fa <DrvLedFlash_ISR+0x486>
	{
		if( MesLeds[ loop_index ].flash_active == TRUE )
    1e82:	89 81       	ldd	r24, Y+1	; 0x01
    1e84:	28 2f       	mov	r18, r24
    1e86:	30 e0       	ldi	r19, 0x00	; 0
    1e88:	c9 01       	movw	r24, r18
    1e8a:	88 0f       	add	r24, r24
    1e8c:	99 1f       	adc	r25, r25
    1e8e:	ac 01       	movw	r20, r24
    1e90:	44 0f       	add	r20, r20
    1e92:	55 1f       	adc	r21, r21
    1e94:	44 0f       	add	r20, r20
    1e96:	55 1f       	adc	r21, r21
    1e98:	44 0f       	add	r20, r20
    1e9a:	55 1f       	adc	r21, r21
    1e9c:	84 0f       	add	r24, r20
    1e9e:	95 1f       	adc	r25, r21
    1ea0:	82 0f       	add	r24, r18
    1ea2:	93 1f       	adc	r25, r19
    1ea4:	86 54       	subi	r24, 0x46	; 70
    1ea6:	99 4e       	sbci	r25, 0xE9	; 233
    1ea8:	fc 01       	movw	r30, r24
    1eaa:	80 81       	ld	r24, Z
    1eac:	81 30       	cpi	r24, 0x01	; 1
    1eae:	09 f0       	breq	.+2      	; 0x1eb2 <DrvLedFlash_ISR+0x3e>
    1eb0:	21 c2       	rjmp	.+1090   	; 0x22f4 <DrvLedFlash_ISR+0x480>
		{
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
    1eb2:	89 81       	ldd	r24, Y+1	; 0x01
    1eb4:	28 2f       	mov	r18, r24
    1eb6:	30 e0       	ldi	r19, 0x00	; 0
    1eb8:	c9 01       	movw	r24, r18
    1eba:	88 0f       	add	r24, r24
    1ebc:	99 1f       	adc	r25, r25
    1ebe:	ac 01       	movw	r20, r24
    1ec0:	44 0f       	add	r20, r20
    1ec2:	55 1f       	adc	r21, r21
    1ec4:	44 0f       	add	r20, r20
    1ec6:	55 1f       	adc	r21, r21
    1ec8:	44 0f       	add	r20, r20
    1eca:	55 1f       	adc	r21, r21
    1ecc:	84 0f       	add	r24, r20
    1ece:	95 1f       	adc	r25, r21
    1ed0:	82 0f       	add	r24, r18
    1ed2:	93 1f       	adc	r25, r19
    1ed4:	8c 53       	subi	r24, 0x3C	; 60
    1ed6:	99 4e       	sbci	r25, 0xE9	; 233
    1ed8:	fc 01       	movw	r30, r24
    1eda:	60 81       	ld	r22, Z
    1edc:	89 81       	ldd	r24, Y+1	; 0x01
    1ede:	28 2f       	mov	r18, r24
    1ee0:	30 e0       	ldi	r19, 0x00	; 0
    1ee2:	c9 01       	movw	r24, r18
    1ee4:	88 0f       	add	r24, r24
    1ee6:	99 1f       	adc	r25, r25
    1ee8:	ac 01       	movw	r20, r24
    1eea:	44 0f       	add	r20, r20
    1eec:	55 1f       	adc	r21, r21
    1eee:	44 0f       	add	r20, r20
    1ef0:	55 1f       	adc	r21, r21
    1ef2:	44 0f       	add	r20, r20
    1ef4:	55 1f       	adc	r21, r21
    1ef6:	84 0f       	add	r24, r20
    1ef8:	95 1f       	adc	r25, r21
    1efa:	82 0f       	add	r24, r18
    1efc:	93 1f       	adc	r25, r19
    1efe:	8d 53       	subi	r24, 0x3D	; 61
    1f00:	99 4e       	sbci	r25, 0xE9	; 233
    1f02:	fc 01       	movw	r30, r24
    1f04:	80 81       	ld	r24, Z
    1f06:	68 17       	cp	r22, r24
    1f08:	08 f0       	brcs	.+2      	; 0x1f0c <DrvLedFlash_ISR+0x98>
    1f0a:	5d c1       	rjmp	.+698    	; 0x21c6 <DrvLedFlash_ISR+0x352>
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
    1f0c:	89 81       	ldd	r24, Y+1	; 0x01
    1f0e:	28 2f       	mov	r18, r24
    1f10:	30 e0       	ldi	r19, 0x00	; 0
    1f12:	c9 01       	movw	r24, r18
    1f14:	88 0f       	add	r24, r24
    1f16:	99 1f       	adc	r25, r25
    1f18:	ac 01       	movw	r20, r24
    1f1a:	44 0f       	add	r20, r20
    1f1c:	55 1f       	adc	r21, r21
    1f1e:	44 0f       	add	r20, r20
    1f20:	55 1f       	adc	r21, r21
    1f22:	44 0f       	add	r20, r20
    1f24:	55 1f       	adc	r21, r21
    1f26:	84 0f       	add	r24, r20
    1f28:	95 1f       	adc	r25, r21
    1f2a:	82 0f       	add	r24, r18
    1f2c:	93 1f       	adc	r25, r19
    1f2e:	88 54       	subi	r24, 0x48	; 72
    1f30:	99 4e       	sbci	r25, 0xE9	; 233
    1f32:	fc 01       	movw	r30, r24
    1f34:	80 81       	ld	r24, Z
    1f36:	91 81       	ldd	r25, Z+1	; 0x01
    1f38:	81 30       	cpi	r24, 0x01	; 1
    1f3a:	91 05       	cpc	r25, r1
    1f3c:	09 f0       	breq	.+2      	; 0x1f40 <DrvLedFlash_ISR+0xcc>
    1f3e:	8c c0       	rjmp	.+280    	; 0x2058 <DrvLedFlash_ISR+0x1e4>
				{
					MesLeds[ loop_index ].cpt_time_off++;
    1f40:	89 81       	ldd	r24, Y+1	; 0x01
    1f42:	88 2f       	mov	r24, r24
    1f44:	90 e0       	ldi	r25, 0x00	; 0
    1f46:	9c 01       	movw	r18, r24
    1f48:	22 0f       	add	r18, r18
    1f4a:	33 1f       	adc	r19, r19
    1f4c:	a9 01       	movw	r20, r18
    1f4e:	44 0f       	add	r20, r20
    1f50:	55 1f       	adc	r21, r21
    1f52:	44 0f       	add	r20, r20
    1f54:	55 1f       	adc	r21, r21
    1f56:	44 0f       	add	r20, r20
    1f58:	55 1f       	adc	r21, r21
    1f5a:	24 0f       	add	r18, r20
    1f5c:	35 1f       	adc	r19, r21
    1f5e:	28 0f       	add	r18, r24
    1f60:	39 1f       	adc	r19, r25
    1f62:	2f 53       	subi	r18, 0x3F	; 63
    1f64:	39 4e       	sbci	r19, 0xE9	; 233
    1f66:	f9 01       	movw	r30, r18
    1f68:	20 81       	ld	r18, Z
    1f6a:	31 81       	ldd	r19, Z+1	; 0x01
    1f6c:	a9 01       	movw	r20, r18
    1f6e:	4f 5f       	subi	r20, 0xFF	; 255
    1f70:	5f 4f       	sbci	r21, 0xFF	; 255
    1f72:	9c 01       	movw	r18, r24
    1f74:	22 0f       	add	r18, r18
    1f76:	33 1f       	adc	r19, r19
    1f78:	b9 01       	movw	r22, r18
    1f7a:	66 0f       	add	r22, r22
    1f7c:	77 1f       	adc	r23, r23
    1f7e:	66 0f       	add	r22, r22
    1f80:	77 1f       	adc	r23, r23
    1f82:	66 0f       	add	r22, r22
    1f84:	77 1f       	adc	r23, r23
    1f86:	26 0f       	add	r18, r22
    1f88:	37 1f       	adc	r19, r23
    1f8a:	82 0f       	add	r24, r18
    1f8c:	93 1f       	adc	r25, r19
    1f8e:	8f 53       	subi	r24, 0x3F	; 63
    1f90:	99 4e       	sbci	r25, 0xE9	; 233
    1f92:	fc 01       	movw	r30, r24
    1f94:	51 83       	std	Z+1, r21	; 0x01
    1f96:	40 83       	st	Z, r20
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
    1f98:	89 81       	ldd	r24, Y+1	; 0x01
    1f9a:	28 2f       	mov	r18, r24
    1f9c:	30 e0       	ldi	r19, 0x00	; 0
    1f9e:	c9 01       	movw	r24, r18
    1fa0:	88 0f       	add	r24, r24
    1fa2:	99 1f       	adc	r25, r25
    1fa4:	ac 01       	movw	r20, r24
    1fa6:	44 0f       	add	r20, r20
    1fa8:	55 1f       	adc	r21, r21
    1faa:	44 0f       	add	r20, r20
    1fac:	55 1f       	adc	r21, r21
    1fae:	44 0f       	add	r20, r20
    1fb0:	55 1f       	adc	r21, r21
    1fb2:	84 0f       	add	r24, r20
    1fb4:	95 1f       	adc	r25, r21
    1fb6:	82 0f       	add	r24, r18
    1fb8:	93 1f       	adc	r25, r19
    1fba:	8f 53       	subi	r24, 0x3F	; 63
    1fbc:	99 4e       	sbci	r25, 0xE9	; 233
    1fbe:	fc 01       	movw	r30, r24
    1fc0:	40 81       	ld	r20, Z
    1fc2:	51 81       	ldd	r21, Z+1	; 0x01
    1fc4:	89 81       	ldd	r24, Y+1	; 0x01
    1fc6:	28 2f       	mov	r18, r24
    1fc8:	30 e0       	ldi	r19, 0x00	; 0
    1fca:	c9 01       	movw	r24, r18
    1fcc:	88 0f       	add	r24, r24
    1fce:	99 1f       	adc	r25, r25
    1fd0:	bc 01       	movw	r22, r24
    1fd2:	66 0f       	add	r22, r22
    1fd4:	77 1f       	adc	r23, r23
    1fd6:	66 0f       	add	r22, r22
    1fd8:	77 1f       	adc	r23, r23
    1fda:	66 0f       	add	r22, r22
    1fdc:	77 1f       	adc	r23, r23
    1fde:	86 0f       	add	r24, r22
    1fe0:	97 1f       	adc	r25, r23
    1fe2:	82 0f       	add	r24, r18
    1fe4:	93 1f       	adc	r25, r19
    1fe6:	81 54       	subi	r24, 0x41	; 65
    1fe8:	99 4e       	sbci	r25, 0xE9	; 233
    1fea:	fc 01       	movw	r30, r24
    1fec:	80 81       	ld	r24, Z
    1fee:	91 81       	ldd	r25, Z+1	; 0x01
    1ff0:	48 17       	cp	r20, r24
    1ff2:	59 07       	cpc	r21, r25
    1ff4:	09 f0       	breq	.+2      	; 0x1ff8 <DrvLedFlash_ISR+0x184>
    1ff6:	7e c1       	rjmp	.+764    	; 0x22f4 <DrvLedFlash_ISR+0x480>
					{
						//fin de period de OFF on met a ON	
						DrvLedOn( loop_index );
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <DrvLedOn>
						MesLeds[ loop_index ].actual_state = STATE_LED_ON;
    1ffe:	89 81       	ldd	r24, Y+1	; 0x01
    2000:	28 2f       	mov	r18, r24
    2002:	30 e0       	ldi	r19, 0x00	; 0
    2004:	c9 01       	movw	r24, r18
    2006:	88 0f       	add	r24, r24
    2008:	99 1f       	adc	r25, r25
    200a:	ac 01       	movw	r20, r24
    200c:	44 0f       	add	r20, r20
    200e:	55 1f       	adc	r21, r21
    2010:	44 0f       	add	r20, r20
    2012:	55 1f       	adc	r21, r21
    2014:	44 0f       	add	r20, r20
    2016:	55 1f       	adc	r21, r21
    2018:	84 0f       	add	r24, r20
    201a:	95 1f       	adc	r25, r21
    201c:	82 0f       	add	r24, r18
    201e:	93 1f       	adc	r25, r19
    2020:	88 54       	subi	r24, 0x48	; 72
    2022:	99 4e       	sbci	r25, 0xE9	; 233
    2024:	fc 01       	movw	r30, r24
    2026:	11 82       	std	Z+1, r1	; 0x01
    2028:	10 82       	st	Z, r1
						MesLeds[ loop_index ].cpt_time_off = 0;		
    202a:	89 81       	ldd	r24, Y+1	; 0x01
    202c:	28 2f       	mov	r18, r24
    202e:	30 e0       	ldi	r19, 0x00	; 0
    2030:	c9 01       	movw	r24, r18
    2032:	88 0f       	add	r24, r24
    2034:	99 1f       	adc	r25, r25
    2036:	ac 01       	movw	r20, r24
    2038:	44 0f       	add	r20, r20
    203a:	55 1f       	adc	r21, r21
    203c:	44 0f       	add	r20, r20
    203e:	55 1f       	adc	r21, r21
    2040:	44 0f       	add	r20, r20
    2042:	55 1f       	adc	r21, r21
    2044:	84 0f       	add	r24, r20
    2046:	95 1f       	adc	r25, r21
    2048:	82 0f       	add	r24, r18
    204a:	93 1f       	adc	r25, r19
    204c:	8f 53       	subi	r24, 0x3F	; 63
    204e:	99 4e       	sbci	r25, 0xE9	; 233
    2050:	fc 01       	movw	r30, r24
    2052:	11 82       	std	Z+1, r1	; 0x01
    2054:	10 82       	st	Z, r1
    2056:	4e c1       	rjmp	.+668    	; 0x22f4 <DrvLedFlash_ISR+0x480>
					}			
				}	
				//impaire on eteinds
				else
				{
					MesLeds[ loop_index ].cpt_time_on++;
    2058:	89 81       	ldd	r24, Y+1	; 0x01
    205a:	88 2f       	mov	r24, r24
    205c:	90 e0       	ldi	r25, 0x00	; 0
    205e:	9c 01       	movw	r18, r24
    2060:	22 0f       	add	r18, r18
    2062:	33 1f       	adc	r19, r19
    2064:	a9 01       	movw	r20, r18
    2066:	44 0f       	add	r20, r20
    2068:	55 1f       	adc	r21, r21
    206a:	44 0f       	add	r20, r20
    206c:	55 1f       	adc	r21, r21
    206e:	44 0f       	add	r20, r20
    2070:	55 1f       	adc	r21, r21
    2072:	24 0f       	add	r18, r20
    2074:	35 1f       	adc	r19, r21
    2076:	28 0f       	add	r18, r24
    2078:	39 1f       	adc	r19, r25
    207a:	23 54       	subi	r18, 0x43	; 67
    207c:	39 4e       	sbci	r19, 0xE9	; 233
    207e:	f9 01       	movw	r30, r18
    2080:	20 81       	ld	r18, Z
    2082:	31 81       	ldd	r19, Z+1	; 0x01
    2084:	a9 01       	movw	r20, r18
    2086:	4f 5f       	subi	r20, 0xFF	; 255
    2088:	5f 4f       	sbci	r21, 0xFF	; 255
    208a:	9c 01       	movw	r18, r24
    208c:	22 0f       	add	r18, r18
    208e:	33 1f       	adc	r19, r19
    2090:	b9 01       	movw	r22, r18
    2092:	66 0f       	add	r22, r22
    2094:	77 1f       	adc	r23, r23
    2096:	66 0f       	add	r22, r22
    2098:	77 1f       	adc	r23, r23
    209a:	66 0f       	add	r22, r22
    209c:	77 1f       	adc	r23, r23
    209e:	26 0f       	add	r18, r22
    20a0:	37 1f       	adc	r19, r23
    20a2:	82 0f       	add	r24, r18
    20a4:	93 1f       	adc	r25, r19
    20a6:	83 54       	subi	r24, 0x43	; 67
    20a8:	99 4e       	sbci	r25, 0xE9	; 233
    20aa:	fc 01       	movw	r30, r24
    20ac:	51 83       	std	Z+1, r21	; 0x01
    20ae:	40 83       	st	Z, r20
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
    20b0:	89 81       	ldd	r24, Y+1	; 0x01
    20b2:	28 2f       	mov	r18, r24
    20b4:	30 e0       	ldi	r19, 0x00	; 0
    20b6:	c9 01       	movw	r24, r18
    20b8:	88 0f       	add	r24, r24
    20ba:	99 1f       	adc	r25, r25
    20bc:	ac 01       	movw	r20, r24
    20be:	44 0f       	add	r20, r20
    20c0:	55 1f       	adc	r21, r21
    20c2:	44 0f       	add	r20, r20
    20c4:	55 1f       	adc	r21, r21
    20c6:	44 0f       	add	r20, r20
    20c8:	55 1f       	adc	r21, r21
    20ca:	84 0f       	add	r24, r20
    20cc:	95 1f       	adc	r25, r21
    20ce:	82 0f       	add	r24, r18
    20d0:	93 1f       	adc	r25, r19
    20d2:	83 54       	subi	r24, 0x43	; 67
    20d4:	99 4e       	sbci	r25, 0xE9	; 233
    20d6:	fc 01       	movw	r30, r24
    20d8:	40 81       	ld	r20, Z
    20da:	51 81       	ldd	r21, Z+1	; 0x01
    20dc:	89 81       	ldd	r24, Y+1	; 0x01
    20de:	28 2f       	mov	r18, r24
    20e0:	30 e0       	ldi	r19, 0x00	; 0
    20e2:	c9 01       	movw	r24, r18
    20e4:	88 0f       	add	r24, r24
    20e6:	99 1f       	adc	r25, r25
    20e8:	bc 01       	movw	r22, r24
    20ea:	66 0f       	add	r22, r22
    20ec:	77 1f       	adc	r23, r23
    20ee:	66 0f       	add	r22, r22
    20f0:	77 1f       	adc	r23, r23
    20f2:	66 0f       	add	r22, r22
    20f4:	77 1f       	adc	r23, r23
    20f6:	86 0f       	add	r24, r22
    20f8:	97 1f       	adc	r25, r23
    20fa:	82 0f       	add	r24, r18
    20fc:	93 1f       	adc	r25, r19
    20fe:	85 54       	subi	r24, 0x45	; 69
    2100:	99 4e       	sbci	r25, 0xE9	; 233
    2102:	fc 01       	movw	r30, r24
    2104:	80 81       	ld	r24, Z
    2106:	91 81       	ldd	r25, Z+1	; 0x01
    2108:	48 17       	cp	r20, r24
    210a:	59 07       	cpc	r21, r25
    210c:	09 f0       	breq	.+2      	; 0x2110 <DrvLedFlash_ISR+0x29c>
    210e:	f2 c0       	rjmp	.+484    	; 0x22f4 <DrvLedFlash_ISR+0x480>
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
    2110:	89 81       	ldd	r24, Y+1	; 0x01
    2112:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <DrvLedOff>
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
    2116:	89 81       	ldd	r24, Y+1	; 0x01
    2118:	28 2f       	mov	r18, r24
    211a:	30 e0       	ldi	r19, 0x00	; 0
    211c:	c9 01       	movw	r24, r18
    211e:	88 0f       	add	r24, r24
    2120:	99 1f       	adc	r25, r25
    2122:	ac 01       	movw	r20, r24
    2124:	44 0f       	add	r20, r20
    2126:	55 1f       	adc	r21, r21
    2128:	44 0f       	add	r20, r20
    212a:	55 1f       	adc	r21, r21
    212c:	44 0f       	add	r20, r20
    212e:	55 1f       	adc	r21, r21
    2130:	84 0f       	add	r24, r20
    2132:	95 1f       	adc	r25, r21
    2134:	82 0f       	add	r24, r18
    2136:	93 1f       	adc	r25, r19
    2138:	88 54       	subi	r24, 0x48	; 72
    213a:	99 4e       	sbci	r25, 0xE9	; 233
    213c:	21 e0       	ldi	r18, 0x01	; 1
    213e:	30 e0       	ldi	r19, 0x00	; 0
    2140:	fc 01       	movw	r30, r24
    2142:	31 83       	std	Z+1, r19	; 0x01
    2144:	20 83       	st	Z, r18
						MesLeds[ loop_index ].cpt_time_on = 0;	
    2146:	89 81       	ldd	r24, Y+1	; 0x01
    2148:	28 2f       	mov	r18, r24
    214a:	30 e0       	ldi	r19, 0x00	; 0
    214c:	c9 01       	movw	r24, r18
    214e:	88 0f       	add	r24, r24
    2150:	99 1f       	adc	r25, r25
    2152:	ac 01       	movw	r20, r24
    2154:	44 0f       	add	r20, r20
    2156:	55 1f       	adc	r21, r21
    2158:	44 0f       	add	r20, r20
    215a:	55 1f       	adc	r21, r21
    215c:	44 0f       	add	r20, r20
    215e:	55 1f       	adc	r21, r21
    2160:	84 0f       	add	r24, r20
    2162:	95 1f       	adc	r25, r21
    2164:	82 0f       	add	r24, r18
    2166:	93 1f       	adc	r25, r19
    2168:	83 54       	subi	r24, 0x43	; 67
    216a:	99 4e       	sbci	r25, 0xE9	; 233
    216c:	fc 01       	movw	r30, r24
    216e:	11 82       	std	Z+1, r1	; 0x01
    2170:	10 82       	st	Z, r1
						//on incremente le nombre de flash a chaque passage a off
						MesLeds[ loop_index ].cpt_nb_flash++;
    2172:	89 81       	ldd	r24, Y+1	; 0x01
    2174:	88 2f       	mov	r24, r24
    2176:	90 e0       	ldi	r25, 0x00	; 0
    2178:	9c 01       	movw	r18, r24
    217a:	22 0f       	add	r18, r18
    217c:	33 1f       	adc	r19, r19
    217e:	a9 01       	movw	r20, r18
    2180:	44 0f       	add	r20, r20
    2182:	55 1f       	adc	r21, r21
    2184:	44 0f       	add	r20, r20
    2186:	55 1f       	adc	r21, r21
    2188:	44 0f       	add	r20, r20
    218a:	55 1f       	adc	r21, r21
    218c:	24 0f       	add	r18, r20
    218e:	35 1f       	adc	r19, r21
    2190:	28 0f       	add	r18, r24
    2192:	39 1f       	adc	r19, r25
    2194:	2c 53       	subi	r18, 0x3C	; 60
    2196:	39 4e       	sbci	r19, 0xE9	; 233
    2198:	f9 01       	movw	r30, r18
    219a:	20 81       	ld	r18, Z
    219c:	62 2f       	mov	r22, r18
    219e:	6f 5f       	subi	r22, 0xFF	; 255
    21a0:	9c 01       	movw	r18, r24
    21a2:	22 0f       	add	r18, r18
    21a4:	33 1f       	adc	r19, r19
    21a6:	a9 01       	movw	r20, r18
    21a8:	44 0f       	add	r20, r20
    21aa:	55 1f       	adc	r21, r21
    21ac:	44 0f       	add	r20, r20
    21ae:	55 1f       	adc	r21, r21
    21b0:	44 0f       	add	r20, r20
    21b2:	55 1f       	adc	r21, r21
    21b4:	24 0f       	add	r18, r20
    21b6:	35 1f       	adc	r19, r21
    21b8:	82 0f       	add	r24, r18
    21ba:	93 1f       	adc	r25, r19
    21bc:	8c 53       	subi	r24, 0x3C	; 60
    21be:	99 4e       	sbci	r25, 0xE9	; 233
    21c0:	fc 01       	movw	r30, r24
    21c2:	60 83       	st	Z, r22
    21c4:	97 c0       	rjmp	.+302    	; 0x22f4 <DrvLedFlash_ISR+0x480>
				}
			}	
			//plus de flash a faire
			else
			{
				MesLeds[ loop_index ].flash_active	= FALSE;
    21c6:	89 81       	ldd	r24, Y+1	; 0x01
    21c8:	28 2f       	mov	r18, r24
    21ca:	30 e0       	ldi	r19, 0x00	; 0
    21cc:	c9 01       	movw	r24, r18
    21ce:	88 0f       	add	r24, r24
    21d0:	99 1f       	adc	r25, r25
    21d2:	ac 01       	movw	r20, r24
    21d4:	44 0f       	add	r20, r20
    21d6:	55 1f       	adc	r21, r21
    21d8:	44 0f       	add	r20, r20
    21da:	55 1f       	adc	r21, r21
    21dc:	44 0f       	add	r20, r20
    21de:	55 1f       	adc	r21, r21
    21e0:	84 0f       	add	r24, r20
    21e2:	95 1f       	adc	r25, r21
    21e4:	82 0f       	add	r24, r18
    21e6:	93 1f       	adc	r25, r19
    21e8:	86 54       	subi	r24, 0x46	; 70
    21ea:	99 4e       	sbci	r25, 0xE9	; 233
    21ec:	fc 01       	movw	r30, r24
    21ee:	10 82       	st	Z, r1
				MesLeds[ loop_index ].time_on		= 0U;
    21f0:	89 81       	ldd	r24, Y+1	; 0x01
    21f2:	28 2f       	mov	r18, r24
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	c9 01       	movw	r24, r18
    21f8:	88 0f       	add	r24, r24
    21fa:	99 1f       	adc	r25, r25
    21fc:	ac 01       	movw	r20, r24
    21fe:	44 0f       	add	r20, r20
    2200:	55 1f       	adc	r21, r21
    2202:	44 0f       	add	r20, r20
    2204:	55 1f       	adc	r21, r21
    2206:	44 0f       	add	r20, r20
    2208:	55 1f       	adc	r21, r21
    220a:	84 0f       	add	r24, r20
    220c:	95 1f       	adc	r25, r21
    220e:	82 0f       	add	r24, r18
    2210:	93 1f       	adc	r25, r19
    2212:	85 54       	subi	r24, 0x45	; 69
    2214:	99 4e       	sbci	r25, 0xE9	; 233
    2216:	fc 01       	movw	r30, r24
    2218:	11 82       	std	Z+1, r1	; 0x01
    221a:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_time_on	= 0U;
    221c:	89 81       	ldd	r24, Y+1	; 0x01
    221e:	28 2f       	mov	r18, r24
    2220:	30 e0       	ldi	r19, 0x00	; 0
    2222:	c9 01       	movw	r24, r18
    2224:	88 0f       	add	r24, r24
    2226:	99 1f       	adc	r25, r25
    2228:	ac 01       	movw	r20, r24
    222a:	44 0f       	add	r20, r20
    222c:	55 1f       	adc	r21, r21
    222e:	44 0f       	add	r20, r20
    2230:	55 1f       	adc	r21, r21
    2232:	44 0f       	add	r20, r20
    2234:	55 1f       	adc	r21, r21
    2236:	84 0f       	add	r24, r20
    2238:	95 1f       	adc	r25, r21
    223a:	82 0f       	add	r24, r18
    223c:	93 1f       	adc	r25, r19
    223e:	83 54       	subi	r24, 0x43	; 67
    2240:	99 4e       	sbci	r25, 0xE9	; 233
    2242:	fc 01       	movw	r30, r24
    2244:	11 82       	std	Z+1, r1	; 0x01
    2246:	10 82       	st	Z, r1
				MesLeds[ loop_index ].time_off		= 0U;
    2248:	89 81       	ldd	r24, Y+1	; 0x01
    224a:	28 2f       	mov	r18, r24
    224c:	30 e0       	ldi	r19, 0x00	; 0
    224e:	c9 01       	movw	r24, r18
    2250:	88 0f       	add	r24, r24
    2252:	99 1f       	adc	r25, r25
    2254:	ac 01       	movw	r20, r24
    2256:	44 0f       	add	r20, r20
    2258:	55 1f       	adc	r21, r21
    225a:	44 0f       	add	r20, r20
    225c:	55 1f       	adc	r21, r21
    225e:	44 0f       	add	r20, r20
    2260:	55 1f       	adc	r21, r21
    2262:	84 0f       	add	r24, r20
    2264:	95 1f       	adc	r25, r21
    2266:	82 0f       	add	r24, r18
    2268:	93 1f       	adc	r25, r19
    226a:	81 54       	subi	r24, 0x41	; 65
    226c:	99 4e       	sbci	r25, 0xE9	; 233
    226e:	fc 01       	movw	r30, r24
    2270:	11 82       	std	Z+1, r1	; 0x01
    2272:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_time_off	= 0U;
    2274:	89 81       	ldd	r24, Y+1	; 0x01
    2276:	28 2f       	mov	r18, r24
    2278:	30 e0       	ldi	r19, 0x00	; 0
    227a:	c9 01       	movw	r24, r18
    227c:	88 0f       	add	r24, r24
    227e:	99 1f       	adc	r25, r25
    2280:	ac 01       	movw	r20, r24
    2282:	44 0f       	add	r20, r20
    2284:	55 1f       	adc	r21, r21
    2286:	44 0f       	add	r20, r20
    2288:	55 1f       	adc	r21, r21
    228a:	44 0f       	add	r20, r20
    228c:	55 1f       	adc	r21, r21
    228e:	84 0f       	add	r24, r20
    2290:	95 1f       	adc	r25, r21
    2292:	82 0f       	add	r24, r18
    2294:	93 1f       	adc	r25, r19
    2296:	8f 53       	subi	r24, 0x3F	; 63
    2298:	99 4e       	sbci	r25, 0xE9	; 233
    229a:	fc 01       	movw	r30, r24
    229c:	11 82       	std	Z+1, r1	; 0x01
    229e:	10 82       	st	Z, r1
				MesLeds[ loop_index ].nb_flash		= 0U;
    22a0:	89 81       	ldd	r24, Y+1	; 0x01
    22a2:	28 2f       	mov	r18, r24
    22a4:	30 e0       	ldi	r19, 0x00	; 0
    22a6:	c9 01       	movw	r24, r18
    22a8:	88 0f       	add	r24, r24
    22aa:	99 1f       	adc	r25, r25
    22ac:	ac 01       	movw	r20, r24
    22ae:	44 0f       	add	r20, r20
    22b0:	55 1f       	adc	r21, r21
    22b2:	44 0f       	add	r20, r20
    22b4:	55 1f       	adc	r21, r21
    22b6:	44 0f       	add	r20, r20
    22b8:	55 1f       	adc	r21, r21
    22ba:	84 0f       	add	r24, r20
    22bc:	95 1f       	adc	r25, r21
    22be:	82 0f       	add	r24, r18
    22c0:	93 1f       	adc	r25, r19
    22c2:	8d 53       	subi	r24, 0x3D	; 61
    22c4:	99 4e       	sbci	r25, 0xE9	; 233
    22c6:	fc 01       	movw	r30, r24
    22c8:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
    22ca:	89 81       	ldd	r24, Y+1	; 0x01
    22cc:	28 2f       	mov	r18, r24
    22ce:	30 e0       	ldi	r19, 0x00	; 0
    22d0:	c9 01       	movw	r24, r18
    22d2:	88 0f       	add	r24, r24
    22d4:	99 1f       	adc	r25, r25
    22d6:	ac 01       	movw	r20, r24
    22d8:	44 0f       	add	r20, r20
    22da:	55 1f       	adc	r21, r21
    22dc:	44 0f       	add	r20, r20
    22de:	55 1f       	adc	r21, r21
    22e0:	44 0f       	add	r20, r20
    22e2:	55 1f       	adc	r21, r21
    22e4:	84 0f       	add	r24, r20
    22e6:	95 1f       	adc	r25, r21
    22e8:	82 0f       	add	r24, r18
    22ea:	93 1f       	adc	r25, r19
    22ec:	8c 53       	subi	r24, 0x3C	; 60
    22ee:	99 4e       	sbci	r25, 0xE9	; 233
    22f0:	fc 01       	movw	r30, r24
    22f2:	10 82       	st	Z, r1

/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
    22f4:	89 81       	ldd	r24, Y+1	; 0x01
    22f6:	8f 5f       	subi	r24, 0xFF	; 255
    22f8:	89 83       	std	Y+1, r24	; 0x01
    22fa:	89 81       	ldd	r24, Y+1	; 0x01
    22fc:	82 30       	cpi	r24, 0x02	; 2
    22fe:	08 f4       	brcc	.+2      	; 0x2302 <DrvLedFlash_ISR+0x48e>
    2300:	c0 cd       	rjmp	.-1152   	; 0x1e82 <DrvLedFlash_ISR+0xe>
				MesLeds[ loop_index ].nb_flash		= 0U;
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
			}
		}
	}
    2302:	0f 90       	pop	r0
    2304:	cf 91       	pop	r28
    2306:	df 91       	pop	r29
    2308:	08 95       	ret

0000230a <DrvTimer>:
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div) ;
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Timer 
void DrvTimer( void )
{
    230a:	df 93       	push	r29
    230c:	cf 93       	push	r28
    230e:	0f 92       	push	r0
    2310:	cd b7       	in	r28, 0x3d	; 61
    2312:	de b7       	in	r29, 0x3e	; 62
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    2314:	19 82       	std	Y+1, r1	; 0x01
    2316:	24 c0       	rjmp	.+72     	; 0x2360 <DrvTimer+0x56>
	{
		MesTimer[ loop_index ].enable = FALSE;
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	28 2f       	mov	r18, r24
    231c:	30 e0       	ldi	r19, 0x00	; 0
    231e:	c9 01       	movw	r24, r18
    2320:	88 0f       	add	r24, r24
    2322:	99 1f       	adc	r25, r25
    2324:	88 0f       	add	r24, r24
    2326:	99 1f       	adc	r25, r25
    2328:	88 0f       	add	r24, r24
    232a:	99 1f       	adc	r25, r25
    232c:	82 0f       	add	r24, r18
    232e:	93 1f       	adc	r25, r19
    2330:	88 52       	subi	r24, 0x28	; 40
    2332:	99 4e       	sbci	r25, 0xE9	; 233
    2334:	fc 01       	movw	r30, r24
    2336:	10 82       	st	Z, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    2338:	89 81       	ldd	r24, Y+1	; 0x01
    233a:	28 2f       	mov	r18, r24
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	c9 01       	movw	r24, r18
    2340:	88 0f       	add	r24, r24
    2342:	99 1f       	adc	r25, r25
    2344:	88 0f       	add	r24, r24
    2346:	99 1f       	adc	r25, r25
    2348:	88 0f       	add	r24, r24
    234a:	99 1f       	adc	r25, r25
    234c:	82 0f       	add	r24, r18
    234e:	93 1f       	adc	r25, r19
    2350:	81 52       	subi	r24, 0x21	; 33
    2352:	99 4e       	sbci	r25, 0xE9	; 233
    2354:	fc 01       	movw	r30, r24
    2356:	11 82       	std	Z+1, r1	; 0x01
    2358:	10 82       	st	Z, r1
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Timer 
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    235a:	89 81       	ldd	r24, Y+1	; 0x01
    235c:	8f 5f       	subi	r24, 0xFF	; 255
    235e:	89 83       	std	Y+1, r24	; 0x01
    2360:	89 81       	ldd	r24, Y+1	; 0x01
    2362:	88 23       	and	r24, r24
    2364:	c9 f2       	breq	.-78     	; 0x2318 <DrvTimer+0xe>
	{
		MesTimer[ loop_index ].enable = FALSE;
		MesTimer[ loop_index ].ptrfct = NULL;
	}		
	//on init le timer system a 1 ms
	DrvTimerInitSystemTimer();
    2366:	0e 94 f6 12 	call	0x25ec	; 0x25ec <DrvTimerInitSystemTimer>
}
    236a:	0f 90       	pop	r0
    236c:	cf 91       	pop	r28
    236e:	df 91       	pop	r29
    2370:	08 95       	ret

00002372 <DrvTimerPlayTimer>:

	
//fct qui parametre le timer
void DrvTimerPlayTimer( Int8U index_timer, Int16U delay, ETimerMode mode, ptrfct_Isr_Callback_Timer ptrfct )
{
    2372:	df 93       	push	r29
    2374:	cf 93       	push	r28
    2376:	cd b7       	in	r28, 0x3d	; 61
    2378:	de b7       	in	r29, 0x3e	; 62
    237a:	27 97       	sbiw	r28, 0x07	; 7
    237c:	0f b6       	in	r0, 0x3f	; 63
    237e:	f8 94       	cli
    2380:	de bf       	out	0x3e, r29	; 62
    2382:	0f be       	out	0x3f, r0	; 63
    2384:	cd bf       	out	0x3d, r28	; 61
    2386:	89 83       	std	Y+1, r24	; 0x01
    2388:	7b 83       	std	Y+3, r23	; 0x03
    238a:	6a 83       	std	Y+2, r22	; 0x02
    238c:	5d 83       	std	Y+5, r21	; 0x05
    238e:	4c 83       	std	Y+4, r20	; 0x04
    2390:	3f 83       	std	Y+7, r19	; 0x07
    2392:	2e 83       	std	Y+6, r18	; 0x06
	MesTimer[ index_timer ].enable = TRUE;
    2394:	89 81       	ldd	r24, Y+1	; 0x01
    2396:	28 2f       	mov	r18, r24
    2398:	30 e0       	ldi	r19, 0x00	; 0
    239a:	c9 01       	movw	r24, r18
    239c:	88 0f       	add	r24, r24
    239e:	99 1f       	adc	r25, r25
    23a0:	88 0f       	add	r24, r24
    23a2:	99 1f       	adc	r25, r25
    23a4:	88 0f       	add	r24, r24
    23a6:	99 1f       	adc	r25, r25
    23a8:	82 0f       	add	r24, r18
    23aa:	93 1f       	adc	r25, r19
    23ac:	88 52       	subi	r24, 0x28	; 40
    23ae:	99 4e       	sbci	r25, 0xE9	; 233
    23b0:	21 e0       	ldi	r18, 0x01	; 1
    23b2:	fc 01       	movw	r30, r24
    23b4:	20 83       	st	Z, r18
	MesTimer[ index_timer ].delay = delay;
    23b6:	89 81       	ldd	r24, Y+1	; 0x01
    23b8:	28 2f       	mov	r18, r24
    23ba:	30 e0       	ldi	r19, 0x00	; 0
    23bc:	c9 01       	movw	r24, r18
    23be:	88 0f       	add	r24, r24
    23c0:	99 1f       	adc	r25, r25
    23c2:	88 0f       	add	r24, r24
    23c4:	99 1f       	adc	r25, r25
    23c6:	88 0f       	add	r24, r24
    23c8:	99 1f       	adc	r25, r25
    23ca:	82 0f       	add	r24, r18
    23cc:	93 1f       	adc	r25, r19
    23ce:	87 52       	subi	r24, 0x27	; 39
    23d0:	99 4e       	sbci	r25, 0xE9	; 233
    23d2:	2a 81       	ldd	r18, Y+2	; 0x02
    23d4:	3b 81       	ldd	r19, Y+3	; 0x03
    23d6:	fc 01       	movw	r30, r24
    23d8:	31 83       	std	Z+1, r19	; 0x01
    23da:	20 83       	st	Z, r18
	MesTimer[ index_timer ].cpt_delay = 0U;
    23dc:	89 81       	ldd	r24, Y+1	; 0x01
    23de:	28 2f       	mov	r18, r24
    23e0:	30 e0       	ldi	r19, 0x00	; 0
    23e2:	c9 01       	movw	r24, r18
    23e4:	88 0f       	add	r24, r24
    23e6:	99 1f       	adc	r25, r25
    23e8:	88 0f       	add	r24, r24
    23ea:	99 1f       	adc	r25, r25
    23ec:	88 0f       	add	r24, r24
    23ee:	99 1f       	adc	r25, r25
    23f0:	82 0f       	add	r24, r18
    23f2:	93 1f       	adc	r25, r19
    23f4:	85 52       	subi	r24, 0x25	; 37
    23f6:	99 4e       	sbci	r25, 0xE9	; 233
    23f8:	fc 01       	movw	r30, r24
    23fa:	11 82       	std	Z+1, r1	; 0x01
    23fc:	10 82       	st	Z, r1
	MesTimer[ index_timer ].mode = mode;
    23fe:	89 81       	ldd	r24, Y+1	; 0x01
    2400:	28 2f       	mov	r18, r24
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	c9 01       	movw	r24, r18
    2406:	88 0f       	add	r24, r24
    2408:	99 1f       	adc	r25, r25
    240a:	88 0f       	add	r24, r24
    240c:	99 1f       	adc	r25, r25
    240e:	88 0f       	add	r24, r24
    2410:	99 1f       	adc	r25, r25
    2412:	82 0f       	add	r24, r18
    2414:	93 1f       	adc	r25, r19
    2416:	83 52       	subi	r24, 0x23	; 35
    2418:	99 4e       	sbci	r25, 0xE9	; 233
    241a:	2c 81       	ldd	r18, Y+4	; 0x04
    241c:	3d 81       	ldd	r19, Y+5	; 0x05
    241e:	fc 01       	movw	r30, r24
    2420:	31 83       	std	Z+1, r19	; 0x01
    2422:	20 83       	st	Z, r18
	MesTimer[ index_timer ].ptrfct = ptrfct;
    2424:	89 81       	ldd	r24, Y+1	; 0x01
    2426:	28 2f       	mov	r18, r24
    2428:	30 e0       	ldi	r19, 0x00	; 0
    242a:	c9 01       	movw	r24, r18
    242c:	88 0f       	add	r24, r24
    242e:	99 1f       	adc	r25, r25
    2430:	88 0f       	add	r24, r24
    2432:	99 1f       	adc	r25, r25
    2434:	88 0f       	add	r24, r24
    2436:	99 1f       	adc	r25, r25
    2438:	82 0f       	add	r24, r18
    243a:	93 1f       	adc	r25, r19
    243c:	81 52       	subi	r24, 0x21	; 33
    243e:	99 4e       	sbci	r25, 0xE9	; 233
    2440:	2e 81       	ldd	r18, Y+6	; 0x06
    2442:	3f 81       	ldd	r19, Y+7	; 0x07
    2444:	fc 01       	movw	r30, r24
    2446:	31 83       	std	Z+1, r19	; 0x01
    2448:	20 83       	st	Z, r18
}
    244a:	27 96       	adiw	r28, 0x07	; 7
    244c:	0f b6       	in	r0, 0x3f	; 63
    244e:	f8 94       	cli
    2450:	de bf       	out	0x3e, r29	; 62
    2452:	0f be       	out	0x3f, r0	; 63
    2454:	cd bf       	out	0x3d, r28	; 61
    2456:	cf 91       	pop	r28
    2458:	df 91       	pop	r29
    245a:	08 95       	ret

0000245c <DrvTimerPauseTimer>:

//fct qui met en pause le timer
void DrvTimerPauseTimer( Int8U index_timer )
{	
    245c:	df 93       	push	r29
    245e:	cf 93       	push	r28
    2460:	0f 92       	push	r0
    2462:	cd b7       	in	r28, 0x3d	; 61
    2464:	de b7       	in	r29, 0x3e	; 62
    2466:	89 83       	std	Y+1, r24	; 0x01
	MesTimer[ index_timer ].enable = FALSE;
    2468:	89 81       	ldd	r24, Y+1	; 0x01
    246a:	28 2f       	mov	r18, r24
    246c:	30 e0       	ldi	r19, 0x00	; 0
    246e:	c9 01       	movw	r24, r18
    2470:	88 0f       	add	r24, r24
    2472:	99 1f       	adc	r25, r25
    2474:	88 0f       	add	r24, r24
    2476:	99 1f       	adc	r25, r25
    2478:	88 0f       	add	r24, r24
    247a:	99 1f       	adc	r25, r25
    247c:	82 0f       	add	r24, r18
    247e:	93 1f       	adc	r25, r19
    2480:	88 52       	subi	r24, 0x28	; 40
    2482:	99 4e       	sbci	r25, 0xE9	; 233
    2484:	fc 01       	movw	r30, r24
    2486:	10 82       	st	Z, r1
}
    2488:	0f 90       	pop	r0
    248a:	cf 91       	pop	r28
    248c:	df 91       	pop	r29
    248e:	08 95       	ret

00002490 <DrvTimerStopTimer>:

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
    2490:	df 93       	push	r29
    2492:	cf 93       	push	r28
    2494:	0f 92       	push	r0
    2496:	cd b7       	in	r28, 0x3d	; 61
    2498:	de b7       	in	r29, 0x3e	; 62
    249a:	89 83       	std	Y+1, r24	; 0x01
	MesTimer[ index_timer ].enable    = FALSE;
    249c:	89 81       	ldd	r24, Y+1	; 0x01
    249e:	28 2f       	mov	r18, r24
    24a0:	30 e0       	ldi	r19, 0x00	; 0
    24a2:	c9 01       	movw	r24, r18
    24a4:	88 0f       	add	r24, r24
    24a6:	99 1f       	adc	r25, r25
    24a8:	88 0f       	add	r24, r24
    24aa:	99 1f       	adc	r25, r25
    24ac:	88 0f       	add	r24, r24
    24ae:	99 1f       	adc	r25, r25
    24b0:	82 0f       	add	r24, r18
    24b2:	93 1f       	adc	r25, r19
    24b4:	88 52       	subi	r24, 0x28	; 40
    24b6:	99 4e       	sbci	r25, 0xE9	; 233
    24b8:	fc 01       	movw	r30, r24
    24ba:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay     = 0U ;
    24bc:	89 81       	ldd	r24, Y+1	; 0x01
    24be:	28 2f       	mov	r18, r24
    24c0:	30 e0       	ldi	r19, 0x00	; 0
    24c2:	c9 01       	movw	r24, r18
    24c4:	88 0f       	add	r24, r24
    24c6:	99 1f       	adc	r25, r25
    24c8:	88 0f       	add	r24, r24
    24ca:	99 1f       	adc	r25, r25
    24cc:	88 0f       	add	r24, r24
    24ce:	99 1f       	adc	r25, r25
    24d0:	82 0f       	add	r24, r18
    24d2:	93 1f       	adc	r25, r19
    24d4:	87 52       	subi	r24, 0x27	; 39
    24d6:	99 4e       	sbci	r25, 0xE9	; 233
    24d8:	fc 01       	movw	r30, r24
    24da:	11 82       	std	Z+1, r1	; 0x01
    24dc:	10 82       	st	Z, r1
	MesTimer[ index_timer ].cpt_delay = 0U;
    24de:	89 81       	ldd	r24, Y+1	; 0x01
    24e0:	28 2f       	mov	r18, r24
    24e2:	30 e0       	ldi	r19, 0x00	; 0
    24e4:	c9 01       	movw	r24, r18
    24e6:	88 0f       	add	r24, r24
    24e8:	99 1f       	adc	r25, r25
    24ea:	88 0f       	add	r24, r24
    24ec:	99 1f       	adc	r25, r25
    24ee:	88 0f       	add	r24, r24
    24f0:	99 1f       	adc	r25, r25
    24f2:	82 0f       	add	r24, r18
    24f4:	93 1f       	adc	r25, r19
    24f6:	85 52       	subi	r24, 0x25	; 37
    24f8:	99 4e       	sbci	r25, 0xE9	; 233
    24fa:	fc 01       	movw	r30, r24
    24fc:	11 82       	std	Z+1, r1	; 0x01
    24fe:	10 82       	st	Z, r1
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
    2500:	89 81       	ldd	r24, Y+1	; 0x01
    2502:	28 2f       	mov	r18, r24
    2504:	30 e0       	ldi	r19, 0x00	; 0
    2506:	c9 01       	movw	r24, r18
    2508:	88 0f       	add	r24, r24
    250a:	99 1f       	adc	r25, r25
    250c:	88 0f       	add	r24, r24
    250e:	99 1f       	adc	r25, r25
    2510:	88 0f       	add	r24, r24
    2512:	99 1f       	adc	r25, r25
    2514:	82 0f       	add	r24, r18
    2516:	93 1f       	adc	r25, r19
    2518:	83 52       	subi	r24, 0x23	; 35
    251a:	99 4e       	sbci	r25, 0xE9	; 233
    251c:	22 e0       	ldi	r18, 0x02	; 2
    251e:	30 e0       	ldi	r19, 0x00	; 0
    2520:	fc 01       	movw	r30, r24
    2522:	31 83       	std	Z+1, r19	; 0x01
    2524:	20 83       	st	Z, r18
	MesTimer[ index_timer ].ptrfct    = NULL;
    2526:	89 81       	ldd	r24, Y+1	; 0x01
    2528:	28 2f       	mov	r18, r24
    252a:	30 e0       	ldi	r19, 0x00	; 0
    252c:	c9 01       	movw	r24, r18
    252e:	88 0f       	add	r24, r24
    2530:	99 1f       	adc	r25, r25
    2532:	88 0f       	add	r24, r24
    2534:	99 1f       	adc	r25, r25
    2536:	88 0f       	add	r24, r24
    2538:	99 1f       	adc	r25, r25
    253a:	82 0f       	add	r24, r18
    253c:	93 1f       	adc	r25, r19
    253e:	81 52       	subi	r24, 0x21	; 33
    2540:	99 4e       	sbci	r25, 0xE9	; 233
    2542:	fc 01       	movw	r30, r24
    2544:	11 82       	std	Z+1, r1	; 0x01
    2546:	10 82       	st	Z, r1
}
    2548:	0f 90       	pop	r0
    254a:	cf 91       	pop	r28
    254c:	df 91       	pop	r29
    254e:	08 95       	ret

00002550 <DrvTimerResetTimer>:

//fct qui reseter le timer
void DrvTimerResetTimer( Int8U index_timer )
{
    2550:	df 93       	push	r29
    2552:	cf 93       	push	r28
    2554:	0f 92       	push	r0
    2556:	cd b7       	in	r28, 0x3d	; 61
    2558:	de b7       	in	r29, 0x3e	; 62
    255a:	89 83       	std	Y+1, r24	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;	
    255c:	89 81       	ldd	r24, Y+1	; 0x01
    255e:	28 2f       	mov	r18, r24
    2560:	30 e0       	ldi	r19, 0x00	; 0
    2562:	c9 01       	movw	r24, r18
    2564:	88 0f       	add	r24, r24
    2566:	99 1f       	adc	r25, r25
    2568:	88 0f       	add	r24, r24
    256a:	99 1f       	adc	r25, r25
    256c:	88 0f       	add	r24, r24
    256e:	99 1f       	adc	r25, r25
    2570:	82 0f       	add	r24, r18
    2572:	93 1f       	adc	r25, r19
    2574:	85 52       	subi	r24, 0x25	; 37
    2576:	99 4e       	sbci	r25, 0xE9	; 233
    2578:	fc 01       	movw	r30, r24
    257a:	11 82       	std	Z+1, r1	; 0x01
    257c:	10 82       	st	Z, r1
}
    257e:	0f 90       	pop	r0
    2580:	cf 91       	pop	r28
    2582:	df 91       	pop	r29
    2584:	08 95       	ret

00002586 <DrvTimerDelayTimer>:


//fct qui fixe un delay au timer
void DrvTimerDelayTimer( Int8U index_timer , Int16U delay)
{
    2586:	df 93       	push	r29
    2588:	cf 93       	push	r28
    258a:	00 d0       	rcall	.+0      	; 0x258c <DrvTimerDelayTimer+0x6>
    258c:	0f 92       	push	r0
    258e:	cd b7       	in	r28, 0x3d	; 61
    2590:	de b7       	in	r29, 0x3e	; 62
    2592:	89 83       	std	Y+1, r24	; 0x01
    2594:	7b 83       	std	Y+3, r23	; 0x03
    2596:	6a 83       	std	Y+2, r22	; 0x02
	MesTimer[ index_timer ].cpt_delay = 0U;	
    2598:	89 81       	ldd	r24, Y+1	; 0x01
    259a:	28 2f       	mov	r18, r24
    259c:	30 e0       	ldi	r19, 0x00	; 0
    259e:	c9 01       	movw	r24, r18
    25a0:	88 0f       	add	r24, r24
    25a2:	99 1f       	adc	r25, r25
    25a4:	88 0f       	add	r24, r24
    25a6:	99 1f       	adc	r25, r25
    25a8:	88 0f       	add	r24, r24
    25aa:	99 1f       	adc	r25, r25
    25ac:	82 0f       	add	r24, r18
    25ae:	93 1f       	adc	r25, r19
    25b0:	85 52       	subi	r24, 0x25	; 37
    25b2:	99 4e       	sbci	r25, 0xE9	; 233
    25b4:	fc 01       	movw	r30, r24
    25b6:	11 82       	std	Z+1, r1	; 0x01
    25b8:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay	  = delay;
    25ba:	89 81       	ldd	r24, Y+1	; 0x01
    25bc:	28 2f       	mov	r18, r24
    25be:	30 e0       	ldi	r19, 0x00	; 0
    25c0:	c9 01       	movw	r24, r18
    25c2:	88 0f       	add	r24, r24
    25c4:	99 1f       	adc	r25, r25
    25c6:	88 0f       	add	r24, r24
    25c8:	99 1f       	adc	r25, r25
    25ca:	88 0f       	add	r24, r24
    25cc:	99 1f       	adc	r25, r25
    25ce:	82 0f       	add	r24, r18
    25d0:	93 1f       	adc	r25, r19
    25d2:	87 52       	subi	r24, 0x27	; 39
    25d4:	99 4e       	sbci	r25, 0xE9	; 233
    25d6:	2a 81       	ldd	r18, Y+2	; 0x02
    25d8:	3b 81       	ldd	r19, Y+3	; 0x03
    25da:	fc 01       	movw	r30, r24
    25dc:	31 83       	std	Z+1, r19	; 0x01
    25de:	20 83       	st	Z, r18
}
    25e0:	0f 90       	pop	r0
    25e2:	0f 90       	pop	r0
    25e4:	0f 90       	pop	r0
    25e6:	cf 91       	pop	r28
    25e8:	df 91       	pop	r29
    25ea:	08 95       	ret

000025ec <DrvTimerInitSystemTimer>:


////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
// fait tourner le timer 0 compA a 1 ms
void DrvTimerInitSystemTimer( void )
{
    25ec:	df 93       	push	r29
    25ee:	cf 93       	push	r28
    25f0:	00 d0       	rcall	.+0      	; 0x25f2 <DrvTimerInitSystemTimer+0x6>
    25f2:	cd b7       	in	r28, 0x3d	; 61
    25f4:	de b7       	in	r29, 0x3e	; 62
	//timer system a la ms
	ETimer0Clock clock_div;
	DrvTimerComputeOCR( 10000U , &clock_div );
    25f6:	60 e1       	ldi	r22, 0x10	; 16
    25f8:	77 e2       	ldi	r23, 0x27	; 39
    25fa:	80 e0       	ldi	r24, 0x00	; 0
    25fc:	90 e0       	ldi	r25, 0x00	; 0
    25fe:	9e 01       	movw	r18, r28
    2600:	2f 5f       	subi	r18, 0xFF	; 255
    2602:	3f 4f       	sbci	r19, 0xFF	; 255
    2604:	a9 01       	movw	r20, r18
    2606:	0e 94 1d 13 	call	0x263a	; 0x263a <DrvTimerComputeOCR>
	micTimer0SetOutputCompareRegisterA( 0x9C );
    260a:	8c e9       	ldi	r24, 0x9C	; 156
    260c:	0e 94 e2 23 	call	0x47c4	; 0x47c4 <micTimer0SetOutputCompareRegisterA>
    micTimer0SetClockDivision( clock_div ) ;
    2610:	89 81       	ldd	r24, Y+1	; 0x01
    2612:	9a 81       	ldd	r25, Y+2	; 0x02
    2614:	0e 94 af 23 	call	0x475e	; 0x475e <micTimer0SetClockDivision>
	micTimer0WaveformGenerationMode( TIMER_0_CLEAR_ON_COMPARE ); 
    2618:	82 e0       	ldi	r24, 0x02	; 2
    261a:	90 e0       	ldi	r25, 0x00	; 0
    261c:	0e 94 31 23 	call	0x4662	; 0x4662 <micTimer0WaveformGenerationMode>
	micTimer0ClearTimerCounterInterruptFlagRegister( TIMER_0_COMPARE_A_FLAG );
    2620:	82 e0       	ldi	r24, 0x02	; 2
    2622:	90 e0       	ldi	r25, 0x00	; 0
    2624:	0e 94 45 24 	call	0x488a	; 0x488a <micTimer0ClearTimerCounterInterruptFlagRegister>
	micTimer0SetTimerCounterInterrupt( TIMER_0_COMPARE_A_INTERRUPT );
    2628:	82 e0       	ldi	r24, 0x02	; 2
    262a:	90 e0       	ldi	r25, 0x00	; 0
    262c:	0e 94 16 24 	call	0x482c	; 0x482c <micTimer0SetTimerCounterInterrupt>
	
}
    2630:	0f 90       	pop	r0
    2632:	0f 90       	pop	r0
    2634:	cf 91       	pop	r28
    2636:	df 91       	pop	r29
    2638:	08 95       	ret

0000263a <DrvTimerComputeOCR>:

//On calcule le registre OCR en fonction du temp souhaité
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div)
{  
    263a:	ef 92       	push	r14
    263c:	ff 92       	push	r15
    263e:	0f 93       	push	r16
    2640:	1f 93       	push	r17
    2642:	df 93       	push	r29
    2644:	cf 93       	push	r28
    2646:	cd b7       	in	r28, 0x3d	; 61
    2648:	de b7       	in	r29, 0x3e	; 62
    264a:	2e 97       	sbiw	r28, 0x0e	; 14
    264c:	0f b6       	in	r0, 0x3f	; 63
    264e:	f8 94       	cli
    2650:	de bf       	out	0x3e, r29	; 62
    2652:	0f be       	out	0x3f, r0	; 63
    2654:	cd bf       	out	0x3d, r28	; 61
    2656:	69 87       	std	Y+9, r22	; 0x09
    2658:	7a 87       	std	Y+10, r23	; 0x0a
    265a:	8b 87       	std	Y+11, r24	; 0x0b
    265c:	9c 87       	std	Y+12, r25	; 0x0c
    265e:	5e 87       	std	Y+14, r21	; 0x0e
    2660:	4d 87       	std	Y+13, r20	; 0x0d
	Int16U div;
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
    2662:	89 85       	ldd	r24, Y+9	; 0x09
    2664:	9a 85       	ldd	r25, Y+10	; 0x0a
    2666:	ab 85       	ldd	r26, Y+11	; 0x0b
    2668:	bc 85       	ldd	r27, Y+12	; 0x0c
    266a:	20 e8       	ldi	r18, 0x80	; 128
    266c:	3e e3       	ldi	r19, 0x3E	; 62
    266e:	40 e0       	ldi	r20, 0x00	; 0
    2670:	50 e0       	ldi	r21, 0x00	; 0
    2672:	bc 01       	movw	r22, r24
    2674:	cd 01       	movw	r24, r26
    2676:	0e 94 c6 2b 	call	0x578c	; 0x578c <__mulsi3>
    267a:	dc 01       	movw	r26, r24
    267c:	cb 01       	movw	r24, r22
    267e:	81 50       	subi	r24, 0x01	; 1
    2680:	98 41       	sbci	r25, 0x18	; 24
    2682:	ac 4f       	sbci	r26, 0xFC	; 252
    2684:	bf 4f       	sbci	r27, 0xFF	; 255
    2686:	20 e0       	ldi	r18, 0x00	; 0
    2688:	38 ee       	ldi	r19, 0xE8	; 232
    268a:	43 e0       	ldi	r20, 0x03	; 3
    268c:	50 e0       	ldi	r21, 0x00	; 0
    268e:	bc 01       	movw	r22, r24
    2690:	cd 01       	movw	r24, r26
    2692:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    2696:	da 01       	movw	r26, r20
    2698:	c9 01       	movw	r24, r18
    269a:	9c 83       	std	Y+4, r25	; 0x04
    269c:	8b 83       	std	Y+3, r24	; 0x03
	if(min_div >= 256)
    269e:	8b 81       	ldd	r24, Y+3	; 0x03
    26a0:	9c 81       	ldd	r25, Y+4	; 0x04
    26a2:	8f 3f       	cpi	r24, 0xFF	; 255
    26a4:	91 05       	cpc	r25, r1
    26a6:	69 f0       	breq	.+26     	; 0x26c2 <DrvTimerComputeOCR+0x88>
    26a8:	60 f0       	brcs	.+24     	; 0x26c2 <DrvTimerComputeOCR+0x88>
	{
		div = 1024;
    26aa:	80 e0       	ldi	r24, 0x00	; 0
    26ac:	94 e0       	ldi	r25, 0x04	; 4
    26ae:	9a 83       	std	Y+2, r25	; 0x02
    26b0:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_1024;
    26b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    26b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    26b6:	25 e0       	ldi	r18, 0x05	; 5
    26b8:	30 e0       	ldi	r19, 0x00	; 0
    26ba:	fc 01       	movw	r30, r24
    26bc:	31 83       	std	Z+1, r19	; 0x01
    26be:	20 83       	st	Z, r18
    26c0:	3e c0       	rjmp	.+124    	; 0x273e <DrvTimerComputeOCR+0x104>
	}
	else if(min_div >= 128)
    26c2:	8b 81       	ldd	r24, Y+3	; 0x03
    26c4:	9c 81       	ldd	r25, Y+4	; 0x04
    26c6:	80 38       	cpi	r24, 0x80	; 128
    26c8:	91 05       	cpc	r25, r1
    26ca:	60 f0       	brcs	.+24     	; 0x26e4 <DrvTimerComputeOCR+0xaa>
	{
		div = 256;
    26cc:	80 e0       	ldi	r24, 0x00	; 0
    26ce:	91 e0       	ldi	r25, 0x01	; 1
    26d0:	9a 83       	std	Y+2, r25	; 0x02
    26d2:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_256;
    26d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    26d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    26d8:	24 e0       	ldi	r18, 0x04	; 4
    26da:	30 e0       	ldi	r19, 0x00	; 0
    26dc:	fc 01       	movw	r30, r24
    26de:	31 83       	std	Z+1, r19	; 0x01
    26e0:	20 83       	st	Z, r18
    26e2:	2d c0       	rjmp	.+90     	; 0x273e <DrvTimerComputeOCR+0x104>
	}
	else if(min_div >= 8)
    26e4:	8b 81       	ldd	r24, Y+3	; 0x03
    26e6:	9c 81       	ldd	r25, Y+4	; 0x04
    26e8:	88 30       	cpi	r24, 0x08	; 8
    26ea:	91 05       	cpc	r25, r1
    26ec:	60 f0       	brcs	.+24     	; 0x2706 <DrvTimerComputeOCR+0xcc>
	{
		div = 64;
    26ee:	80 e4       	ldi	r24, 0x40	; 64
    26f0:	90 e0       	ldi	r25, 0x00	; 0
    26f2:	9a 83       	std	Y+2, r25	; 0x02
    26f4:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_64;
    26f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    26f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    26fa:	23 e0       	ldi	r18, 0x03	; 3
    26fc:	30 e0       	ldi	r19, 0x00	; 0
    26fe:	fc 01       	movw	r30, r24
    2700:	31 83       	std	Z+1, r19	; 0x01
    2702:	20 83       	st	Z, r18
    2704:	1c c0       	rjmp	.+56     	; 0x273e <DrvTimerComputeOCR+0x104>
	}
	else if(min_div > 1)
    2706:	8b 81       	ldd	r24, Y+3	; 0x03
    2708:	9c 81       	ldd	r25, Y+4	; 0x04
    270a:	82 30       	cpi	r24, 0x02	; 2
    270c:	91 05       	cpc	r25, r1
    270e:	60 f0       	brcs	.+24     	; 0x2728 <DrvTimerComputeOCR+0xee>
	{
		div = 8;
    2710:	88 e0       	ldi	r24, 0x08	; 8
    2712:	90 e0       	ldi	r25, 0x00	; 0
    2714:	9a 83       	std	Y+2, r25	; 0x02
    2716:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_8;
    2718:	8d 85       	ldd	r24, Y+13	; 0x0d
    271a:	9e 85       	ldd	r25, Y+14	; 0x0e
    271c:	22 e0       	ldi	r18, 0x02	; 2
    271e:	30 e0       	ldi	r19, 0x00	; 0
    2720:	fc 01       	movw	r30, r24
    2722:	31 83       	std	Z+1, r19	; 0x01
    2724:	20 83       	st	Z, r18
    2726:	0b c0       	rjmp	.+22     	; 0x273e <DrvTimerComputeOCR+0x104>
	}
	else
	{
		div = 1;
    2728:	81 e0       	ldi	r24, 0x01	; 1
    272a:	90 e0       	ldi	r25, 0x00	; 0
    272c:	9a 83       	std	Y+2, r25	; 0x02
    272e:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_1;
    2730:	8d 85       	ldd	r24, Y+13	; 0x0d
    2732:	9e 85       	ldd	r25, Y+14	; 0x0e
    2734:	21 e0       	ldi	r18, 0x01	; 1
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	fc 01       	movw	r30, r24
    273a:	31 83       	std	Z+1, r19	; 0x01
    273c:	20 83       	st	Z, r18
	}
  
	ocr =  ( CONF_FOSC_HZ / (2 * div * ( 1000000 / us_time ) ) ) - 1;
    273e:	89 81       	ldd	r24, Y+1	; 0x01
    2740:	9a 81       	ldd	r25, Y+2	; 0x02
    2742:	88 0f       	add	r24, r24
    2744:	99 1f       	adc	r25, r25
    2746:	7c 01       	movw	r14, r24
    2748:	00 e0       	ldi	r16, 0x00	; 0
    274a:	10 e0       	ldi	r17, 0x00	; 0
    274c:	80 e4       	ldi	r24, 0x40	; 64
    274e:	92 e4       	ldi	r25, 0x42	; 66
    2750:	af e0       	ldi	r26, 0x0F	; 15
    2752:	b0 e0       	ldi	r27, 0x00	; 0
    2754:	29 85       	ldd	r18, Y+9	; 0x09
    2756:	3a 85       	ldd	r19, Y+10	; 0x0a
    2758:	4b 85       	ldd	r20, Y+11	; 0x0b
    275a:	5c 85       	ldd	r21, Y+12	; 0x0c
    275c:	bc 01       	movw	r22, r24
    275e:	cd 01       	movw	r24, r26
    2760:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    2764:	c8 01       	movw	r24, r16
    2766:	b7 01       	movw	r22, r14
    2768:	0e 94 c6 2b 	call	0x578c	; 0x578c <__mulsi3>
    276c:	9b 01       	movw	r18, r22
    276e:	ac 01       	movw	r20, r24
    2770:	80 e0       	ldi	r24, 0x00	; 0
    2772:	94 e2       	ldi	r25, 0x24	; 36
    2774:	a4 ef       	ldi	r26, 0xF4	; 244
    2776:	b0 e0       	ldi	r27, 0x00	; 0
    2778:	bc 01       	movw	r22, r24
    277a:	cd 01       	movw	r24, r26
    277c:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    2780:	da 01       	movw	r26, r20
    2782:	c9 01       	movw	r24, r18
    2784:	01 97       	sbiw	r24, 0x01	; 1
    2786:	a1 09       	sbc	r26, r1
    2788:	b1 09       	sbc	r27, r1
    278a:	8d 83       	std	Y+5, r24	; 0x05
    278c:	9e 83       	std	Y+6, r25	; 0x06
    278e:	af 83       	std	Y+7, r26	; 0x07
    2790:	b8 87       	std	Y+8, r27	; 0x08
	ocr *= 2;
    2792:	8d 81       	ldd	r24, Y+5	; 0x05
    2794:	9e 81       	ldd	r25, Y+6	; 0x06
    2796:	af 81       	ldd	r26, Y+7	; 0x07
    2798:	b8 85       	ldd	r27, Y+8	; 0x08
    279a:	88 0f       	add	r24, r24
    279c:	99 1f       	adc	r25, r25
    279e:	aa 1f       	adc	r26, r26
    27a0:	bb 1f       	adc	r27, r27
    27a2:	8d 83       	std	Y+5, r24	; 0x05
    27a4:	9e 83       	std	Y+6, r25	; 0x06
    27a6:	af 83       	std	Y+7, r26	; 0x07
    27a8:	b8 87       	std	Y+8, r27	; 0x08
	ocr += 2;
    27aa:	8d 81       	ldd	r24, Y+5	; 0x05
    27ac:	9e 81       	ldd	r25, Y+6	; 0x06
    27ae:	af 81       	ldd	r26, Y+7	; 0x07
    27b0:	b8 85       	ldd	r27, Y+8	; 0x08
    27b2:	02 96       	adiw	r24, 0x02	; 2
    27b4:	a1 1d       	adc	r26, r1
    27b6:	b1 1d       	adc	r27, r1
    27b8:	8d 83       	std	Y+5, r24	; 0x05
    27ba:	9e 83       	std	Y+6, r25	; 0x06
    27bc:	af 83       	std	Y+7, r26	; 0x07
    27be:	b8 87       	std	Y+8, r27	; 0x08
  
  return ocr;
    27c0:	8d 81       	ldd	r24, Y+5	; 0x05
    27c2:	9e 81       	ldd	r25, Y+6	; 0x06
 
}
    27c4:	2e 96       	adiw	r28, 0x0e	; 14
    27c6:	0f b6       	in	r0, 0x3f	; 63
    27c8:	f8 94       	cli
    27ca:	de bf       	out	0x3e, r29	; 62
    27cc:	0f be       	out	0x3f, r0	; 63
    27ce:	cd bf       	out	0x3d, r28	; 61
    27d0:	cf 91       	pop	r28
    27d2:	df 91       	pop	r29
    27d4:	1f 91       	pop	r17
    27d6:	0f 91       	pop	r16
    27d8:	ff 90       	pop	r15
    27da:	ef 90       	pop	r14
    27dc:	08 95       	ret

000027de <__vector_16>:
/////////////////////////////////////ISR PRIVATE FUNCTIONS////////////////////////////////////////
//ISR timer system 10 ms
volatile Int8U timeout_ms =0;
volatile Int8U timeout_s =0;
ISR(TIMER0_COMPA_vect)
{
    27de:	1f 92       	push	r1
    27e0:	0f 92       	push	r0
    27e2:	0f b6       	in	r0, 0x3f	; 63
    27e4:	0f 92       	push	r0
    27e6:	00 90 5b 00 	lds	r0, 0x005B
    27ea:	0f 92       	push	r0
    27ec:	11 24       	eor	r1, r1
    27ee:	2f 93       	push	r18
    27f0:	3f 93       	push	r19
    27f2:	4f 93       	push	r20
    27f4:	5f 93       	push	r21
    27f6:	6f 93       	push	r22
    27f8:	7f 93       	push	r23
    27fa:	8f 93       	push	r24
    27fc:	9f 93       	push	r25
    27fe:	af 93       	push	r26
    2800:	bf 93       	push	r27
    2802:	ef 93       	push	r30
    2804:	ff 93       	push	r31
    2806:	df 93       	push	r29
    2808:	cf 93       	push	r28
    280a:	0f 92       	push	r0
    280c:	cd b7       	in	r28, 0x3d	; 61
    280e:	de b7       	in	r29, 0x3e	; 62
	//on gere l'evenement 100 ms
	timeout_ms++;
    2810:	80 91 0d 14 	lds	r24, 0x140D
    2814:	8f 5f       	subi	r24, 0xFF	; 255
    2816:	80 93 0d 14 	sts	0x140D, r24
	if(timeout_ms == 10)
    281a:	80 91 0d 14 	lds	r24, 0x140D
    281e:	8a 30       	cpi	r24, 0x0A	; 10
    2820:	a9 f4       	brne	.+42     	; 0x284c <__vector_16+0x6e>
	{
		timeout_ms = 0;
    2822:	10 92 0d 14 	sts	0x140D, r1
		DrvEventAddEvent( CONF_EVENT_TIMER_100MS );	
    2826:	81 e0       	ldi	r24, 0x01	; 1
    2828:	90 e0       	ldi	r25, 0x00	; 0
    282a:	0e 94 ab 09 	call	0x1356	; 0x1356 <DrvEventAddEvent>
		//on gere l'evenement 1 s
		timeout_s++;
    282e:	80 91 0e 14 	lds	r24, 0x140E
    2832:	8f 5f       	subi	r24, 0xFF	; 255
    2834:	80 93 0e 14 	sts	0x140E, r24
		if(timeout_s == 10)
    2838:	80 91 0e 14 	lds	r24, 0x140E
    283c:	8a 30       	cpi	r24, 0x0A	; 10
    283e:	31 f4       	brne	.+12     	; 0x284c <__vector_16+0x6e>
		{
			timeout_s =0;
    2840:	10 92 0e 14 	sts	0x140E, r1
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
    2844:	82 e0       	ldi	r24, 0x02	; 2
    2846:	90 e0       	ldi	r25, 0x00	; 0
    2848:	0e 94 ab 09 	call	0x1356	; 0x1356 <DrvEventAddEvent>
		}
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    284c:	19 82       	std	Y+1, r1	; 0x01
    284e:	c1 c0       	rjmp	.+386    	; 0x29d2 <__vector_16+0x1f4>
	{
		//si le timer est activé
		if( MesTimer[ loop_index ].enable == TRUE )
    2850:	89 81       	ldd	r24, Y+1	; 0x01
    2852:	28 2f       	mov	r18, r24
    2854:	30 e0       	ldi	r19, 0x00	; 0
    2856:	c9 01       	movw	r24, r18
    2858:	88 0f       	add	r24, r24
    285a:	99 1f       	adc	r25, r25
    285c:	88 0f       	add	r24, r24
    285e:	99 1f       	adc	r25, r25
    2860:	88 0f       	add	r24, r24
    2862:	99 1f       	adc	r25, r25
    2864:	82 0f       	add	r24, r18
    2866:	93 1f       	adc	r25, r19
    2868:	88 52       	subi	r24, 0x28	; 40
    286a:	99 4e       	sbci	r25, 0xE9	; 233
    286c:	fc 01       	movw	r30, r24
    286e:	80 81       	ld	r24, Z
    2870:	81 30       	cpi	r24, 0x01	; 1
    2872:	09 f0       	breq	.+2      	; 0x2876 <__vector_16+0x98>
    2874:	ab c0       	rjmp	.+342    	; 0x29cc <__vector_16+0x1ee>
		{
			//on incremente le compteur
			MesTimer[ loop_index ].cpt_delay++;
    2876:	89 81       	ldd	r24, Y+1	; 0x01
    2878:	88 2f       	mov	r24, r24
    287a:	90 e0       	ldi	r25, 0x00	; 0
    287c:	9c 01       	movw	r18, r24
    287e:	22 0f       	add	r18, r18
    2880:	33 1f       	adc	r19, r19
    2882:	22 0f       	add	r18, r18
    2884:	33 1f       	adc	r19, r19
    2886:	22 0f       	add	r18, r18
    2888:	33 1f       	adc	r19, r19
    288a:	28 0f       	add	r18, r24
    288c:	39 1f       	adc	r19, r25
    288e:	25 52       	subi	r18, 0x25	; 37
    2890:	39 4e       	sbci	r19, 0xE9	; 233
    2892:	f9 01       	movw	r30, r18
    2894:	20 81       	ld	r18, Z
    2896:	31 81       	ldd	r19, Z+1	; 0x01
    2898:	a9 01       	movw	r20, r18
    289a:	4f 5f       	subi	r20, 0xFF	; 255
    289c:	5f 4f       	sbci	r21, 0xFF	; 255
    289e:	9c 01       	movw	r18, r24
    28a0:	22 0f       	add	r18, r18
    28a2:	33 1f       	adc	r19, r19
    28a4:	22 0f       	add	r18, r18
    28a6:	33 1f       	adc	r19, r19
    28a8:	22 0f       	add	r18, r18
    28aa:	33 1f       	adc	r19, r19
    28ac:	28 0f       	add	r18, r24
    28ae:	39 1f       	adc	r19, r25
    28b0:	c9 01       	movw	r24, r18
    28b2:	85 52       	subi	r24, 0x25	; 37
    28b4:	99 4e       	sbci	r25, 0xE9	; 233
    28b6:	fc 01       	movw	r30, r24
    28b8:	51 83       	std	Z+1, r21	; 0x01
    28ba:	40 83       	st	Z, r20
			
			//on test par rapport a la valeur utilisateur
			if(MesTimer[ loop_index ].cpt_delay == MesTimer[ loop_index ].delay )
    28bc:	89 81       	ldd	r24, Y+1	; 0x01
    28be:	28 2f       	mov	r18, r24
    28c0:	30 e0       	ldi	r19, 0x00	; 0
    28c2:	c9 01       	movw	r24, r18
    28c4:	88 0f       	add	r24, r24
    28c6:	99 1f       	adc	r25, r25
    28c8:	88 0f       	add	r24, r24
    28ca:	99 1f       	adc	r25, r25
    28cc:	88 0f       	add	r24, r24
    28ce:	99 1f       	adc	r25, r25
    28d0:	82 0f       	add	r24, r18
    28d2:	93 1f       	adc	r25, r19
    28d4:	85 52       	subi	r24, 0x25	; 37
    28d6:	99 4e       	sbci	r25, 0xE9	; 233
    28d8:	fc 01       	movw	r30, r24
    28da:	40 81       	ld	r20, Z
    28dc:	51 81       	ldd	r21, Z+1	; 0x01
    28de:	89 81       	ldd	r24, Y+1	; 0x01
    28e0:	28 2f       	mov	r18, r24
    28e2:	30 e0       	ldi	r19, 0x00	; 0
    28e4:	c9 01       	movw	r24, r18
    28e6:	88 0f       	add	r24, r24
    28e8:	99 1f       	adc	r25, r25
    28ea:	88 0f       	add	r24, r24
    28ec:	99 1f       	adc	r25, r25
    28ee:	88 0f       	add	r24, r24
    28f0:	99 1f       	adc	r25, r25
    28f2:	82 0f       	add	r24, r18
    28f4:	93 1f       	adc	r25, r19
    28f6:	87 52       	subi	r24, 0x27	; 39
    28f8:	99 4e       	sbci	r25, 0xE9	; 233
    28fa:	fc 01       	movw	r30, r24
    28fc:	80 81       	ld	r24, Z
    28fe:	91 81       	ldd	r25, Z+1	; 0x01
    2900:	48 17       	cp	r20, r24
    2902:	59 07       	cpc	r21, r25
    2904:	09 f0       	breq	.+2      	; 0x2908 <__vector_16+0x12a>
    2906:	62 c0       	rjmp	.+196    	; 0x29cc <__vector_16+0x1ee>
			{
				if( MesTimer[ loop_index ].mode != E_TIMER_MODE_NONE )
    2908:	89 81       	ldd	r24, Y+1	; 0x01
    290a:	28 2f       	mov	r18, r24
    290c:	30 e0       	ldi	r19, 0x00	; 0
    290e:	c9 01       	movw	r24, r18
    2910:	88 0f       	add	r24, r24
    2912:	99 1f       	adc	r25, r25
    2914:	88 0f       	add	r24, r24
    2916:	99 1f       	adc	r25, r25
    2918:	88 0f       	add	r24, r24
    291a:	99 1f       	adc	r25, r25
    291c:	82 0f       	add	r24, r18
    291e:	93 1f       	adc	r25, r19
    2920:	83 52       	subi	r24, 0x23	; 35
    2922:	99 4e       	sbci	r25, 0xE9	; 233
    2924:	fc 01       	movw	r30, r24
    2926:	80 81       	ld	r24, Z
    2928:	91 81       	ldd	r25, Z+1	; 0x01
    292a:	82 30       	cpi	r24, 0x02	; 2
    292c:	91 05       	cpc	r25, r1
    292e:	09 f4       	brne	.+2      	; 0x2932 <__vector_16+0x154>
    2930:	4d c0       	rjmp	.+154    	; 0x29cc <__vector_16+0x1ee>
				{
					//on remet a zero le compteur
					MesTimer[ loop_index ].cpt_delay = 0U;
    2932:	89 81       	ldd	r24, Y+1	; 0x01
    2934:	28 2f       	mov	r18, r24
    2936:	30 e0       	ldi	r19, 0x00	; 0
    2938:	c9 01       	movw	r24, r18
    293a:	88 0f       	add	r24, r24
    293c:	99 1f       	adc	r25, r25
    293e:	88 0f       	add	r24, r24
    2940:	99 1f       	adc	r25, r25
    2942:	88 0f       	add	r24, r24
    2944:	99 1f       	adc	r25, r25
    2946:	82 0f       	add	r24, r18
    2948:	93 1f       	adc	r25, r19
    294a:	85 52       	subi	r24, 0x25	; 37
    294c:	99 4e       	sbci	r25, 0xE9	; 233
    294e:	fc 01       	movw	r30, r24
    2950:	11 82       	std	Z+1, r1	; 0x01
    2952:	10 82       	st	Z, r1
					
					//on appelle la fonction
					if( MesTimer[ loop_index ].ptrfct != NULL )
    2954:	89 81       	ldd	r24, Y+1	; 0x01
    2956:	28 2f       	mov	r18, r24
    2958:	30 e0       	ldi	r19, 0x00	; 0
    295a:	c9 01       	movw	r24, r18
    295c:	88 0f       	add	r24, r24
    295e:	99 1f       	adc	r25, r25
    2960:	88 0f       	add	r24, r24
    2962:	99 1f       	adc	r25, r25
    2964:	88 0f       	add	r24, r24
    2966:	99 1f       	adc	r25, r25
    2968:	82 0f       	add	r24, r18
    296a:	93 1f       	adc	r25, r19
    296c:	81 52       	subi	r24, 0x21	; 33
    296e:	99 4e       	sbci	r25, 0xE9	; 233
    2970:	fc 01       	movw	r30, r24
    2972:	80 81       	ld	r24, Z
    2974:	91 81       	ldd	r25, Z+1	; 0x01
    2976:	00 97       	sbiw	r24, 0x00	; 0
    2978:	99 f0       	breq	.+38     	; 0x29a0 <__vector_16+0x1c2>
					{
						MesTimer[ loop_index ].ptrfct();
    297a:	89 81       	ldd	r24, Y+1	; 0x01
    297c:	28 2f       	mov	r18, r24
    297e:	30 e0       	ldi	r19, 0x00	; 0
    2980:	c9 01       	movw	r24, r18
    2982:	88 0f       	add	r24, r24
    2984:	99 1f       	adc	r25, r25
    2986:	88 0f       	add	r24, r24
    2988:	99 1f       	adc	r25, r25
    298a:	88 0f       	add	r24, r24
    298c:	99 1f       	adc	r25, r25
    298e:	82 0f       	add	r24, r18
    2990:	93 1f       	adc	r25, r19
    2992:	81 52       	subi	r24, 0x21	; 33
    2994:	99 4e       	sbci	r25, 0xE9	; 233
    2996:	fc 01       	movw	r30, r24
    2998:	80 81       	ld	r24, Z
    299a:	91 81       	ldd	r25, Z+1	; 0x01
    299c:	fc 01       	movw	r30, r24
    299e:	09 95       	icall
					}
					//si on est en mode ONE SHOT 
					//on vient d'excecuter la fct
					if (MesTimer[ loop_index ].mode == E_TIMER_MODE_ONE_SHOT)
    29a0:	89 81       	ldd	r24, Y+1	; 0x01
    29a2:	28 2f       	mov	r18, r24
    29a4:	30 e0       	ldi	r19, 0x00	; 0
    29a6:	c9 01       	movw	r24, r18
    29a8:	88 0f       	add	r24, r24
    29aa:	99 1f       	adc	r25, r25
    29ac:	88 0f       	add	r24, r24
    29ae:	99 1f       	adc	r25, r25
    29b0:	88 0f       	add	r24, r24
    29b2:	99 1f       	adc	r25, r25
    29b4:	82 0f       	add	r24, r18
    29b6:	93 1f       	adc	r25, r19
    29b8:	83 52       	subi	r24, 0x23	; 35
    29ba:	99 4e       	sbci	r25, 0xE9	; 233
    29bc:	fc 01       	movw	r30, r24
    29be:	80 81       	ld	r24, Z
    29c0:	91 81       	ldd	r25, Z+1	; 0x01
    29c2:	00 97       	sbiw	r24, 0x00	; 0
    29c4:	19 f4       	brne	.+6      	; 0x29cc <__vector_16+0x1ee>
					{
						//on reinit le timer
						DrvTimerStopTimer( loop_index );
    29c6:	89 81       	ldd	r24, Y+1	; 0x01
    29c8:	0e 94 48 12 	call	0x2490	; 0x2490 <DrvTimerStopTimer>
			timeout_s =0;
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
		}
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    29cc:	89 81       	ldd	r24, Y+1	; 0x01
    29ce:	8f 5f       	subi	r24, 0xFF	; 255
    29d0:	89 83       	std	Y+1, r24	; 0x01
    29d2:	89 81       	ldd	r24, Y+1	; 0x01
    29d4:	88 23       	and	r24, r24
    29d6:	09 f4       	brne	.+2      	; 0x29da <__vector_16+0x1fc>
    29d8:	3b cf       	rjmp	.-394    	; 0x2850 <__vector_16+0x72>
					}
				}
			}
		}			
	}
	TCNT0 = 0;
    29da:	86 e4       	ldi	r24, 0x46	; 70
    29dc:	90 e0       	ldi	r25, 0x00	; 0
    29de:	fc 01       	movw	r30, r24
    29e0:	10 82       	st	Z, r1
    29e2:	0f 90       	pop	r0
    29e4:	cf 91       	pop	r28
    29e6:	df 91       	pop	r29
    29e8:	ff 91       	pop	r31
    29ea:	ef 91       	pop	r30
    29ec:	bf 91       	pop	r27
    29ee:	af 91       	pop	r26
    29f0:	9f 91       	pop	r25
    29f2:	8f 91       	pop	r24
    29f4:	7f 91       	pop	r23
    29f6:	6f 91       	pop	r22
    29f8:	5f 91       	pop	r21
    29fa:	4f 91       	pop	r20
    29fc:	3f 91       	pop	r19
    29fe:	2f 91       	pop	r18
    2a00:	0f 90       	pop	r0
    2a02:	00 92 5b 00 	sts	0x005B, r0
    2a06:	0f 90       	pop	r0
    2a08:	0f be       	out	0x3f, r0	; 63
    2a0a:	0f 90       	pop	r0
    2a0c:	1f 90       	pop	r1
    2a0e:	18 95       	reti

00002a10 <DrvUart>:
 
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Uart 
void DrvUart( )
{
    2a10:	df 93       	push	r29
    2a12:	cf 93       	push	r28
    2a14:	cd b7       	in	r28, 0x3d	; 61
    2a16:	de b7       	in	r29, 0x3e	; 62
	#ifdef CONF_UART_0_INDEX 
		UBRR0 = 0x0010U;
    2a18:	84 ec       	ldi	r24, 0xC4	; 196
    2a1a:	90 e0       	ldi	r25, 0x00	; 0
    2a1c:	20 e1       	ldi	r18, 0x10	; 16
    2a1e:	30 e0       	ldi	r19, 0x00	; 0
    2a20:	fc 01       	movw	r30, r24
    2a22:	31 83       	std	Z+1, r19	; 0x01
    2a24:	20 83       	st	Z, r18
		micUsart0SetDataSize( USART_8_BITS_DATA ) ;
    2a26:	83 e0       	ldi	r24, 0x03	; 3
    2a28:	90 e0       	ldi	r25, 0x00	; 0
    2a2a:	0e 94 95 26 	call	0x4d2a	; 0x4d2a <micUsart0SetDataSize>
		micUsart0SetParityMode( USART_NO_PARITY ) ;
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
    2a30:	90 e0       	ldi	r25, 0x00	; 0
    2a32:	0e 94 ed 26 	call	0x4dda	; 0x4dda <micUsart0SetParityMode>
		micUsart0SetStopBits( USART_1_STOP_BIT ) ;
    2a36:	80 e0       	ldi	r24, 0x00	; 0
    2a38:	90 e0       	ldi	r25, 0x00	; 0
    2a3a:	0e 94 29 27 	call	0x4e52	; 0x4e52 <micUsart0SetStopBits>
		micUsart0SetTransmitterEnable();
    2a3e:	0e 94 ed 25 	call	0x4bda	; 0x4bda <micUsart0SetTransmitterEnable>
		micUsart0SetReceiverEnable();
    2a42:	0e 94 41 26 	call	0x4c82	; 0x4c82 <micUsart0SetReceiverEnable>
		micUsart0SetRxInterrupt();
    2a46:	0e 94 65 27 	call	0x4eca	; 0x4eca <micUsart0SetRxInterrupt>

	#endif
			
	#ifdef CONF_UART_1_INDEX
				
		UBRR1 = 0x0010U;
    2a4a:	8c ec       	ldi	r24, 0xCC	; 204
    2a4c:	90 e0       	ldi	r25, 0x00	; 0
    2a4e:	20 e1       	ldi	r18, 0x10	; 16
    2a50:	30 e0       	ldi	r19, 0x00	; 0
    2a52:	fc 01       	movw	r30, r24
    2a54:	31 83       	std	Z+1, r19	; 0x01
    2a56:	20 83       	st	Z, r18
		micUsart1SetDataSize( USART_8_BITS_DATA ) ;
    2a58:	83 e0       	ldi	r24, 0x03	; 3
    2a5a:	90 e0       	ldi	r25, 0x00	; 0
    2a5c:	0e 94 c1 26 	call	0x4d82	; 0x4d82 <micUsart1SetDataSize>
		micUsart1SetParityMode( USART_NO_PARITY ) ;
    2a60:	80 e0       	ldi	r24, 0x00	; 0
    2a62:	90 e0       	ldi	r25, 0x00	; 0
    2a64:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <micUsart1SetParityMode>
		micUsart1SetStopBits( USART_1_STOP_BIT ) ;
    2a68:	80 e0       	ldi	r24, 0x00	; 0
    2a6a:	90 e0       	ldi	r25, 0x00	; 0
    2a6c:	0e 94 47 27 	call	0x4e8e	; 0x4e8e <micUsart1SetStopBits>
		micUsart1SetTransmitterEnable();
    2a70:	0e 94 02 26 	call	0x4c04	; 0x4c04 <micUsart1SetTransmitterEnable>
		micUsart1SetReceiverEnable();
    2a74:	0e 94 56 26 	call	0x4cac	; 0x4cac <micUsart1SetReceiverEnable>
		micUsart1SetRxInterrupt();
    2a78:	0e 94 7a 27 	call	0x4ef4	; 0x4ef4 <micUsart1SetRxInterrupt>

	#endif
}
    2a7c:	cf 91       	pop	r28
    2a7e:	df 91       	pop	r29
    2a80:	08 95       	ret

00002a82 <DrvUartDirectSendBytes>:

//envoie d'octets sur la liason serie en direct sans IT
Boolean DrvUartDirectSendBytes( const Int8U index_uart , const Int8U* ptr_byte_to_send , const Int8U nb_bytes )
{
    2a82:	df 93       	push	r29
    2a84:	cf 93       	push	r28
    2a86:	00 d0       	rcall	.+0      	; 0x2a88 <DrvUartDirectSendBytes+0x6>
    2a88:	00 d0       	rcall	.+0      	; 0x2a8a <DrvUartDirectSendBytes+0x8>
    2a8a:	00 d0       	rcall	.+0      	; 0x2a8c <DrvUartDirectSendBytes+0xa>
    2a8c:	cd b7       	in	r28, 0x3d	; 61
    2a8e:	de b7       	in	r29, 0x3e	; 62
    2a90:	8b 83       	std	Y+3, r24	; 0x03
    2a92:	7d 83       	std	Y+5, r23	; 0x05
    2a94:	6c 83       	std	Y+4, r22	; 0x04
    2a96:	4e 83       	std	Y+6, r20	; 0x06
	Boolean o_success = FALSE;
    2a98:	19 82       	std	Y+1, r1	; 0x01
	Int8U loop_send;
	if( index_uart== E_USART_0 )
    2a9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a9c:	88 23       	and	r24, r24
    2a9e:	19 f5       	brne	.+70     	; 0x2ae6 <DrvUartDirectSendBytes+0x64>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2aa0:	1a 82       	std	Y+2, r1	; 0x02
    2aa2:	1d c0       	rjmp	.+58     	; 0x2ade <DrvUartDirectSendBytes+0x5c>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    2aa4:	00 00       	nop
    2aa6:	80 ec       	ldi	r24, 0xC0	; 192
    2aa8:	90 e0       	ldi	r25, 0x00	; 0
    2aaa:	fc 01       	movw	r30, r24
    2aac:	80 81       	ld	r24, Z
    2aae:	88 2f       	mov	r24, r24
    2ab0:	90 e0       	ldi	r25, 0x00	; 0
    2ab2:	80 72       	andi	r24, 0x20	; 32
    2ab4:	90 70       	andi	r25, 0x00	; 0
    2ab6:	00 97       	sbiw	r24, 0x00	; 0
    2ab8:	b1 f3       	breq	.-20     	; 0x2aa6 <DrvUartDirectSendBytes+0x24>
			UDR0 = ptr_byte_to_send [ loop_send ];
    2aba:	86 ec       	ldi	r24, 0xC6	; 198
    2abc:	90 e0       	ldi	r25, 0x00	; 0
    2abe:	2a 81       	ldd	r18, Y+2	; 0x02
    2ac0:	22 2f       	mov	r18, r18
    2ac2:	30 e0       	ldi	r19, 0x00	; 0
    2ac4:	4c 81       	ldd	r20, Y+4	; 0x04
    2ac6:	5d 81       	ldd	r21, Y+5	; 0x05
    2ac8:	24 0f       	add	r18, r20
    2aca:	35 1f       	adc	r19, r21
    2acc:	f9 01       	movw	r30, r18
    2ace:	20 81       	ld	r18, Z
    2ad0:	fc 01       	movw	r30, r24
    2ad2:	20 83       	st	Z, r18
			o_success = TRUE;
    2ad4:	81 e0       	ldi	r24, 0x01	; 1
    2ad6:	89 83       	std	Y+1, r24	; 0x01
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2ad8:	8a 81       	ldd	r24, Y+2	; 0x02
    2ada:	8f 5f       	subi	r24, 0xFF	; 255
    2adc:	8a 83       	std	Y+2, r24	; 0x02
    2ade:	9a 81       	ldd	r25, Y+2	; 0x02
    2ae0:	8e 81       	ldd	r24, Y+6	; 0x06
    2ae2:	98 17       	cp	r25, r24
    2ae4:	f8 f2       	brcs	.-66     	; 0x2aa4 <DrvUartDirectSendBytes+0x22>
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
    2ae6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ae8:	81 30       	cpi	r24, 0x01	; 1
    2aea:	19 f5       	brne	.+70     	; 0x2b32 <DrvUartDirectSendBytes+0xb0>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2aec:	1a 82       	std	Y+2, r1	; 0x02
    2aee:	1d c0       	rjmp	.+58     	; 0x2b2a <DrvUartDirectSendBytes+0xa8>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    2af0:	00 00       	nop
    2af2:	88 ec       	ldi	r24, 0xC8	; 200
    2af4:	90 e0       	ldi	r25, 0x00	; 0
    2af6:	fc 01       	movw	r30, r24
    2af8:	80 81       	ld	r24, Z
    2afa:	88 2f       	mov	r24, r24
    2afc:	90 e0       	ldi	r25, 0x00	; 0
    2afe:	80 72       	andi	r24, 0x20	; 32
    2b00:	90 70       	andi	r25, 0x00	; 0
    2b02:	00 97       	sbiw	r24, 0x00	; 0
    2b04:	b1 f3       	breq	.-20     	; 0x2af2 <DrvUartDirectSendBytes+0x70>
			UDR1 = ptr_byte_to_send [ loop_send ];
    2b06:	8e ec       	ldi	r24, 0xCE	; 206
    2b08:	90 e0       	ldi	r25, 0x00	; 0
    2b0a:	2a 81       	ldd	r18, Y+2	; 0x02
    2b0c:	22 2f       	mov	r18, r18
    2b0e:	30 e0       	ldi	r19, 0x00	; 0
    2b10:	4c 81       	ldd	r20, Y+4	; 0x04
    2b12:	5d 81       	ldd	r21, Y+5	; 0x05
    2b14:	24 0f       	add	r18, r20
    2b16:	35 1f       	adc	r19, r21
    2b18:	f9 01       	movw	r30, r18
    2b1a:	20 81       	ld	r18, Z
    2b1c:	fc 01       	movw	r30, r24
    2b1e:	20 83       	st	Z, r18
			o_success = TRUE;
    2b20:	81 e0       	ldi	r24, 0x01	; 1
    2b22:	89 83       	std	Y+1, r24	; 0x01
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2b24:	8a 81       	ldd	r24, Y+2	; 0x02
    2b26:	8f 5f       	subi	r24, 0xFF	; 255
    2b28:	8a 83       	std	Y+2, r24	; 0x02
    2b2a:	9a 81       	ldd	r25, Y+2	; 0x02
    2b2c:	8e 81       	ldd	r24, Y+6	; 0x06
    2b2e:	98 17       	cp	r25, r24
    2b30:	f8 f2       	brcs	.-66     	; 0x2af0 <DrvUartDirectSendBytes+0x6e>
			while ( !( UCSR1A & (1<<UDRE1)) );
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}
	}	
	return o_success;
    2b32:	89 81       	ldd	r24, Y+1	; 0x01
}	
    2b34:	26 96       	adiw	r28, 0x06	; 6
    2b36:	0f b6       	in	r0, 0x3f	; 63
    2b38:	f8 94       	cli
    2b3a:	de bf       	out	0x3e, r29	; 62
    2b3c:	0f be       	out	0x3f, r0	; 63
    2b3e:	cd bf       	out	0x3d, r28	; 61
    2b40:	cf 91       	pop	r28
    2b42:	df 91       	pop	r29
    2b44:	08 95       	ret

00002b46 <DrvUartSendByte>:



//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
    2b46:	df 93       	push	r29
    2b48:	cf 93       	push	r28
    2b4a:	00 d0       	rcall	.+0      	; 0x2b4c <DrvUartSendByte+0x6>
    2b4c:	0f 92       	push	r0
    2b4e:	cd b7       	in	r28, 0x3d	; 61
    2b50:	de b7       	in	r29, 0x3e	; 62
    2b52:	8a 83       	std	Y+2, r24	; 0x02
    2b54:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = FALSE;
    2b56:	19 82       	std	Y+1, r1	; 0x01
	if( index_uart== E_USART_0 )
    2b58:	8a 81       	ldd	r24, Y+2	; 0x02
    2b5a:	88 23       	and	r24, r24
    2b5c:	99 f4       	brne	.+38     	; 0x2b84 <DrvUartSendByte+0x3e>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR0A & (1<<UDRE0)) );
    2b5e:	00 00       	nop
    2b60:	80 ec       	ldi	r24, 0xC0	; 192
    2b62:	90 e0       	ldi	r25, 0x00	; 0
    2b64:	fc 01       	movw	r30, r24
    2b66:	80 81       	ld	r24, Z
    2b68:	88 2f       	mov	r24, r24
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	80 72       	andi	r24, 0x20	; 32
    2b6e:	90 70       	andi	r25, 0x00	; 0
    2b70:	00 97       	sbiw	r24, 0x00	; 0
    2b72:	b1 f3       	breq	.-20     	; 0x2b60 <DrvUartSendByte+0x1a>
		UDR0 = byte_to_send;
    2b74:	86 ec       	ldi	r24, 0xC6	; 198
    2b76:	90 e0       	ldi	r25, 0x00	; 0
    2b78:	2b 81       	ldd	r18, Y+3	; 0x03
    2b7a:	fc 01       	movw	r30, r24
    2b7c:	20 83       	st	Z, r18
		o_success = TRUE;
    2b7e:	81 e0       	ldi	r24, 0x01	; 1
    2b80:	89 83       	std	Y+1, r24	; 0x01
    2b82:	15 c0       	rjmp	.+42     	; 0x2bae <DrvUartSendByte+0x68>
	}
	else if( index_uart == E_USART_1 )
    2b84:	8a 81       	ldd	r24, Y+2	; 0x02
    2b86:	81 30       	cpi	r24, 0x01	; 1
    2b88:	91 f4       	brne	.+36     	; 0x2bae <DrvUartSendByte+0x68>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR1A & (1<<UDRE1)) );
    2b8a:	00 00       	nop
    2b8c:	88 ec       	ldi	r24, 0xC8	; 200
    2b8e:	90 e0       	ldi	r25, 0x00	; 0
    2b90:	fc 01       	movw	r30, r24
    2b92:	80 81       	ld	r24, Z
    2b94:	88 2f       	mov	r24, r24
    2b96:	90 e0       	ldi	r25, 0x00	; 0
    2b98:	80 72       	andi	r24, 0x20	; 32
    2b9a:	90 70       	andi	r25, 0x00	; 0
    2b9c:	00 97       	sbiw	r24, 0x00	; 0
    2b9e:	b1 f3       	breq	.-20     	; 0x2b8c <DrvUartSendByte+0x46>
		UDR1 = byte_to_send;
    2ba0:	8e ec       	ldi	r24, 0xCE	; 206
    2ba2:	90 e0       	ldi	r25, 0x00	; 0
    2ba4:	2b 81       	ldd	r18, Y+3	; 0x03
    2ba6:	fc 01       	movw	r30, r24
    2ba8:	20 83       	st	Z, r18
		o_success = TRUE;
    2baa:	81 e0       	ldi	r24, 0x01	; 1
    2bac:	89 83       	std	Y+1, r24	; 0x01
	}
	return o_success;
    2bae:	89 81       	ldd	r24, Y+1	; 0x01
}	
    2bb0:	0f 90       	pop	r0
    2bb2:	0f 90       	pop	r0
    2bb4:	0f 90       	pop	r0
    2bb6:	cf 91       	pop	r28
    2bb8:	df 91       	pop	r29
    2bba:	08 95       	ret

00002bbc <DrvUart0ReadMessage>:

//on recupere le message
void DrvUart0ReadMessage( Int8U i_message[50U], Int8U *i_message_len )
{
    2bbc:	df 93       	push	r29
    2bbe:	cf 93       	push	r28
    2bc0:	00 d0       	rcall	.+0      	; 0x2bc2 <DrvUart0ReadMessage+0x6>
    2bc2:	00 d0       	rcall	.+0      	; 0x2bc4 <DrvUart0ReadMessage+0x8>
    2bc4:	0f 92       	push	r0
    2bc6:	cd b7       	in	r28, 0x3d	; 61
    2bc8:	de b7       	in	r29, 0x3e	; 62
    2bca:	9b 83       	std	Y+3, r25	; 0x03
    2bcc:	8a 83       	std	Y+2, r24	; 0x02
    2bce:	7d 83       	std	Y+5, r23	; 0x05
    2bd0:	6c 83       	std	Y+4, r22	; 0x04
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    2bd2:	19 82       	std	Y+1, r1	; 0x01
    2bd4:	13 c0       	rjmp	.+38     	; 0x2bfc <DrvUart0ReadMessage+0x40>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
    2bd6:	89 81       	ldd	r24, Y+1	; 0x01
    2bd8:	88 2f       	mov	r24, r24
    2bda:	90 e0       	ldi	r25, 0x00	; 0
    2bdc:	2a 81       	ldd	r18, Y+2	; 0x02
    2bde:	3b 81       	ldd	r19, Y+3	; 0x03
    2be0:	82 0f       	add	r24, r18
    2be2:	93 1f       	adc	r25, r19
    2be4:	29 81       	ldd	r18, Y+1	; 0x01
    2be6:	22 2f       	mov	r18, r18
    2be8:	30 e0       	ldi	r19, 0x00	; 0
    2bea:	2f 51       	subi	r18, 0x1F	; 31
    2bec:	39 4e       	sbci	r19, 0xE9	; 233
    2bee:	f9 01       	movw	r30, r18
    2bf0:	20 81       	ld	r18, Z
    2bf2:	fc 01       	movw	r30, r24
    2bf4:	20 83       	st	Z, r18

//on recupere le message
void DrvUart0ReadMessage( Int8U i_message[50U], Int8U *i_message_len )
{
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    2bf6:	89 81       	ldd	r24, Y+1	; 0x01
    2bf8:	8f 5f       	subi	r24, 0xFF	; 255
    2bfa:	89 83       	std	Y+1, r24	; 0x01
    2bfc:	80 91 13 14 	lds	r24, 0x1413
    2c00:	99 81       	ldd	r25, Y+1	; 0x01
    2c02:	98 17       	cp	r25, r24
    2c04:	40 f3       	brcs	.-48     	; 0x2bd6 <DrvUart0ReadMessage+0x1a>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
	} 
	*i_message_len = in_message_len_0;
    2c06:	20 91 13 14 	lds	r18, 0x1413
    2c0a:	8c 81       	ldd	r24, Y+4	; 0x04
    2c0c:	9d 81       	ldd	r25, Y+5	; 0x05
    2c0e:	fc 01       	movw	r30, r24
    2c10:	20 83       	st	Z, r18
}
    2c12:	0f 90       	pop	r0
    2c14:	0f 90       	pop	r0
    2c16:	0f 90       	pop	r0
    2c18:	0f 90       	pop	r0
    2c1a:	0f 90       	pop	r0
    2c1c:	cf 91       	pop	r28
    2c1e:	df 91       	pop	r29
    2c20:	08 95       	ret

00002c22 <DrvUartSetPtrfctReceiveComplete>:


//reception d'octets sur la liason serie
void DrvUartSetPtrfctReceiveComplete( const Int8U index_uart , ptrfct_Isr_Callback_Uart_RX ptrfct )
{
    2c22:	df 93       	push	r29
    2c24:	cf 93       	push	r28
    2c26:	00 d0       	rcall	.+0      	; 0x2c28 <DrvUartSetPtrfctReceiveComplete+0x6>
    2c28:	0f 92       	push	r0
    2c2a:	cd b7       	in	r28, 0x3d	; 61
    2c2c:	de b7       	in	r29, 0x3e	; 62
    2c2e:	89 83       	std	Y+1, r24	; 0x01
    2c30:	7b 83       	std	Y+3, r23	; 0x03
    2c32:	6a 83       	std	Y+2, r22	; 0x02
	#ifdef CONF_UART_0_INDEX
		if(index_uart == CONF_UART_0_INDEX)
    2c34:	89 81       	ldd	r24, Y+1	; 0x01
    2c36:	88 23       	and	r24, r24
    2c38:	31 f4       	brne	.+12     	; 0x2c46 <DrvUartSetPtrfctReceiveComplete+0x24>
		{
			loc_ptrfct_Isr_Callback_Uart0_RX = ptrfct ;
    2c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c3c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c3e:	90 93 10 14 	sts	0x1410, r25
    2c42:	80 93 0f 14 	sts	0x140F, r24
		}
	#endif
	#ifdef CONF_UART_1_INDEX
		if(index_uart == CONF_UART_1_INDEX)
    2c46:	89 81       	ldd	r24, Y+1	; 0x01
    2c48:	81 30       	cpi	r24, 0x01	; 1
    2c4a:	31 f4       	brne	.+12     	; 0x2c58 <DrvUartSetPtrfctReceiveComplete+0x36>
		{
			loc_ptrfct_Isr_Callback_Uart1_RX = ptrfct ;
    2c4c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c4e:	9b 81       	ldd	r25, Y+3	; 0x03
    2c50:	90 93 12 14 	sts	0x1412, r25
    2c54:	80 93 11 14 	sts	0x1411, r24
		}
	#endif
}
    2c58:	0f 90       	pop	r0
    2c5a:	0f 90       	pop	r0
    2c5c:	0f 90       	pop	r0
    2c5e:	cf 91       	pop	r28
    2c60:	df 91       	pop	r29
    2c62:	08 95       	ret

00002c64 <__vector_20>:
//UART0
//-------------------

//ISR uart octet recu 
ISR(USART0_RX_vect)
{
    2c64:	1f 92       	push	r1
    2c66:	0f 92       	push	r0
    2c68:	0f b6       	in	r0, 0x3f	; 63
    2c6a:	0f 92       	push	r0
    2c6c:	00 90 5b 00 	lds	r0, 0x005B
    2c70:	0f 92       	push	r0
    2c72:	11 24       	eor	r1, r1
    2c74:	2f 93       	push	r18
    2c76:	3f 93       	push	r19
    2c78:	4f 93       	push	r20
    2c7a:	5f 93       	push	r21
    2c7c:	6f 93       	push	r22
    2c7e:	7f 93       	push	r23
    2c80:	8f 93       	push	r24
    2c82:	9f 93       	push	r25
    2c84:	af 93       	push	r26
    2c86:	bf 93       	push	r27
    2c88:	ef 93       	push	r30
    2c8a:	ff 93       	push	r31
    2c8c:	df 93       	push	r29
    2c8e:	cf 93       	push	r28
    2c90:	00 d0       	rcall	.+0      	; 0x2c92 <__vector_20+0x2e>
    2c92:	cd b7       	in	r28, 0x3d	; 61
    2c94:	de b7       	in	r29, 0x3e	; 62
	#ifdef CONF_UART_0_INDEX	
		Int8U rcv_byte = 0U;
    2c96:	1a 82       	std	Y+2, r1	; 0x02
		//on enregistre l'octet recu
		rcv_byte = UDR0;
    2c98:	86 ec       	ldi	r24, 0xC6	; 198
    2c9a:	90 e0       	ldi	r25, 0x00	; 0
    2c9c:	fc 01       	movw	r30, r24
    2c9e:	80 81       	ld	r24, Z
    2ca0:	8a 83       	std	Y+2, r24	; 0x02
		//si on a deja recu le start frame
		if( start_frame_uart_0 == FALSE )
    2ca2:	80 91 15 14 	lds	r24, 0x1415
    2ca6:	88 23       	and	r24, r24
    2ca8:	71 f4       	brne	.+28     	; 0x2cc6 <__vector_20+0x62>
        {
			//si c'est un debut de trame
			if(rcv_byte == '*' )
    2caa:	8a 81       	ldd	r24, Y+2	; 0x02
    2cac:	8a 32       	cpi	r24, 0x2A	; 42
    2cae:	09 f0       	breq	.+2      	; 0x2cb2 <__vector_20+0x4e>
    2cb0:	50 c0       	rjmp	.+160    	; 0x2d52 <__vector_20+0xee>
			{
				buff_uart_0[ 0U ] = '*';
    2cb2:	8a e2       	ldi	r24, 0x2A	; 42
    2cb4:	80 93 13 17 	sts	0x1713, r24
				ptr_buff_uart_0 = 1U;
    2cb8:	81 e0       	ldi	r24, 0x01	; 1
    2cba:	80 93 14 14 	sts	0x1414, r24
				//on a recu le start frame
				start_frame_uart_0 = TRUE;
    2cbe:	81 e0       	ldi	r24, 0x01	; 1
    2cc0:	80 93 15 14 	sts	0x1415, r24
    2cc4:	46 c0       	rjmp	.+140    	; 0x2d52 <__vector_20+0xee>
			}
		}
		else
		{
			//on charge le message dans le buff_uart_0er
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
    2cc6:	80 91 14 14 	lds	r24, 0x1414
    2cca:	88 2f       	mov	r24, r24
    2ccc:	90 e0       	ldi	r25, 0x00	; 0
    2cce:	8d 5e       	subi	r24, 0xED	; 237
    2cd0:	98 4e       	sbci	r25, 0xE8	; 232
    2cd2:	2a 81       	ldd	r18, Y+2	; 0x02
    2cd4:	fc 01       	movw	r30, r24
    2cd6:	20 83       	st	Z, r18
			ptr_buff_uart_0++;	
    2cd8:	80 91 14 14 	lds	r24, 0x1414
    2cdc:	8f 5f       	subi	r24, 0xFF	; 255
    2cde:	80 93 14 14 	sts	0x1414, r24
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
    2ce2:	80 91 14 14 	lds	r24, 0x1414
    2ce6:	88 2f       	mov	r24, r24
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	01 97       	sbiw	r24, 0x01	; 1
    2cec:	8d 5e       	subi	r24, 0xED	; 237
    2cee:	98 4e       	sbci	r25, 0xE8	; 232
    2cf0:	fc 01       	movw	r30, r24
    2cf2:	80 81       	ld	r24, Z
    2cf4:	83 32       	cpi	r24, 0x23	; 35
    2cf6:	69 f5       	brne	.+90     	; 0x2d52 <__vector_20+0xee>
    2cf8:	80 91 14 14 	lds	r24, 0x1414
    2cfc:	88 2f       	mov	r24, r24
    2cfe:	90 e0       	ldi	r25, 0x00	; 0
    2d00:	02 97       	sbiw	r24, 0x02	; 2
    2d02:	8d 5e       	subi	r24, 0xED	; 237
    2d04:	98 4e       	sbci	r25, 0xE8	; 232
    2d06:	fc 01       	movw	r30, r24
    2d08:	80 81       	ld	r24, Z
    2d0a:	83 32       	cpi	r24, 0x23	; 35
    2d0c:	11 f5       	brne	.+68     	; 0x2d52 <__vector_20+0xee>
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    2d0e:	19 82       	std	Y+1, r1	; 0x01
    2d10:	11 c0       	rjmp	.+34     	; 0x2d34 <__vector_20+0xd0>
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
    2d12:	89 81       	ldd	r24, Y+1	; 0x01
    2d14:	88 2f       	mov	r24, r24
    2d16:	90 e0       	ldi	r25, 0x00	; 0
    2d18:	29 81       	ldd	r18, Y+1	; 0x01
    2d1a:	22 2f       	mov	r18, r18
    2d1c:	30 e0       	ldi	r19, 0x00	; 0
    2d1e:	2d 5e       	subi	r18, 0xED	; 237
    2d20:	38 4e       	sbci	r19, 0xE8	; 232
    2d22:	f9 01       	movw	r30, r18
    2d24:	20 81       	ld	r18, Z
    2d26:	8f 51       	subi	r24, 0x1F	; 31
    2d28:	99 4e       	sbci	r25, 0xE9	; 233
    2d2a:	fc 01       	movw	r30, r24
    2d2c:	20 83       	st	Z, r18
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
			ptr_buff_uart_0++;	
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    2d2e:	89 81       	ldd	r24, Y+1	; 0x01
    2d30:	8f 5f       	subi	r24, 0xFF	; 255
    2d32:	89 83       	std	Y+1, r24	; 0x01
    2d34:	80 91 14 14 	lds	r24, 0x1414
    2d38:	99 81       	ldd	r25, Y+1	; 0x01
    2d3a:	98 17       	cp	r25, r24
    2d3c:	50 f3       	brcs	.-44     	; 0x2d12 <__vector_20+0xae>
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
				} 
				//on stock la taille
				in_message_len_0 = ptr_buff_uart_0;
    2d3e:	80 91 14 14 	lds	r24, 0x1414
    2d42:	80 93 13 14 	sts	0x1413, r24
				//on attend le start frame
				start_frame_uart_0 = FALSE;				
    2d46:	10 92 15 14 	sts	0x1415, r1
				//on lance l'event
				DrvEventAddEvent( CONF_EVENT_UART_MSG_RCV );
    2d4a:	84 e0       	ldi	r24, 0x04	; 4
    2d4c:	90 e0       	ldi	r25, 0x00	; 0
    2d4e:	0e 94 ab 09 	call	0x1356	; 0x1356 <DrvEventAddEvent>
			}			
		}		
	#endif
}
    2d52:	0f 90       	pop	r0
    2d54:	0f 90       	pop	r0
    2d56:	cf 91       	pop	r28
    2d58:	df 91       	pop	r29
    2d5a:	ff 91       	pop	r31
    2d5c:	ef 91       	pop	r30
    2d5e:	bf 91       	pop	r27
    2d60:	af 91       	pop	r26
    2d62:	9f 91       	pop	r25
    2d64:	8f 91       	pop	r24
    2d66:	7f 91       	pop	r23
    2d68:	6f 91       	pop	r22
    2d6a:	5f 91       	pop	r21
    2d6c:	4f 91       	pop	r20
    2d6e:	3f 91       	pop	r19
    2d70:	2f 91       	pop	r18
    2d72:	0f 90       	pop	r0
    2d74:	00 92 5b 00 	sts	0x005B, r0
    2d78:	0f 90       	pop	r0
    2d7a:	0f be       	out	0x3f, r0	; 63
    2d7c:	0f 90       	pop	r0
    2d7e:	1f 90       	pop	r1
    2d80:	18 95       	reti

00002d82 <micAdcSetReferenceSelectionBits>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set the REFS1:0: Reference Selection Bits
Boolean micAdcSetReferenceSelectionBits( EAdcReferenceSelectionBits mode ) 
{
    2d82:	df 93       	push	r29
    2d84:	cf 93       	push	r28
    2d86:	00 d0       	rcall	.+0      	; 0x2d88 <micAdcSetReferenceSelectionBits+0x6>
    2d88:	0f 92       	push	r0
    2d8a:	cd b7       	in	r28, 0x3d	; 61
    2d8c:	de b7       	in	r29, 0x3e	; 62
    2d8e:	9b 83       	std	Y+3, r25	; 0x03
    2d90:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    2d92:	81 e0       	ldi	r24, 0x01	; 1
    2d94:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = ( ADMUX & ~( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) ) |\
    2d96:	8c e7       	ldi	r24, 0x7C	; 124
    2d98:	90 e0       	ldi	r25, 0x00	; 0
    2d9a:	2c e7       	ldi	r18, 0x7C	; 124
    2d9c:	30 e0       	ldi	r19, 0x00	; 0
    2d9e:	f9 01       	movw	r30, r18
    2da0:	20 81       	ld	r18, Z
    2da2:	32 2f       	mov	r19, r18
    2da4:	3f 73       	andi	r19, 0x3F	; 63
    2da6:	2a 81       	ldd	r18, Y+2	; 0x02
    2da8:	20 7c       	andi	r18, 0xC0	; 192
    2daa:	23 2b       	or	r18, r19
    2dac:	fc 01       	movw	r30, r24
    2dae:	20 83       	st	Z, r18
             ( mode   &  ( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) );
	return o_success;
    2db0:	89 81       	ldd	r24, Y+1	; 0x01
}
    2db2:	0f 90       	pop	r0
    2db4:	0f 90       	pop	r0
    2db6:	0f 90       	pop	r0
    2db8:	cf 91       	pop	r28
    2dba:	df 91       	pop	r29
    2dbc:	08 95       	ret

00002dbe <micAdcSetLeftAdjustResult>:

//Set the ADLAR: ADC Left Adjust Result
Boolean micAdcSetLeftAdjustResult( void ) 
{
    2dbe:	df 93       	push	r29
    2dc0:	cf 93       	push	r28
    2dc2:	0f 92       	push	r0
    2dc4:	cd b7       	in	r28, 0x3d	; 61
    2dc6:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2dc8:	81 e0       	ldi	r24, 0x01	; 1
    2dca:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADMUX,ADLAR,TRUE);
    2dcc:	8c e7       	ldi	r24, 0x7C	; 124
    2dce:	90 e0       	ldi	r25, 0x00	; 0
    2dd0:	2c e7       	ldi	r18, 0x7C	; 124
    2dd2:	30 e0       	ldi	r19, 0x00	; 0
    2dd4:	f9 01       	movw	r30, r18
    2dd6:	20 81       	ld	r18, Z
    2dd8:	20 62       	ori	r18, 0x20	; 32
    2dda:	fc 01       	movw	r30, r24
    2ddc:	20 83       	st	Z, r18
	return o_success;
    2dde:	89 81       	ldd	r24, Y+1	; 0x01
}
    2de0:	0f 90       	pop	r0
    2de2:	cf 91       	pop	r28
    2de4:	df 91       	pop	r29
    2de6:	08 95       	ret

00002de8 <micAdcGetLeftAdjustResult>:

//Get the ADLAR: ADC Left Adjust Result
Boolean micAdcGetLeftAdjustResult( void ) 
{
    2de8:	df 93       	push	r29
    2dea:	cf 93       	push	r28
    2dec:	cd b7       	in	r28, 0x3d	; 61
    2dee:	de b7       	in	r29, 0x3e	; 62
	return (Boolean)(ADMUX & ( 1 << ADLAR) >> ADLAR);
    2df0:	8c e7       	ldi	r24, 0x7C	; 124
    2df2:	90 e0       	ldi	r25, 0x00	; 0
    2df4:	fc 01       	movw	r30, r24
    2df6:	80 81       	ld	r24, Z
    2df8:	81 70       	andi	r24, 0x01	; 1
}
    2dfa:	cf 91       	pop	r28
    2dfc:	df 91       	pop	r29
    2dfe:	08 95       	ret

00002e00 <micAdcClearLeftAdjustResult>:

//Clear the ADLAR: ADC Left Adjust Result
Boolean micAdcClearLeftAdjustResult( void ) 
{
    2e00:	df 93       	push	r29
    2e02:	cf 93       	push	r28
    2e04:	0f 92       	push	r0
    2e06:	cd b7       	in	r28, 0x3d	; 61
    2e08:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2e0a:	81 e0       	ldi	r24, 0x01	; 1
    2e0c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADMUX,ADLAR,FALSE);
    2e0e:	8c e7       	ldi	r24, 0x7C	; 124
    2e10:	90 e0       	ldi	r25, 0x00	; 0
    2e12:	2c e7       	ldi	r18, 0x7C	; 124
    2e14:	30 e0       	ldi	r19, 0x00	; 0
    2e16:	f9 01       	movw	r30, r18
    2e18:	20 81       	ld	r18, Z
    2e1a:	2f 7d       	andi	r18, 0xDF	; 223
    2e1c:	fc 01       	movw	r30, r24
    2e1e:	20 83       	st	Z, r18
	return o_success;
    2e20:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e22:	0f 90       	pop	r0
    2e24:	cf 91       	pop	r28
    2e26:	df 91       	pop	r29
    2e28:	08 95       	ret

00002e2a <micAdcSetAnalogChannelandGainSelectionBits>:

//Set the MUX4:0: Analog Channel and Gain Selection Bits
Boolean micAdcSetAnalogChannelandGainSelectionBits( EAdcChannelSelection adc_channel ) 
{
    2e2a:	df 93       	push	r29
    2e2c:	cf 93       	push	r28
    2e2e:	00 d0       	rcall	.+0      	; 0x2e30 <micAdcSetAnalogChannelandGainSelectionBits+0x6>
    2e30:	0f 92       	push	r0
    2e32:	cd b7       	in	r28, 0x3d	; 61
    2e34:	de b7       	in	r29, 0x3e	; 62
    2e36:	9b 83       	std	Y+3, r25	; 0x03
    2e38:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    2e3a:	81 e0       	ldi	r24, 0x01	; 1
    2e3c:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (ADMUX & ~( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) )) |
    2e3e:	8c e7       	ldi	r24, 0x7C	; 124
    2e40:	90 e0       	ldi	r25, 0x00	; 0
    2e42:	2c e7       	ldi	r18, 0x7C	; 124
    2e44:	30 e0       	ldi	r19, 0x00	; 0
    2e46:	f9 01       	movw	r30, r18
    2e48:	20 81       	ld	r18, Z
    2e4a:	32 2f       	mov	r19, r18
    2e4c:	30 7e       	andi	r19, 0xE0	; 224
    2e4e:	2a 81       	ldd	r18, Y+2	; 0x02
    2e50:	2f 71       	andi	r18, 0x1F	; 31
    2e52:	23 2b       	or	r18, r19
    2e54:	fc 01       	movw	r30, r24
    2e56:	20 83       	st	Z, r18
	         (adc_channel & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
	return o_success;
    2e58:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e5a:	0f 90       	pop	r0
    2e5c:	0f 90       	pop	r0
    2e5e:	0f 90       	pop	r0
    2e60:	cf 91       	pop	r28
    2e62:	df 91       	pop	r29
    2e64:	08 95       	ret

00002e66 <micAdcGetAnalogChannelandGainSelectionBits>:

//Get the MUX4:0: Analog Channel and Gain Selection Bits
EAdcChannelSelection micAdcGetAnalogChannelandGainSelectionBits( void ) 
{
    2e66:	df 93       	push	r29
    2e68:	cf 93       	push	r28
    2e6a:	cd b7       	in	r28, 0x3d	; 61
    2e6c:	de b7       	in	r29, 0x3e	; 62
	return (EAdcChannelSelection)( ADMUX & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
    2e6e:	8c e7       	ldi	r24, 0x7C	; 124
    2e70:	90 e0       	ldi	r25, 0x00	; 0
    2e72:	fc 01       	movw	r30, r24
    2e74:	80 81       	ld	r24, Z
    2e76:	88 2f       	mov	r24, r24
    2e78:	90 e0       	ldi	r25, 0x00	; 0
    2e7a:	8f 71       	andi	r24, 0x1F	; 31
    2e7c:	90 70       	andi	r25, 0x00	; 0
}
    2e7e:	cf 91       	pop	r28
    2e80:	df 91       	pop	r29
    2e82:	08 95       	ret

00002e84 <micAdcSetAdcEnable>:


//Set the ADEN: ADC Enable
Boolean micAdcSetAdcEnable( void ) 
{
    2e84:	df 93       	push	r29
    2e86:	cf 93       	push	r28
    2e88:	0f 92       	push	r0
    2e8a:	cd b7       	in	r28, 0x3d	; 61
    2e8c:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2e8e:	81 e0       	ldi	r24, 0x01	; 1
    2e90:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADEN,TRUE);
    2e92:	8a e7       	ldi	r24, 0x7A	; 122
    2e94:	90 e0       	ldi	r25, 0x00	; 0
    2e96:	2a e7       	ldi	r18, 0x7A	; 122
    2e98:	30 e0       	ldi	r19, 0x00	; 0
    2e9a:	f9 01       	movw	r30, r18
    2e9c:	20 81       	ld	r18, Z
    2e9e:	20 68       	ori	r18, 0x80	; 128
    2ea0:	fc 01       	movw	r30, r24
    2ea2:	20 83       	st	Z, r18
	return o_success;
    2ea4:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ea6:	0f 90       	pop	r0
    2ea8:	cf 91       	pop	r28
    2eaa:	df 91       	pop	r29
    2eac:	08 95       	ret

00002eae <micAdcSetAdcDisable>:

//Set the ADEN: ADC Disable
Boolean micAdcSetAdcDisable( void ) 
{
    2eae:	df 93       	push	r29
    2eb0:	cf 93       	push	r28
    2eb2:	0f 92       	push	r0
    2eb4:	cd b7       	in	r28, 0x3d	; 61
    2eb6:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2eb8:	81 e0       	ldi	r24, 0x01	; 1
    2eba:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADEN,FALSE);
    2ebc:	8a e7       	ldi	r24, 0x7A	; 122
    2ebe:	90 e0       	ldi	r25, 0x00	; 0
    2ec0:	2a e7       	ldi	r18, 0x7A	; 122
    2ec2:	30 e0       	ldi	r19, 0x00	; 0
    2ec4:	f9 01       	movw	r30, r18
    2ec6:	20 81       	ld	r18, Z
    2ec8:	2f 77       	andi	r18, 0x7F	; 127
    2eca:	fc 01       	movw	r30, r24
    2ecc:	20 83       	st	Z, r18
	return o_success;
    2ece:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ed0:	0f 90       	pop	r0
    2ed2:	cf 91       	pop	r28
    2ed4:	df 91       	pop	r29
    2ed6:	08 95       	ret

00002ed8 <micAdcSetStartConversion>:

//Set the ADSC: ADC Start Conversion
Boolean micAdcSetStartConversion( void ) 
{
    2ed8:	df 93       	push	r29
    2eda:	cf 93       	push	r28
    2edc:	0f 92       	push	r0
    2ede:	cd b7       	in	r28, 0x3d	; 61
    2ee0:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2ee2:	81 e0       	ldi	r24, 0x01	; 1
    2ee4:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADSC,TRUE);
    2ee6:	8a e7       	ldi	r24, 0x7A	; 122
    2ee8:	90 e0       	ldi	r25, 0x00	; 0
    2eea:	2a e7       	ldi	r18, 0x7A	; 122
    2eec:	30 e0       	ldi	r19, 0x00	; 0
    2eee:	f9 01       	movw	r30, r18
    2ef0:	20 81       	ld	r18, Z
    2ef2:	20 64       	ori	r18, 0x40	; 64
    2ef4:	fc 01       	movw	r30, r24
    2ef6:	20 83       	st	Z, r18
	return o_success;
    2ef8:	89 81       	ldd	r24, Y+1	; 0x01
}
    2efa:	0f 90       	pop	r0
    2efc:	cf 91       	pop	r28
    2efe:	df 91       	pop	r29
    2f00:	08 95       	ret

00002f02 <micAdcSetAutoTriggerEnable>:

//Set the ADATE: ADC Auto Trigger Enable
Boolean micAdcSetAutoTriggerEnable( void ) 
{
    2f02:	df 93       	push	r29
    2f04:	cf 93       	push	r28
    2f06:	0f 92       	push	r0
    2f08:	cd b7       	in	r28, 0x3d	; 61
    2f0a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2f0c:	81 e0       	ldi	r24, 0x01	; 1
    2f0e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADATE,TRUE);
    2f10:	8a e7       	ldi	r24, 0x7A	; 122
    2f12:	90 e0       	ldi	r25, 0x00	; 0
    2f14:	2a e7       	ldi	r18, 0x7A	; 122
    2f16:	30 e0       	ldi	r19, 0x00	; 0
    2f18:	f9 01       	movw	r30, r18
    2f1a:	20 81       	ld	r18, Z
    2f1c:	20 62       	ori	r18, 0x20	; 32
    2f1e:	fc 01       	movw	r30, r24
    2f20:	20 83       	st	Z, r18
	return o_success;
    2f22:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f24:	0f 90       	pop	r0
    2f26:	cf 91       	pop	r28
    2f28:	df 91       	pop	r29
    2f2a:	08 95       	ret

00002f2c <micAdcSetAutoTriggerDisable>:

//Set the ADATE: ADC Auto Trigger Disable
Boolean micAdcSetAutoTriggerDisable( void ) 
{
    2f2c:	df 93       	push	r29
    2f2e:	cf 93       	push	r28
    2f30:	0f 92       	push	r0
    2f32:	cd b7       	in	r28, 0x3d	; 61
    2f34:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2f36:	81 e0       	ldi	r24, 0x01	; 1
    2f38:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADATE,FALSE);
    2f3a:	8a e7       	ldi	r24, 0x7A	; 122
    2f3c:	90 e0       	ldi	r25, 0x00	; 0
    2f3e:	2a e7       	ldi	r18, 0x7A	; 122
    2f40:	30 e0       	ldi	r19, 0x00	; 0
    2f42:	f9 01       	movw	r30, r18
    2f44:	20 81       	ld	r18, Z
    2f46:	2f 7d       	andi	r18, 0xDF	; 223
    2f48:	fc 01       	movw	r30, r24
    2f4a:	20 83       	st	Z, r18
	return o_success;
    2f4c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f4e:	0f 90       	pop	r0
    2f50:	cf 91       	pop	r28
    2f52:	df 91       	pop	r29
    2f54:	08 95       	ret

00002f56 <micAdcClearConversionCompletedFlag>:

//Clear the ADIF: ADC Interrupt Flag
Boolean micAdcClearConversionCompletedFlag(void) 
{
    2f56:	df 93       	push	r29
    2f58:	cf 93       	push	r28
    2f5a:	0f 92       	push	r0
    2f5c:	cd b7       	in	r28, 0x3d	; 61
    2f5e:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2f60:	81 e0       	ldi	r24, 0x01	; 1
    2f62:	89 83       	std	Y+1, r24	; 0x01
	// To avoid to restart a conversion when clearing ADIF
	ADCSRA = ( ADCSRA & ~( 1U << ADSC ) ) | ( 1U<< ADIF );
    2f64:	8a e7       	ldi	r24, 0x7A	; 122
    2f66:	90 e0       	ldi	r25, 0x00	; 0
    2f68:	2a e7       	ldi	r18, 0x7A	; 122
    2f6a:	30 e0       	ldi	r19, 0x00	; 0
    2f6c:	f9 01       	movw	r30, r18
    2f6e:	20 81       	ld	r18, Z
    2f70:	2f 7a       	andi	r18, 0xAF	; 175
    2f72:	20 61       	ori	r18, 0x10	; 16
    2f74:	fc 01       	movw	r30, r24
    2f76:	20 83       	st	Z, r18
	return o_success;
    2f78:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f7a:	0f 90       	pop	r0
    2f7c:	cf 91       	pop	r28
    2f7e:	df 91       	pop	r29
    2f80:	08 95       	ret

00002f82 <micAdcSetInterrupt>:

//Set the ADIE: ADC Interrupt Enable
Boolean micAdcSetInterrupt(void)
{
    2f82:	df 93       	push	r29
    2f84:	cf 93       	push	r28
    2f86:	0f 92       	push	r0
    2f88:	cd b7       	in	r28, 0x3d	; 61
    2f8a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2f8c:	81 e0       	ldi	r24, 0x01	; 1
    2f8e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADIE,TRUE);
    2f90:	8a e7       	ldi	r24, 0x7A	; 122
    2f92:	90 e0       	ldi	r25, 0x00	; 0
    2f94:	2a e7       	ldi	r18, 0x7A	; 122
    2f96:	30 e0       	ldi	r19, 0x00	; 0
    2f98:	f9 01       	movw	r30, r18
    2f9a:	20 81       	ld	r18, Z
    2f9c:	28 60       	ori	r18, 0x08	; 8
    2f9e:	fc 01       	movw	r30, r24
    2fa0:	20 83       	st	Z, r18
	return o_success;
    2fa2:	89 81       	ldd	r24, Y+1	; 0x01
}
    2fa4:	0f 90       	pop	r0
    2fa6:	cf 91       	pop	r28
    2fa8:	df 91       	pop	r29
    2faa:	08 95       	ret

00002fac <micAdcClearInterrupt>:

//Set the ADIE: ADC Interrupt Disable
Boolean micAdcClearInterrupt(void)
{
    2fac:	df 93       	push	r29
    2fae:	cf 93       	push	r28
    2fb0:	0f 92       	push	r0
    2fb2:	cd b7       	in	r28, 0x3d	; 61
    2fb4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2fb6:	81 e0       	ldi	r24, 0x01	; 1
    2fb8:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADIE,FALSE);
    2fba:	8a e7       	ldi	r24, 0x7A	; 122
    2fbc:	90 e0       	ldi	r25, 0x00	; 0
    2fbe:	2a e7       	ldi	r18, 0x7A	; 122
    2fc0:	30 e0       	ldi	r19, 0x00	; 0
    2fc2:	f9 01       	movw	r30, r18
    2fc4:	20 81       	ld	r18, Z
    2fc6:	27 7f       	andi	r18, 0xF7	; 247
    2fc8:	fc 01       	movw	r30, r24
    2fca:	20 83       	st	Z, r18
	return o_success;
    2fcc:	89 81       	ldd	r24, Y+1	; 0x01
}
    2fce:	0f 90       	pop	r0
    2fd0:	cf 91       	pop	r28
    2fd2:	df 91       	pop	r29
    2fd4:	08 95       	ret

00002fd6 <micAdcSetPrescalerSelectBits>:

//Set the ADPS2:0: ADC Prescaler Select Bits
Boolean micAdcSetPrescalerSelectBits( EAdcClock adc_clock )
{
    2fd6:	df 93       	push	r29
    2fd8:	cf 93       	push	r28
    2fda:	00 d0       	rcall	.+0      	; 0x2fdc <micAdcSetPrescalerSelectBits+0x6>
    2fdc:	0f 92       	push	r0
    2fde:	cd b7       	in	r28, 0x3d	; 61
    2fe0:	de b7       	in	r29, 0x3e	; 62
    2fe2:	9b 83       	std	Y+3, r25	; 0x03
    2fe4:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    2fe6:	81 e0       	ldi	r24, 0x01	; 1
    2fe8:	89 83       	std	Y+1, r24	; 0x01
	ADCSRA = (ADCSRA & ~((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0))) |\
    2fea:	8a e7       	ldi	r24, 0x7A	; 122
    2fec:	90 e0       	ldi	r25, 0x00	; 0
    2fee:	2a e7       	ldi	r18, 0x7A	; 122
    2ff0:	30 e0       	ldi	r19, 0x00	; 0
    2ff2:	f9 01       	movw	r30, r18
    2ff4:	20 81       	ld	r18, Z
    2ff6:	32 2f       	mov	r19, r18
    2ff8:	38 7f       	andi	r19, 0xF8	; 248
    2ffa:	2a 81       	ldd	r18, Y+2	; 0x02
    2ffc:	27 70       	andi	r18, 0x07	; 7
    2ffe:	23 2b       	or	r18, r19
    3000:	fc 01       	movw	r30, r24
    3002:	20 83       	st	Z, r18
			 (adc_clock & ((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0)));
	return o_success;
    3004:	89 81       	ldd	r24, Y+1	; 0x01
}
    3006:	0f 90       	pop	r0
    3008:	0f 90       	pop	r0
    300a:	0f 90       	pop	r0
    300c:	cf 91       	pop	r28
    300e:	df 91       	pop	r29
    3010:	08 95       	ret

00003012 <micAdcSetAutoTriggerSource>:

//Set the ADTS2:0: ADC Auto Trigger Source
Boolean micAdcSetAutoTriggerSource( EAdcTrigger adc_trigger_source )
{
    3012:	df 93       	push	r29
    3014:	cf 93       	push	r28
    3016:	00 d0       	rcall	.+0      	; 0x3018 <micAdcSetAutoTriggerSource+0x6>
    3018:	0f 92       	push	r0
    301a:	cd b7       	in	r28, 0x3d	; 61
    301c:	de b7       	in	r29, 0x3e	; 62
    301e:	9b 83       	std	Y+3, r25	; 0x03
    3020:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3022:	81 e0       	ldi	r24, 0x01	; 1
    3024:	89 83       	std	Y+1, r24	; 0x01
    ADCSRB = (ADCSRB &  ~((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0))) |\
    3026:	8b e7       	ldi	r24, 0x7B	; 123
    3028:	90 e0       	ldi	r25, 0x00	; 0
    302a:	2b e7       	ldi	r18, 0x7B	; 123
    302c:	30 e0       	ldi	r19, 0x00	; 0
    302e:	f9 01       	movw	r30, r18
    3030:	20 81       	ld	r18, Z
    3032:	32 2f       	mov	r19, r18
    3034:	38 7f       	andi	r19, 0xF8	; 248
    3036:	2a 81       	ldd	r18, Y+2	; 0x02
    3038:	27 70       	andi	r18, 0x07	; 7
    303a:	23 2b       	or	r18, r19
    303c:	fc 01       	movw	r30, r24
    303e:	20 83       	st	Z, r18
             (adc_trigger_source &  ((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0)));
	return o_success;
    3040:	89 81       	ldd	r24, Y+1	; 0x01
}
    3042:	0f 90       	pop	r0
    3044:	0f 90       	pop	r0
    3046:	0f 90       	pop	r0
    3048:	cf 91       	pop	r28
    304a:	df 91       	pop	r29
    304c:	08 95       	ret

0000304e <micAdcReadData8>:

//Get the ADC Conversion Result
Int8U micAdcReadData8( void )
{
    304e:	df 93       	push	r29
    3050:	cf 93       	push	r28
    3052:	cd b7       	in	r28, 0x3d	; 61
    3054:	de b7       	in	r29, 0x3e	; 62
	if(micAdcGetLeftAdjustResult() == TRUE)
    3056:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <micAdcGetLeftAdjustResult>
    305a:	81 30       	cpi	r24, 0x01	; 1
    305c:	29 f4       	brne	.+10     	; 0x3068 <micAdcReadData8+0x1a>
	{	
		return ADCH;	
    305e:	89 e7       	ldi	r24, 0x79	; 121
    3060:	90 e0       	ldi	r25, 0x00	; 0
    3062:	fc 01       	movw	r30, r24
    3064:	80 81       	ld	r24, Z
    3066:	04 c0       	rjmp	.+8      	; 0x3070 <micAdcReadData8+0x22>
	}
	else
	{
		return ADCL;	
    3068:	88 e7       	ldi	r24, 0x78	; 120
    306a:	90 e0       	ldi	r25, 0x00	; 0
    306c:	fc 01       	movw	r30, r24
    306e:	80 81       	ld	r24, Z
	}
}
    3070:	cf 91       	pop	r28
    3072:	df 91       	pop	r29
    3074:	08 95       	ret

00003076 <micAdcReadData16>:

//Get the ADC Conversion Result
Int16U micAdcReadData16( void )
{
    3076:	df 93       	push	r29
    3078:	cf 93       	push	r28
    307a:	cd b7       	in	r28, 0x3d	; 61
    307c:	de b7       	in	r29, 0x3e	; 62
	return ADC;	
    307e:	88 e7       	ldi	r24, 0x78	; 120
    3080:	90 e0       	ldi	r25, 0x00	; 0
    3082:	fc 01       	movw	r30, r24
    3084:	80 81       	ld	r24, Z
    3086:	91 81       	ldd	r25, Z+1	; 0x01
}
    3088:	cf 91       	pop	r28
    308a:	df 91       	pop	r29
    308c:	08 95       	ret

0000308e <micInterruptMasterControlUnitInterruptVectorSelect>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the IVSEL: Interrupt Vector Select
Boolean micInterruptMasterControlUnitInterruptVectorSelect( Boolean enable ) 
{
    308e:	df 93       	push	r29
    3090:	cf 93       	push	r28
    3092:	00 d0       	rcall	.+0      	; 0x3094 <micInterruptMasterControlUnitInterruptVectorSelect+0x6>
    3094:	cd b7       	in	r28, 0x3d	; 61
    3096:	de b7       	in	r29, 0x3e	; 62
    3098:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    309a:	81 e0       	ldi	r24, 0x01	; 1
    309c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,IVSEL,enable);
    309e:	8a 81       	ldd	r24, Y+2	; 0x02
    30a0:	88 23       	and	r24, r24
    30a2:	51 f0       	breq	.+20     	; 0x30b8 <micInterruptMasterControlUnitInterruptVectorSelect+0x2a>
    30a4:	85 e5       	ldi	r24, 0x55	; 85
    30a6:	90 e0       	ldi	r25, 0x00	; 0
    30a8:	25 e5       	ldi	r18, 0x55	; 85
    30aa:	30 e0       	ldi	r19, 0x00	; 0
    30ac:	f9 01       	movw	r30, r18
    30ae:	20 81       	ld	r18, Z
    30b0:	22 60       	ori	r18, 0x02	; 2
    30b2:	fc 01       	movw	r30, r24
    30b4:	20 83       	st	Z, r18
    30b6:	09 c0       	rjmp	.+18     	; 0x30ca <micInterruptMasterControlUnitInterruptVectorSelect+0x3c>
    30b8:	85 e5       	ldi	r24, 0x55	; 85
    30ba:	90 e0       	ldi	r25, 0x00	; 0
    30bc:	25 e5       	ldi	r18, 0x55	; 85
    30be:	30 e0       	ldi	r19, 0x00	; 0
    30c0:	f9 01       	movw	r30, r18
    30c2:	20 81       	ld	r18, Z
    30c4:	2d 7f       	andi	r18, 0xFD	; 253
    30c6:	fc 01       	movw	r30, r24
    30c8:	20 83       	st	Z, r18
	return o_success;
    30ca:	89 81       	ldd	r24, Y+1	; 0x01
}
    30cc:	0f 90       	pop	r0
    30ce:	0f 90       	pop	r0
    30d0:	cf 91       	pop	r28
    30d2:	df 91       	pop	r29
    30d4:	08 95       	ret

000030d6 <micInterruptMasterControlUnitInterruptVectorChangeEnable>:

//set the IVCE: Interrupt Vector Change Enable
Boolean micInterruptMasterControlUnitInterruptVectorChangeEnable( Boolean enable ) 
{
    30d6:	df 93       	push	r29
    30d8:	cf 93       	push	r28
    30da:	00 d0       	rcall	.+0      	; 0x30dc <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x6>
    30dc:	cd b7       	in	r28, 0x3d	; 61
    30de:	de b7       	in	r29, 0x3e	; 62
    30e0:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    30e2:	81 e0       	ldi	r24, 0x01	; 1
    30e4:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,IVCE,enable);
    30e6:	8a 81       	ldd	r24, Y+2	; 0x02
    30e8:	88 23       	and	r24, r24
    30ea:	51 f0       	breq	.+20     	; 0x3100 <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x2a>
    30ec:	85 e5       	ldi	r24, 0x55	; 85
    30ee:	90 e0       	ldi	r25, 0x00	; 0
    30f0:	25 e5       	ldi	r18, 0x55	; 85
    30f2:	30 e0       	ldi	r19, 0x00	; 0
    30f4:	f9 01       	movw	r30, r18
    30f6:	20 81       	ld	r18, Z
    30f8:	21 60       	ori	r18, 0x01	; 1
    30fa:	fc 01       	movw	r30, r24
    30fc:	20 83       	st	Z, r18
    30fe:	09 c0       	rjmp	.+18     	; 0x3112 <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x3c>
    3100:	85 e5       	ldi	r24, 0x55	; 85
    3102:	90 e0       	ldi	r25, 0x00	; 0
    3104:	25 e5       	ldi	r18, 0x55	; 85
    3106:	30 e0       	ldi	r19, 0x00	; 0
    3108:	f9 01       	movw	r30, r18
    310a:	20 81       	ld	r18, Z
    310c:	2e 7f       	andi	r18, 0xFE	; 254
    310e:	fc 01       	movw	r30, r24
    3110:	20 83       	st	Z, r18
	return o_success;
    3112:	89 81       	ldd	r24, Y+1	; 0x01
}
    3114:	0f 90       	pop	r0
    3116:	0f 90       	pop	r0
    3118:	cf 91       	pop	r28
    311a:	df 91       	pop	r29
    311c:	08 95       	ret

0000311e <micInterruptSenseControlBits0>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits0( EInterruptTrigger_0  trigger ) 
{
    311e:	df 93       	push	r29
    3120:	cf 93       	push	r28
    3122:	00 d0       	rcall	.+0      	; 0x3124 <micInterruptSenseControlBits0+0x6>
    3124:	0f 92       	push	r0
    3126:	cd b7       	in	r28, 0x3d	; 61
    3128:	de b7       	in	r29, 0x3e	; 62
    312a:	9b 83       	std	Y+3, r25	; 0x03
    312c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    312e:	81 e0       	ldi	r24, 0x01	; 1
    3130:	89 83       	std	Y+1, r24	; 0x01
	EICRA |= trigger;
    3132:	89 e6       	ldi	r24, 0x69	; 105
    3134:	90 e0       	ldi	r25, 0x00	; 0
    3136:	29 e6       	ldi	r18, 0x69	; 105
    3138:	30 e0       	ldi	r19, 0x00	; 0
    313a:	f9 01       	movw	r30, r18
    313c:	30 81       	ld	r19, Z
    313e:	2a 81       	ldd	r18, Y+2	; 0x02
    3140:	23 2b       	or	r18, r19
    3142:	fc 01       	movw	r30, r24
    3144:	20 83       	st	Z, r18
	return o_success;
    3146:	89 81       	ldd	r24, Y+1	; 0x01
}
    3148:	0f 90       	pop	r0
    314a:	0f 90       	pop	r0
    314c:	0f 90       	pop	r0
    314e:	cf 91       	pop	r28
    3150:	df 91       	pop	r29
    3152:	08 95       	ret

00003154 <micInterruptSenseControlBits1>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits1( EInterruptTrigger_1  trigger ) 
{
    3154:	df 93       	push	r29
    3156:	cf 93       	push	r28
    3158:	00 d0       	rcall	.+0      	; 0x315a <micInterruptSenseControlBits1+0x6>
    315a:	0f 92       	push	r0
    315c:	cd b7       	in	r28, 0x3d	; 61
    315e:	de b7       	in	r29, 0x3e	; 62
    3160:	9b 83       	std	Y+3, r25	; 0x03
    3162:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3164:	81 e0       	ldi	r24, 0x01	; 1
    3166:	89 83       	std	Y+1, r24	; 0x01
	EICRA |= trigger;
    3168:	89 e6       	ldi	r24, 0x69	; 105
    316a:	90 e0       	ldi	r25, 0x00	; 0
    316c:	29 e6       	ldi	r18, 0x69	; 105
    316e:	30 e0       	ldi	r19, 0x00	; 0
    3170:	f9 01       	movw	r30, r18
    3172:	30 81       	ld	r19, Z
    3174:	2a 81       	ldd	r18, Y+2	; 0x02
    3176:	23 2b       	or	r18, r19
    3178:	fc 01       	movw	r30, r24
    317a:	20 83       	st	Z, r18
	return o_success;
    317c:	89 81       	ldd	r24, Y+1	; 0x01
}
    317e:	0f 90       	pop	r0
    3180:	0f 90       	pop	r0
    3182:	0f 90       	pop	r0
    3184:	cf 91       	pop	r28
    3186:	df 91       	pop	r29
    3188:	08 95       	ret

0000318a <micInterruptSenseControlBits2>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits2( EInterruptTrigger_2  trigger ) 
{
    318a:	df 93       	push	r29
    318c:	cf 93       	push	r28
    318e:	00 d0       	rcall	.+0      	; 0x3190 <micInterruptSenseControlBits2+0x6>
    3190:	0f 92       	push	r0
    3192:	cd b7       	in	r28, 0x3d	; 61
    3194:	de b7       	in	r29, 0x3e	; 62
    3196:	9b 83       	std	Y+3, r25	; 0x03
    3198:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    319a:	81 e0       	ldi	r24, 0x01	; 1
    319c:	89 83       	std	Y+1, r24	; 0x01
	EICRA |= trigger;
    319e:	89 e6       	ldi	r24, 0x69	; 105
    31a0:	90 e0       	ldi	r25, 0x00	; 0
    31a2:	29 e6       	ldi	r18, 0x69	; 105
    31a4:	30 e0       	ldi	r19, 0x00	; 0
    31a6:	f9 01       	movw	r30, r18
    31a8:	30 81       	ld	r19, Z
    31aa:	2a 81       	ldd	r18, Y+2	; 0x02
    31ac:	23 2b       	or	r18, r19
    31ae:	fc 01       	movw	r30, r24
    31b0:	20 83       	st	Z, r18
	return o_success;
    31b2:	89 81       	ldd	r24, Y+1	; 0x01
}
    31b4:	0f 90       	pop	r0
    31b6:	0f 90       	pop	r0
    31b8:	0f 90       	pop	r0
    31ba:	cf 91       	pop	r28
    31bc:	df 91       	pop	r29
    31be:	08 95       	ret

000031c0 <micInterruptExternalInterruptRequestEnable0>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable0( Boolean enable ) 
{
    31c0:	df 93       	push	r29
    31c2:	cf 93       	push	r28
    31c4:	00 d0       	rcall	.+0      	; 0x31c6 <micInterruptExternalInterruptRequestEnable0+0x6>
    31c6:	cd b7       	in	r28, 0x3d	; 61
    31c8:	de b7       	in	r29, 0x3e	; 62
    31ca:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    31cc:	81 e0       	ldi	r24, 0x01	; 1
    31ce:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIMSK,INT0,enable);
    31d0:	8a 81       	ldd	r24, Y+2	; 0x02
    31d2:	88 23       	and	r24, r24
    31d4:	51 f0       	breq	.+20     	; 0x31ea <micInterruptExternalInterruptRequestEnable0+0x2a>
    31d6:	8d e3       	ldi	r24, 0x3D	; 61
    31d8:	90 e0       	ldi	r25, 0x00	; 0
    31da:	2d e3       	ldi	r18, 0x3D	; 61
    31dc:	30 e0       	ldi	r19, 0x00	; 0
    31de:	f9 01       	movw	r30, r18
    31e0:	20 81       	ld	r18, Z
    31e2:	21 60       	ori	r18, 0x01	; 1
    31e4:	fc 01       	movw	r30, r24
    31e6:	20 83       	st	Z, r18
    31e8:	09 c0       	rjmp	.+18     	; 0x31fc <micInterruptExternalInterruptRequestEnable0+0x3c>
    31ea:	8d e3       	ldi	r24, 0x3D	; 61
    31ec:	90 e0       	ldi	r25, 0x00	; 0
    31ee:	2d e3       	ldi	r18, 0x3D	; 61
    31f0:	30 e0       	ldi	r19, 0x00	; 0
    31f2:	f9 01       	movw	r30, r18
    31f4:	20 81       	ld	r18, Z
    31f6:	2e 7f       	andi	r18, 0xFE	; 254
    31f8:	fc 01       	movw	r30, r24
    31fa:	20 83       	st	Z, r18
	return o_success;
    31fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    31fe:	0f 90       	pop	r0
    3200:	0f 90       	pop	r0
    3202:	cf 91       	pop	r28
    3204:	df 91       	pop	r29
    3206:	08 95       	ret

00003208 <micInterruptExternalInterruptRequestEnable1>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable1( Boolean enable ) 
{
    3208:	df 93       	push	r29
    320a:	cf 93       	push	r28
    320c:	00 d0       	rcall	.+0      	; 0x320e <micInterruptExternalInterruptRequestEnable1+0x6>
    320e:	cd b7       	in	r28, 0x3d	; 61
    3210:	de b7       	in	r29, 0x3e	; 62
    3212:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3214:	81 e0       	ldi	r24, 0x01	; 1
    3216:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIMSK,INT1,enable);
    3218:	8a 81       	ldd	r24, Y+2	; 0x02
    321a:	88 23       	and	r24, r24
    321c:	51 f0       	breq	.+20     	; 0x3232 <micInterruptExternalInterruptRequestEnable1+0x2a>
    321e:	8d e3       	ldi	r24, 0x3D	; 61
    3220:	90 e0       	ldi	r25, 0x00	; 0
    3222:	2d e3       	ldi	r18, 0x3D	; 61
    3224:	30 e0       	ldi	r19, 0x00	; 0
    3226:	f9 01       	movw	r30, r18
    3228:	20 81       	ld	r18, Z
    322a:	22 60       	ori	r18, 0x02	; 2
    322c:	fc 01       	movw	r30, r24
    322e:	20 83       	st	Z, r18
    3230:	09 c0       	rjmp	.+18     	; 0x3244 <micInterruptExternalInterruptRequestEnable1+0x3c>
    3232:	8d e3       	ldi	r24, 0x3D	; 61
    3234:	90 e0       	ldi	r25, 0x00	; 0
    3236:	2d e3       	ldi	r18, 0x3D	; 61
    3238:	30 e0       	ldi	r19, 0x00	; 0
    323a:	f9 01       	movw	r30, r18
    323c:	20 81       	ld	r18, Z
    323e:	2d 7f       	andi	r18, 0xFD	; 253
    3240:	fc 01       	movw	r30, r24
    3242:	20 83       	st	Z, r18
	return o_success;
    3244:	89 81       	ldd	r24, Y+1	; 0x01
}
    3246:	0f 90       	pop	r0
    3248:	0f 90       	pop	r0
    324a:	cf 91       	pop	r28
    324c:	df 91       	pop	r29
    324e:	08 95       	ret

00003250 <micInterruptExternalInterruptRequestEnable2>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable2( Boolean enable ) 
{
    3250:	df 93       	push	r29
    3252:	cf 93       	push	r28
    3254:	00 d0       	rcall	.+0      	; 0x3256 <micInterruptExternalInterruptRequestEnable2+0x6>
    3256:	cd b7       	in	r28, 0x3d	; 61
    3258:	de b7       	in	r29, 0x3e	; 62
    325a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    325c:	81 e0       	ldi	r24, 0x01	; 1
    325e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIMSK,INT2,enable);
    3260:	8a 81       	ldd	r24, Y+2	; 0x02
    3262:	88 23       	and	r24, r24
    3264:	51 f0       	breq	.+20     	; 0x327a <micInterruptExternalInterruptRequestEnable2+0x2a>
    3266:	8d e3       	ldi	r24, 0x3D	; 61
    3268:	90 e0       	ldi	r25, 0x00	; 0
    326a:	2d e3       	ldi	r18, 0x3D	; 61
    326c:	30 e0       	ldi	r19, 0x00	; 0
    326e:	f9 01       	movw	r30, r18
    3270:	20 81       	ld	r18, Z
    3272:	24 60       	ori	r18, 0x04	; 4
    3274:	fc 01       	movw	r30, r24
    3276:	20 83       	st	Z, r18
    3278:	09 c0       	rjmp	.+18     	; 0x328c <micInterruptExternalInterruptRequestEnable2+0x3c>
    327a:	8d e3       	ldi	r24, 0x3D	; 61
    327c:	90 e0       	ldi	r25, 0x00	; 0
    327e:	2d e3       	ldi	r18, 0x3D	; 61
    3280:	30 e0       	ldi	r19, 0x00	; 0
    3282:	f9 01       	movw	r30, r18
    3284:	20 81       	ld	r18, Z
    3286:	2b 7f       	andi	r18, 0xFB	; 251
    3288:	fc 01       	movw	r30, r24
    328a:	20 83       	st	Z, r18
	return o_success;
    328c:	89 81       	ldd	r24, Y+1	; 0x01
}
    328e:	0f 90       	pop	r0
    3290:	0f 90       	pop	r0
    3292:	cf 91       	pop	r28
    3294:	df 91       	pop	r29
    3296:	08 95       	ret

00003298 <micInterruptExternalInterruptFlags0>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags0( Boolean enable ) 
{
    3298:	df 93       	push	r29
    329a:	cf 93       	push	r28
    329c:	00 d0       	rcall	.+0      	; 0x329e <micInterruptExternalInterruptFlags0+0x6>
    329e:	cd b7       	in	r28, 0x3d	; 61
    32a0:	de b7       	in	r29, 0x3e	; 62
    32a2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    32a4:	81 e0       	ldi	r24, 0x01	; 1
    32a6:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIFR,INTF0,enable);
    32a8:	8a 81       	ldd	r24, Y+2	; 0x02
    32aa:	88 23       	and	r24, r24
    32ac:	51 f0       	breq	.+20     	; 0x32c2 <micInterruptExternalInterruptFlags0+0x2a>
    32ae:	8c e3       	ldi	r24, 0x3C	; 60
    32b0:	90 e0       	ldi	r25, 0x00	; 0
    32b2:	2c e3       	ldi	r18, 0x3C	; 60
    32b4:	30 e0       	ldi	r19, 0x00	; 0
    32b6:	f9 01       	movw	r30, r18
    32b8:	20 81       	ld	r18, Z
    32ba:	21 60       	ori	r18, 0x01	; 1
    32bc:	fc 01       	movw	r30, r24
    32be:	20 83       	st	Z, r18
    32c0:	09 c0       	rjmp	.+18     	; 0x32d4 <micInterruptExternalInterruptFlags0+0x3c>
    32c2:	8c e3       	ldi	r24, 0x3C	; 60
    32c4:	90 e0       	ldi	r25, 0x00	; 0
    32c6:	2c e3       	ldi	r18, 0x3C	; 60
    32c8:	30 e0       	ldi	r19, 0x00	; 0
    32ca:	f9 01       	movw	r30, r18
    32cc:	20 81       	ld	r18, Z
    32ce:	2e 7f       	andi	r18, 0xFE	; 254
    32d0:	fc 01       	movw	r30, r24
    32d2:	20 83       	st	Z, r18
	return o_success;
    32d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    32d6:	0f 90       	pop	r0
    32d8:	0f 90       	pop	r0
    32da:	cf 91       	pop	r28
    32dc:	df 91       	pop	r29
    32de:	08 95       	ret

000032e0 <micInterruptExternalInterruptFlags1>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags1( Boolean enable ) 
{
    32e0:	df 93       	push	r29
    32e2:	cf 93       	push	r28
    32e4:	00 d0       	rcall	.+0      	; 0x32e6 <micInterruptExternalInterruptFlags1+0x6>
    32e6:	cd b7       	in	r28, 0x3d	; 61
    32e8:	de b7       	in	r29, 0x3e	; 62
    32ea:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    32ec:	81 e0       	ldi	r24, 0x01	; 1
    32ee:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIFR,INTF1,enable);
    32f0:	8a 81       	ldd	r24, Y+2	; 0x02
    32f2:	88 23       	and	r24, r24
    32f4:	51 f0       	breq	.+20     	; 0x330a <micInterruptExternalInterruptFlags1+0x2a>
    32f6:	8c e3       	ldi	r24, 0x3C	; 60
    32f8:	90 e0       	ldi	r25, 0x00	; 0
    32fa:	2c e3       	ldi	r18, 0x3C	; 60
    32fc:	30 e0       	ldi	r19, 0x00	; 0
    32fe:	f9 01       	movw	r30, r18
    3300:	20 81       	ld	r18, Z
    3302:	22 60       	ori	r18, 0x02	; 2
    3304:	fc 01       	movw	r30, r24
    3306:	20 83       	st	Z, r18
    3308:	09 c0       	rjmp	.+18     	; 0x331c <micInterruptExternalInterruptFlags1+0x3c>
    330a:	8c e3       	ldi	r24, 0x3C	; 60
    330c:	90 e0       	ldi	r25, 0x00	; 0
    330e:	2c e3       	ldi	r18, 0x3C	; 60
    3310:	30 e0       	ldi	r19, 0x00	; 0
    3312:	f9 01       	movw	r30, r18
    3314:	20 81       	ld	r18, Z
    3316:	2d 7f       	andi	r18, 0xFD	; 253
    3318:	fc 01       	movw	r30, r24
    331a:	20 83       	st	Z, r18
	return o_success;
    331c:	89 81       	ldd	r24, Y+1	; 0x01
}
    331e:	0f 90       	pop	r0
    3320:	0f 90       	pop	r0
    3322:	cf 91       	pop	r28
    3324:	df 91       	pop	r29
    3326:	08 95       	ret

00003328 <micInterruptExternalInterruptFlags2>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags2( Boolean enable ) 
{
    3328:	df 93       	push	r29
    332a:	cf 93       	push	r28
    332c:	00 d0       	rcall	.+0      	; 0x332e <micInterruptExternalInterruptFlags2+0x6>
    332e:	cd b7       	in	r28, 0x3d	; 61
    3330:	de b7       	in	r29, 0x3e	; 62
    3332:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3334:	81 e0       	ldi	r24, 0x01	; 1
    3336:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIFR,INTF2,enable);
    3338:	8a 81       	ldd	r24, Y+2	; 0x02
    333a:	88 23       	and	r24, r24
    333c:	51 f0       	breq	.+20     	; 0x3352 <micInterruptExternalInterruptFlags2+0x2a>
    333e:	8c e3       	ldi	r24, 0x3C	; 60
    3340:	90 e0       	ldi	r25, 0x00	; 0
    3342:	2c e3       	ldi	r18, 0x3C	; 60
    3344:	30 e0       	ldi	r19, 0x00	; 0
    3346:	f9 01       	movw	r30, r18
    3348:	20 81       	ld	r18, Z
    334a:	24 60       	ori	r18, 0x04	; 4
    334c:	fc 01       	movw	r30, r24
    334e:	20 83       	st	Z, r18
    3350:	09 c0       	rjmp	.+18     	; 0x3364 <micInterruptExternalInterruptFlags2+0x3c>
    3352:	8c e3       	ldi	r24, 0x3C	; 60
    3354:	90 e0       	ldi	r25, 0x00	; 0
    3356:	2c e3       	ldi	r18, 0x3C	; 60
    3358:	30 e0       	ldi	r19, 0x00	; 0
    335a:	f9 01       	movw	r30, r18
    335c:	20 81       	ld	r18, Z
    335e:	2b 7f       	andi	r18, 0xFB	; 251
    3360:	fc 01       	movw	r30, r24
    3362:	20 83       	st	Z, r18
	return o_success;
    3364:	89 81       	ldd	r24, Y+1	; 0x01
}
    3366:	0f 90       	pop	r0
    3368:	0f 90       	pop	r0
    336a:	cf 91       	pop	r28
    336c:	df 91       	pop	r29
    336e:	08 95       	ret

00003370 <micInterruptPinChangeInterruptEnable0>:

//set the PCIE0: Pin Change Interrupt Enable 0
Boolean micInterruptPinChangeInterruptEnable0( Boolean enable ) 
{
    3370:	df 93       	push	r29
    3372:	cf 93       	push	r28
    3374:	00 d0       	rcall	.+0      	; 0x3376 <micInterruptPinChangeInterruptEnable0+0x6>
    3376:	cd b7       	in	r28, 0x3d	; 61
    3378:	de b7       	in	r29, 0x3e	; 62
    337a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    337c:	81 e0       	ldi	r24, 0x01	; 1
    337e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE0,enable);
    3380:	8a 81       	ldd	r24, Y+2	; 0x02
    3382:	88 23       	and	r24, r24
    3384:	51 f0       	breq	.+20     	; 0x339a <micInterruptPinChangeInterruptEnable0+0x2a>
    3386:	88 e6       	ldi	r24, 0x68	; 104
    3388:	90 e0       	ldi	r25, 0x00	; 0
    338a:	28 e6       	ldi	r18, 0x68	; 104
    338c:	30 e0       	ldi	r19, 0x00	; 0
    338e:	f9 01       	movw	r30, r18
    3390:	20 81       	ld	r18, Z
    3392:	21 60       	ori	r18, 0x01	; 1
    3394:	fc 01       	movw	r30, r24
    3396:	20 83       	st	Z, r18
    3398:	09 c0       	rjmp	.+18     	; 0x33ac <micInterruptPinChangeInterruptEnable0+0x3c>
    339a:	88 e6       	ldi	r24, 0x68	; 104
    339c:	90 e0       	ldi	r25, 0x00	; 0
    339e:	28 e6       	ldi	r18, 0x68	; 104
    33a0:	30 e0       	ldi	r19, 0x00	; 0
    33a2:	f9 01       	movw	r30, r18
    33a4:	20 81       	ld	r18, Z
    33a6:	2e 7f       	andi	r18, 0xFE	; 254
    33a8:	fc 01       	movw	r30, r24
    33aa:	20 83       	st	Z, r18
	return o_success;
    33ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    33ae:	0f 90       	pop	r0
    33b0:	0f 90       	pop	r0
    33b2:	cf 91       	pop	r28
    33b4:	df 91       	pop	r29
    33b6:	08 95       	ret

000033b8 <micInterruptPinChangeInterruptEnable1>:

//set the PCIE1: Pin Change Interrupt Enable 1
Boolean micInterruptPinChangeInterruptEnable1( Boolean enable ) 
{
    33b8:	df 93       	push	r29
    33ba:	cf 93       	push	r28
    33bc:	00 d0       	rcall	.+0      	; 0x33be <micInterruptPinChangeInterruptEnable1+0x6>
    33be:	cd b7       	in	r28, 0x3d	; 61
    33c0:	de b7       	in	r29, 0x3e	; 62
    33c2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    33c4:	81 e0       	ldi	r24, 0x01	; 1
    33c6:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE1,enable);
    33c8:	8a 81       	ldd	r24, Y+2	; 0x02
    33ca:	88 23       	and	r24, r24
    33cc:	51 f0       	breq	.+20     	; 0x33e2 <micInterruptPinChangeInterruptEnable1+0x2a>
    33ce:	88 e6       	ldi	r24, 0x68	; 104
    33d0:	90 e0       	ldi	r25, 0x00	; 0
    33d2:	28 e6       	ldi	r18, 0x68	; 104
    33d4:	30 e0       	ldi	r19, 0x00	; 0
    33d6:	f9 01       	movw	r30, r18
    33d8:	20 81       	ld	r18, Z
    33da:	22 60       	ori	r18, 0x02	; 2
    33dc:	fc 01       	movw	r30, r24
    33de:	20 83       	st	Z, r18
    33e0:	09 c0       	rjmp	.+18     	; 0x33f4 <micInterruptPinChangeInterruptEnable1+0x3c>
    33e2:	88 e6       	ldi	r24, 0x68	; 104
    33e4:	90 e0       	ldi	r25, 0x00	; 0
    33e6:	28 e6       	ldi	r18, 0x68	; 104
    33e8:	30 e0       	ldi	r19, 0x00	; 0
    33ea:	f9 01       	movw	r30, r18
    33ec:	20 81       	ld	r18, Z
    33ee:	2d 7f       	andi	r18, 0xFD	; 253
    33f0:	fc 01       	movw	r30, r24
    33f2:	20 83       	st	Z, r18
	return o_success;
    33f4:	89 81       	ldd	r24, Y+1	; 0x01
}
    33f6:	0f 90       	pop	r0
    33f8:	0f 90       	pop	r0
    33fa:	cf 91       	pop	r28
    33fc:	df 91       	pop	r29
    33fe:	08 95       	ret

00003400 <micInterruptPinChangeInterruptEnable2>:

//set the PCIE2: Pin Change Interrupt Enable 2
Boolean micInterruptPinChangeInterruptEnable2( Boolean enable ) 
{
    3400:	df 93       	push	r29
    3402:	cf 93       	push	r28
    3404:	00 d0       	rcall	.+0      	; 0x3406 <micInterruptPinChangeInterruptEnable2+0x6>
    3406:	cd b7       	in	r28, 0x3d	; 61
    3408:	de b7       	in	r29, 0x3e	; 62
    340a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    340c:	81 e0       	ldi	r24, 0x01	; 1
    340e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE2,enable);
    3410:	8a 81       	ldd	r24, Y+2	; 0x02
    3412:	88 23       	and	r24, r24
    3414:	51 f0       	breq	.+20     	; 0x342a <micInterruptPinChangeInterruptEnable2+0x2a>
    3416:	88 e6       	ldi	r24, 0x68	; 104
    3418:	90 e0       	ldi	r25, 0x00	; 0
    341a:	28 e6       	ldi	r18, 0x68	; 104
    341c:	30 e0       	ldi	r19, 0x00	; 0
    341e:	f9 01       	movw	r30, r18
    3420:	20 81       	ld	r18, Z
    3422:	24 60       	ori	r18, 0x04	; 4
    3424:	fc 01       	movw	r30, r24
    3426:	20 83       	st	Z, r18
    3428:	09 c0       	rjmp	.+18     	; 0x343c <micInterruptPinChangeInterruptEnable2+0x3c>
    342a:	88 e6       	ldi	r24, 0x68	; 104
    342c:	90 e0       	ldi	r25, 0x00	; 0
    342e:	28 e6       	ldi	r18, 0x68	; 104
    3430:	30 e0       	ldi	r19, 0x00	; 0
    3432:	f9 01       	movw	r30, r18
    3434:	20 81       	ld	r18, Z
    3436:	2b 7f       	andi	r18, 0xFB	; 251
    3438:	fc 01       	movw	r30, r24
    343a:	20 83       	st	Z, r18
	return o_success;
    343c:	89 81       	ldd	r24, Y+1	; 0x01
}
    343e:	0f 90       	pop	r0
    3440:	0f 90       	pop	r0
    3442:	cf 91       	pop	r28
    3444:	df 91       	pop	r29
    3446:	08 95       	ret

00003448 <micInterruptPinChangeInterruptEnable3>:

//set the PCIE2: Pin Change Interrupt Enable 3
Boolean micInterruptPinChangeInterruptEnable3( Boolean enable ) 
{
    3448:	df 93       	push	r29
    344a:	cf 93       	push	r28
    344c:	00 d0       	rcall	.+0      	; 0x344e <micInterruptPinChangeInterruptEnable3+0x6>
    344e:	cd b7       	in	r28, 0x3d	; 61
    3450:	de b7       	in	r29, 0x3e	; 62
    3452:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3454:	81 e0       	ldi	r24, 0x01	; 1
    3456:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE3,enable);
    3458:	8a 81       	ldd	r24, Y+2	; 0x02
    345a:	88 23       	and	r24, r24
    345c:	51 f0       	breq	.+20     	; 0x3472 <micInterruptPinChangeInterruptEnable3+0x2a>
    345e:	88 e6       	ldi	r24, 0x68	; 104
    3460:	90 e0       	ldi	r25, 0x00	; 0
    3462:	28 e6       	ldi	r18, 0x68	; 104
    3464:	30 e0       	ldi	r19, 0x00	; 0
    3466:	f9 01       	movw	r30, r18
    3468:	20 81       	ld	r18, Z
    346a:	28 60       	ori	r18, 0x08	; 8
    346c:	fc 01       	movw	r30, r24
    346e:	20 83       	st	Z, r18
    3470:	09 c0       	rjmp	.+18     	; 0x3484 <micInterruptPinChangeInterruptEnable3+0x3c>
    3472:	88 e6       	ldi	r24, 0x68	; 104
    3474:	90 e0       	ldi	r25, 0x00	; 0
    3476:	28 e6       	ldi	r18, 0x68	; 104
    3478:	30 e0       	ldi	r19, 0x00	; 0
    347a:	f9 01       	movw	r30, r18
    347c:	20 81       	ld	r18, Z
    347e:	27 7f       	andi	r18, 0xF7	; 247
    3480:	fc 01       	movw	r30, r24
    3482:	20 83       	st	Z, r18
	return o_success;
    3484:	89 81       	ldd	r24, Y+1	; 0x01
}
    3486:	0f 90       	pop	r0
    3488:	0f 90       	pop	r0
    348a:	cf 91       	pop	r28
    348c:	df 91       	pop	r29
    348e:	08 95       	ret

00003490 <micInterruptPinChangeInterruptFlag0>:

//set the PCIF0: Pin Change Interrupt Flag 0
Boolean micInterruptPinChangeInterruptFlag0( Boolean enable ) 
{
    3490:	df 93       	push	r29
    3492:	cf 93       	push	r28
    3494:	00 d0       	rcall	.+0      	; 0x3496 <micInterruptPinChangeInterruptFlag0+0x6>
    3496:	cd b7       	in	r28, 0x3d	; 61
    3498:	de b7       	in	r29, 0x3e	; 62
    349a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    349c:	81 e0       	ldi	r24, 0x01	; 1
    349e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF0,enable);
    34a0:	8a 81       	ldd	r24, Y+2	; 0x02
    34a2:	88 23       	and	r24, r24
    34a4:	51 f0       	breq	.+20     	; 0x34ba <micInterruptPinChangeInterruptFlag0+0x2a>
    34a6:	8b e3       	ldi	r24, 0x3B	; 59
    34a8:	90 e0       	ldi	r25, 0x00	; 0
    34aa:	2b e3       	ldi	r18, 0x3B	; 59
    34ac:	30 e0       	ldi	r19, 0x00	; 0
    34ae:	f9 01       	movw	r30, r18
    34b0:	20 81       	ld	r18, Z
    34b2:	21 60       	ori	r18, 0x01	; 1
    34b4:	fc 01       	movw	r30, r24
    34b6:	20 83       	st	Z, r18
    34b8:	09 c0       	rjmp	.+18     	; 0x34cc <micInterruptPinChangeInterruptFlag0+0x3c>
    34ba:	8b e3       	ldi	r24, 0x3B	; 59
    34bc:	90 e0       	ldi	r25, 0x00	; 0
    34be:	2b e3       	ldi	r18, 0x3B	; 59
    34c0:	30 e0       	ldi	r19, 0x00	; 0
    34c2:	f9 01       	movw	r30, r18
    34c4:	20 81       	ld	r18, Z
    34c6:	2e 7f       	andi	r18, 0xFE	; 254
    34c8:	fc 01       	movw	r30, r24
    34ca:	20 83       	st	Z, r18
	return o_success;
    34cc:	89 81       	ldd	r24, Y+1	; 0x01
}
    34ce:	0f 90       	pop	r0
    34d0:	0f 90       	pop	r0
    34d2:	cf 91       	pop	r28
    34d4:	df 91       	pop	r29
    34d6:	08 95       	ret

000034d8 <micInterruptPinChangeInterruptFlag1>:

//set the PCIF1: Pin Change Interrupt Flag 1
Boolean micInterruptPinChangeInterruptFlag1( Boolean enable ) 
{
    34d8:	df 93       	push	r29
    34da:	cf 93       	push	r28
    34dc:	00 d0       	rcall	.+0      	; 0x34de <micInterruptPinChangeInterruptFlag1+0x6>
    34de:	cd b7       	in	r28, 0x3d	; 61
    34e0:	de b7       	in	r29, 0x3e	; 62
    34e2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    34e4:	81 e0       	ldi	r24, 0x01	; 1
    34e6:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF1,enable);
    34e8:	8a 81       	ldd	r24, Y+2	; 0x02
    34ea:	88 23       	and	r24, r24
    34ec:	51 f0       	breq	.+20     	; 0x3502 <micInterruptPinChangeInterruptFlag1+0x2a>
    34ee:	8b e3       	ldi	r24, 0x3B	; 59
    34f0:	90 e0       	ldi	r25, 0x00	; 0
    34f2:	2b e3       	ldi	r18, 0x3B	; 59
    34f4:	30 e0       	ldi	r19, 0x00	; 0
    34f6:	f9 01       	movw	r30, r18
    34f8:	20 81       	ld	r18, Z
    34fa:	22 60       	ori	r18, 0x02	; 2
    34fc:	fc 01       	movw	r30, r24
    34fe:	20 83       	st	Z, r18
    3500:	09 c0       	rjmp	.+18     	; 0x3514 <micInterruptPinChangeInterruptFlag1+0x3c>
    3502:	8b e3       	ldi	r24, 0x3B	; 59
    3504:	90 e0       	ldi	r25, 0x00	; 0
    3506:	2b e3       	ldi	r18, 0x3B	; 59
    3508:	30 e0       	ldi	r19, 0x00	; 0
    350a:	f9 01       	movw	r30, r18
    350c:	20 81       	ld	r18, Z
    350e:	2d 7f       	andi	r18, 0xFD	; 253
    3510:	fc 01       	movw	r30, r24
    3512:	20 83       	st	Z, r18
	return o_success;
    3514:	89 81       	ldd	r24, Y+1	; 0x01
}
    3516:	0f 90       	pop	r0
    3518:	0f 90       	pop	r0
    351a:	cf 91       	pop	r28
    351c:	df 91       	pop	r29
    351e:	08 95       	ret

00003520 <micInterruptPinChangeInterruptFlag2>:

//set the PCIF2: Pin Change Interrupt Flag 2
Boolean micInterruptPinChangeInterruptFlag2( Boolean enable ) 
{
    3520:	df 93       	push	r29
    3522:	cf 93       	push	r28
    3524:	00 d0       	rcall	.+0      	; 0x3526 <micInterruptPinChangeInterruptFlag2+0x6>
    3526:	cd b7       	in	r28, 0x3d	; 61
    3528:	de b7       	in	r29, 0x3e	; 62
    352a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    352c:	81 e0       	ldi	r24, 0x01	; 1
    352e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF2,enable);
    3530:	8a 81       	ldd	r24, Y+2	; 0x02
    3532:	88 23       	and	r24, r24
    3534:	51 f0       	breq	.+20     	; 0x354a <micInterruptPinChangeInterruptFlag2+0x2a>
    3536:	8b e3       	ldi	r24, 0x3B	; 59
    3538:	90 e0       	ldi	r25, 0x00	; 0
    353a:	2b e3       	ldi	r18, 0x3B	; 59
    353c:	30 e0       	ldi	r19, 0x00	; 0
    353e:	f9 01       	movw	r30, r18
    3540:	20 81       	ld	r18, Z
    3542:	24 60       	ori	r18, 0x04	; 4
    3544:	fc 01       	movw	r30, r24
    3546:	20 83       	st	Z, r18
    3548:	09 c0       	rjmp	.+18     	; 0x355c <micInterruptPinChangeInterruptFlag2+0x3c>
    354a:	8b e3       	ldi	r24, 0x3B	; 59
    354c:	90 e0       	ldi	r25, 0x00	; 0
    354e:	2b e3       	ldi	r18, 0x3B	; 59
    3550:	30 e0       	ldi	r19, 0x00	; 0
    3552:	f9 01       	movw	r30, r18
    3554:	20 81       	ld	r18, Z
    3556:	2b 7f       	andi	r18, 0xFB	; 251
    3558:	fc 01       	movw	r30, r24
    355a:	20 83       	st	Z, r18
	return o_success;
    355c:	89 81       	ldd	r24, Y+1	; 0x01
}
    355e:	0f 90       	pop	r0
    3560:	0f 90       	pop	r0
    3562:	cf 91       	pop	r28
    3564:	df 91       	pop	r29
    3566:	08 95       	ret

00003568 <micInterruptPinChangeInterruptFlag3>:

//set the PCIF3: Pin Change Interrupt Flag 3
Boolean micInterruptPinChangeInterruptFlag3( Boolean enable ) 
{
    3568:	df 93       	push	r29
    356a:	cf 93       	push	r28
    356c:	00 d0       	rcall	.+0      	; 0x356e <micInterruptPinChangeInterruptFlag3+0x6>
    356e:	cd b7       	in	r28, 0x3d	; 61
    3570:	de b7       	in	r29, 0x3e	; 62
    3572:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3574:	81 e0       	ldi	r24, 0x01	; 1
    3576:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF3,enable);
    3578:	8a 81       	ldd	r24, Y+2	; 0x02
    357a:	88 23       	and	r24, r24
    357c:	51 f0       	breq	.+20     	; 0x3592 <micInterruptPinChangeInterruptFlag3+0x2a>
    357e:	8b e3       	ldi	r24, 0x3B	; 59
    3580:	90 e0       	ldi	r25, 0x00	; 0
    3582:	2b e3       	ldi	r18, 0x3B	; 59
    3584:	30 e0       	ldi	r19, 0x00	; 0
    3586:	f9 01       	movw	r30, r18
    3588:	20 81       	ld	r18, Z
    358a:	28 60       	ori	r18, 0x08	; 8
    358c:	fc 01       	movw	r30, r24
    358e:	20 83       	st	Z, r18
    3590:	09 c0       	rjmp	.+18     	; 0x35a4 <micInterruptPinChangeInterruptFlag3+0x3c>
    3592:	8b e3       	ldi	r24, 0x3B	; 59
    3594:	90 e0       	ldi	r25, 0x00	; 0
    3596:	2b e3       	ldi	r18, 0x3B	; 59
    3598:	30 e0       	ldi	r19, 0x00	; 0
    359a:	f9 01       	movw	r30, r18
    359c:	20 81       	ld	r18, Z
    359e:	27 7f       	andi	r18, 0xF7	; 247
    35a0:	fc 01       	movw	r30, r24
    35a2:	20 83       	st	Z, r18
	return o_success;
    35a4:	89 81       	ldd	r24, Y+1	; 0x01
}
    35a6:	0f 90       	pop	r0
    35a8:	0f 90       	pop	r0
    35aa:	cf 91       	pop	r28
    35ac:	df 91       	pop	r29
    35ae:	08 95       	ret

000035b0 <micInterruptPinChangeEnableMask3>:

//set the PCINT31:24: Pin Change Enable Mask 31:24
Boolean micInterruptPinChangeEnableMask3( Int8U val ) 
{
    35b0:	df 93       	push	r29
    35b2:	cf 93       	push	r28
    35b4:	00 d0       	rcall	.+0      	; 0x35b6 <micInterruptPinChangeEnableMask3+0x6>
    35b6:	cd b7       	in	r28, 0x3d	; 61
    35b8:	de b7       	in	r29, 0x3e	; 62
    35ba:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    35bc:	81 e0       	ldi	r24, 0x01	; 1
    35be:	89 83       	std	Y+1, r24	; 0x01
	PCMSK3 |= val;
    35c0:	83 e7       	ldi	r24, 0x73	; 115
    35c2:	90 e0       	ldi	r25, 0x00	; 0
    35c4:	23 e7       	ldi	r18, 0x73	; 115
    35c6:	30 e0       	ldi	r19, 0x00	; 0
    35c8:	f9 01       	movw	r30, r18
    35ca:	30 81       	ld	r19, Z
    35cc:	2a 81       	ldd	r18, Y+2	; 0x02
    35ce:	23 2b       	or	r18, r19
    35d0:	fc 01       	movw	r30, r24
    35d2:	20 83       	st	Z, r18
	return o_success;
    35d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    35d6:	0f 90       	pop	r0
    35d8:	0f 90       	pop	r0
    35da:	cf 91       	pop	r28
    35dc:	df 91       	pop	r29
    35de:	08 95       	ret

000035e0 <micInterruptPinChangeEnableMask2>:

//set the PCINT23:16: Pin Change Enable Mask 23..16
Boolean micInterruptPinChangeEnableMask2( Int8U val ) 
{
    35e0:	df 93       	push	r29
    35e2:	cf 93       	push	r28
    35e4:	00 d0       	rcall	.+0      	; 0x35e6 <micInterruptPinChangeEnableMask2+0x6>
    35e6:	cd b7       	in	r28, 0x3d	; 61
    35e8:	de b7       	in	r29, 0x3e	; 62
    35ea:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    35ec:	81 e0       	ldi	r24, 0x01	; 1
    35ee:	89 83       	std	Y+1, r24	; 0x01
	PCMSK2 |= val;
    35f0:	8d e6       	ldi	r24, 0x6D	; 109
    35f2:	90 e0       	ldi	r25, 0x00	; 0
    35f4:	2d e6       	ldi	r18, 0x6D	; 109
    35f6:	30 e0       	ldi	r19, 0x00	; 0
    35f8:	f9 01       	movw	r30, r18
    35fa:	30 81       	ld	r19, Z
    35fc:	2a 81       	ldd	r18, Y+2	; 0x02
    35fe:	23 2b       	or	r18, r19
    3600:	fc 01       	movw	r30, r24
    3602:	20 83       	st	Z, r18
	return o_success;
    3604:	89 81       	ldd	r24, Y+1	; 0x01
}
    3606:	0f 90       	pop	r0
    3608:	0f 90       	pop	r0
    360a:	cf 91       	pop	r28
    360c:	df 91       	pop	r29
    360e:	08 95       	ret

00003610 <micInterruptPinChangeEnableMask1>:

//set the PCINT15:8: Pin Change Enable Mask 15..8
Boolean micInterruptPinChangeEnableMask1( Int8U val ) 
{
    3610:	df 93       	push	r29
    3612:	cf 93       	push	r28
    3614:	00 d0       	rcall	.+0      	; 0x3616 <micInterruptPinChangeEnableMask1+0x6>
    3616:	cd b7       	in	r28, 0x3d	; 61
    3618:	de b7       	in	r29, 0x3e	; 62
    361a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    361c:	81 e0       	ldi	r24, 0x01	; 1
    361e:	89 83       	std	Y+1, r24	; 0x01
	PCMSK1 |= val;
    3620:	8c e6       	ldi	r24, 0x6C	; 108
    3622:	90 e0       	ldi	r25, 0x00	; 0
    3624:	2c e6       	ldi	r18, 0x6C	; 108
    3626:	30 e0       	ldi	r19, 0x00	; 0
    3628:	f9 01       	movw	r30, r18
    362a:	30 81       	ld	r19, Z
    362c:	2a 81       	ldd	r18, Y+2	; 0x02
    362e:	23 2b       	or	r18, r19
    3630:	fc 01       	movw	r30, r24
    3632:	20 83       	st	Z, r18
	return o_success;
    3634:	89 81       	ldd	r24, Y+1	; 0x01
}
    3636:	0f 90       	pop	r0
    3638:	0f 90       	pop	r0
    363a:	cf 91       	pop	r28
    363c:	df 91       	pop	r29
    363e:	08 95       	ret

00003640 <micInterruptPinChangeEnableMask0>:

//set the PCINT7:0: Pin Change Enable Mask 7..0
Boolean micInterruptPinChangeEnableMask0( Int8U val ) 
{
    3640:	df 93       	push	r29
    3642:	cf 93       	push	r28
    3644:	00 d0       	rcall	.+0      	; 0x3646 <micInterruptPinChangeEnableMask0+0x6>
    3646:	cd b7       	in	r28, 0x3d	; 61
    3648:	de b7       	in	r29, 0x3e	; 62
    364a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    364c:	81 e0       	ldi	r24, 0x01	; 1
    364e:	89 83       	std	Y+1, r24	; 0x01
	PCMSK0 |= val;
    3650:	8b e6       	ldi	r24, 0x6B	; 107
    3652:	90 e0       	ldi	r25, 0x00	; 0
    3654:	2b e6       	ldi	r18, 0x6B	; 107
    3656:	30 e0       	ldi	r19, 0x00	; 0
    3658:	f9 01       	movw	r30, r18
    365a:	30 81       	ld	r19, Z
    365c:	2a 81       	ldd	r18, Y+2	; 0x02
    365e:	23 2b       	or	r18, r19
    3660:	fc 01       	movw	r30, r24
    3662:	20 83       	st	Z, r18
	return o_success;
    3664:	89 81       	ldd	r24, Y+1	; 0x01
    3666:	0f 90       	pop	r0
    3668:	0f 90       	pop	r0
    366a:	cf 91       	pop	r28
    366c:	df 91       	pop	r29
    366e:	08 95       	ret

00003670 <micIoPortsConfigureOutput>:

//////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set IO pin as output 
Boolean micIoPortsConfigureOutput( EIoPin io_pin )
{
    3670:	df 93       	push	r29
    3672:	cf 93       	push	r28
    3674:	00 d0       	rcall	.+0      	; 0x3676 <micIoPortsConfigureOutput+0x6>
    3676:	00 d0       	rcall	.+0      	; 0x3678 <micIoPortsConfigureOutput+0x8>
    3678:	0f 92       	push	r0
    367a:	cd b7       	in	r28, 0x3d	; 61
    367c:	de b7       	in	r29, 0x3e	; 62
    367e:	9d 83       	std	Y+5, r25	; 0x05
    3680:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    3682:	81 e0       	ldi	r24, 0x01	; 1
    3684:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    3686:	8c 81       	ldd	r24, Y+4	; 0x04
    3688:	9d 81       	ldd	r25, Y+5	; 0x05
    368a:	96 95       	lsr	r25
    368c:	87 95       	ror	r24
    368e:	96 95       	lsr	r25
    3690:	87 95       	ror	r24
    3692:	96 95       	lsr	r25
    3694:	87 95       	ror	r24
    3696:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    3698:	8c 81       	ldd	r24, Y+4	; 0x04
    369a:	87 70       	andi	r24, 0x07	; 7
    369c:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDirectionRegister(port,pin,TRUE);
    369e:	8a 81       	ldd	r24, Y+2	; 0x02
    36a0:	6b 81       	ldd	r22, Y+3	; 0x03
    36a2:	41 e0       	ldi	r20, 0x01	; 1
    36a4:	0e 94 b7 1c 	call	0x396e	; 0x396e <micIoPortsDirectionRegister>
	
	return o_success;
    36a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    36aa:	0f 90       	pop	r0
    36ac:	0f 90       	pop	r0
    36ae:	0f 90       	pop	r0
    36b0:	0f 90       	pop	r0
    36b2:	0f 90       	pop	r0
    36b4:	cf 91       	pop	r28
    36b6:	df 91       	pop	r29
    36b8:	08 95       	ret

000036ba <micIoPortsConfigureToLowLevel>:

//Set IO pin as Low Level 
Boolean micIoPortsConfigureToLowLevel( EIoPin io_pin )
{
    36ba:	df 93       	push	r29
    36bc:	cf 93       	push	r28
    36be:	00 d0       	rcall	.+0      	; 0x36c0 <micIoPortsConfigureToLowLevel+0x6>
    36c0:	00 d0       	rcall	.+0      	; 0x36c2 <micIoPortsConfigureToLowLevel+0x8>
    36c2:	0f 92       	push	r0
    36c4:	cd b7       	in	r28, 0x3d	; 61
    36c6:	de b7       	in	r29, 0x3e	; 62
    36c8:	9d 83       	std	Y+5, r25	; 0x05
    36ca:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    36cc:	81 e0       	ldi	r24, 0x01	; 1
    36ce:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    36d0:	8c 81       	ldd	r24, Y+4	; 0x04
    36d2:	9d 81       	ldd	r25, Y+5	; 0x05
    36d4:	96 95       	lsr	r25
    36d6:	87 95       	ror	r24
    36d8:	96 95       	lsr	r25
    36da:	87 95       	ror	r24
    36dc:	96 95       	lsr	r25
    36de:	87 95       	ror	r24
    36e0:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    36e2:	8c 81       	ldd	r24, Y+4	; 0x04
    36e4:	87 70       	andi	r24, 0x07	; 7
    36e6:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDataRegister(port,pin,FALSE);
    36e8:	8a 81       	ldd	r24, Y+2	; 0x02
    36ea:	6b 81       	ldd	r22, Y+3	; 0x03
    36ec:	40 e0       	ldi	r20, 0x00	; 0
    36ee:	0e 94 85 1c 	call	0x390a	; 0x390a <micIoPortsDataRegister>
	
	return o_success;
    36f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    36f4:	0f 90       	pop	r0
    36f6:	0f 90       	pop	r0
    36f8:	0f 90       	pop	r0
    36fa:	0f 90       	pop	r0
    36fc:	0f 90       	pop	r0
    36fe:	cf 91       	pop	r28
    3700:	df 91       	pop	r29
    3702:	08 95       	ret

00003704 <micIoPortsConfigureToHighLevel>:

//Set IO pin as High Level 
Boolean micIoPortsConfigureToHighLevel( EIoPin io_pin )
{
    3704:	df 93       	push	r29
    3706:	cf 93       	push	r28
    3708:	00 d0       	rcall	.+0      	; 0x370a <micIoPortsConfigureToHighLevel+0x6>
    370a:	00 d0       	rcall	.+0      	; 0x370c <micIoPortsConfigureToHighLevel+0x8>
    370c:	0f 92       	push	r0
    370e:	cd b7       	in	r28, 0x3d	; 61
    3710:	de b7       	in	r29, 0x3e	; 62
    3712:	9d 83       	std	Y+5, r25	; 0x05
    3714:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    3716:	81 e0       	ldi	r24, 0x01	; 1
    3718:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    371a:	8c 81       	ldd	r24, Y+4	; 0x04
    371c:	9d 81       	ldd	r25, Y+5	; 0x05
    371e:	96 95       	lsr	r25
    3720:	87 95       	ror	r24
    3722:	96 95       	lsr	r25
    3724:	87 95       	ror	r24
    3726:	96 95       	lsr	r25
    3728:	87 95       	ror	r24
    372a:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    372c:	8c 81       	ldd	r24, Y+4	; 0x04
    372e:	87 70       	andi	r24, 0x07	; 7
    3730:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDataRegister(port,pin,TRUE);
    3732:	8a 81       	ldd	r24, Y+2	; 0x02
    3734:	6b 81       	ldd	r22, Y+3	; 0x03
    3736:	41 e0       	ldi	r20, 0x01	; 1
    3738:	0e 94 85 1c 	call	0x390a	; 0x390a <micIoPortsDataRegister>
	
	return o_success;
    373c:	89 81       	ldd	r24, Y+1	; 0x01
}
    373e:	0f 90       	pop	r0
    3740:	0f 90       	pop	r0
    3742:	0f 90       	pop	r0
    3744:	0f 90       	pop	r0
    3746:	0f 90       	pop	r0
    3748:	cf 91       	pop	r28
    374a:	df 91       	pop	r29
    374c:	08 95       	ret

0000374e <micIoPortsConfigureToToggleLevel>:

//Toggle IO pin
Boolean micIoPortsConfigureToToggleLevel( EIoPin io_pin )
{
    374e:	df 93       	push	r29
    3750:	cf 93       	push	r28
    3752:	00 d0       	rcall	.+0      	; 0x3754 <micIoPortsConfigureToToggleLevel+0x6>
    3754:	00 d0       	rcall	.+0      	; 0x3756 <micIoPortsConfigureToToggleLevel+0x8>
    3756:	0f 92       	push	r0
    3758:	cd b7       	in	r28, 0x3d	; 61
    375a:	de b7       	in	r29, 0x3e	; 62
    375c:	9d 83       	std	Y+5, r25	; 0x05
    375e:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    3760:	81 e0       	ldi	r24, 0x01	; 1
    3762:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    3764:	8c 81       	ldd	r24, Y+4	; 0x04
    3766:	9d 81       	ldd	r25, Y+5	; 0x05
    3768:	96 95       	lsr	r25
    376a:	87 95       	ror	r24
    376c:	96 95       	lsr	r25
    376e:	87 95       	ror	r24
    3770:	96 95       	lsr	r25
    3772:	87 95       	ror	r24
    3774:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    3776:	8c 81       	ldd	r24, Y+4	; 0x04
    3778:	87 70       	andi	r24, 0x07	; 7
    377a:	8b 83       	std	Y+3, r24	; 0x03
	if( port == 0 )
    377c:	8a 81       	ldd	r24, Y+2	; 0x02
    377e:	88 23       	and	r24, r24
    3780:	a9 f4       	brne	.+42     	; 0x37ac <micIoPortsConfigureToToggleLevel+0x5e>
	{
		BIT_TOGGLE(PORTA,pin);
    3782:	82 e2       	ldi	r24, 0x22	; 34
    3784:	90 e0       	ldi	r25, 0x00	; 0
    3786:	22 e2       	ldi	r18, 0x22	; 34
    3788:	30 e0       	ldi	r19, 0x00	; 0
    378a:	f9 01       	movw	r30, r18
    378c:	60 81       	ld	r22, Z
    378e:	2b 81       	ldd	r18, Y+3	; 0x03
    3790:	42 2f       	mov	r20, r18
    3792:	50 e0       	ldi	r21, 0x00	; 0
    3794:	21 e0       	ldi	r18, 0x01	; 1
    3796:	30 e0       	ldi	r19, 0x00	; 0
    3798:	04 2e       	mov	r0, r20
    379a:	02 c0       	rjmp	.+4      	; 0x37a0 <micIoPortsConfigureToToggleLevel+0x52>
    379c:	22 0f       	add	r18, r18
    379e:	33 1f       	adc	r19, r19
    37a0:	0a 94       	dec	r0
    37a2:	e2 f7       	brpl	.-8      	; 0x379c <micIoPortsConfigureToToggleLevel+0x4e>
    37a4:	26 27       	eor	r18, r22
    37a6:	fc 01       	movw	r30, r24
    37a8:	20 83       	st	Z, r18
    37aa:	47 c0       	rjmp	.+142    	; 0x383a <micIoPortsConfigureToToggleLevel+0xec>
	}
	else if( port == 1 )
    37ac:	8a 81       	ldd	r24, Y+2	; 0x02
    37ae:	81 30       	cpi	r24, 0x01	; 1
    37b0:	a9 f4       	brne	.+42     	; 0x37dc <micIoPortsConfigureToToggleLevel+0x8e>
	{
		BIT_TOGGLE(PORTB,pin);
    37b2:	85 e2       	ldi	r24, 0x25	; 37
    37b4:	90 e0       	ldi	r25, 0x00	; 0
    37b6:	25 e2       	ldi	r18, 0x25	; 37
    37b8:	30 e0       	ldi	r19, 0x00	; 0
    37ba:	f9 01       	movw	r30, r18
    37bc:	60 81       	ld	r22, Z
    37be:	2b 81       	ldd	r18, Y+3	; 0x03
    37c0:	42 2f       	mov	r20, r18
    37c2:	50 e0       	ldi	r21, 0x00	; 0
    37c4:	21 e0       	ldi	r18, 0x01	; 1
    37c6:	30 e0       	ldi	r19, 0x00	; 0
    37c8:	04 2e       	mov	r0, r20
    37ca:	02 c0       	rjmp	.+4      	; 0x37d0 <micIoPortsConfigureToToggleLevel+0x82>
    37cc:	22 0f       	add	r18, r18
    37ce:	33 1f       	adc	r19, r19
    37d0:	0a 94       	dec	r0
    37d2:	e2 f7       	brpl	.-8      	; 0x37cc <micIoPortsConfigureToToggleLevel+0x7e>
    37d4:	26 27       	eor	r18, r22
    37d6:	fc 01       	movw	r30, r24
    37d8:	20 83       	st	Z, r18
    37da:	2f c0       	rjmp	.+94     	; 0x383a <micIoPortsConfigureToToggleLevel+0xec>
	}
	else if( port == 2 )
    37dc:	8a 81       	ldd	r24, Y+2	; 0x02
    37de:	82 30       	cpi	r24, 0x02	; 2
    37e0:	a9 f4       	brne	.+42     	; 0x380c <micIoPortsConfigureToToggleLevel+0xbe>
	{
		BIT_TOGGLE(PORTC,pin);
    37e2:	88 e2       	ldi	r24, 0x28	; 40
    37e4:	90 e0       	ldi	r25, 0x00	; 0
    37e6:	28 e2       	ldi	r18, 0x28	; 40
    37e8:	30 e0       	ldi	r19, 0x00	; 0
    37ea:	f9 01       	movw	r30, r18
    37ec:	60 81       	ld	r22, Z
    37ee:	2b 81       	ldd	r18, Y+3	; 0x03
    37f0:	42 2f       	mov	r20, r18
    37f2:	50 e0       	ldi	r21, 0x00	; 0
    37f4:	21 e0       	ldi	r18, 0x01	; 1
    37f6:	30 e0       	ldi	r19, 0x00	; 0
    37f8:	04 2e       	mov	r0, r20
    37fa:	02 c0       	rjmp	.+4      	; 0x3800 <micIoPortsConfigureToToggleLevel+0xb2>
    37fc:	22 0f       	add	r18, r18
    37fe:	33 1f       	adc	r19, r19
    3800:	0a 94       	dec	r0
    3802:	e2 f7       	brpl	.-8      	; 0x37fc <micIoPortsConfigureToToggleLevel+0xae>
    3804:	26 27       	eor	r18, r22
    3806:	fc 01       	movw	r30, r24
    3808:	20 83       	st	Z, r18
    380a:	17 c0       	rjmp	.+46     	; 0x383a <micIoPortsConfigureToToggleLevel+0xec>
	}
	else if( port == 3 )
    380c:	8a 81       	ldd	r24, Y+2	; 0x02
    380e:	83 30       	cpi	r24, 0x03	; 3
    3810:	a1 f4       	brne	.+40     	; 0x383a <micIoPortsConfigureToToggleLevel+0xec>
	{
		BIT_TOGGLE(PORTD,pin);
    3812:	8b e2       	ldi	r24, 0x2B	; 43
    3814:	90 e0       	ldi	r25, 0x00	; 0
    3816:	2b e2       	ldi	r18, 0x2B	; 43
    3818:	30 e0       	ldi	r19, 0x00	; 0
    381a:	f9 01       	movw	r30, r18
    381c:	60 81       	ld	r22, Z
    381e:	2b 81       	ldd	r18, Y+3	; 0x03
    3820:	42 2f       	mov	r20, r18
    3822:	50 e0       	ldi	r21, 0x00	; 0
    3824:	21 e0       	ldi	r18, 0x01	; 1
    3826:	30 e0       	ldi	r19, 0x00	; 0
    3828:	04 2e       	mov	r0, r20
    382a:	02 c0       	rjmp	.+4      	; 0x3830 <micIoPortsConfigureToToggleLevel+0xe2>
    382c:	22 0f       	add	r18, r18
    382e:	33 1f       	adc	r19, r19
    3830:	0a 94       	dec	r0
    3832:	e2 f7       	brpl	.-8      	; 0x382c <micIoPortsConfigureToToggleLevel+0xde>
    3834:	26 27       	eor	r18, r22
    3836:	fc 01       	movw	r30, r24
    3838:	20 83       	st	Z, r18
	}
	
	return o_success;
    383a:	89 81       	ldd	r24, Y+1	; 0x01
}
    383c:	0f 90       	pop	r0
    383e:	0f 90       	pop	r0
    3840:	0f 90       	pop	r0
    3842:	0f 90       	pop	r0
    3844:	0f 90       	pop	r0
    3846:	cf 91       	pop	r28
    3848:	df 91       	pop	r29
    384a:	08 95       	ret

0000384c <micIoPortsConfigureInput>:

//Set IO as input and add pull up if necessary 
Boolean micIoPortsConfigureInput( EIoPin IO, EInputPullUp pull_up_enable )
{
    384c:	df 93       	push	r29
    384e:	cf 93       	push	r28
    3850:	cd b7       	in	r28, 0x3d	; 61
    3852:	de b7       	in	r29, 0x3e	; 62
    3854:	27 97       	sbiw	r28, 0x07	; 7
    3856:	0f b6       	in	r0, 0x3f	; 63
    3858:	f8 94       	cli
    385a:	de bf       	out	0x3e, r29	; 62
    385c:	0f be       	out	0x3f, r0	; 63
    385e:	cd bf       	out	0x3d, r28	; 61
    3860:	9d 83       	std	Y+5, r25	; 0x05
    3862:	8c 83       	std	Y+4, r24	; 0x04
    3864:	7f 83       	std	Y+7, r23	; 0x07
    3866:	6e 83       	std	Y+6, r22	; 0x06
	Boolean o_success = TRUE;
    3868:	81 e0       	ldi	r24, 0x01	; 1
    386a:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( IO / 8 ) ;
    386c:	8c 81       	ldd	r24, Y+4	; 0x04
    386e:	9d 81       	ldd	r25, Y+5	; 0x05
    3870:	96 95       	lsr	r25
    3872:	87 95       	ror	r24
    3874:	96 95       	lsr	r25
    3876:	87 95       	ror	r24
    3878:	96 95       	lsr	r25
    387a:	87 95       	ror	r24
    387c:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( IO % 8 ) ;
    387e:	8c 81       	ldd	r24, Y+4	; 0x04
    3880:	87 70       	andi	r24, 0x07	; 7
    3882:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDirectionRegister(port,pin,FALSE);
    3884:	8a 81       	ldd	r24, Y+2	; 0x02
    3886:	6b 81       	ldd	r22, Y+3	; 0x03
    3888:	40 e0       	ldi	r20, 0x00	; 0
    388a:	0e 94 b7 1c 	call	0x396e	; 0x396e <micIoPortsDirectionRegister>
	if(pull_up_enable == PORT_PULL_UP)
    388e:	8e 81       	ldd	r24, Y+6	; 0x06
    3890:	9f 81       	ldd	r25, Y+7	; 0x07
    3892:	81 30       	cpi	r24, 0x01	; 1
    3894:	91 05       	cpc	r25, r1
    3896:	31 f4       	brne	.+12     	; 0x38a4 <micIoPortsConfigureInput+0x58>
	{
		micIoPortsDataRegister(port,pin,TRUE);
    3898:	8a 81       	ldd	r24, Y+2	; 0x02
    389a:	6b 81       	ldd	r22, Y+3	; 0x03
    389c:	41 e0       	ldi	r20, 0x01	; 1
    389e:	0e 94 85 1c 	call	0x390a	; 0x390a <micIoPortsDataRegister>
    38a2:	05 c0       	rjmp	.+10     	; 0x38ae <micIoPortsConfigureInput+0x62>
	}
	else
	{
		micIoPortsDataRegister(port,pin,FALSE);
    38a4:	8a 81       	ldd	r24, Y+2	; 0x02
    38a6:	6b 81       	ldd	r22, Y+3	; 0x03
    38a8:	40 e0       	ldi	r20, 0x00	; 0
    38aa:	0e 94 85 1c 	call	0x390a	; 0x390a <micIoPortsDataRegister>
	}		
	
	return o_success;
    38ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    38b0:	27 96       	adiw	r28, 0x07	; 7
    38b2:	0f b6       	in	r0, 0x3f	; 63
    38b4:	f8 94       	cli
    38b6:	de bf       	out	0x3e, r29	; 62
    38b8:	0f be       	out	0x3f, r0	; 63
    38ba:	cd bf       	out	0x3d, r28	; 61
    38bc:	cf 91       	pop	r28
    38be:	df 91       	pop	r29
    38c0:	08 95       	ret

000038c2 <micIoPortsMasterControlUnitPullUpDisable>:

/////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//set the PUD: PUD: Pull-up Disable
Boolean micIoPortsMasterControlUnitPullUpDisable( Boolean enable ) 
{
    38c2:	df 93       	push	r29
    38c4:	cf 93       	push	r28
    38c6:	00 d0       	rcall	.+0      	; 0x38c8 <micIoPortsMasterControlUnitPullUpDisable+0x6>
    38c8:	cd b7       	in	r28, 0x3d	; 61
    38ca:	de b7       	in	r29, 0x3e	; 62
    38cc:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    38ce:	81 e0       	ldi	r24, 0x01	; 1
    38d0:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,PUD,enable);
    38d2:	8a 81       	ldd	r24, Y+2	; 0x02
    38d4:	88 23       	and	r24, r24
    38d6:	51 f0       	breq	.+20     	; 0x38ec <micIoPortsMasterControlUnitPullUpDisable+0x2a>
    38d8:	85 e5       	ldi	r24, 0x55	; 85
    38da:	90 e0       	ldi	r25, 0x00	; 0
    38dc:	25 e5       	ldi	r18, 0x55	; 85
    38de:	30 e0       	ldi	r19, 0x00	; 0
    38e0:	f9 01       	movw	r30, r18
    38e2:	20 81       	ld	r18, Z
    38e4:	20 61       	ori	r18, 0x10	; 16
    38e6:	fc 01       	movw	r30, r24
    38e8:	20 83       	st	Z, r18
    38ea:	09 c0       	rjmp	.+18     	; 0x38fe <micIoPortsMasterControlUnitPullUpDisable+0x3c>
    38ec:	85 e5       	ldi	r24, 0x55	; 85
    38ee:	90 e0       	ldi	r25, 0x00	; 0
    38f0:	25 e5       	ldi	r18, 0x55	; 85
    38f2:	30 e0       	ldi	r19, 0x00	; 0
    38f4:	f9 01       	movw	r30, r18
    38f6:	20 81       	ld	r18, Z
    38f8:	2f 7e       	andi	r18, 0xEF	; 239
    38fa:	fc 01       	movw	r30, r24
    38fc:	20 83       	st	Z, r18
	return o_success;
    38fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    3900:	0f 90       	pop	r0
    3902:	0f 90       	pop	r0
    3904:	cf 91       	pop	r28
    3906:	df 91       	pop	r29
    3908:	08 95       	ret

0000390a <micIoPortsDataRegister>:

//set the Port A|B|C|D Data Register
Boolean micIoPortsDataRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
    390a:	df 93       	push	r29
    390c:	cf 93       	push	r28
    390e:	00 d0       	rcall	.+0      	; 0x3910 <micIoPortsDataRegister+0x6>
    3910:	00 d0       	rcall	.+0      	; 0x3912 <micIoPortsDataRegister+0x8>
    3912:	cd b7       	in	r28, 0x3d	; 61
    3914:	de b7       	in	r29, 0x3e	; 62
    3916:	8a 83       	std	Y+2, r24	; 0x02
    3918:	6b 83       	std	Y+3, r22	; 0x03
    391a:	4c 83       	std	Y+4, r20	; 0x04
	Boolean o_success = TRUE;
    391c:	81 e0       	ldi	r24, 0x01	; 1
    391e:	89 83       	std	Y+1, r24	; 0x01
	if( port_name == 0 )
    3920:	8a 81       	ldd	r24, Y+2	; 0x02
    3922:	88 23       	and	r24, r24
    3924:	29 f4       	brne	.+10     	; 0x3930 <micIoPortsDataRegister+0x26>
	{
		micIoPortsDataRegisterA(pin_io,value);
    3926:	8b 81       	ldd	r24, Y+3	; 0x03
    3928:	6c 81       	ldd	r22, Y+4	; 0x04
    392a:	0e 94 1b 1d 	call	0x3a36	; 0x3a36 <micIoPortsDataRegisterA>
    392e:	17 c0       	rjmp	.+46     	; 0x395e <micIoPortsDataRegister+0x54>
	}
	else if( port_name == 1 )
    3930:	8a 81       	ldd	r24, Y+2	; 0x02
    3932:	81 30       	cpi	r24, 0x01	; 1
    3934:	29 f4       	brne	.+10     	; 0x3940 <micIoPortsDataRegister+0x36>
	{
		micIoPortsDataRegisterB(pin_io,value);
    3936:	8b 81       	ldd	r24, Y+3	; 0x03
    3938:	6c 81       	ldd	r22, Y+4	; 0x04
    393a:	0e 94 e0 1d 	call	0x3bc0	; 0x3bc0 <micIoPortsDataRegisterB>
    393e:	0f c0       	rjmp	.+30     	; 0x395e <micIoPortsDataRegister+0x54>
	}
	else if( port_name == 2 )
    3940:	8a 81       	ldd	r24, Y+2	; 0x02
    3942:	82 30       	cpi	r24, 0x02	; 2
    3944:	29 f4       	brne	.+10     	; 0x3950 <micIoPortsDataRegister+0x46>
	{
		micIoPortsDataRegisterC(pin_io,value);
    3946:	8b 81       	ldd	r24, Y+3	; 0x03
    3948:	6c 81       	ldd	r22, Y+4	; 0x04
    394a:	0e 94 a5 1e 	call	0x3d4a	; 0x3d4a <micIoPortsDataRegisterC>
    394e:	07 c0       	rjmp	.+14     	; 0x395e <micIoPortsDataRegister+0x54>
	}
	else if( port_name == 3 )
    3950:	8a 81       	ldd	r24, Y+2	; 0x02
    3952:	83 30       	cpi	r24, 0x03	; 3
    3954:	21 f4       	brne	.+8      	; 0x395e <micIoPortsDataRegister+0x54>
	{
		micIoPortsDataRegisterD(pin_io,value);
    3956:	8b 81       	ldd	r24, Y+3	; 0x03
    3958:	6c 81       	ldd	r22, Y+4	; 0x04
    395a:	0e 94 6a 1f 	call	0x3ed4	; 0x3ed4 <micIoPortsDataRegisterD>
	}
	return o_success;
    395e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3960:	0f 90       	pop	r0
    3962:	0f 90       	pop	r0
    3964:	0f 90       	pop	r0
    3966:	0f 90       	pop	r0
    3968:	cf 91       	pop	r28
    396a:	df 91       	pop	r29
    396c:	08 95       	ret

0000396e <micIoPortsDirectionRegister>:

//set the Port A|B|C|D Data Direction Register
Boolean micIoPortsDirectionRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
    396e:	df 93       	push	r29
    3970:	cf 93       	push	r28
    3972:	00 d0       	rcall	.+0      	; 0x3974 <micIoPortsDirectionRegister+0x6>
    3974:	00 d0       	rcall	.+0      	; 0x3976 <micIoPortsDirectionRegister+0x8>
    3976:	cd b7       	in	r28, 0x3d	; 61
    3978:	de b7       	in	r29, 0x3e	; 62
    397a:	8a 83       	std	Y+2, r24	; 0x02
    397c:	6b 83       	std	Y+3, r22	; 0x03
    397e:	4c 83       	std	Y+4, r20	; 0x04
	Boolean o_success = TRUE;
    3980:	81 e0       	ldi	r24, 0x01	; 1
    3982:	89 83       	std	Y+1, r24	; 0x01
	if( port_name == 0 )
    3984:	8a 81       	ldd	r24, Y+2	; 0x02
    3986:	88 23       	and	r24, r24
    3988:	29 f4       	brne	.+10     	; 0x3994 <micIoPortsDirectionRegister+0x26>
	{
		micIoPortsDirectionRegisterA(pin_io,value);
    398a:	8b 81       	ldd	r24, Y+3	; 0x03
    398c:	6c 81       	ldd	r22, Y+4	; 0x04
    398e:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <micIoPortsDirectionRegisterA>
    3992:	17 c0       	rjmp	.+46     	; 0x39c2 <micIoPortsDirectionRegister+0x54>
	}
	else if( port_name == 1 )
    3994:	8a 81       	ldd	r24, Y+2	; 0x02
    3996:	81 30       	cpi	r24, 0x01	; 1
    3998:	29 f4       	brne	.+10     	; 0x39a4 <micIoPortsDirectionRegister+0x36>
	{
		micIoPortsDirectionRegisterB(pin_io,value);
    399a:	8b 81       	ldd	r24, Y+3	; 0x03
    399c:	6c 81       	ldd	r22, Y+4	; 0x04
    399e:	0e 94 29 1e 	call	0x3c52	; 0x3c52 <micIoPortsDirectionRegisterB>
    39a2:	0f c0       	rjmp	.+30     	; 0x39c2 <micIoPortsDirectionRegister+0x54>
	}
	else if( port_name == 2 )
    39a4:	8a 81       	ldd	r24, Y+2	; 0x02
    39a6:	82 30       	cpi	r24, 0x02	; 2
    39a8:	29 f4       	brne	.+10     	; 0x39b4 <micIoPortsDirectionRegister+0x46>
	{
		micIoPortsDirectionRegisterC(pin_io,value);
    39aa:	8b 81       	ldd	r24, Y+3	; 0x03
    39ac:	6c 81       	ldd	r22, Y+4	; 0x04
    39ae:	0e 94 ee 1e 	call	0x3ddc	; 0x3ddc <micIoPortsDirectionRegisterC>
    39b2:	07 c0       	rjmp	.+14     	; 0x39c2 <micIoPortsDirectionRegister+0x54>
	}
	else if( port_name == 3 )
    39b4:	8a 81       	ldd	r24, Y+2	; 0x02
    39b6:	83 30       	cpi	r24, 0x03	; 3
    39b8:	21 f4       	brne	.+8      	; 0x39c2 <micIoPortsDirectionRegister+0x54>
	{
		micIoPortsDirectionRegisterD(pin_io,value);
    39ba:	8b 81       	ldd	r24, Y+3	; 0x03
    39bc:	6c 81       	ldd	r22, Y+4	; 0x04
    39be:	0e 94 b3 1f 	call	0x3f66	; 0x3f66 <micIoPortsDirectionRegisterD>
	}
	return o_success;
    39c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    39c4:	0f 90       	pop	r0
    39c6:	0f 90       	pop	r0
    39c8:	0f 90       	pop	r0
    39ca:	0f 90       	pop	r0
    39cc:	cf 91       	pop	r28
    39ce:	df 91       	pop	r29
    39d0:	08 95       	ret

000039d2 <micIoPortsInputPinsAddress>:

//set the Port A|B|C|D Input Pins Address
Boolean micIoPortsInputPinsAddress( Int8U port_name, Int8U pin_io, Boolean value ) 
{
    39d2:	df 93       	push	r29
    39d4:	cf 93       	push	r28
    39d6:	00 d0       	rcall	.+0      	; 0x39d8 <micIoPortsInputPinsAddress+0x6>
    39d8:	00 d0       	rcall	.+0      	; 0x39da <micIoPortsInputPinsAddress+0x8>
    39da:	cd b7       	in	r28, 0x3d	; 61
    39dc:	de b7       	in	r29, 0x3e	; 62
    39de:	8a 83       	std	Y+2, r24	; 0x02
    39e0:	6b 83       	std	Y+3, r22	; 0x03
    39e2:	4c 83       	std	Y+4, r20	; 0x04
	Boolean o_success = TRUE;
    39e4:	81 e0       	ldi	r24, 0x01	; 1
    39e6:	89 83       	std	Y+1, r24	; 0x01
	if( port_name == 0 )
    39e8:	8a 81       	ldd	r24, Y+2	; 0x02
    39ea:	88 23       	and	r24, r24
    39ec:	29 f4       	brne	.+10     	; 0x39f8 <micIoPortsInputPinsAddress+0x26>
	{
		micIoPortsInputPinsAddressA(pin_io,value);
    39ee:	8b 81       	ldd	r24, Y+3	; 0x03
    39f0:	6c 81       	ldd	r22, Y+4	; 0x04
    39f2:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <micIoPortsInputPinsAddressA>
    39f6:	17 c0       	rjmp	.+46     	; 0x3a26 <micIoPortsInputPinsAddress+0x54>
	}
	else if( port_name == 1 )
    39f8:	8a 81       	ldd	r24, Y+2	; 0x02
    39fa:	81 30       	cpi	r24, 0x01	; 1
    39fc:	29 f4       	brne	.+10     	; 0x3a08 <micIoPortsInputPinsAddress+0x36>
	{
		micIoPortsInputPinsAddressB(pin_io,value);
    39fe:	8b 81       	ldd	r24, Y+3	; 0x03
    3a00:	6c 81       	ldd	r22, Y+4	; 0x04
    3a02:	0e 94 67 1e 	call	0x3cce	; 0x3cce <micIoPortsInputPinsAddressB>
    3a06:	0f c0       	rjmp	.+30     	; 0x3a26 <micIoPortsInputPinsAddress+0x54>
	}
	else if( port_name == 2 )
    3a08:	8a 81       	ldd	r24, Y+2	; 0x02
    3a0a:	82 30       	cpi	r24, 0x02	; 2
    3a0c:	29 f4       	brne	.+10     	; 0x3a18 <micIoPortsInputPinsAddress+0x46>
	{
		micIoPortsInputPinsAddressC(pin_io,value);
    3a0e:	8b 81       	ldd	r24, Y+3	; 0x03
    3a10:	6c 81       	ldd	r22, Y+4	; 0x04
    3a12:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <micIoPortsInputPinsAddressC>
    3a16:	07 c0       	rjmp	.+14     	; 0x3a26 <micIoPortsInputPinsAddress+0x54>
	}
	else if( port_name == 3 )
    3a18:	8a 81       	ldd	r24, Y+2	; 0x02
    3a1a:	83 30       	cpi	r24, 0x03	; 3
    3a1c:	21 f4       	brne	.+8      	; 0x3a26 <micIoPortsInputPinsAddress+0x54>
	{
		micIoPortsInputPinsAddressD(pin_io,value);
    3a1e:	8b 81       	ldd	r24, Y+3	; 0x03
    3a20:	6c 81       	ldd	r22, Y+4	; 0x04
    3a22:	0e 94 f1 1f 	call	0x3fe2	; 0x3fe2 <micIoPortsInputPinsAddressD>
	}
	return o_success;
    3a26:	89 81       	ldd	r24, Y+1	; 0x01
}
    3a28:	0f 90       	pop	r0
    3a2a:	0f 90       	pop	r0
    3a2c:	0f 90       	pop	r0
    3a2e:	0f 90       	pop	r0
    3a30:	cf 91       	pop	r28
    3a32:	df 91       	pop	r29
    3a34:	08 95       	ret

00003a36 <micIoPortsDataRegisterA>:

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
    3a36:	df 93       	push	r29
    3a38:	cf 93       	push	r28
    3a3a:	00 d0       	rcall	.+0      	; 0x3a3c <micIoPortsDataRegisterA+0x6>
    3a3c:	0f 92       	push	r0
    3a3e:	cd b7       	in	r28, 0x3d	; 61
    3a40:	de b7       	in	r29, 0x3e	; 62
    3a42:	8a 83       	std	Y+2, r24	; 0x02
    3a44:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3a46:	81 e0       	ldi	r24, 0x01	; 1
    3a48:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTA,pin_io,value);
    3a4a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a4c:	88 23       	and	r24, r24
    3a4e:	a9 f0       	breq	.+42     	; 0x3a7a <micIoPortsDataRegisterA+0x44>
    3a50:	82 e2       	ldi	r24, 0x22	; 34
    3a52:	90 e0       	ldi	r25, 0x00	; 0
    3a54:	22 e2       	ldi	r18, 0x22	; 34
    3a56:	30 e0       	ldi	r19, 0x00	; 0
    3a58:	f9 01       	movw	r30, r18
    3a5a:	60 81       	ld	r22, Z
    3a5c:	2a 81       	ldd	r18, Y+2	; 0x02
    3a5e:	42 2f       	mov	r20, r18
    3a60:	50 e0       	ldi	r21, 0x00	; 0
    3a62:	21 e0       	ldi	r18, 0x01	; 1
    3a64:	30 e0       	ldi	r19, 0x00	; 0
    3a66:	04 2e       	mov	r0, r20
    3a68:	02 c0       	rjmp	.+4      	; 0x3a6e <micIoPortsDataRegisterA+0x38>
    3a6a:	22 0f       	add	r18, r18
    3a6c:	33 1f       	adc	r19, r19
    3a6e:	0a 94       	dec	r0
    3a70:	e2 f7       	brpl	.-8      	; 0x3a6a <micIoPortsDataRegisterA+0x34>
    3a72:	26 2b       	or	r18, r22
    3a74:	fc 01       	movw	r30, r24
    3a76:	20 83       	st	Z, r18
    3a78:	15 c0       	rjmp	.+42     	; 0x3aa4 <micIoPortsDataRegisterA+0x6e>
    3a7a:	82 e2       	ldi	r24, 0x22	; 34
    3a7c:	90 e0       	ldi	r25, 0x00	; 0
    3a7e:	22 e2       	ldi	r18, 0x22	; 34
    3a80:	30 e0       	ldi	r19, 0x00	; 0
    3a82:	f9 01       	movw	r30, r18
    3a84:	60 81       	ld	r22, Z
    3a86:	2a 81       	ldd	r18, Y+2	; 0x02
    3a88:	42 2f       	mov	r20, r18
    3a8a:	50 e0       	ldi	r21, 0x00	; 0
    3a8c:	21 e0       	ldi	r18, 0x01	; 1
    3a8e:	30 e0       	ldi	r19, 0x00	; 0
    3a90:	04 2e       	mov	r0, r20
    3a92:	02 c0       	rjmp	.+4      	; 0x3a98 <micIoPortsDataRegisterA+0x62>
    3a94:	22 0f       	add	r18, r18
    3a96:	33 1f       	adc	r19, r19
    3a98:	0a 94       	dec	r0
    3a9a:	e2 f7       	brpl	.-8      	; 0x3a94 <micIoPortsDataRegisterA+0x5e>
    3a9c:	20 95       	com	r18
    3a9e:	26 23       	and	r18, r22
    3aa0:	fc 01       	movw	r30, r24
    3aa2:	20 83       	st	Z, r18
	return o_success;
    3aa4:	89 81       	ldd	r24, Y+1	; 0x01
}
    3aa6:	0f 90       	pop	r0
    3aa8:	0f 90       	pop	r0
    3aaa:	0f 90       	pop	r0
    3aac:	cf 91       	pop	r28
    3aae:	df 91       	pop	r29
    3ab0:	08 95       	ret

00003ab2 <micIoPortsReadDataRegisterA>:

//Read the Port A Data Register
Int8U micIoPortsReadDataRegisterA( void ) 
{
    3ab2:	df 93       	push	r29
    3ab4:	cf 93       	push	r28
    3ab6:	cd b7       	in	r28, 0x3d	; 61
    3ab8:	de b7       	in	r29, 0x3e	; 62
	return PORTA;
    3aba:	82 e2       	ldi	r24, 0x22	; 34
    3abc:	90 e0       	ldi	r25, 0x00	; 0
    3abe:	fc 01       	movw	r30, r24
    3ac0:	80 81       	ld	r24, Z
}
    3ac2:	cf 91       	pop	r28
    3ac4:	df 91       	pop	r29
    3ac6:	08 95       	ret

00003ac8 <micIoPortsDirectionRegisterA>:

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
    3ac8:	df 93       	push	r29
    3aca:	cf 93       	push	r28
    3acc:	00 d0       	rcall	.+0      	; 0x3ace <micIoPortsDirectionRegisterA+0x6>
    3ace:	0f 92       	push	r0
    3ad0:	cd b7       	in	r28, 0x3d	; 61
    3ad2:	de b7       	in	r29, 0x3e	; 62
    3ad4:	8a 83       	std	Y+2, r24	; 0x02
    3ad6:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3ad8:	81 e0       	ldi	r24, 0x01	; 1
    3ada:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTA,pin_io,value);
    3adc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ade:	88 23       	and	r24, r24
    3ae0:	a9 f0       	breq	.+42     	; 0x3b0c <micIoPortsDirectionRegisterA+0x44>
    3ae2:	82 e2       	ldi	r24, 0x22	; 34
    3ae4:	90 e0       	ldi	r25, 0x00	; 0
    3ae6:	22 e2       	ldi	r18, 0x22	; 34
    3ae8:	30 e0       	ldi	r19, 0x00	; 0
    3aea:	f9 01       	movw	r30, r18
    3aec:	60 81       	ld	r22, Z
    3aee:	2a 81       	ldd	r18, Y+2	; 0x02
    3af0:	42 2f       	mov	r20, r18
    3af2:	50 e0       	ldi	r21, 0x00	; 0
    3af4:	21 e0       	ldi	r18, 0x01	; 1
    3af6:	30 e0       	ldi	r19, 0x00	; 0
    3af8:	04 2e       	mov	r0, r20
    3afa:	02 c0       	rjmp	.+4      	; 0x3b00 <micIoPortsDirectionRegisterA+0x38>
    3afc:	22 0f       	add	r18, r18
    3afe:	33 1f       	adc	r19, r19
    3b00:	0a 94       	dec	r0
    3b02:	e2 f7       	brpl	.-8      	; 0x3afc <micIoPortsDirectionRegisterA+0x34>
    3b04:	26 2b       	or	r18, r22
    3b06:	fc 01       	movw	r30, r24
    3b08:	20 83       	st	Z, r18
    3b0a:	15 c0       	rjmp	.+42     	; 0x3b36 <micIoPortsDirectionRegisterA+0x6e>
    3b0c:	82 e2       	ldi	r24, 0x22	; 34
    3b0e:	90 e0       	ldi	r25, 0x00	; 0
    3b10:	22 e2       	ldi	r18, 0x22	; 34
    3b12:	30 e0       	ldi	r19, 0x00	; 0
    3b14:	f9 01       	movw	r30, r18
    3b16:	60 81       	ld	r22, Z
    3b18:	2a 81       	ldd	r18, Y+2	; 0x02
    3b1a:	42 2f       	mov	r20, r18
    3b1c:	50 e0       	ldi	r21, 0x00	; 0
    3b1e:	21 e0       	ldi	r18, 0x01	; 1
    3b20:	30 e0       	ldi	r19, 0x00	; 0
    3b22:	04 2e       	mov	r0, r20
    3b24:	02 c0       	rjmp	.+4      	; 0x3b2a <micIoPortsDirectionRegisterA+0x62>
    3b26:	22 0f       	add	r18, r18
    3b28:	33 1f       	adc	r19, r19
    3b2a:	0a 94       	dec	r0
    3b2c:	e2 f7       	brpl	.-8      	; 0x3b26 <micIoPortsDirectionRegisterA+0x5e>
    3b2e:	20 95       	com	r18
    3b30:	26 23       	and	r18, r22
    3b32:	fc 01       	movw	r30, r24
    3b34:	20 83       	st	Z, r18
	return o_success;
    3b36:	89 81       	ldd	r24, Y+1	; 0x01
}
    3b38:	0f 90       	pop	r0
    3b3a:	0f 90       	pop	r0
    3b3c:	0f 90       	pop	r0
    3b3e:	cf 91       	pop	r28
    3b40:	df 91       	pop	r29
    3b42:	08 95       	ret

00003b44 <micIoPortsInputPinsAddressA>:

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
    3b44:	df 93       	push	r29
    3b46:	cf 93       	push	r28
    3b48:	00 d0       	rcall	.+0      	; 0x3b4a <micIoPortsInputPinsAddressA+0x6>
    3b4a:	0f 92       	push	r0
    3b4c:	cd b7       	in	r28, 0x3d	; 61
    3b4e:	de b7       	in	r29, 0x3e	; 62
    3b50:	8a 83       	std	Y+2, r24	; 0x02
    3b52:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3b54:	81 e0       	ldi	r24, 0x01	; 1
    3b56:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PINA,pin_io,value);
    3b58:	8b 81       	ldd	r24, Y+3	; 0x03
    3b5a:	88 23       	and	r24, r24
    3b5c:	a9 f0       	breq	.+42     	; 0x3b88 <micIoPortsInputPinsAddressA+0x44>
    3b5e:	80 e2       	ldi	r24, 0x20	; 32
    3b60:	90 e0       	ldi	r25, 0x00	; 0
    3b62:	20 e2       	ldi	r18, 0x20	; 32
    3b64:	30 e0       	ldi	r19, 0x00	; 0
    3b66:	f9 01       	movw	r30, r18
    3b68:	60 81       	ld	r22, Z
    3b6a:	2a 81       	ldd	r18, Y+2	; 0x02
    3b6c:	42 2f       	mov	r20, r18
    3b6e:	50 e0       	ldi	r21, 0x00	; 0
    3b70:	21 e0       	ldi	r18, 0x01	; 1
    3b72:	30 e0       	ldi	r19, 0x00	; 0
    3b74:	04 2e       	mov	r0, r20
    3b76:	02 c0       	rjmp	.+4      	; 0x3b7c <micIoPortsInputPinsAddressA+0x38>
    3b78:	22 0f       	add	r18, r18
    3b7a:	33 1f       	adc	r19, r19
    3b7c:	0a 94       	dec	r0
    3b7e:	e2 f7       	brpl	.-8      	; 0x3b78 <micIoPortsInputPinsAddressA+0x34>
    3b80:	26 2b       	or	r18, r22
    3b82:	fc 01       	movw	r30, r24
    3b84:	20 83       	st	Z, r18
    3b86:	15 c0       	rjmp	.+42     	; 0x3bb2 <micIoPortsInputPinsAddressA+0x6e>
    3b88:	80 e2       	ldi	r24, 0x20	; 32
    3b8a:	90 e0       	ldi	r25, 0x00	; 0
    3b8c:	20 e2       	ldi	r18, 0x20	; 32
    3b8e:	30 e0       	ldi	r19, 0x00	; 0
    3b90:	f9 01       	movw	r30, r18
    3b92:	60 81       	ld	r22, Z
    3b94:	2a 81       	ldd	r18, Y+2	; 0x02
    3b96:	42 2f       	mov	r20, r18
    3b98:	50 e0       	ldi	r21, 0x00	; 0
    3b9a:	21 e0       	ldi	r18, 0x01	; 1
    3b9c:	30 e0       	ldi	r19, 0x00	; 0
    3b9e:	04 2e       	mov	r0, r20
    3ba0:	02 c0       	rjmp	.+4      	; 0x3ba6 <micIoPortsInputPinsAddressA+0x62>
    3ba2:	22 0f       	add	r18, r18
    3ba4:	33 1f       	adc	r19, r19
    3ba6:	0a 94       	dec	r0
    3ba8:	e2 f7       	brpl	.-8      	; 0x3ba2 <micIoPortsInputPinsAddressA+0x5e>
    3baa:	20 95       	com	r18
    3bac:	26 23       	and	r18, r22
    3bae:	fc 01       	movw	r30, r24
    3bb0:	20 83       	st	Z, r18
	return o_success;
    3bb2:	89 81       	ldd	r24, Y+1	; 0x01
}
    3bb4:	0f 90       	pop	r0
    3bb6:	0f 90       	pop	r0
    3bb8:	0f 90       	pop	r0
    3bba:	cf 91       	pop	r28
    3bbc:	df 91       	pop	r29
    3bbe:	08 95       	ret

00003bc0 <micIoPortsDataRegisterB>:

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
    3bc0:	df 93       	push	r29
    3bc2:	cf 93       	push	r28
    3bc4:	00 d0       	rcall	.+0      	; 0x3bc6 <micIoPortsDataRegisterB+0x6>
    3bc6:	0f 92       	push	r0
    3bc8:	cd b7       	in	r28, 0x3d	; 61
    3bca:	de b7       	in	r29, 0x3e	; 62
    3bcc:	8a 83       	std	Y+2, r24	; 0x02
    3bce:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3bd0:	81 e0       	ldi	r24, 0x01	; 1
    3bd2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTB,pin_io,value);
    3bd4:	8b 81       	ldd	r24, Y+3	; 0x03
    3bd6:	88 23       	and	r24, r24
    3bd8:	a9 f0       	breq	.+42     	; 0x3c04 <micIoPortsDataRegisterB+0x44>
    3bda:	85 e2       	ldi	r24, 0x25	; 37
    3bdc:	90 e0       	ldi	r25, 0x00	; 0
    3bde:	25 e2       	ldi	r18, 0x25	; 37
    3be0:	30 e0       	ldi	r19, 0x00	; 0
    3be2:	f9 01       	movw	r30, r18
    3be4:	60 81       	ld	r22, Z
    3be6:	2a 81       	ldd	r18, Y+2	; 0x02
    3be8:	42 2f       	mov	r20, r18
    3bea:	50 e0       	ldi	r21, 0x00	; 0
    3bec:	21 e0       	ldi	r18, 0x01	; 1
    3bee:	30 e0       	ldi	r19, 0x00	; 0
    3bf0:	04 2e       	mov	r0, r20
    3bf2:	02 c0       	rjmp	.+4      	; 0x3bf8 <micIoPortsDataRegisterB+0x38>
    3bf4:	22 0f       	add	r18, r18
    3bf6:	33 1f       	adc	r19, r19
    3bf8:	0a 94       	dec	r0
    3bfa:	e2 f7       	brpl	.-8      	; 0x3bf4 <micIoPortsDataRegisterB+0x34>
    3bfc:	26 2b       	or	r18, r22
    3bfe:	fc 01       	movw	r30, r24
    3c00:	20 83       	st	Z, r18
    3c02:	15 c0       	rjmp	.+42     	; 0x3c2e <micIoPortsDataRegisterB+0x6e>
    3c04:	85 e2       	ldi	r24, 0x25	; 37
    3c06:	90 e0       	ldi	r25, 0x00	; 0
    3c08:	25 e2       	ldi	r18, 0x25	; 37
    3c0a:	30 e0       	ldi	r19, 0x00	; 0
    3c0c:	f9 01       	movw	r30, r18
    3c0e:	60 81       	ld	r22, Z
    3c10:	2a 81       	ldd	r18, Y+2	; 0x02
    3c12:	42 2f       	mov	r20, r18
    3c14:	50 e0       	ldi	r21, 0x00	; 0
    3c16:	21 e0       	ldi	r18, 0x01	; 1
    3c18:	30 e0       	ldi	r19, 0x00	; 0
    3c1a:	04 2e       	mov	r0, r20
    3c1c:	02 c0       	rjmp	.+4      	; 0x3c22 <micIoPortsDataRegisterB+0x62>
    3c1e:	22 0f       	add	r18, r18
    3c20:	33 1f       	adc	r19, r19
    3c22:	0a 94       	dec	r0
    3c24:	e2 f7       	brpl	.-8      	; 0x3c1e <micIoPortsDataRegisterB+0x5e>
    3c26:	20 95       	com	r18
    3c28:	26 23       	and	r18, r22
    3c2a:	fc 01       	movw	r30, r24
    3c2c:	20 83       	st	Z, r18
	return o_success;
    3c2e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3c30:	0f 90       	pop	r0
    3c32:	0f 90       	pop	r0
    3c34:	0f 90       	pop	r0
    3c36:	cf 91       	pop	r28
    3c38:	df 91       	pop	r29
    3c3a:	08 95       	ret

00003c3c <micIoPortsReadDataRegisterB>:

//Read the Port B Data Register
Int8U micIoPortsReadDataRegisterB( void ) 
{
    3c3c:	df 93       	push	r29
    3c3e:	cf 93       	push	r28
    3c40:	cd b7       	in	r28, 0x3d	; 61
    3c42:	de b7       	in	r29, 0x3e	; 62
	return PORTB;
    3c44:	85 e2       	ldi	r24, 0x25	; 37
    3c46:	90 e0       	ldi	r25, 0x00	; 0
    3c48:	fc 01       	movw	r30, r24
    3c4a:	80 81       	ld	r24, Z
}
    3c4c:	cf 91       	pop	r28
    3c4e:	df 91       	pop	r29
    3c50:	08 95       	ret

00003c52 <micIoPortsDirectionRegisterB>:

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
    3c52:	df 93       	push	r29
    3c54:	cf 93       	push	r28
    3c56:	00 d0       	rcall	.+0      	; 0x3c58 <micIoPortsDirectionRegisterB+0x6>
    3c58:	0f 92       	push	r0
    3c5a:	cd b7       	in	r28, 0x3d	; 61
    3c5c:	de b7       	in	r29, 0x3e	; 62
    3c5e:	8a 83       	std	Y+2, r24	; 0x02
    3c60:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3c62:	81 e0       	ldi	r24, 0x01	; 1
    3c64:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(DDRB,pin_io,value);
    3c66:	8b 81       	ldd	r24, Y+3	; 0x03
    3c68:	88 23       	and	r24, r24
    3c6a:	a9 f0       	breq	.+42     	; 0x3c96 <micIoPortsDirectionRegisterB+0x44>
    3c6c:	84 e2       	ldi	r24, 0x24	; 36
    3c6e:	90 e0       	ldi	r25, 0x00	; 0
    3c70:	24 e2       	ldi	r18, 0x24	; 36
    3c72:	30 e0       	ldi	r19, 0x00	; 0
    3c74:	f9 01       	movw	r30, r18
    3c76:	60 81       	ld	r22, Z
    3c78:	2a 81       	ldd	r18, Y+2	; 0x02
    3c7a:	42 2f       	mov	r20, r18
    3c7c:	50 e0       	ldi	r21, 0x00	; 0
    3c7e:	21 e0       	ldi	r18, 0x01	; 1
    3c80:	30 e0       	ldi	r19, 0x00	; 0
    3c82:	04 2e       	mov	r0, r20
    3c84:	02 c0       	rjmp	.+4      	; 0x3c8a <micIoPortsDirectionRegisterB+0x38>
    3c86:	22 0f       	add	r18, r18
    3c88:	33 1f       	adc	r19, r19
    3c8a:	0a 94       	dec	r0
    3c8c:	e2 f7       	brpl	.-8      	; 0x3c86 <micIoPortsDirectionRegisterB+0x34>
    3c8e:	26 2b       	or	r18, r22
    3c90:	fc 01       	movw	r30, r24
    3c92:	20 83       	st	Z, r18
    3c94:	15 c0       	rjmp	.+42     	; 0x3cc0 <micIoPortsDirectionRegisterB+0x6e>
    3c96:	84 e2       	ldi	r24, 0x24	; 36
    3c98:	90 e0       	ldi	r25, 0x00	; 0
    3c9a:	24 e2       	ldi	r18, 0x24	; 36
    3c9c:	30 e0       	ldi	r19, 0x00	; 0
    3c9e:	f9 01       	movw	r30, r18
    3ca0:	60 81       	ld	r22, Z
    3ca2:	2a 81       	ldd	r18, Y+2	; 0x02
    3ca4:	42 2f       	mov	r20, r18
    3ca6:	50 e0       	ldi	r21, 0x00	; 0
    3ca8:	21 e0       	ldi	r18, 0x01	; 1
    3caa:	30 e0       	ldi	r19, 0x00	; 0
    3cac:	04 2e       	mov	r0, r20
    3cae:	02 c0       	rjmp	.+4      	; 0x3cb4 <micIoPortsDirectionRegisterB+0x62>
    3cb0:	22 0f       	add	r18, r18
    3cb2:	33 1f       	adc	r19, r19
    3cb4:	0a 94       	dec	r0
    3cb6:	e2 f7       	brpl	.-8      	; 0x3cb0 <micIoPortsDirectionRegisterB+0x5e>
    3cb8:	20 95       	com	r18
    3cba:	26 23       	and	r18, r22
    3cbc:	fc 01       	movw	r30, r24
    3cbe:	20 83       	st	Z, r18
	return o_success;
    3cc0:	89 81       	ldd	r24, Y+1	; 0x01
}
    3cc2:	0f 90       	pop	r0
    3cc4:	0f 90       	pop	r0
    3cc6:	0f 90       	pop	r0
    3cc8:	cf 91       	pop	r28
    3cca:	df 91       	pop	r29
    3ccc:	08 95       	ret

00003cce <micIoPortsInputPinsAddressB>:

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
    3cce:	df 93       	push	r29
    3cd0:	cf 93       	push	r28
    3cd2:	00 d0       	rcall	.+0      	; 0x3cd4 <micIoPortsInputPinsAddressB+0x6>
    3cd4:	0f 92       	push	r0
    3cd6:	cd b7       	in	r28, 0x3d	; 61
    3cd8:	de b7       	in	r29, 0x3e	; 62
    3cda:	8a 83       	std	Y+2, r24	; 0x02
    3cdc:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3cde:	81 e0       	ldi	r24, 0x01	; 1
    3ce0:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PINB,pin_io,value);
    3ce2:	8b 81       	ldd	r24, Y+3	; 0x03
    3ce4:	88 23       	and	r24, r24
    3ce6:	a9 f0       	breq	.+42     	; 0x3d12 <micIoPortsInputPinsAddressB+0x44>
    3ce8:	83 e2       	ldi	r24, 0x23	; 35
    3cea:	90 e0       	ldi	r25, 0x00	; 0
    3cec:	23 e2       	ldi	r18, 0x23	; 35
    3cee:	30 e0       	ldi	r19, 0x00	; 0
    3cf0:	f9 01       	movw	r30, r18
    3cf2:	60 81       	ld	r22, Z
    3cf4:	2a 81       	ldd	r18, Y+2	; 0x02
    3cf6:	42 2f       	mov	r20, r18
    3cf8:	50 e0       	ldi	r21, 0x00	; 0
    3cfa:	21 e0       	ldi	r18, 0x01	; 1
    3cfc:	30 e0       	ldi	r19, 0x00	; 0
    3cfe:	04 2e       	mov	r0, r20
    3d00:	02 c0       	rjmp	.+4      	; 0x3d06 <micIoPortsInputPinsAddressB+0x38>
    3d02:	22 0f       	add	r18, r18
    3d04:	33 1f       	adc	r19, r19
    3d06:	0a 94       	dec	r0
    3d08:	e2 f7       	brpl	.-8      	; 0x3d02 <micIoPortsInputPinsAddressB+0x34>
    3d0a:	26 2b       	or	r18, r22
    3d0c:	fc 01       	movw	r30, r24
    3d0e:	20 83       	st	Z, r18
    3d10:	15 c0       	rjmp	.+42     	; 0x3d3c <micIoPortsInputPinsAddressB+0x6e>
    3d12:	83 e2       	ldi	r24, 0x23	; 35
    3d14:	90 e0       	ldi	r25, 0x00	; 0
    3d16:	23 e2       	ldi	r18, 0x23	; 35
    3d18:	30 e0       	ldi	r19, 0x00	; 0
    3d1a:	f9 01       	movw	r30, r18
    3d1c:	60 81       	ld	r22, Z
    3d1e:	2a 81       	ldd	r18, Y+2	; 0x02
    3d20:	42 2f       	mov	r20, r18
    3d22:	50 e0       	ldi	r21, 0x00	; 0
    3d24:	21 e0       	ldi	r18, 0x01	; 1
    3d26:	30 e0       	ldi	r19, 0x00	; 0
    3d28:	04 2e       	mov	r0, r20
    3d2a:	02 c0       	rjmp	.+4      	; 0x3d30 <micIoPortsInputPinsAddressB+0x62>
    3d2c:	22 0f       	add	r18, r18
    3d2e:	33 1f       	adc	r19, r19
    3d30:	0a 94       	dec	r0
    3d32:	e2 f7       	brpl	.-8      	; 0x3d2c <micIoPortsInputPinsAddressB+0x5e>
    3d34:	20 95       	com	r18
    3d36:	26 23       	and	r18, r22
    3d38:	fc 01       	movw	r30, r24
    3d3a:	20 83       	st	Z, r18
	return o_success;
    3d3c:	89 81       	ldd	r24, Y+1	; 0x01
}
    3d3e:	0f 90       	pop	r0
    3d40:	0f 90       	pop	r0
    3d42:	0f 90       	pop	r0
    3d44:	cf 91       	pop	r28
    3d46:	df 91       	pop	r29
    3d48:	08 95       	ret

00003d4a <micIoPortsDataRegisterC>:

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
    3d4a:	df 93       	push	r29
    3d4c:	cf 93       	push	r28
    3d4e:	00 d0       	rcall	.+0      	; 0x3d50 <micIoPortsDataRegisterC+0x6>
    3d50:	0f 92       	push	r0
    3d52:	cd b7       	in	r28, 0x3d	; 61
    3d54:	de b7       	in	r29, 0x3e	; 62
    3d56:	8a 83       	std	Y+2, r24	; 0x02
    3d58:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3d5a:	81 e0       	ldi	r24, 0x01	; 1
    3d5c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTC,pin_io,value);
    3d5e:	8b 81       	ldd	r24, Y+3	; 0x03
    3d60:	88 23       	and	r24, r24
    3d62:	a9 f0       	breq	.+42     	; 0x3d8e <micIoPortsDataRegisterC+0x44>
    3d64:	88 e2       	ldi	r24, 0x28	; 40
    3d66:	90 e0       	ldi	r25, 0x00	; 0
    3d68:	28 e2       	ldi	r18, 0x28	; 40
    3d6a:	30 e0       	ldi	r19, 0x00	; 0
    3d6c:	f9 01       	movw	r30, r18
    3d6e:	60 81       	ld	r22, Z
    3d70:	2a 81       	ldd	r18, Y+2	; 0x02
    3d72:	42 2f       	mov	r20, r18
    3d74:	50 e0       	ldi	r21, 0x00	; 0
    3d76:	21 e0       	ldi	r18, 0x01	; 1
    3d78:	30 e0       	ldi	r19, 0x00	; 0
    3d7a:	04 2e       	mov	r0, r20
    3d7c:	02 c0       	rjmp	.+4      	; 0x3d82 <micIoPortsDataRegisterC+0x38>
    3d7e:	22 0f       	add	r18, r18
    3d80:	33 1f       	adc	r19, r19
    3d82:	0a 94       	dec	r0
    3d84:	e2 f7       	brpl	.-8      	; 0x3d7e <micIoPortsDataRegisterC+0x34>
    3d86:	26 2b       	or	r18, r22
    3d88:	fc 01       	movw	r30, r24
    3d8a:	20 83       	st	Z, r18
    3d8c:	15 c0       	rjmp	.+42     	; 0x3db8 <micIoPortsDataRegisterC+0x6e>
    3d8e:	88 e2       	ldi	r24, 0x28	; 40
    3d90:	90 e0       	ldi	r25, 0x00	; 0
    3d92:	28 e2       	ldi	r18, 0x28	; 40
    3d94:	30 e0       	ldi	r19, 0x00	; 0
    3d96:	f9 01       	movw	r30, r18
    3d98:	60 81       	ld	r22, Z
    3d9a:	2a 81       	ldd	r18, Y+2	; 0x02
    3d9c:	42 2f       	mov	r20, r18
    3d9e:	50 e0       	ldi	r21, 0x00	; 0
    3da0:	21 e0       	ldi	r18, 0x01	; 1
    3da2:	30 e0       	ldi	r19, 0x00	; 0
    3da4:	04 2e       	mov	r0, r20
    3da6:	02 c0       	rjmp	.+4      	; 0x3dac <micIoPortsDataRegisterC+0x62>
    3da8:	22 0f       	add	r18, r18
    3daa:	33 1f       	adc	r19, r19
    3dac:	0a 94       	dec	r0
    3dae:	e2 f7       	brpl	.-8      	; 0x3da8 <micIoPortsDataRegisterC+0x5e>
    3db0:	20 95       	com	r18
    3db2:	26 23       	and	r18, r22
    3db4:	fc 01       	movw	r30, r24
    3db6:	20 83       	st	Z, r18
	return o_success;
    3db8:	89 81       	ldd	r24, Y+1	; 0x01
}
    3dba:	0f 90       	pop	r0
    3dbc:	0f 90       	pop	r0
    3dbe:	0f 90       	pop	r0
    3dc0:	cf 91       	pop	r28
    3dc2:	df 91       	pop	r29
    3dc4:	08 95       	ret

00003dc6 <micIoPortsReadDataRegisterC>:

//Read the Port C Data Register
Int8U micIoPortsReadDataRegisterC( void ) 
{
    3dc6:	df 93       	push	r29
    3dc8:	cf 93       	push	r28
    3dca:	cd b7       	in	r28, 0x3d	; 61
    3dcc:	de b7       	in	r29, 0x3e	; 62
	return PORTC;
    3dce:	88 e2       	ldi	r24, 0x28	; 40
    3dd0:	90 e0       	ldi	r25, 0x00	; 0
    3dd2:	fc 01       	movw	r30, r24
    3dd4:	80 81       	ld	r24, Z
}
    3dd6:	cf 91       	pop	r28
    3dd8:	df 91       	pop	r29
    3dda:	08 95       	ret

00003ddc <micIoPortsDirectionRegisterC>:

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
    3ddc:	df 93       	push	r29
    3dde:	cf 93       	push	r28
    3de0:	00 d0       	rcall	.+0      	; 0x3de2 <micIoPortsDirectionRegisterC+0x6>
    3de2:	0f 92       	push	r0
    3de4:	cd b7       	in	r28, 0x3d	; 61
    3de6:	de b7       	in	r29, 0x3e	; 62
    3de8:	8a 83       	std	Y+2, r24	; 0x02
    3dea:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3dec:	81 e0       	ldi	r24, 0x01	; 1
    3dee:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(DDRC,pin_io,value);
    3df0:	8b 81       	ldd	r24, Y+3	; 0x03
    3df2:	88 23       	and	r24, r24
    3df4:	a9 f0       	breq	.+42     	; 0x3e20 <micIoPortsDirectionRegisterC+0x44>
    3df6:	87 e2       	ldi	r24, 0x27	; 39
    3df8:	90 e0       	ldi	r25, 0x00	; 0
    3dfa:	27 e2       	ldi	r18, 0x27	; 39
    3dfc:	30 e0       	ldi	r19, 0x00	; 0
    3dfe:	f9 01       	movw	r30, r18
    3e00:	60 81       	ld	r22, Z
    3e02:	2a 81       	ldd	r18, Y+2	; 0x02
    3e04:	42 2f       	mov	r20, r18
    3e06:	50 e0       	ldi	r21, 0x00	; 0
    3e08:	21 e0       	ldi	r18, 0x01	; 1
    3e0a:	30 e0       	ldi	r19, 0x00	; 0
    3e0c:	04 2e       	mov	r0, r20
    3e0e:	02 c0       	rjmp	.+4      	; 0x3e14 <micIoPortsDirectionRegisterC+0x38>
    3e10:	22 0f       	add	r18, r18
    3e12:	33 1f       	adc	r19, r19
    3e14:	0a 94       	dec	r0
    3e16:	e2 f7       	brpl	.-8      	; 0x3e10 <micIoPortsDirectionRegisterC+0x34>
    3e18:	26 2b       	or	r18, r22
    3e1a:	fc 01       	movw	r30, r24
    3e1c:	20 83       	st	Z, r18
    3e1e:	15 c0       	rjmp	.+42     	; 0x3e4a <micIoPortsDirectionRegisterC+0x6e>
    3e20:	87 e2       	ldi	r24, 0x27	; 39
    3e22:	90 e0       	ldi	r25, 0x00	; 0
    3e24:	27 e2       	ldi	r18, 0x27	; 39
    3e26:	30 e0       	ldi	r19, 0x00	; 0
    3e28:	f9 01       	movw	r30, r18
    3e2a:	60 81       	ld	r22, Z
    3e2c:	2a 81       	ldd	r18, Y+2	; 0x02
    3e2e:	42 2f       	mov	r20, r18
    3e30:	50 e0       	ldi	r21, 0x00	; 0
    3e32:	21 e0       	ldi	r18, 0x01	; 1
    3e34:	30 e0       	ldi	r19, 0x00	; 0
    3e36:	04 2e       	mov	r0, r20
    3e38:	02 c0       	rjmp	.+4      	; 0x3e3e <micIoPortsDirectionRegisterC+0x62>
    3e3a:	22 0f       	add	r18, r18
    3e3c:	33 1f       	adc	r19, r19
    3e3e:	0a 94       	dec	r0
    3e40:	e2 f7       	brpl	.-8      	; 0x3e3a <micIoPortsDirectionRegisterC+0x5e>
    3e42:	20 95       	com	r18
    3e44:	26 23       	and	r18, r22
    3e46:	fc 01       	movw	r30, r24
    3e48:	20 83       	st	Z, r18
	return o_success;
    3e4a:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e4c:	0f 90       	pop	r0
    3e4e:	0f 90       	pop	r0
    3e50:	0f 90       	pop	r0
    3e52:	cf 91       	pop	r28
    3e54:	df 91       	pop	r29
    3e56:	08 95       	ret

00003e58 <micIoPortsInputPinsAddressC>:

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
    3e58:	df 93       	push	r29
    3e5a:	cf 93       	push	r28
    3e5c:	00 d0       	rcall	.+0      	; 0x3e5e <micIoPortsInputPinsAddressC+0x6>
    3e5e:	0f 92       	push	r0
    3e60:	cd b7       	in	r28, 0x3d	; 61
    3e62:	de b7       	in	r29, 0x3e	; 62
    3e64:	8a 83       	std	Y+2, r24	; 0x02
    3e66:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3e68:	81 e0       	ldi	r24, 0x01	; 1
    3e6a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PINC,pin_io,value);
    3e6c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e6e:	88 23       	and	r24, r24
    3e70:	a9 f0       	breq	.+42     	; 0x3e9c <micIoPortsInputPinsAddressC+0x44>
    3e72:	86 e2       	ldi	r24, 0x26	; 38
    3e74:	90 e0       	ldi	r25, 0x00	; 0
    3e76:	26 e2       	ldi	r18, 0x26	; 38
    3e78:	30 e0       	ldi	r19, 0x00	; 0
    3e7a:	f9 01       	movw	r30, r18
    3e7c:	60 81       	ld	r22, Z
    3e7e:	2a 81       	ldd	r18, Y+2	; 0x02
    3e80:	42 2f       	mov	r20, r18
    3e82:	50 e0       	ldi	r21, 0x00	; 0
    3e84:	21 e0       	ldi	r18, 0x01	; 1
    3e86:	30 e0       	ldi	r19, 0x00	; 0
    3e88:	04 2e       	mov	r0, r20
    3e8a:	02 c0       	rjmp	.+4      	; 0x3e90 <micIoPortsInputPinsAddressC+0x38>
    3e8c:	22 0f       	add	r18, r18
    3e8e:	33 1f       	adc	r19, r19
    3e90:	0a 94       	dec	r0
    3e92:	e2 f7       	brpl	.-8      	; 0x3e8c <micIoPortsInputPinsAddressC+0x34>
    3e94:	26 2b       	or	r18, r22
    3e96:	fc 01       	movw	r30, r24
    3e98:	20 83       	st	Z, r18
    3e9a:	15 c0       	rjmp	.+42     	; 0x3ec6 <micIoPortsInputPinsAddressC+0x6e>
    3e9c:	86 e2       	ldi	r24, 0x26	; 38
    3e9e:	90 e0       	ldi	r25, 0x00	; 0
    3ea0:	26 e2       	ldi	r18, 0x26	; 38
    3ea2:	30 e0       	ldi	r19, 0x00	; 0
    3ea4:	f9 01       	movw	r30, r18
    3ea6:	60 81       	ld	r22, Z
    3ea8:	2a 81       	ldd	r18, Y+2	; 0x02
    3eaa:	42 2f       	mov	r20, r18
    3eac:	50 e0       	ldi	r21, 0x00	; 0
    3eae:	21 e0       	ldi	r18, 0x01	; 1
    3eb0:	30 e0       	ldi	r19, 0x00	; 0
    3eb2:	04 2e       	mov	r0, r20
    3eb4:	02 c0       	rjmp	.+4      	; 0x3eba <micIoPortsInputPinsAddressC+0x62>
    3eb6:	22 0f       	add	r18, r18
    3eb8:	33 1f       	adc	r19, r19
    3eba:	0a 94       	dec	r0
    3ebc:	e2 f7       	brpl	.-8      	; 0x3eb6 <micIoPortsInputPinsAddressC+0x5e>
    3ebe:	20 95       	com	r18
    3ec0:	26 23       	and	r18, r22
    3ec2:	fc 01       	movw	r30, r24
    3ec4:	20 83       	st	Z, r18
	return o_success;
    3ec6:	89 81       	ldd	r24, Y+1	; 0x01
}
    3ec8:	0f 90       	pop	r0
    3eca:	0f 90       	pop	r0
    3ecc:	0f 90       	pop	r0
    3ece:	cf 91       	pop	r28
    3ed0:	df 91       	pop	r29
    3ed2:	08 95       	ret

00003ed4 <micIoPortsDataRegisterD>:

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
    3ed4:	df 93       	push	r29
    3ed6:	cf 93       	push	r28
    3ed8:	00 d0       	rcall	.+0      	; 0x3eda <micIoPortsDataRegisterD+0x6>
    3eda:	0f 92       	push	r0
    3edc:	cd b7       	in	r28, 0x3d	; 61
    3ede:	de b7       	in	r29, 0x3e	; 62
    3ee0:	8a 83       	std	Y+2, r24	; 0x02
    3ee2:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_suDDess = TRUE;
    3ee4:	81 e0       	ldi	r24, 0x01	; 1
    3ee6:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTD,pin_io,value);
    3ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    3eea:	88 23       	and	r24, r24
    3eec:	a9 f0       	breq	.+42     	; 0x3f18 <micIoPortsDataRegisterD+0x44>
    3eee:	8b e2       	ldi	r24, 0x2B	; 43
    3ef0:	90 e0       	ldi	r25, 0x00	; 0
    3ef2:	2b e2       	ldi	r18, 0x2B	; 43
    3ef4:	30 e0       	ldi	r19, 0x00	; 0
    3ef6:	f9 01       	movw	r30, r18
    3ef8:	60 81       	ld	r22, Z
    3efa:	2a 81       	ldd	r18, Y+2	; 0x02
    3efc:	42 2f       	mov	r20, r18
    3efe:	50 e0       	ldi	r21, 0x00	; 0
    3f00:	21 e0       	ldi	r18, 0x01	; 1
    3f02:	30 e0       	ldi	r19, 0x00	; 0
    3f04:	04 2e       	mov	r0, r20
    3f06:	02 c0       	rjmp	.+4      	; 0x3f0c <micIoPortsDataRegisterD+0x38>
    3f08:	22 0f       	add	r18, r18
    3f0a:	33 1f       	adc	r19, r19
    3f0c:	0a 94       	dec	r0
    3f0e:	e2 f7       	brpl	.-8      	; 0x3f08 <micIoPortsDataRegisterD+0x34>
    3f10:	26 2b       	or	r18, r22
    3f12:	fc 01       	movw	r30, r24
    3f14:	20 83       	st	Z, r18
    3f16:	15 c0       	rjmp	.+42     	; 0x3f42 <micIoPortsDataRegisterD+0x6e>
    3f18:	8b e2       	ldi	r24, 0x2B	; 43
    3f1a:	90 e0       	ldi	r25, 0x00	; 0
    3f1c:	2b e2       	ldi	r18, 0x2B	; 43
    3f1e:	30 e0       	ldi	r19, 0x00	; 0
    3f20:	f9 01       	movw	r30, r18
    3f22:	60 81       	ld	r22, Z
    3f24:	2a 81       	ldd	r18, Y+2	; 0x02
    3f26:	42 2f       	mov	r20, r18
    3f28:	50 e0       	ldi	r21, 0x00	; 0
    3f2a:	21 e0       	ldi	r18, 0x01	; 1
    3f2c:	30 e0       	ldi	r19, 0x00	; 0
    3f2e:	04 2e       	mov	r0, r20
    3f30:	02 c0       	rjmp	.+4      	; 0x3f36 <micIoPortsDataRegisterD+0x62>
    3f32:	22 0f       	add	r18, r18
    3f34:	33 1f       	adc	r19, r19
    3f36:	0a 94       	dec	r0
    3f38:	e2 f7       	brpl	.-8      	; 0x3f32 <micIoPortsDataRegisterD+0x5e>
    3f3a:	20 95       	com	r18
    3f3c:	26 23       	and	r18, r22
    3f3e:	fc 01       	movw	r30, r24
    3f40:	20 83       	st	Z, r18
	return o_suDDess;
    3f42:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f44:	0f 90       	pop	r0
    3f46:	0f 90       	pop	r0
    3f48:	0f 90       	pop	r0
    3f4a:	cf 91       	pop	r28
    3f4c:	df 91       	pop	r29
    3f4e:	08 95       	ret

00003f50 <micIoPortsReadDataRegisterD>:

//Read the Port D Data Register
Int8U micIoPortsReadDataRegisterD( void ) 
{
    3f50:	df 93       	push	r29
    3f52:	cf 93       	push	r28
    3f54:	cd b7       	in	r28, 0x3d	; 61
    3f56:	de b7       	in	r29, 0x3e	; 62
	return PORTD;
    3f58:	8b e2       	ldi	r24, 0x2B	; 43
    3f5a:	90 e0       	ldi	r25, 0x00	; 0
    3f5c:	fc 01       	movw	r30, r24
    3f5e:	80 81       	ld	r24, Z
}
    3f60:	cf 91       	pop	r28
    3f62:	df 91       	pop	r29
    3f64:	08 95       	ret

00003f66 <micIoPortsDirectionRegisterD>:

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
    3f66:	df 93       	push	r29
    3f68:	cf 93       	push	r28
    3f6a:	00 d0       	rcall	.+0      	; 0x3f6c <micIoPortsDirectionRegisterD+0x6>
    3f6c:	0f 92       	push	r0
    3f6e:	cd b7       	in	r28, 0x3d	; 61
    3f70:	de b7       	in	r29, 0x3e	; 62
    3f72:	8a 83       	std	Y+2, r24	; 0x02
    3f74:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_suDDess = TRUE;
    3f76:	81 e0       	ldi	r24, 0x01	; 1
    3f78:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(DDRD,pin_io,value);
    3f7a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f7c:	88 23       	and	r24, r24
    3f7e:	a9 f0       	breq	.+42     	; 0x3faa <micIoPortsDirectionRegisterD+0x44>
    3f80:	8a e2       	ldi	r24, 0x2A	; 42
    3f82:	90 e0       	ldi	r25, 0x00	; 0
    3f84:	2a e2       	ldi	r18, 0x2A	; 42
    3f86:	30 e0       	ldi	r19, 0x00	; 0
    3f88:	f9 01       	movw	r30, r18
    3f8a:	60 81       	ld	r22, Z
    3f8c:	2a 81       	ldd	r18, Y+2	; 0x02
    3f8e:	42 2f       	mov	r20, r18
    3f90:	50 e0       	ldi	r21, 0x00	; 0
    3f92:	21 e0       	ldi	r18, 0x01	; 1
    3f94:	30 e0       	ldi	r19, 0x00	; 0
    3f96:	04 2e       	mov	r0, r20
    3f98:	02 c0       	rjmp	.+4      	; 0x3f9e <micIoPortsDirectionRegisterD+0x38>
    3f9a:	22 0f       	add	r18, r18
    3f9c:	33 1f       	adc	r19, r19
    3f9e:	0a 94       	dec	r0
    3fa0:	e2 f7       	brpl	.-8      	; 0x3f9a <micIoPortsDirectionRegisterD+0x34>
    3fa2:	26 2b       	or	r18, r22
    3fa4:	fc 01       	movw	r30, r24
    3fa6:	20 83       	st	Z, r18
    3fa8:	15 c0       	rjmp	.+42     	; 0x3fd4 <micIoPortsDirectionRegisterD+0x6e>
    3faa:	8a e2       	ldi	r24, 0x2A	; 42
    3fac:	90 e0       	ldi	r25, 0x00	; 0
    3fae:	2a e2       	ldi	r18, 0x2A	; 42
    3fb0:	30 e0       	ldi	r19, 0x00	; 0
    3fb2:	f9 01       	movw	r30, r18
    3fb4:	60 81       	ld	r22, Z
    3fb6:	2a 81       	ldd	r18, Y+2	; 0x02
    3fb8:	42 2f       	mov	r20, r18
    3fba:	50 e0       	ldi	r21, 0x00	; 0
    3fbc:	21 e0       	ldi	r18, 0x01	; 1
    3fbe:	30 e0       	ldi	r19, 0x00	; 0
    3fc0:	04 2e       	mov	r0, r20
    3fc2:	02 c0       	rjmp	.+4      	; 0x3fc8 <micIoPortsDirectionRegisterD+0x62>
    3fc4:	22 0f       	add	r18, r18
    3fc6:	33 1f       	adc	r19, r19
    3fc8:	0a 94       	dec	r0
    3fca:	e2 f7       	brpl	.-8      	; 0x3fc4 <micIoPortsDirectionRegisterD+0x5e>
    3fcc:	20 95       	com	r18
    3fce:	26 23       	and	r18, r22
    3fd0:	fc 01       	movw	r30, r24
    3fd2:	20 83       	st	Z, r18
	return o_suDDess;
    3fd4:	89 81       	ldd	r24, Y+1	; 0x01
}
    3fd6:	0f 90       	pop	r0
    3fd8:	0f 90       	pop	r0
    3fda:	0f 90       	pop	r0
    3fdc:	cf 91       	pop	r28
    3fde:	df 91       	pop	r29
    3fe0:	08 95       	ret

00003fe2 <micIoPortsInputPinsAddressD>:

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
    3fe2:	df 93       	push	r29
    3fe4:	cf 93       	push	r28
    3fe6:	00 d0       	rcall	.+0      	; 0x3fe8 <micIoPortsInputPinsAddressD+0x6>
    3fe8:	0f 92       	push	r0
    3fea:	cd b7       	in	r28, 0x3d	; 61
    3fec:	de b7       	in	r29, 0x3e	; 62
    3fee:	8a 83       	std	Y+2, r24	; 0x02
    3ff0:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_suDDess = TRUE;
    3ff2:	81 e0       	ldi	r24, 0x01	; 1
    3ff4:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PIND,pin_io,value);
    3ff6:	8b 81       	ldd	r24, Y+3	; 0x03
    3ff8:	88 23       	and	r24, r24
    3ffa:	a9 f0       	breq	.+42     	; 0x4026 <__stack+0x26>
    3ffc:	89 e2       	ldi	r24, 0x29	; 41
    3ffe:	90 e0       	ldi	r25, 0x00	; 0
    4000:	29 e2       	ldi	r18, 0x29	; 41
    4002:	30 e0       	ldi	r19, 0x00	; 0
    4004:	f9 01       	movw	r30, r18
    4006:	60 81       	ld	r22, Z
    4008:	2a 81       	ldd	r18, Y+2	; 0x02
    400a:	42 2f       	mov	r20, r18
    400c:	50 e0       	ldi	r21, 0x00	; 0
    400e:	21 e0       	ldi	r18, 0x01	; 1
    4010:	30 e0       	ldi	r19, 0x00	; 0
    4012:	04 2e       	mov	r0, r20
    4014:	02 c0       	rjmp	.+4      	; 0x401a <__stack+0x1a>
    4016:	22 0f       	add	r18, r18
    4018:	33 1f       	adc	r19, r19
    401a:	0a 94       	dec	r0
    401c:	e2 f7       	brpl	.-8      	; 0x4016 <__stack+0x16>
    401e:	26 2b       	or	r18, r22
    4020:	fc 01       	movw	r30, r24
    4022:	20 83       	st	Z, r18
    4024:	15 c0       	rjmp	.+42     	; 0x4050 <__stack+0x50>
    4026:	89 e2       	ldi	r24, 0x29	; 41
    4028:	90 e0       	ldi	r25, 0x00	; 0
    402a:	29 e2       	ldi	r18, 0x29	; 41
    402c:	30 e0       	ldi	r19, 0x00	; 0
    402e:	f9 01       	movw	r30, r18
    4030:	60 81       	ld	r22, Z
    4032:	2a 81       	ldd	r18, Y+2	; 0x02
    4034:	42 2f       	mov	r20, r18
    4036:	50 e0       	ldi	r21, 0x00	; 0
    4038:	21 e0       	ldi	r18, 0x01	; 1
    403a:	30 e0       	ldi	r19, 0x00	; 0
    403c:	04 2e       	mov	r0, r20
    403e:	02 c0       	rjmp	.+4      	; 0x4044 <__stack+0x44>
    4040:	22 0f       	add	r18, r18
    4042:	33 1f       	adc	r19, r19
    4044:	0a 94       	dec	r0
    4046:	e2 f7       	brpl	.-8      	; 0x4040 <__stack+0x40>
    4048:	20 95       	com	r18
    404a:	26 23       	and	r18, r22
    404c:	fc 01       	movw	r30, r24
    404e:	20 83       	st	Z, r18
	return o_suDDess;
    4050:	89 81       	ldd	r24, Y+1	; 0x01
    4052:	0f 90       	pop	r0
    4054:	0f 90       	pop	r0
    4056:	0f 90       	pop	r0
    4058:	cf 91       	pop	r28
    405a:	df 91       	pop	r29
    405c:	08 95       	ret

0000405e <micPowerMangementSleepMode>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the SM2:0: Sleep Mode Select Bits 2, 1, and 0
Boolean micPowerMangementSleepMode ( PowerMangementStanbyMode sleep_mode ) 
{
    405e:	df 93       	push	r29
    4060:	cf 93       	push	r28
    4062:	00 d0       	rcall	.+0      	; 0x4064 <micPowerMangementSleepMode+0x6>
    4064:	0f 92       	push	r0
    4066:	cd b7       	in	r28, 0x3d	; 61
    4068:	de b7       	in	r29, 0x3e	; 62
    406a:	9b 83       	std	Y+3, r25	; 0x03
    406c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    406e:	81 e0       	ldi	r24, 0x01	; 1
    4070:	89 83       	std	Y+1, r24	; 0x01
	SMCR |= sleep_mode;
    4072:	83 e5       	ldi	r24, 0x53	; 83
    4074:	90 e0       	ldi	r25, 0x00	; 0
    4076:	23 e5       	ldi	r18, 0x53	; 83
    4078:	30 e0       	ldi	r19, 0x00	; 0
    407a:	f9 01       	movw	r30, r18
    407c:	30 81       	ld	r19, Z
    407e:	2a 81       	ldd	r18, Y+2	; 0x02
    4080:	23 2b       	or	r18, r19
    4082:	fc 01       	movw	r30, r24
    4084:	20 83       	st	Z, r18
	return o_success;
    4086:	89 81       	ldd	r24, Y+1	; 0x01
}
    4088:	0f 90       	pop	r0
    408a:	0f 90       	pop	r0
    408c:	0f 90       	pop	r0
    408e:	cf 91       	pop	r28
    4090:	df 91       	pop	r29
    4092:	08 95       	ret

00004094 <micPowerMangementSleepEnable>:

//set the SE: Sleep Enable
Boolean micPowerMangementSleepEnable ( Boolean enable ) 
{
    4094:	df 93       	push	r29
    4096:	cf 93       	push	r28
    4098:	00 d0       	rcall	.+0      	; 0x409a <micPowerMangementSleepEnable+0x6>
    409a:	cd b7       	in	r28, 0x3d	; 61
    409c:	de b7       	in	r29, 0x3e	; 62
    409e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    40a0:	81 e0       	ldi	r24, 0x01	; 1
    40a2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(SMCR,SE,enable);
    40a4:	8a 81       	ldd	r24, Y+2	; 0x02
    40a6:	88 23       	and	r24, r24
    40a8:	51 f0       	breq	.+20     	; 0x40be <micPowerMangementSleepEnable+0x2a>
    40aa:	83 e5       	ldi	r24, 0x53	; 83
    40ac:	90 e0       	ldi	r25, 0x00	; 0
    40ae:	23 e5       	ldi	r18, 0x53	; 83
    40b0:	30 e0       	ldi	r19, 0x00	; 0
    40b2:	f9 01       	movw	r30, r18
    40b4:	20 81       	ld	r18, Z
    40b6:	21 60       	ori	r18, 0x01	; 1
    40b8:	fc 01       	movw	r30, r24
    40ba:	20 83       	st	Z, r18
    40bc:	09 c0       	rjmp	.+18     	; 0x40d0 <micPowerMangementSleepEnable+0x3c>
    40be:	83 e5       	ldi	r24, 0x53	; 83
    40c0:	90 e0       	ldi	r25, 0x00	; 0
    40c2:	23 e5       	ldi	r18, 0x53	; 83
    40c4:	30 e0       	ldi	r19, 0x00	; 0
    40c6:	f9 01       	movw	r30, r18
    40c8:	20 81       	ld	r18, Z
    40ca:	2e 7f       	andi	r18, 0xFE	; 254
    40cc:	fc 01       	movw	r30, r24
    40ce:	20 83       	st	Z, r18
	return o_success;
    40d0:	89 81       	ldd	r24, Y+1	; 0x01
}
    40d2:	0f 90       	pop	r0
    40d4:	0f 90       	pop	r0
    40d6:	cf 91       	pop	r28
    40d8:	df 91       	pop	r29
    40da:	08 95       	ret

000040dc <micPowerMangementMasterControlUnitBrownOutVoltageSleep>:

//set the BODS: BOD Sleep
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleep ( Boolean enable ) 
{
    40dc:	df 93       	push	r29
    40de:	cf 93       	push	r28
    40e0:	00 d0       	rcall	.+0      	; 0x40e2 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x6>
    40e2:	cd b7       	in	r28, 0x3d	; 61
    40e4:	de b7       	in	r29, 0x3e	; 62
    40e6:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    40e8:	81 e0       	ldi	r24, 0x01	; 1
    40ea:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,BODS,enable);
    40ec:	8a 81       	ldd	r24, Y+2	; 0x02
    40ee:	88 23       	and	r24, r24
    40f0:	51 f0       	breq	.+20     	; 0x4106 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x2a>
    40f2:	85 e5       	ldi	r24, 0x55	; 85
    40f4:	90 e0       	ldi	r25, 0x00	; 0
    40f6:	25 e5       	ldi	r18, 0x55	; 85
    40f8:	30 e0       	ldi	r19, 0x00	; 0
    40fa:	f9 01       	movw	r30, r18
    40fc:	20 81       	ld	r18, Z
    40fe:	20 64       	ori	r18, 0x40	; 64
    4100:	fc 01       	movw	r30, r24
    4102:	20 83       	st	Z, r18
    4104:	09 c0       	rjmp	.+18     	; 0x4118 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x3c>
    4106:	85 e5       	ldi	r24, 0x55	; 85
    4108:	90 e0       	ldi	r25, 0x00	; 0
    410a:	25 e5       	ldi	r18, 0x55	; 85
    410c:	30 e0       	ldi	r19, 0x00	; 0
    410e:	f9 01       	movw	r30, r18
    4110:	20 81       	ld	r18, Z
    4112:	2f 7b       	andi	r18, 0xBF	; 191
    4114:	fc 01       	movw	r30, r24
    4116:	20 83       	st	Z, r18
	return o_success;
    4118:	89 81       	ldd	r24, Y+1	; 0x01
}
    411a:	0f 90       	pop	r0
    411c:	0f 90       	pop	r0
    411e:	cf 91       	pop	r28
    4120:	df 91       	pop	r29
    4122:	08 95       	ret

00004124 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable>:

//set the BODSE: BOD Sleep Enable
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable ( Boolean enable ) 
{
    4124:	df 93       	push	r29
    4126:	cf 93       	push	r28
    4128:	00 d0       	rcall	.+0      	; 0x412a <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x6>
    412a:	cd b7       	in	r28, 0x3d	; 61
    412c:	de b7       	in	r29, 0x3e	; 62
    412e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4130:	81 e0       	ldi	r24, 0x01	; 1
    4132:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,BODSE,enable);
    4134:	8a 81       	ldd	r24, Y+2	; 0x02
    4136:	88 23       	and	r24, r24
    4138:	51 f0       	breq	.+20     	; 0x414e <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x2a>
    413a:	85 e5       	ldi	r24, 0x55	; 85
    413c:	90 e0       	ldi	r25, 0x00	; 0
    413e:	25 e5       	ldi	r18, 0x55	; 85
    4140:	30 e0       	ldi	r19, 0x00	; 0
    4142:	f9 01       	movw	r30, r18
    4144:	20 81       	ld	r18, Z
    4146:	20 62       	ori	r18, 0x20	; 32
    4148:	fc 01       	movw	r30, r24
    414a:	20 83       	st	Z, r18
    414c:	09 c0       	rjmp	.+18     	; 0x4160 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x3c>
    414e:	85 e5       	ldi	r24, 0x55	; 85
    4150:	90 e0       	ldi	r25, 0x00	; 0
    4152:	25 e5       	ldi	r18, 0x55	; 85
    4154:	30 e0       	ldi	r19, 0x00	; 0
    4156:	f9 01       	movw	r30, r18
    4158:	20 81       	ld	r18, Z
    415a:	2f 7d       	andi	r18, 0xDF	; 223
    415c:	fc 01       	movw	r30, r24
    415e:	20 83       	st	Z, r18
	return o_success;
    4160:	89 81       	ldd	r24, Y+1	; 0x01
}
    4162:	0f 90       	pop	r0
    4164:	0f 90       	pop	r0
    4166:	cf 91       	pop	r28
    4168:	df 91       	pop	r29
    416a:	08 95       	ret

0000416c <micPowerMangementPowerReductionTWI>:

//set the PRTWI: Power Reduction TWI
Boolean micPowerMangementPowerReductionTWI ( Boolean enable ) 
{
    416c:	df 93       	push	r29
    416e:	cf 93       	push	r28
    4170:	00 d0       	rcall	.+0      	; 0x4172 <micPowerMangementPowerReductionTWI+0x6>
    4172:	cd b7       	in	r28, 0x3d	; 61
    4174:	de b7       	in	r29, 0x3e	; 62
    4176:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4178:	81 e0       	ldi	r24, 0x01	; 1
    417a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTWI,enable);
    417c:	8a 81       	ldd	r24, Y+2	; 0x02
    417e:	88 23       	and	r24, r24
    4180:	51 f0       	breq	.+20     	; 0x4196 <micPowerMangementPowerReductionTWI+0x2a>
    4182:	84 e6       	ldi	r24, 0x64	; 100
    4184:	90 e0       	ldi	r25, 0x00	; 0
    4186:	24 e6       	ldi	r18, 0x64	; 100
    4188:	30 e0       	ldi	r19, 0x00	; 0
    418a:	f9 01       	movw	r30, r18
    418c:	20 81       	ld	r18, Z
    418e:	20 68       	ori	r18, 0x80	; 128
    4190:	fc 01       	movw	r30, r24
    4192:	20 83       	st	Z, r18
    4194:	09 c0       	rjmp	.+18     	; 0x41a8 <micPowerMangementPowerReductionTWI+0x3c>
    4196:	84 e6       	ldi	r24, 0x64	; 100
    4198:	90 e0       	ldi	r25, 0x00	; 0
    419a:	24 e6       	ldi	r18, 0x64	; 100
    419c:	30 e0       	ldi	r19, 0x00	; 0
    419e:	f9 01       	movw	r30, r18
    41a0:	20 81       	ld	r18, Z
    41a2:	2f 77       	andi	r18, 0x7F	; 127
    41a4:	fc 01       	movw	r30, r24
    41a6:	20 83       	st	Z, r18
	return o_success;
    41a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    41aa:	0f 90       	pop	r0
    41ac:	0f 90       	pop	r0
    41ae:	cf 91       	pop	r28
    41b0:	df 91       	pop	r29
    41b2:	08 95       	ret

000041b4 <micPowerMangementPowerReductionTimerCounter2>:

//set the PRTIM2: Power Reduction Timer/Counter2
Boolean micPowerMangementPowerReductionTimerCounter2 ( Boolean enable ) 
{
    41b4:	df 93       	push	r29
    41b6:	cf 93       	push	r28
    41b8:	00 d0       	rcall	.+0      	; 0x41ba <micPowerMangementPowerReductionTimerCounter2+0x6>
    41ba:	cd b7       	in	r28, 0x3d	; 61
    41bc:	de b7       	in	r29, 0x3e	; 62
    41be:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    41c0:	81 e0       	ldi	r24, 0x01	; 1
    41c2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTIM2,enable);
    41c4:	8a 81       	ldd	r24, Y+2	; 0x02
    41c6:	88 23       	and	r24, r24
    41c8:	51 f0       	breq	.+20     	; 0x41de <micPowerMangementPowerReductionTimerCounter2+0x2a>
    41ca:	84 e6       	ldi	r24, 0x64	; 100
    41cc:	90 e0       	ldi	r25, 0x00	; 0
    41ce:	24 e6       	ldi	r18, 0x64	; 100
    41d0:	30 e0       	ldi	r19, 0x00	; 0
    41d2:	f9 01       	movw	r30, r18
    41d4:	20 81       	ld	r18, Z
    41d6:	20 64       	ori	r18, 0x40	; 64
    41d8:	fc 01       	movw	r30, r24
    41da:	20 83       	st	Z, r18
    41dc:	09 c0       	rjmp	.+18     	; 0x41f0 <micPowerMangementPowerReductionTimerCounter2+0x3c>
    41de:	84 e6       	ldi	r24, 0x64	; 100
    41e0:	90 e0       	ldi	r25, 0x00	; 0
    41e2:	24 e6       	ldi	r18, 0x64	; 100
    41e4:	30 e0       	ldi	r19, 0x00	; 0
    41e6:	f9 01       	movw	r30, r18
    41e8:	20 81       	ld	r18, Z
    41ea:	2f 7b       	andi	r18, 0xBF	; 191
    41ec:	fc 01       	movw	r30, r24
    41ee:	20 83       	st	Z, r18
	return o_success;
    41f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    41f2:	0f 90       	pop	r0
    41f4:	0f 90       	pop	r0
    41f6:	cf 91       	pop	r28
    41f8:	df 91       	pop	r29
    41fa:	08 95       	ret

000041fc <micPowerMangementPowerReductionTimerCounter0>:

//set the PRTIM2: Power Reduction Timer/Counter0
Boolean micPowerMangementPowerReductionTimerCounter0 ( Boolean enable ) 
{
    41fc:	df 93       	push	r29
    41fe:	cf 93       	push	r28
    4200:	00 d0       	rcall	.+0      	; 0x4202 <micPowerMangementPowerReductionTimerCounter0+0x6>
    4202:	cd b7       	in	r28, 0x3d	; 61
    4204:	de b7       	in	r29, 0x3e	; 62
    4206:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4208:	81 e0       	ldi	r24, 0x01	; 1
    420a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTIM0,enable);
    420c:	8a 81       	ldd	r24, Y+2	; 0x02
    420e:	88 23       	and	r24, r24
    4210:	51 f0       	breq	.+20     	; 0x4226 <micPowerMangementPowerReductionTimerCounter0+0x2a>
    4212:	84 e6       	ldi	r24, 0x64	; 100
    4214:	90 e0       	ldi	r25, 0x00	; 0
    4216:	24 e6       	ldi	r18, 0x64	; 100
    4218:	30 e0       	ldi	r19, 0x00	; 0
    421a:	f9 01       	movw	r30, r18
    421c:	20 81       	ld	r18, Z
    421e:	20 62       	ori	r18, 0x20	; 32
    4220:	fc 01       	movw	r30, r24
    4222:	20 83       	st	Z, r18
    4224:	09 c0       	rjmp	.+18     	; 0x4238 <micPowerMangementPowerReductionTimerCounter0+0x3c>
    4226:	84 e6       	ldi	r24, 0x64	; 100
    4228:	90 e0       	ldi	r25, 0x00	; 0
    422a:	24 e6       	ldi	r18, 0x64	; 100
    422c:	30 e0       	ldi	r19, 0x00	; 0
    422e:	f9 01       	movw	r30, r18
    4230:	20 81       	ld	r18, Z
    4232:	2f 7d       	andi	r18, 0xDF	; 223
    4234:	fc 01       	movw	r30, r24
    4236:	20 83       	st	Z, r18
	return o_success;
    4238:	89 81       	ldd	r24, Y+1	; 0x01
}
    423a:	0f 90       	pop	r0
    423c:	0f 90       	pop	r0
    423e:	cf 91       	pop	r28
    4240:	df 91       	pop	r29
    4242:	08 95       	ret

00004244 <micPowerMangementPowerReductionUSART1>:

//set the PRUSART1: Power Reduction USART1
Boolean micPowerMangementPowerReductionUSART1 ( Boolean enable ) 
{
    4244:	df 93       	push	r29
    4246:	cf 93       	push	r28
    4248:	00 d0       	rcall	.+0      	; 0x424a <micPowerMangementPowerReductionUSART1+0x6>
    424a:	cd b7       	in	r28, 0x3d	; 61
    424c:	de b7       	in	r29, 0x3e	; 62
    424e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4250:	81 e0       	ldi	r24, 0x01	; 1
    4252:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRUSART1,enable);
    4254:	8a 81       	ldd	r24, Y+2	; 0x02
    4256:	88 23       	and	r24, r24
    4258:	51 f0       	breq	.+20     	; 0x426e <micPowerMangementPowerReductionUSART1+0x2a>
    425a:	84 e6       	ldi	r24, 0x64	; 100
    425c:	90 e0       	ldi	r25, 0x00	; 0
    425e:	24 e6       	ldi	r18, 0x64	; 100
    4260:	30 e0       	ldi	r19, 0x00	; 0
    4262:	f9 01       	movw	r30, r18
    4264:	20 81       	ld	r18, Z
    4266:	20 61       	ori	r18, 0x10	; 16
    4268:	fc 01       	movw	r30, r24
    426a:	20 83       	st	Z, r18
    426c:	09 c0       	rjmp	.+18     	; 0x4280 <micPowerMangementPowerReductionUSART1+0x3c>
    426e:	84 e6       	ldi	r24, 0x64	; 100
    4270:	90 e0       	ldi	r25, 0x00	; 0
    4272:	24 e6       	ldi	r18, 0x64	; 100
    4274:	30 e0       	ldi	r19, 0x00	; 0
    4276:	f9 01       	movw	r30, r18
    4278:	20 81       	ld	r18, Z
    427a:	2f 7e       	andi	r18, 0xEF	; 239
    427c:	fc 01       	movw	r30, r24
    427e:	20 83       	st	Z, r18
	return o_success;
    4280:	89 81       	ldd	r24, Y+1	; 0x01
}
    4282:	0f 90       	pop	r0
    4284:	0f 90       	pop	r0
    4286:	cf 91       	pop	r28
    4288:	df 91       	pop	r29
    428a:	08 95       	ret

0000428c <micPowerMangementPowerReductionTimerCounter1>:

//set the PRTIM2: Power Reduction Timer/Counter1
Boolean micPowerMangementPowerReductionTimerCounter1 ( Boolean enable ) 
{
    428c:	df 93       	push	r29
    428e:	cf 93       	push	r28
    4290:	00 d0       	rcall	.+0      	; 0x4292 <micPowerMangementPowerReductionTimerCounter1+0x6>
    4292:	cd b7       	in	r28, 0x3d	; 61
    4294:	de b7       	in	r29, 0x3e	; 62
    4296:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4298:	81 e0       	ldi	r24, 0x01	; 1
    429a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTIM1,enable);
    429c:	8a 81       	ldd	r24, Y+2	; 0x02
    429e:	88 23       	and	r24, r24
    42a0:	51 f0       	breq	.+20     	; 0x42b6 <micPowerMangementPowerReductionTimerCounter1+0x2a>
    42a2:	84 e6       	ldi	r24, 0x64	; 100
    42a4:	90 e0       	ldi	r25, 0x00	; 0
    42a6:	24 e6       	ldi	r18, 0x64	; 100
    42a8:	30 e0       	ldi	r19, 0x00	; 0
    42aa:	f9 01       	movw	r30, r18
    42ac:	20 81       	ld	r18, Z
    42ae:	28 60       	ori	r18, 0x08	; 8
    42b0:	fc 01       	movw	r30, r24
    42b2:	20 83       	st	Z, r18
    42b4:	09 c0       	rjmp	.+18     	; 0x42c8 <micPowerMangementPowerReductionTimerCounter1+0x3c>
    42b6:	84 e6       	ldi	r24, 0x64	; 100
    42b8:	90 e0       	ldi	r25, 0x00	; 0
    42ba:	24 e6       	ldi	r18, 0x64	; 100
    42bc:	30 e0       	ldi	r19, 0x00	; 0
    42be:	f9 01       	movw	r30, r18
    42c0:	20 81       	ld	r18, Z
    42c2:	27 7f       	andi	r18, 0xF7	; 247
    42c4:	fc 01       	movw	r30, r24
    42c6:	20 83       	st	Z, r18
	return o_success;
    42c8:	89 81       	ldd	r24, Y+1	; 0x01
}
    42ca:	0f 90       	pop	r0
    42cc:	0f 90       	pop	r0
    42ce:	cf 91       	pop	r28
    42d0:	df 91       	pop	r29
    42d2:	08 95       	ret

000042d4 <micPowerMangementPowerReductionSPI>:

//set the PRSPI: Power Reduction Serial Peripheral Interface
Boolean micPowerMangementPowerReductionSPI ( Boolean enable ) 
{
    42d4:	df 93       	push	r29
    42d6:	cf 93       	push	r28
    42d8:	00 d0       	rcall	.+0      	; 0x42da <micPowerMangementPowerReductionSPI+0x6>
    42da:	cd b7       	in	r28, 0x3d	; 61
    42dc:	de b7       	in	r29, 0x3e	; 62
    42de:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    42e0:	81 e0       	ldi	r24, 0x01	; 1
    42e2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRSPI,enable);
    42e4:	8a 81       	ldd	r24, Y+2	; 0x02
    42e6:	88 23       	and	r24, r24
    42e8:	51 f0       	breq	.+20     	; 0x42fe <micPowerMangementPowerReductionSPI+0x2a>
    42ea:	84 e6       	ldi	r24, 0x64	; 100
    42ec:	90 e0       	ldi	r25, 0x00	; 0
    42ee:	24 e6       	ldi	r18, 0x64	; 100
    42f0:	30 e0       	ldi	r19, 0x00	; 0
    42f2:	f9 01       	movw	r30, r18
    42f4:	20 81       	ld	r18, Z
    42f6:	24 60       	ori	r18, 0x04	; 4
    42f8:	fc 01       	movw	r30, r24
    42fa:	20 83       	st	Z, r18
    42fc:	09 c0       	rjmp	.+18     	; 0x4310 <micPowerMangementPowerReductionSPI+0x3c>
    42fe:	84 e6       	ldi	r24, 0x64	; 100
    4300:	90 e0       	ldi	r25, 0x00	; 0
    4302:	24 e6       	ldi	r18, 0x64	; 100
    4304:	30 e0       	ldi	r19, 0x00	; 0
    4306:	f9 01       	movw	r30, r18
    4308:	20 81       	ld	r18, Z
    430a:	2b 7f       	andi	r18, 0xFB	; 251
    430c:	fc 01       	movw	r30, r24
    430e:	20 83       	st	Z, r18
	return o_success;
    4310:	89 81       	ldd	r24, Y+1	; 0x01
}
    4312:	0f 90       	pop	r0
    4314:	0f 90       	pop	r0
    4316:	cf 91       	pop	r28
    4318:	df 91       	pop	r29
    431a:	08 95       	ret

0000431c <micPowerMangementPowerReductionUSART0>:

//set the PRUSART1: Power Reduction USART0
Boolean micPowerMangementPowerReductionUSART0 ( Boolean enable ) 
{
    431c:	df 93       	push	r29
    431e:	cf 93       	push	r28
    4320:	00 d0       	rcall	.+0      	; 0x4322 <micPowerMangementPowerReductionUSART0+0x6>
    4322:	cd b7       	in	r28, 0x3d	; 61
    4324:	de b7       	in	r29, 0x3e	; 62
    4326:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4328:	81 e0       	ldi	r24, 0x01	; 1
    432a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRUSART0,enable);
    432c:	8a 81       	ldd	r24, Y+2	; 0x02
    432e:	88 23       	and	r24, r24
    4330:	51 f0       	breq	.+20     	; 0x4346 <micPowerMangementPowerReductionUSART0+0x2a>
    4332:	84 e6       	ldi	r24, 0x64	; 100
    4334:	90 e0       	ldi	r25, 0x00	; 0
    4336:	24 e6       	ldi	r18, 0x64	; 100
    4338:	30 e0       	ldi	r19, 0x00	; 0
    433a:	f9 01       	movw	r30, r18
    433c:	20 81       	ld	r18, Z
    433e:	22 60       	ori	r18, 0x02	; 2
    4340:	fc 01       	movw	r30, r24
    4342:	20 83       	st	Z, r18
    4344:	09 c0       	rjmp	.+18     	; 0x4358 <micPowerMangementPowerReductionUSART0+0x3c>
    4346:	84 e6       	ldi	r24, 0x64	; 100
    4348:	90 e0       	ldi	r25, 0x00	; 0
    434a:	24 e6       	ldi	r18, 0x64	; 100
    434c:	30 e0       	ldi	r19, 0x00	; 0
    434e:	f9 01       	movw	r30, r18
    4350:	20 81       	ld	r18, Z
    4352:	2d 7f       	andi	r18, 0xFD	; 253
    4354:	fc 01       	movw	r30, r24
    4356:	20 83       	st	Z, r18
	return o_success;
    4358:	89 81       	ldd	r24, Y+1	; 0x01
}
    435a:	0f 90       	pop	r0
    435c:	0f 90       	pop	r0
    435e:	cf 91       	pop	r28
    4360:	df 91       	pop	r29
    4362:	08 95       	ret

00004364 <micPowerMangementPowerReductionADC>:

//set the PRADC: Power Reduction ADC
Boolean micPowerMangementPowerReductionADC ( Boolean enable ) 
{
    4364:	df 93       	push	r29
    4366:	cf 93       	push	r28
    4368:	00 d0       	rcall	.+0      	; 0x436a <micPowerMangementPowerReductionADC+0x6>
    436a:	cd b7       	in	r28, 0x3d	; 61
    436c:	de b7       	in	r29, 0x3e	; 62
    436e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4370:	81 e0       	ldi	r24, 0x01	; 1
    4372:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRADC,enable);
    4374:	8a 81       	ldd	r24, Y+2	; 0x02
    4376:	88 23       	and	r24, r24
    4378:	51 f0       	breq	.+20     	; 0x438e <micPowerMangementPowerReductionADC+0x2a>
    437a:	84 e6       	ldi	r24, 0x64	; 100
    437c:	90 e0       	ldi	r25, 0x00	; 0
    437e:	24 e6       	ldi	r18, 0x64	; 100
    4380:	30 e0       	ldi	r19, 0x00	; 0
    4382:	f9 01       	movw	r30, r18
    4384:	20 81       	ld	r18, Z
    4386:	21 60       	ori	r18, 0x01	; 1
    4388:	fc 01       	movw	r30, r24
    438a:	20 83       	st	Z, r18
    438c:	09 c0       	rjmp	.+18     	; 0x43a0 <micPowerMangementPowerReductionADC+0x3c>
    438e:	84 e6       	ldi	r24, 0x64	; 100
    4390:	90 e0       	ldi	r25, 0x00	; 0
    4392:	24 e6       	ldi	r18, 0x64	; 100
    4394:	30 e0       	ldi	r19, 0x00	; 0
    4396:	f9 01       	movw	r30, r18
    4398:	20 81       	ld	r18, Z
    439a:	2e 7f       	andi	r18, 0xFE	; 254
    439c:	fc 01       	movw	r30, r24
    439e:	20 83       	st	Z, r18
	return o_success;
    43a0:	89 81       	ldd	r24, Y+1	; 0x01
    43a2:	0f 90       	pop	r0
    43a4:	0f 90       	pop	r0
    43a6:	cf 91       	pop	r28
    43a8:	df 91       	pop	r29
    43aa:	08 95       	ret

000043ac <micSystemClockOscillatorCalibrationValue>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the CAL7:0: Oscillator Calibration Value
Boolean micSystemClockOscillatorCalibrationValue( Int8U osccal_value ) 
{
    43ac:	df 93       	push	r29
    43ae:	cf 93       	push	r28
    43b0:	00 d0       	rcall	.+0      	; 0x43b2 <micSystemClockOscillatorCalibrationValue+0x6>
    43b2:	cd b7       	in	r28, 0x3d	; 61
    43b4:	de b7       	in	r29, 0x3e	; 62
    43b6:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    43b8:	81 e0       	ldi	r24, 0x01	; 1
    43ba:	89 83       	std	Y+1, r24	; 0x01
	
	OSCCAL = osccal_value;
    43bc:	86 e6       	ldi	r24, 0x66	; 102
    43be:	90 e0       	ldi	r25, 0x00	; 0
    43c0:	2a 81       	ldd	r18, Y+2	; 0x02
    43c2:	fc 01       	movw	r30, r24
    43c4:	20 83       	st	Z, r18
	return o_success;
    43c6:	89 81       	ldd	r24, Y+1	; 0x01
}
    43c8:	0f 90       	pop	r0
    43ca:	0f 90       	pop	r0
    43cc:	cf 91       	pop	r28
    43ce:	df 91       	pop	r29
    43d0:	08 95       	ret

000043d2 <micSystemClockPrescalerChangeEnable>:

//set the CLKPCE: Clock Prescaler Change Enable
Boolean micSystemClockPrescalerChangeEnable( Boolean enable ) 
{
    43d2:	df 93       	push	r29
    43d4:	cf 93       	push	r28
    43d6:	00 d0       	rcall	.+0      	; 0x43d8 <micSystemClockPrescalerChangeEnable+0x6>
    43d8:	cd b7       	in	r28, 0x3d	; 61
    43da:	de b7       	in	r29, 0x3e	; 62
    43dc:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    43de:	81 e0       	ldi	r24, 0x01	; 1
    43e0:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(CLKPR,CLKPCE,enable);
    43e2:	8a 81       	ldd	r24, Y+2	; 0x02
    43e4:	88 23       	and	r24, r24
    43e6:	51 f0       	breq	.+20     	; 0x43fc <micSystemClockPrescalerChangeEnable+0x2a>
    43e8:	81 e6       	ldi	r24, 0x61	; 97
    43ea:	90 e0       	ldi	r25, 0x00	; 0
    43ec:	21 e6       	ldi	r18, 0x61	; 97
    43ee:	30 e0       	ldi	r19, 0x00	; 0
    43f0:	f9 01       	movw	r30, r18
    43f2:	20 81       	ld	r18, Z
    43f4:	20 68       	ori	r18, 0x80	; 128
    43f6:	fc 01       	movw	r30, r24
    43f8:	20 83       	st	Z, r18
    43fa:	09 c0       	rjmp	.+18     	; 0x440e <micSystemClockPrescalerChangeEnable+0x3c>
    43fc:	81 e6       	ldi	r24, 0x61	; 97
    43fe:	90 e0       	ldi	r25, 0x00	; 0
    4400:	21 e6       	ldi	r18, 0x61	; 97
    4402:	30 e0       	ldi	r19, 0x00	; 0
    4404:	f9 01       	movw	r30, r18
    4406:	20 81       	ld	r18, Z
    4408:	2f 77       	andi	r18, 0x7F	; 127
    440a:	fc 01       	movw	r30, r24
    440c:	20 83       	st	Z, r18
	return o_success;
    440e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4410:	0f 90       	pop	r0
    4412:	0f 90       	pop	r0
    4414:	cf 91       	pop	r28
    4416:	df 91       	pop	r29
    4418:	08 95       	ret

0000441a <micSystemClockPrescalerSelectBits>:

//set the CLKPS3:0: Clock Prescaler Select Bits 3 - 0
Boolean micSystemClockPrescalerSelectBits( SystemClockPrescaler prescaler_value ) 
{
    441a:	df 93       	push	r29
    441c:	cf 93       	push	r28
    441e:	00 d0       	rcall	.+0      	; 0x4420 <micSystemClockPrescalerSelectBits+0x6>
    4420:	0f 92       	push	r0
    4422:	cd b7       	in	r28, 0x3d	; 61
    4424:	de b7       	in	r29, 0x3e	; 62
    4426:	9b 83       	std	Y+3, r25	; 0x03
    4428:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    442a:	81 e0       	ldi	r24, 0x01	; 1
    442c:	89 83       	std	Y+1, r24	; 0x01
	CLKPR |= (prescaler_value & 0x0F);
    442e:	81 e6       	ldi	r24, 0x61	; 97
    4430:	90 e0       	ldi	r25, 0x00	; 0
    4432:	21 e6       	ldi	r18, 0x61	; 97
    4434:	30 e0       	ldi	r19, 0x00	; 0
    4436:	f9 01       	movw	r30, r18
    4438:	30 81       	ld	r19, Z
    443a:	2a 81       	ldd	r18, Y+2	; 0x02
    443c:	2f 70       	andi	r18, 0x0F	; 15
    443e:	23 2b       	or	r18, r19
    4440:	fc 01       	movw	r30, r24
    4442:	20 83       	st	Z, r18
	return o_success;
    4444:	89 81       	ldd	r24, Y+1	; 0x01
}
    4446:	0f 90       	pop	r0
    4448:	0f 90       	pop	r0
    444a:	0f 90       	pop	r0
    444c:	cf 91       	pop	r28
    444e:	df 91       	pop	r29
    4450:	08 95       	ret

00004452 <micSystemControlMasterControlUnitJtagResetFlag>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//get the JTRF: JTAG Reset Flag
Boolean micSystemControlMasterControlUnitJtagResetFlag( void ) 
{
    4452:	df 93       	push	r29
    4454:	cf 93       	push	r28
    4456:	0f 92       	push	r0
    4458:	cd b7       	in	r28, 0x3d	; 61
    445a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    445c:	84 e5       	ldi	r24, 0x54	; 84
    445e:	90 e0       	ldi	r25, 0x00	; 0
    4460:	fc 01       	movw	r30, r24
    4462:	80 81       	ld	r24, Z
    4464:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    4466:	89 81       	ldd	r24, Y+1	; 0x01
}
    4468:	0f 90       	pop	r0
    446a:	cf 91       	pop	r28
    446c:	df 91       	pop	r29
    446e:	08 95       	ret

00004470 <micSystemControlMasterControlUnitWatchdogResetFlag>:

//get the WDRF: Watchdog Reset Flag
Boolean micSystemControlMasterControlUnitWatchdogResetFlag( void ) 
{
    4470:	df 93       	push	r29
    4472:	cf 93       	push	r28
    4474:	0f 92       	push	r0
    4476:	cd b7       	in	r28, 0x3d	; 61
    4478:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & WDRF) >> WDRF;
    447a:	84 e5       	ldi	r24, 0x54	; 84
    447c:	90 e0       	ldi	r25, 0x00	; 0
    447e:	fc 01       	movw	r30, r24
    4480:	80 81       	ld	r24, Z
    4482:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    4484:	89 81       	ldd	r24, Y+1	; 0x01
}
    4486:	0f 90       	pop	r0
    4488:	cf 91       	pop	r28
    448a:	df 91       	pop	r29
    448c:	08 95       	ret

0000448e <micSystemControlMasterControlUnitBrownOutResetFlag>:

//get the BORF: Brown-out Reset Flag
Boolean micSystemControlMasterControlUnitBrownOutResetFlag( void ) 
{
    448e:	df 93       	push	r29
    4490:	cf 93       	push	r28
    4492:	0f 92       	push	r0
    4494:	cd b7       	in	r28, 0x3d	; 61
    4496:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & BORF) >> BORF;
    4498:	84 e5       	ldi	r24, 0x54	; 84
    449a:	90 e0       	ldi	r25, 0x00	; 0
    449c:	fc 01       	movw	r30, r24
    449e:	80 81       	ld	r24, Z
    44a0:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    44a2:	89 81       	ldd	r24, Y+1	; 0x01
}
    44a4:	0f 90       	pop	r0
    44a6:	cf 91       	pop	r28
    44a8:	df 91       	pop	r29
    44aa:	08 95       	ret

000044ac <micSystemControlMasterControlUnitExternalResetFlag>:

//get the EXTRF: External Reset Flag
Boolean micSystemControlMasterControlUnitExternalResetFlag( void ) 
{
    44ac:	df 93       	push	r29
    44ae:	cf 93       	push	r28
    44b0:	0f 92       	push	r0
    44b2:	cd b7       	in	r28, 0x3d	; 61
    44b4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    44b6:	84 e5       	ldi	r24, 0x54	; 84
    44b8:	90 e0       	ldi	r25, 0x00	; 0
    44ba:	fc 01       	movw	r30, r24
    44bc:	80 81       	ld	r24, Z
    44be:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    44c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    44c2:	0f 90       	pop	r0
    44c4:	cf 91       	pop	r28
    44c6:	df 91       	pop	r29
    44c8:	08 95       	ret

000044ca <micSystemControlMasterControlUnitPowerOnResetFlag>:

//get the PORF: Power-on Reset Flag
Boolean micSystemControlMasterControlUnitPowerOnResetFlag( void ) 
{
    44ca:	df 93       	push	r29
    44cc:	cf 93       	push	r28
    44ce:	0f 92       	push	r0
    44d0:	cd b7       	in	r28, 0x3d	; 61
    44d2:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & PORF) >> PORF;
    44d4:	84 e5       	ldi	r24, 0x54	; 84
    44d6:	90 e0       	ldi	r25, 0x00	; 0
    44d8:	fc 01       	movw	r30, r24
    44da:	80 81       	ld	r24, Z
    44dc:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    44de:	89 81       	ldd	r24, Y+1	; 0x01
}
    44e0:	0f 90       	pop	r0
    44e2:	cf 91       	pop	r28
    44e4:	df 91       	pop	r29
    44e6:	08 95       	ret

000044e8 <micSystemControlWatchdogTimerControlWatchdogFlag>:

//get the WDIF: Watchdog Interrupt Flag
Boolean micSystemControlWatchdogTimerControlWatchdogFlag( void ) 
{
    44e8:	df 93       	push	r29
    44ea:	cf 93       	push	r28
    44ec:	0f 92       	push	r0
    44ee:	cd b7       	in	r28, 0x3d	; 61
    44f0:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (WDTCSR & WDIF) >> WDIF;
    44f2:	80 e6       	ldi	r24, 0x60	; 96
    44f4:	90 e0       	ldi	r25, 0x00	; 0
    44f6:	fc 01       	movw	r30, r24
    44f8:	80 81       	ld	r24, Z
    44fa:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    44fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    44fe:	0f 90       	pop	r0
    4500:	cf 91       	pop	r28
    4502:	df 91       	pop	r29
    4504:	08 95       	ret

00004506 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable>:

//set the WDIE: Watchdog Interrupt Enable
Boolean micSystemControlWatchdogTimerControlWatchdogInterruptEnable( Boolean enable ) 
{
    4506:	df 93       	push	r29
    4508:	cf 93       	push	r28
    450a:	00 d0       	rcall	.+0      	; 0x450c <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x6>
    450c:	cd b7       	in	r28, 0x3d	; 61
    450e:	de b7       	in	r29, 0x3e	; 62
    4510:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4512:	81 e0       	ldi	r24, 0x01	; 1
    4514:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(WDTCSR,WDIE,enable);
    4516:	8a 81       	ldd	r24, Y+2	; 0x02
    4518:	88 23       	and	r24, r24
    451a:	51 f0       	breq	.+20     	; 0x4530 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x2a>
    451c:	80 e6       	ldi	r24, 0x60	; 96
    451e:	90 e0       	ldi	r25, 0x00	; 0
    4520:	20 e6       	ldi	r18, 0x60	; 96
    4522:	30 e0       	ldi	r19, 0x00	; 0
    4524:	f9 01       	movw	r30, r18
    4526:	20 81       	ld	r18, Z
    4528:	20 64       	ori	r18, 0x40	; 64
    452a:	fc 01       	movw	r30, r24
    452c:	20 83       	st	Z, r18
    452e:	09 c0       	rjmp	.+18     	; 0x4542 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x3c>
    4530:	80 e6       	ldi	r24, 0x60	; 96
    4532:	90 e0       	ldi	r25, 0x00	; 0
    4534:	20 e6       	ldi	r18, 0x60	; 96
    4536:	30 e0       	ldi	r19, 0x00	; 0
    4538:	f9 01       	movw	r30, r18
    453a:	20 81       	ld	r18, Z
    453c:	2f 7b       	andi	r18, 0xBF	; 191
    453e:	fc 01       	movw	r30, r24
    4540:	20 83       	st	Z, r18
	return o_success;
    4542:	89 81       	ldd	r24, Y+1	; 0x01
}
    4544:	0f 90       	pop	r0
    4546:	0f 90       	pop	r0
    4548:	cf 91       	pop	r28
    454a:	df 91       	pop	r29
    454c:	08 95       	ret

0000454e <micSystemControlWatchdogTimerControlWatchdogChangeEnable>:

//get the WDCE: Watchdog Change Enable
Boolean micSystemControlWatchdogTimerControlWatchdogChangeEnable( void ) 
{
    454e:	df 93       	push	r29
    4550:	cf 93       	push	r28
    4552:	0f 92       	push	r0
    4554:	cd b7       	in	r28, 0x3d	; 61
    4556:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (WDTCSR & WDCE) >> WDCE;
    4558:	80 e6       	ldi	r24, 0x60	; 96
    455a:	90 e0       	ldi	r25, 0x00	; 0
    455c:	fc 01       	movw	r30, r24
    455e:	80 81       	ld	r24, Z
    4560:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    4562:	89 81       	ldd	r24, Y+1	; 0x01
}
    4564:	0f 90       	pop	r0
    4566:	cf 91       	pop	r28
    4568:	df 91       	pop	r29
    456a:	08 95       	ret

0000456c <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable>:

//set the WDE: Watchdog System Reset Enable
Boolean micSystemControlWatchdogTimerControlWatchdogSystemResetEnable( Boolean enable ) 
{
    456c:	df 93       	push	r29
    456e:	cf 93       	push	r28
    4570:	00 d0       	rcall	.+0      	; 0x4572 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x6>
    4572:	cd b7       	in	r28, 0x3d	; 61
    4574:	de b7       	in	r29, 0x3e	; 62
    4576:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4578:	81 e0       	ldi	r24, 0x01	; 1
    457a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(WDTCSR,WDE,enable);
    457c:	8a 81       	ldd	r24, Y+2	; 0x02
    457e:	88 23       	and	r24, r24
    4580:	51 f0       	breq	.+20     	; 0x4596 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x2a>
    4582:	80 e6       	ldi	r24, 0x60	; 96
    4584:	90 e0       	ldi	r25, 0x00	; 0
    4586:	20 e6       	ldi	r18, 0x60	; 96
    4588:	30 e0       	ldi	r19, 0x00	; 0
    458a:	f9 01       	movw	r30, r18
    458c:	20 81       	ld	r18, Z
    458e:	28 60       	ori	r18, 0x08	; 8
    4590:	fc 01       	movw	r30, r24
    4592:	20 83       	st	Z, r18
    4594:	09 c0       	rjmp	.+18     	; 0x45a8 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x3c>
    4596:	80 e6       	ldi	r24, 0x60	; 96
    4598:	90 e0       	ldi	r25, 0x00	; 0
    459a:	20 e6       	ldi	r18, 0x60	; 96
    459c:	30 e0       	ldi	r19, 0x00	; 0
    459e:	f9 01       	movw	r30, r18
    45a0:	20 81       	ld	r18, Z
    45a2:	27 7f       	andi	r18, 0xF7	; 247
    45a4:	fc 01       	movw	r30, r24
    45a6:	20 83       	st	Z, r18
	return o_success;
    45a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    45aa:	0f 90       	pop	r0
    45ac:	0f 90       	pop	r0
    45ae:	cf 91       	pop	r28
    45b0:	df 91       	pop	r29
    45b2:	08 95       	ret

000045b4 <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler>:

//set the WDP3:0: Watchdog Timer Prescaler 3, 2, 1 and 0
Boolean micSystemControlWatchdogTimerControlWatchdogTimerPrescaler( ESystemWatchdogPrescaler prescaler_value ) 
{
    45b4:	df 93       	push	r29
    45b6:	cf 93       	push	r28
    45b8:	00 d0       	rcall	.+0      	; 0x45ba <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler+0x6>
    45ba:	0f 92       	push	r0
    45bc:	cd b7       	in	r28, 0x3d	; 61
    45be:	de b7       	in	r29, 0x3e	; 62
    45c0:	9b 83       	std	Y+3, r25	; 0x03
    45c2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    45c4:	81 e0       	ldi	r24, 0x01	; 1
    45c6:	89 83       	std	Y+1, r24	; 0x01
	WDTCSR |= prescaler_value;
    45c8:	80 e6       	ldi	r24, 0x60	; 96
    45ca:	90 e0       	ldi	r25, 0x00	; 0
    45cc:	20 e6       	ldi	r18, 0x60	; 96
    45ce:	30 e0       	ldi	r19, 0x00	; 0
    45d0:	f9 01       	movw	r30, r18
    45d2:	30 81       	ld	r19, Z
    45d4:	2a 81       	ldd	r18, Y+2	; 0x02
    45d6:	23 2b       	or	r18, r19
    45d8:	fc 01       	movw	r30, r24
    45da:	20 83       	st	Z, r18
	return o_success;
    45dc:	89 81       	ldd	r24, Y+1	; 0x01
    45de:	0f 90       	pop	r0
    45e0:	0f 90       	pop	r0
    45e2:	0f 90       	pop	r0
    45e4:	cf 91       	pop	r28
    45e6:	df 91       	pop	r29
    45e8:	08 95       	ret

000045ea <micTimer0CompareMatchOutputAMode>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the COM0A1:0: Compare Match Output A Mode
Boolean micTimer0CompareMatchOutputAMode( ETimer0CompareMatchOutputAMode mode ) 
{
    45ea:	df 93       	push	r29
    45ec:	cf 93       	push	r28
    45ee:	00 d0       	rcall	.+0      	; 0x45f0 <micTimer0CompareMatchOutputAMode+0x6>
    45f0:	0f 92       	push	r0
    45f2:	cd b7       	in	r28, 0x3d	; 61
    45f4:	de b7       	in	r29, 0x3e	; 62
    45f6:	9b 83       	std	Y+3, r25	; 0x03
    45f8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    45fa:	81 e0       	ldi	r24, 0x01	; 1
    45fc:	89 83       	std	Y+1, r24	; 0x01
	TCCR0A = ( TCCR0A & ~( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) ) |
    45fe:	84 e4       	ldi	r24, 0x44	; 68
    4600:	90 e0       	ldi	r25, 0x00	; 0
    4602:	24 e4       	ldi	r18, 0x44	; 68
    4604:	30 e0       	ldi	r19, 0x00	; 0
    4606:	f9 01       	movw	r30, r18
    4608:	20 81       	ld	r18, Z
    460a:	32 2f       	mov	r19, r18
    460c:	3f 73       	andi	r19, 0x3F	; 63
    460e:	2a 81       	ldd	r18, Y+2	; 0x02
    4610:	20 7c       	andi	r18, 0xC0	; 192
    4612:	23 2b       	or	r18, r19
    4614:	fc 01       	movw	r30, r24
    4616:	20 83       	st	Z, r18
             ( mode   &  ( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) );
	return o_success;
    4618:	89 81       	ldd	r24, Y+1	; 0x01
}
    461a:	0f 90       	pop	r0
    461c:	0f 90       	pop	r0
    461e:	0f 90       	pop	r0
    4620:	cf 91       	pop	r28
    4622:	df 91       	pop	r29
    4624:	08 95       	ret

00004626 <micTimer0CompareMatchOutputBMode>:

//set the COM0B1:0: Compare Match Output B Mode
Boolean micTimer0CompareMatchOutputBMode( ETimer0CompareMatchOutputBMode mode ) 
{
    4626:	df 93       	push	r29
    4628:	cf 93       	push	r28
    462a:	00 d0       	rcall	.+0      	; 0x462c <micTimer0CompareMatchOutputBMode+0x6>
    462c:	0f 92       	push	r0
    462e:	cd b7       	in	r28, 0x3d	; 61
    4630:	de b7       	in	r29, 0x3e	; 62
    4632:	9b 83       	std	Y+3, r25	; 0x03
    4634:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4636:	81 e0       	ldi	r24, 0x01	; 1
    4638:	89 83       	std	Y+1, r24	; 0x01
	TCCR0B = ( TCCR0B & ~( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) ) |
    463a:	85 e4       	ldi	r24, 0x45	; 69
    463c:	90 e0       	ldi	r25, 0x00	; 0
    463e:	25 e4       	ldi	r18, 0x45	; 69
    4640:	30 e0       	ldi	r19, 0x00	; 0
    4642:	f9 01       	movw	r30, r18
    4644:	20 81       	ld	r18, Z
    4646:	32 2f       	mov	r19, r18
    4648:	3f 7c       	andi	r19, 0xCF	; 207
    464a:	2a 81       	ldd	r18, Y+2	; 0x02
    464c:	20 73       	andi	r18, 0x30	; 48
    464e:	23 2b       	or	r18, r19
    4650:	fc 01       	movw	r30, r24
    4652:	20 83       	st	Z, r18
             ( mode   &  ( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) );
	return o_success;
    4654:	89 81       	ldd	r24, Y+1	; 0x01
}
    4656:	0f 90       	pop	r0
    4658:	0f 90       	pop	r0
    465a:	0f 90       	pop	r0
    465c:	cf 91       	pop	r28
    465e:	df 91       	pop	r29
    4660:	08 95       	ret

00004662 <micTimer0WaveformGenerationMode>:

//set the WGM01:0: Waveform Generation Mode
Boolean micTimer0WaveformGenerationMode( ETimer0GeneratorMode mode ) 
{
    4662:	df 93       	push	r29
    4664:	cf 93       	push	r28
    4666:	00 d0       	rcall	.+0      	; 0x4668 <micTimer0WaveformGenerationMode+0x6>
    4668:	0f 92       	push	r0
    466a:	cd b7       	in	r28, 0x3d	; 61
    466c:	de b7       	in	r29, 0x3e	; 62
    466e:	9b 83       	std	Y+3, r25	; 0x03
    4670:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4672:	81 e0       	ldi	r24, 0x01	; 1
    4674:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(TCCR0A , WGM00,( mode & ( 1U << WGM00 ) ) );
    4676:	8a 81       	ldd	r24, Y+2	; 0x02
    4678:	9b 81       	ldd	r25, Y+3	; 0x03
    467a:	81 70       	andi	r24, 0x01	; 1
    467c:	90 70       	andi	r25, 0x00	; 0
    467e:	88 23       	and	r24, r24
    4680:	51 f0       	breq	.+20     	; 0x4696 <micTimer0WaveformGenerationMode+0x34>
    4682:	84 e4       	ldi	r24, 0x44	; 68
    4684:	90 e0       	ldi	r25, 0x00	; 0
    4686:	24 e4       	ldi	r18, 0x44	; 68
    4688:	30 e0       	ldi	r19, 0x00	; 0
    468a:	f9 01       	movw	r30, r18
    468c:	20 81       	ld	r18, Z
    468e:	21 60       	ori	r18, 0x01	; 1
    4690:	fc 01       	movw	r30, r24
    4692:	20 83       	st	Z, r18
    4694:	09 c0       	rjmp	.+18     	; 0x46a8 <micTimer0WaveformGenerationMode+0x46>
    4696:	84 e4       	ldi	r24, 0x44	; 68
    4698:	90 e0       	ldi	r25, 0x00	; 0
    469a:	24 e4       	ldi	r18, 0x44	; 68
    469c:	30 e0       	ldi	r19, 0x00	; 0
    469e:	f9 01       	movw	r30, r18
    46a0:	20 81       	ld	r18, Z
    46a2:	2e 7f       	andi	r18, 0xFE	; 254
    46a4:	fc 01       	movw	r30, r24
    46a6:	20 83       	st	Z, r18
	BIT_SET(TCCR0A , WGM01,( mode & ( 1U << WGM01 ) ) >> 1U );
    46a8:	8a 81       	ldd	r24, Y+2	; 0x02
    46aa:	9b 81       	ldd	r25, Y+3	; 0x03
    46ac:	82 70       	andi	r24, 0x02	; 2
    46ae:	90 70       	andi	r25, 0x00	; 0
    46b0:	96 95       	lsr	r25
    46b2:	87 95       	ror	r24
    46b4:	00 97       	sbiw	r24, 0x00	; 0
    46b6:	51 f0       	breq	.+20     	; 0x46cc <micTimer0WaveformGenerationMode+0x6a>
    46b8:	84 e4       	ldi	r24, 0x44	; 68
    46ba:	90 e0       	ldi	r25, 0x00	; 0
    46bc:	24 e4       	ldi	r18, 0x44	; 68
    46be:	30 e0       	ldi	r19, 0x00	; 0
    46c0:	f9 01       	movw	r30, r18
    46c2:	20 81       	ld	r18, Z
    46c4:	22 60       	ori	r18, 0x02	; 2
    46c6:	fc 01       	movw	r30, r24
    46c8:	20 83       	st	Z, r18
    46ca:	09 c0       	rjmp	.+18     	; 0x46de <micTimer0WaveformGenerationMode+0x7c>
    46cc:	84 e4       	ldi	r24, 0x44	; 68
    46ce:	90 e0       	ldi	r25, 0x00	; 0
    46d0:	24 e4       	ldi	r18, 0x44	; 68
    46d2:	30 e0       	ldi	r19, 0x00	; 0
    46d4:	f9 01       	movw	r30, r18
    46d6:	20 81       	ld	r18, Z
    46d8:	2d 7f       	andi	r18, 0xFD	; 253
    46da:	fc 01       	movw	r30, r24
    46dc:	20 83       	st	Z, r18
	BIT_SET(TCCR0B , WGM02,( mode & ( 1U << WGM02 ) ) >> 2U );
    46de:	8a 81       	ldd	r24, Y+2	; 0x02
    46e0:	9b 81       	ldd	r25, Y+3	; 0x03
    46e2:	88 70       	andi	r24, 0x08	; 8
    46e4:	90 70       	andi	r25, 0x00	; 0
    46e6:	96 95       	lsr	r25
    46e8:	87 95       	ror	r24
    46ea:	96 95       	lsr	r25
    46ec:	87 95       	ror	r24
    46ee:	00 97       	sbiw	r24, 0x00	; 0
    46f0:	51 f0       	breq	.+20     	; 0x4706 <micTimer0WaveformGenerationMode+0xa4>
    46f2:	85 e4       	ldi	r24, 0x45	; 69
    46f4:	90 e0       	ldi	r25, 0x00	; 0
    46f6:	25 e4       	ldi	r18, 0x45	; 69
    46f8:	30 e0       	ldi	r19, 0x00	; 0
    46fa:	f9 01       	movw	r30, r18
    46fc:	20 81       	ld	r18, Z
    46fe:	28 60       	ori	r18, 0x08	; 8
    4700:	fc 01       	movw	r30, r24
    4702:	20 83       	st	Z, r18
    4704:	09 c0       	rjmp	.+18     	; 0x4718 <micTimer0WaveformGenerationMode+0xb6>
    4706:	85 e4       	ldi	r24, 0x45	; 69
    4708:	90 e0       	ldi	r25, 0x00	; 0
    470a:	25 e4       	ldi	r18, 0x45	; 69
    470c:	30 e0       	ldi	r19, 0x00	; 0
    470e:	f9 01       	movw	r30, r18
    4710:	20 81       	ld	r18, Z
    4712:	27 7f       	andi	r18, 0xF7	; 247
    4714:	fc 01       	movw	r30, r24
    4716:	20 83       	st	Z, r18
	
	return o_success;
    4718:	89 81       	ldd	r24, Y+1	; 0x01
}
    471a:	0f 90       	pop	r0
    471c:	0f 90       	pop	r0
    471e:	0f 90       	pop	r0
    4720:	cf 91       	pop	r28
    4722:	df 91       	pop	r29
    4724:	08 95       	ret

00004726 <micTimer0ForceOutputCompareA>:

//set the FOC0A: Force Output Compare A
Boolean micTimer0ForceOutputCompareA( ETimer0ForceCompare mode ) 
{
    4726:	df 93       	push	r29
    4728:	cf 93       	push	r28
    472a:	00 d0       	rcall	.+0      	; 0x472c <micTimer0ForceOutputCompareA+0x6>
    472c:	0f 92       	push	r0
    472e:	cd b7       	in	r28, 0x3d	; 61
    4730:	de b7       	in	r29, 0x3e	; 62
    4732:	9b 83       	std	Y+3, r25	; 0x03
    4734:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4736:	81 e0       	ldi	r24, 0x01	; 1
    4738:	89 83       	std	Y+1, r24	; 0x01
	TCCR0B |= mode & ( ( 1U << FOC0B ) | ( 1U << FOC0A ) );
    473a:	85 e4       	ldi	r24, 0x45	; 69
    473c:	90 e0       	ldi	r25, 0x00	; 0
    473e:	25 e4       	ldi	r18, 0x45	; 69
    4740:	30 e0       	ldi	r19, 0x00	; 0
    4742:	f9 01       	movw	r30, r18
    4744:	30 81       	ld	r19, Z
    4746:	2a 81       	ldd	r18, Y+2	; 0x02
    4748:	20 7c       	andi	r18, 0xC0	; 192
    474a:	23 2b       	or	r18, r19
    474c:	fc 01       	movw	r30, r24
    474e:	20 83       	st	Z, r18
	return o_success;
    4750:	89 81       	ldd	r24, Y+1	; 0x01
}
    4752:	0f 90       	pop	r0
    4754:	0f 90       	pop	r0
    4756:	0f 90       	pop	r0
    4758:	cf 91       	pop	r28
    475a:	df 91       	pop	r29
    475c:	08 95       	ret

0000475e <micTimer0SetClockDivision>:

//set the CS02:0: Clock Select
void micTimer0SetClockDivision( ETimer0Clock clock_div )
{
    475e:	df 93       	push	r29
    4760:	cf 93       	push	r28
    4762:	00 d0       	rcall	.+0      	; 0x4764 <micTimer0SetClockDivision+0x6>
    4764:	cd b7       	in	r28, 0x3d	; 61
    4766:	de b7       	in	r29, 0x3e	; 62
    4768:	9a 83       	std	Y+2, r25	; 0x02
    476a:	89 83       	std	Y+1, r24	; 0x01
	TCCR0B = ( TCCR0B    & ~( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) ) |
    476c:	85 e4       	ldi	r24, 0x45	; 69
    476e:	90 e0       	ldi	r25, 0x00	; 0
    4770:	25 e4       	ldi	r18, 0x45	; 69
    4772:	30 e0       	ldi	r19, 0x00	; 0
    4774:	f9 01       	movw	r30, r18
    4776:	20 81       	ld	r18, Z
    4778:	32 2f       	mov	r19, r18
    477a:	38 7f       	andi	r19, 0xF8	; 248
    477c:	29 81       	ldd	r18, Y+1	; 0x01
    477e:	27 70       	andi	r18, 0x07	; 7
    4780:	23 2b       	or	r18, r19
    4782:	fc 01       	movw	r30, r24
    4784:	20 83       	st	Z, r18
             ( clock_div &  ( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) );
}
    4786:	0f 90       	pop	r0
    4788:	0f 90       	pop	r0
    478a:	cf 91       	pop	r28
    478c:	df 91       	pop	r29
    478e:	08 95       	ret

00004790 <micTimer0SetTimerCounterRegister>:

//set the TCNT0 Timer/Counter Register
void micTimer0SetTimerCounterRegister( Int8U tcnt0 )
{
    4790:	df 93       	push	r29
    4792:	cf 93       	push	r28
    4794:	0f 92       	push	r0
    4796:	cd b7       	in	r28, 0x3d	; 61
    4798:	de b7       	in	r29, 0x3e	; 62
    479a:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = tcnt0 ;
    479c:	86 e4       	ldi	r24, 0x46	; 70
    479e:	90 e0       	ldi	r25, 0x00	; 0
    47a0:	29 81       	ldd	r18, Y+1	; 0x01
    47a2:	fc 01       	movw	r30, r24
    47a4:	20 83       	st	Z, r18
}
    47a6:	0f 90       	pop	r0
    47a8:	cf 91       	pop	r28
    47aa:	df 91       	pop	r29
    47ac:	08 95       	ret

000047ae <micTimer0GetTimerCounterRegister>:

//Get the TCNT0 Timer/Counter Register
Int8U micTimer0GetTimerCounterRegister( void )
{
    47ae:	df 93       	push	r29
    47b0:	cf 93       	push	r28
    47b2:	cd b7       	in	r28, 0x3d	; 61
    47b4:	de b7       	in	r29, 0x3e	; 62
	return TCNT0 ;
    47b6:	86 e4       	ldi	r24, 0x46	; 70
    47b8:	90 e0       	ldi	r25, 0x00	; 0
    47ba:	fc 01       	movw	r30, r24
    47bc:	80 81       	ld	r24, Z
}
    47be:	cf 91       	pop	r28
    47c0:	df 91       	pop	r29
    47c2:	08 95       	ret

000047c4 <micTimer0SetOutputCompareRegisterA>:

//set the OCR0A Output Compare Register A
void micTimer0SetOutputCompareRegisterA( Int8U ocr0a )
{
    47c4:	df 93       	push	r29
    47c6:	cf 93       	push	r28
    47c8:	0f 92       	push	r0
    47ca:	cd b7       	in	r28, 0x3d	; 61
    47cc:	de b7       	in	r29, 0x3e	; 62
    47ce:	89 83       	std	Y+1, r24	; 0x01
	OCR0A = ocr0a ;
    47d0:	87 e4       	ldi	r24, 0x47	; 71
    47d2:	90 e0       	ldi	r25, 0x00	; 0
    47d4:	29 81       	ldd	r18, Y+1	; 0x01
    47d6:	fc 01       	movw	r30, r24
    47d8:	20 83       	st	Z, r18
}
    47da:	0f 90       	pop	r0
    47dc:	cf 91       	pop	r28
    47de:	df 91       	pop	r29
    47e0:	08 95       	ret

000047e2 <micTimer0GetOutputCompareRegisterA>:

//Get the OCR0A Output Compare Register A
Int8U micTimer0GetOutputCompareRegisterA( void )
{
    47e2:	df 93       	push	r29
    47e4:	cf 93       	push	r28
    47e6:	cd b7       	in	r28, 0x3d	; 61
    47e8:	de b7       	in	r29, 0x3e	; 62
	return OCR0A ;
    47ea:	87 e4       	ldi	r24, 0x47	; 71
    47ec:	90 e0       	ldi	r25, 0x00	; 0
    47ee:	fc 01       	movw	r30, r24
    47f0:	80 81       	ld	r24, Z
}
    47f2:	cf 91       	pop	r28
    47f4:	df 91       	pop	r29
    47f6:	08 95       	ret

000047f8 <micTimer0SetOutputCompareRegisterB>:

//set the OCR0A Output Compare Register B
void micTimer0SetOutputCompareRegisterB( Int8U ocr0b )
{
    47f8:	df 93       	push	r29
    47fa:	cf 93       	push	r28
    47fc:	0f 92       	push	r0
    47fe:	cd b7       	in	r28, 0x3d	; 61
    4800:	de b7       	in	r29, 0x3e	; 62
    4802:	89 83       	std	Y+1, r24	; 0x01
	OCR0B = ocr0b ;
    4804:	88 e4       	ldi	r24, 0x48	; 72
    4806:	90 e0       	ldi	r25, 0x00	; 0
    4808:	29 81       	ldd	r18, Y+1	; 0x01
    480a:	fc 01       	movw	r30, r24
    480c:	20 83       	st	Z, r18
}
    480e:	0f 90       	pop	r0
    4810:	cf 91       	pop	r28
    4812:	df 91       	pop	r29
    4814:	08 95       	ret

00004816 <micTimer0GetOutputCompareRegisterB>:

//Get the OCR0A Output Compare Register B
Int8U micTimer0GetOutputCompareRegisterB( void )
{
    4816:	df 93       	push	r29
    4818:	cf 93       	push	r28
    481a:	cd b7       	in	r28, 0x3d	; 61
    481c:	de b7       	in	r29, 0x3e	; 62
	return OCR0B ;
    481e:	88 e4       	ldi	r24, 0x48	; 72
    4820:	90 e0       	ldi	r25, 0x00	; 0
    4822:	fc 01       	movw	r30, r24
    4824:	80 81       	ld	r24, Z
}
    4826:	cf 91       	pop	r28
    4828:	df 91       	pop	r29
    482a:	08 95       	ret

0000482c <micTimer0SetTimerCounterInterrupt>:

//set the TIMSK0 Timer/Counter Interrupt Mask Register
void micTimer0SetTimerCounterInterrupt( ETimer0Interrupts it )
{
    482c:	df 93       	push	r29
    482e:	cf 93       	push	r28
    4830:	00 d0       	rcall	.+0      	; 0x4832 <micTimer0SetTimerCounterInterrupt+0x6>
    4832:	cd b7       	in	r28, 0x3d	; 61
    4834:	de b7       	in	r29, 0x3e	; 62
    4836:	9a 83       	std	Y+2, r25	; 0x02
    4838:	89 83       	std	Y+1, r24	; 0x01
	TIMSK0 |= ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    483a:	8e e6       	ldi	r24, 0x6E	; 110
    483c:	90 e0       	ldi	r25, 0x00	; 0
    483e:	2e e6       	ldi	r18, 0x6E	; 110
    4840:	30 e0       	ldi	r19, 0x00	; 0
    4842:	f9 01       	movw	r30, r18
    4844:	30 81       	ld	r19, Z
    4846:	29 81       	ldd	r18, Y+1	; 0x01
    4848:	27 70       	andi	r18, 0x07	; 7
    484a:	23 2b       	or	r18, r19
    484c:	fc 01       	movw	r30, r24
    484e:	20 83       	st	Z, r18
}
    4850:	0f 90       	pop	r0
    4852:	0f 90       	pop	r0
    4854:	cf 91       	pop	r28
    4856:	df 91       	pop	r29
    4858:	08 95       	ret

0000485a <micTimer0ClearTimerCounterInterrupt>:

//Clear the TIMSK0 Timer/Counter Interrupt Unmask Register
void micTimer0ClearTimerCounterInterrupt( ETimer0Interrupts it )
{
    485a:	df 93       	push	r29
    485c:	cf 93       	push	r28
    485e:	00 d0       	rcall	.+0      	; 0x4860 <micTimer0ClearTimerCounterInterrupt+0x6>
    4860:	cd b7       	in	r28, 0x3d	; 61
    4862:	de b7       	in	r29, 0x3e	; 62
    4864:	9a 83       	std	Y+2, r25	; 0x02
    4866:	89 83       	std	Y+1, r24	; 0x01
	TIMSK0 &= ~ ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    4868:	8e e6       	ldi	r24, 0x6E	; 110
    486a:	90 e0       	ldi	r25, 0x00	; 0
    486c:	2e e6       	ldi	r18, 0x6E	; 110
    486e:	30 e0       	ldi	r19, 0x00	; 0
    4870:	f9 01       	movw	r30, r18
    4872:	30 81       	ld	r19, Z
    4874:	29 81       	ldd	r18, Y+1	; 0x01
    4876:	27 70       	andi	r18, 0x07	; 7
    4878:	20 95       	com	r18
    487a:	23 23       	and	r18, r19
    487c:	fc 01       	movw	r30, r24
    487e:	20 83       	st	Z, r18
}
    4880:	0f 90       	pop	r0
    4882:	0f 90       	pop	r0
    4884:	cf 91       	pop	r28
    4886:	df 91       	pop	r29
    4888:	08 95       	ret

0000488a <micTimer0ClearTimerCounterInterruptFlagRegister>:

//Clear the TIFR0 Timer/Counter 0 Interrupt Flag Register
void micTimer0ClearTimerCounterInterruptFlagRegister( ETimer0Flags flag )
{
    488a:	df 93       	push	r29
    488c:	cf 93       	push	r28
    488e:	00 d0       	rcall	.+0      	; 0x4890 <micTimer0ClearTimerCounterInterruptFlagRegister+0x6>
    4890:	cd b7       	in	r28, 0x3d	; 61
    4892:	de b7       	in	r29, 0x3e	; 62
    4894:	9a 83       	std	Y+2, r25	; 0x02
    4896:	89 83       	std	Y+1, r24	; 0x01
	TIMSK0 &= ~ ( flag & ( ( 1U << OCF0B ) | ( 1U << OCF0A ) | ( 1U << TOV0 ) ) );
    4898:	8e e6       	ldi	r24, 0x6E	; 110
    489a:	90 e0       	ldi	r25, 0x00	; 0
    489c:	2e e6       	ldi	r18, 0x6E	; 110
    489e:	30 e0       	ldi	r19, 0x00	; 0
    48a0:	f9 01       	movw	r30, r18
    48a2:	30 81       	ld	r19, Z
    48a4:	29 81       	ldd	r18, Y+1	; 0x01
    48a6:	27 70       	andi	r18, 0x07	; 7
    48a8:	20 95       	com	r18
    48aa:	23 23       	and	r18, r19
    48ac:	fc 01       	movw	r30, r24
    48ae:	20 83       	st	Z, r18
    48b0:	0f 90       	pop	r0
    48b2:	0f 90       	pop	r0
    48b4:	cf 91       	pop	r28
    48b6:	df 91       	pop	r29
    48b8:	08 95       	ret

000048ba <micUsart0SetIODataRegister>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the UDRn  USART I/O Data Register 0
Boolean micUsart0SetIODataRegister( Int8U udr0 ) 
{
    48ba:	df 93       	push	r29
    48bc:	cf 93       	push	r28
    48be:	00 d0       	rcall	.+0      	; 0x48c0 <micUsart0SetIODataRegister+0x6>
    48c0:	cd b7       	in	r28, 0x3d	; 61
    48c2:	de b7       	in	r29, 0x3e	; 62
    48c4:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    48c6:	81 e0       	ldi	r24, 0x01	; 1
    48c8:	89 83       	std	Y+1, r24	; 0x01
	UDR0 = udr0;
    48ca:	86 ec       	ldi	r24, 0xC6	; 198
    48cc:	90 e0       	ldi	r25, 0x00	; 0
    48ce:	2a 81       	ldd	r18, Y+2	; 0x02
    48d0:	fc 01       	movw	r30, r24
    48d2:	20 83       	st	Z, r18
	return o_success;
    48d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    48d6:	0f 90       	pop	r0
    48d8:	0f 90       	pop	r0
    48da:	cf 91       	pop	r28
    48dc:	df 91       	pop	r29
    48de:	08 95       	ret

000048e0 <micUsart1SetIODataRegister>:
//set the UDRn  USART I/O Data Register 1
Boolean micUsart1SetIODataRegister( Int8U udr1 ) 
{
    48e0:	df 93       	push	r29
    48e2:	cf 93       	push	r28
    48e4:	00 d0       	rcall	.+0      	; 0x48e6 <micUsart1SetIODataRegister+0x6>
    48e6:	cd b7       	in	r28, 0x3d	; 61
    48e8:	de b7       	in	r29, 0x3e	; 62
    48ea:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    48ec:	81 e0       	ldi	r24, 0x01	; 1
    48ee:	89 83       	std	Y+1, r24	; 0x01
	UDR1 = udr1;
    48f0:	8e ec       	ldi	r24, 0xCE	; 206
    48f2:	90 e0       	ldi	r25, 0x00	; 0
    48f4:	2a 81       	ldd	r18, Y+2	; 0x02
    48f6:	fc 01       	movw	r30, r24
    48f8:	20 83       	st	Z, r18
	return o_success;
    48fa:	89 81       	ldd	r24, Y+1	; 0x01
}
    48fc:	0f 90       	pop	r0
    48fe:	0f 90       	pop	r0
    4900:	cf 91       	pop	r28
    4902:	df 91       	pop	r29
    4904:	08 95       	ret

00004906 <micUsart0GetIODataRegister>:

//Get the UDRn  USART I/O Data Register 0
Int8U micUsart0GetIODataRegister( void ) 
{
    4906:	df 93       	push	r29
    4908:	cf 93       	push	r28
    490a:	cd b7       	in	r28, 0x3d	; 61
    490c:	de b7       	in	r29, 0x3e	; 62
	return UDR0 ;
    490e:	86 ec       	ldi	r24, 0xC6	; 198
    4910:	90 e0       	ldi	r25, 0x00	; 0
    4912:	fc 01       	movw	r30, r24
    4914:	80 81       	ld	r24, Z
}
    4916:	cf 91       	pop	r28
    4918:	df 91       	pop	r29
    491a:	08 95       	ret

0000491c <micUsart1GetIODataRegister>:
//Get the UDRn  USART I/O Data Register 1
Int8U micUsart1GetIODataRegister( void ) 
{
    491c:	df 93       	push	r29
    491e:	cf 93       	push	r28
    4920:	cd b7       	in	r28, 0x3d	; 61
    4922:	de b7       	in	r29, 0x3e	; 62
	return UDR1 ;
    4924:	8e ec       	ldi	r24, 0xCE	; 206
    4926:	90 e0       	ldi	r25, 0x00	; 0
    4928:	fc 01       	movw	r30, r24
    492a:	80 81       	ld	r24, Z
}
    492c:	cf 91       	pop	r28
    492e:	df 91       	pop	r29
    4930:	08 95       	ret

00004932 <micUsart0GetRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetRegisterEmpty( void )
{
    4932:	df 93       	push	r29
    4934:	cf 93       	push	r28
    4936:	cd b7       	in	r28, 0x3d	; 61
    4938:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & (1U << UDRE0 ) );
    493a:	80 ec       	ldi	r24, 0xC0	; 192
    493c:	90 e0       	ldi	r25, 0x00	; 0
    493e:	fc 01       	movw	r30, r24
    4940:	80 81       	ld	r24, Z
    4942:	80 72       	andi	r24, 0x20	; 32
}
    4944:	cf 91       	pop	r28
    4946:	df 91       	pop	r29
    4948:	08 95       	ret

0000494a <micUsart1GetRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetRegisterEmpty( void )
{
    494a:	df 93       	push	r29
    494c:	cf 93       	push	r28
    494e:	cd b7       	in	r28, 0x3d	; 61
    4950:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & (1U << UDRE1 ) );
    4952:	88 ec       	ldi	r24, 0xC8	; 200
    4954:	90 e0       	ldi	r25, 0x00	; 0
    4956:	fc 01       	movw	r30, r24
    4958:	80 81       	ld	r24, Z
    495a:	80 72       	andi	r24, 0x20	; 32
}
    495c:	cf 91       	pop	r28
    495e:	df 91       	pop	r29
    4960:	08 95       	ret

00004962 <micUsart0GetError>:

//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart0GetError( void )
{ 
    4962:	df 93       	push	r29
    4964:	cf 93       	push	r28
    4966:	cd b7       	in	r28, 0x3d	; 61
    4968:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( ( 1U << FE0 ) | ( 1U << DOR0 ) | ( 1U << UPE0 ) ) );
    496a:	80 ec       	ldi	r24, 0xC0	; 192
    496c:	90 e0       	ldi	r25, 0x00	; 0
    496e:	fc 01       	movw	r30, r24
    4970:	80 81       	ld	r24, Z
    4972:	88 2f       	mov	r24, r24
    4974:	90 e0       	ldi	r25, 0x00	; 0
    4976:	8c 71       	andi	r24, 0x1C	; 28
    4978:	90 70       	andi	r25, 0x00	; 0
}
    497a:	cf 91       	pop	r28
    497c:	df 91       	pop	r29
    497e:	08 95       	ret

00004980 <micUsart1GetError>:
//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart1GetError( void )
{ 
    4980:	df 93       	push	r29
    4982:	cf 93       	push	r28
    4984:	cd b7       	in	r28, 0x3d	; 61
    4986:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( ( 1U << FE1 ) | ( 1U << DOR1 ) | ( 1U << UPE1 ) ) );
    4988:	88 ec       	ldi	r24, 0xC8	; 200
    498a:	90 e0       	ldi	r25, 0x00	; 0
    498c:	fc 01       	movw	r30, r24
    498e:	80 81       	ld	r24, Z
    4990:	88 2f       	mov	r24, r24
    4992:	90 e0       	ldi	r25, 0x00	; 0
    4994:	8c 71       	andi	r24, 0x1C	; 28
    4996:	90 70       	andi	r25, 0x00	; 0
}
    4998:	cf 91       	pop	r28
    499a:	df 91       	pop	r29
    499c:	08 95       	ret

0000499e <micUsart0SetSpeedMode>:

//Set the U2Xn: Double the USART Transmission Speed
void micUsart0SetSpeedMode( EUsartSpeedMode mode )
{
    499e:	df 93       	push	r29
    49a0:	cf 93       	push	r28
    49a2:	00 d0       	rcall	.+0      	; 0x49a4 <micUsart0SetSpeedMode+0x6>
    49a4:	cd b7       	in	r28, 0x3d	; 61
    49a6:	de b7       	in	r29, 0x3e	; 62
    49a8:	9a 83       	std	Y+2, r25	; 0x02
    49aa:	89 83       	std	Y+1, r24	; 0x01
	if( mode == E_USART_SPEED_NORMAL )
    49ac:	89 81       	ldd	r24, Y+1	; 0x01
    49ae:	9a 81       	ldd	r25, Y+2	; 0x02
    49b0:	00 97       	sbiw	r24, 0x00	; 0
    49b2:	61 f4       	brne	.+24     	; 0x49cc <micUsart0SetSpeedMode+0x2e>
	{
		UCSR0A &= ~mode;
    49b4:	80 ec       	ldi	r24, 0xC0	; 192
    49b6:	90 e0       	ldi	r25, 0x00	; 0
    49b8:	20 ec       	ldi	r18, 0xC0	; 192
    49ba:	30 e0       	ldi	r19, 0x00	; 0
    49bc:	f9 01       	movw	r30, r18
    49be:	30 81       	ld	r19, Z
    49c0:	29 81       	ldd	r18, Y+1	; 0x01
    49c2:	20 95       	com	r18
    49c4:	23 23       	and	r18, r19
    49c6:	fc 01       	movw	r30, r24
    49c8:	20 83       	st	Z, r18
    49ca:	0a c0       	rjmp	.+20     	; 0x49e0 <micUsart0SetSpeedMode+0x42>
	}
	else
	{
		UCSR0A |= mode;
    49cc:	80 ec       	ldi	r24, 0xC0	; 192
    49ce:	90 e0       	ldi	r25, 0x00	; 0
    49d0:	20 ec       	ldi	r18, 0xC0	; 192
    49d2:	30 e0       	ldi	r19, 0x00	; 0
    49d4:	f9 01       	movw	r30, r18
    49d6:	30 81       	ld	r19, Z
    49d8:	29 81       	ldd	r18, Y+1	; 0x01
    49da:	23 2b       	or	r18, r19
    49dc:	fc 01       	movw	r30, r24
    49de:	20 83       	st	Z, r18
	}		
}
    49e0:	0f 90       	pop	r0
    49e2:	0f 90       	pop	r0
    49e4:	cf 91       	pop	r28
    49e6:	df 91       	pop	r29
    49e8:	08 95       	ret

000049ea <micUsart1SetSpeedMode>:
//Set the U2Xn: Double the USART Transmission Speed
void micUsart1SetSpeedMode( EUsartSpeedMode mode )
{
    49ea:	df 93       	push	r29
    49ec:	cf 93       	push	r28
    49ee:	00 d0       	rcall	.+0      	; 0x49f0 <micUsart1SetSpeedMode+0x6>
    49f0:	cd b7       	in	r28, 0x3d	; 61
    49f2:	de b7       	in	r29, 0x3e	; 62
    49f4:	9a 83       	std	Y+2, r25	; 0x02
    49f6:	89 83       	std	Y+1, r24	; 0x01
	if( mode == E_USART_SPEED_NORMAL )
    49f8:	89 81       	ldd	r24, Y+1	; 0x01
    49fa:	9a 81       	ldd	r25, Y+2	; 0x02
    49fc:	00 97       	sbiw	r24, 0x00	; 0
    49fe:	61 f4       	brne	.+24     	; 0x4a18 <micUsart1SetSpeedMode+0x2e>
	{
		UCSR1A &= ~mode;
    4a00:	88 ec       	ldi	r24, 0xC8	; 200
    4a02:	90 e0       	ldi	r25, 0x00	; 0
    4a04:	28 ec       	ldi	r18, 0xC8	; 200
    4a06:	30 e0       	ldi	r19, 0x00	; 0
    4a08:	f9 01       	movw	r30, r18
    4a0a:	30 81       	ld	r19, Z
    4a0c:	29 81       	ldd	r18, Y+1	; 0x01
    4a0e:	20 95       	com	r18
    4a10:	23 23       	and	r18, r19
    4a12:	fc 01       	movw	r30, r24
    4a14:	20 83       	st	Z, r18
    4a16:	0a c0       	rjmp	.+20     	; 0x4a2c <micUsart1SetSpeedMode+0x42>
	}
	else
	{
		UCSR1A |= mode;
    4a18:	88 ec       	ldi	r24, 0xC8	; 200
    4a1a:	90 e0       	ldi	r25, 0x00	; 0
    4a1c:	28 ec       	ldi	r18, 0xC8	; 200
    4a1e:	30 e0       	ldi	r19, 0x00	; 0
    4a20:	f9 01       	movw	r30, r18
    4a22:	30 81       	ld	r19, Z
    4a24:	29 81       	ldd	r18, Y+1	; 0x01
    4a26:	23 2b       	or	r18, r19
    4a28:	fc 01       	movw	r30, r24
    4a2a:	20 83       	st	Z, r18
	}		
}
    4a2c:	0f 90       	pop	r0
    4a2e:	0f 90       	pop	r0
    4a30:	cf 91       	pop	r28
    4a32:	df 91       	pop	r29
    4a34:	08 95       	ret

00004a36 <micUsart0GetSpeedMode>:

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
    4a36:	df 93       	push	r29
    4a38:	cf 93       	push	r28
    4a3a:	cd b7       	in	r28, 0x3d	; 61
    4a3c:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR0A & ( 1U << U2X0 ) );	
    4a3e:	80 ec       	ldi	r24, 0xC0	; 192
    4a40:	90 e0       	ldi	r25, 0x00	; 0
    4a42:	fc 01       	movw	r30, r24
    4a44:	80 81       	ld	r24, Z
    4a46:	88 2f       	mov	r24, r24
    4a48:	90 e0       	ldi	r25, 0x00	; 0
    4a4a:	82 70       	andi	r24, 0x02	; 2
    4a4c:	90 70       	andi	r25, 0x00	; 0
}
    4a4e:	cf 91       	pop	r28
    4a50:	df 91       	pop	r29
    4a52:	08 95       	ret

00004a54 <micUsart1GetSpeedMode>:
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
    4a54:	df 93       	push	r29
    4a56:	cf 93       	push	r28
    4a58:	cd b7       	in	r28, 0x3d	; 61
    4a5a:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR1A & ( 1U << U2X1 ) );	
    4a5c:	88 ec       	ldi	r24, 0xC8	; 200
    4a5e:	90 e0       	ldi	r25, 0x00	; 0
    4a60:	fc 01       	movw	r30, r24
    4a62:	80 81       	ld	r24, Z
    4a64:	88 2f       	mov	r24, r24
    4a66:	90 e0       	ldi	r25, 0x00	; 0
    4a68:	82 70       	andi	r24, 0x02	; 2
    4a6a:	90 70       	andi	r25, 0x00	; 0
}
    4a6c:	cf 91       	pop	r28
    4a6e:	df 91       	pop	r29
    4a70:	08 95       	ret

00004a72 <micUsart0SetMultiProcessorMode>:

//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart0SetMultiProcessorMode( void )
{
    4a72:	df 93       	push	r29
    4a74:	cf 93       	push	r28
    4a76:	0f 92       	push	r0
    4a78:	cd b7       	in	r28, 0x3d	; 61
    4a7a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4a7c:	81 e0       	ldi	r24, 0x01	; 1
    4a7e:	89 83       	std	Y+1, r24	; 0x01
	UCSR0A = UCSR0A | ( 1U << MPCM0);
    4a80:	80 ec       	ldi	r24, 0xC0	; 192
    4a82:	90 e0       	ldi	r25, 0x00	; 0
    4a84:	20 ec       	ldi	r18, 0xC0	; 192
    4a86:	30 e0       	ldi	r19, 0x00	; 0
    4a88:	f9 01       	movw	r30, r18
    4a8a:	20 81       	ld	r18, Z
    4a8c:	21 60       	ori	r18, 0x01	; 1
    4a8e:	fc 01       	movw	r30, r24
    4a90:	20 83       	st	Z, r18
	return o_success;
    4a92:	89 81       	ldd	r24, Y+1	; 0x01
}
    4a94:	0f 90       	pop	r0
    4a96:	cf 91       	pop	r28
    4a98:	df 91       	pop	r29
    4a9a:	08 95       	ret

00004a9c <micUsart1SetMultiProcessorMode>:
//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart1SetMultiProcessorMode( void )
{
    4a9c:	df 93       	push	r29
    4a9e:	cf 93       	push	r28
    4aa0:	0f 92       	push	r0
    4aa2:	cd b7       	in	r28, 0x3d	; 61
    4aa4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4aa6:	81 e0       	ldi	r24, 0x01	; 1
    4aa8:	89 83       	std	Y+1, r24	; 0x01
	UCSR1A = UCSR1A | ( 1U << MPCM1);
    4aaa:	88 ec       	ldi	r24, 0xC8	; 200
    4aac:	90 e0       	ldi	r25, 0x00	; 0
    4aae:	28 ec       	ldi	r18, 0xC8	; 200
    4ab0:	30 e0       	ldi	r19, 0x00	; 0
    4ab2:	f9 01       	movw	r30, r18
    4ab4:	20 81       	ld	r18, Z
    4ab6:	21 60       	ori	r18, 0x01	; 1
    4ab8:	fc 01       	movw	r30, r24
    4aba:	20 83       	st	Z, r18
	return o_success;
    4abc:	89 81       	ldd	r24, Y+1	; 0x01
}
    4abe:	0f 90       	pop	r0
    4ac0:	cf 91       	pop	r28
    4ac2:	df 91       	pop	r29
    4ac4:	08 95       	ret

00004ac6 <micUsart0GetMultiProcessorMode>:

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
    4ac6:	df 93       	push	r29
    4ac8:	cf 93       	push	r28
    4aca:	cd b7       	in	r28, 0x3d	; 61
    4acc:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR0A & ( 1U << MPCM0 ) );
    4ace:	80 ec       	ldi	r24, 0xC0	; 192
    4ad0:	90 e0       	ldi	r25, 0x00	; 0
    4ad2:	fc 01       	movw	r30, r24
    4ad4:	80 81       	ld	r24, Z
    4ad6:	81 70       	andi	r24, 0x01	; 1
}
    4ad8:	cf 91       	pop	r28
    4ada:	df 91       	pop	r29
    4adc:	08 95       	ret

00004ade <micUsart1GetMultiProcessorMode>:
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
    4ade:	df 93       	push	r29
    4ae0:	cf 93       	push	r28
    4ae2:	cd b7       	in	r28, 0x3d	; 61
    4ae4:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR1A & ( 1U << MPCM1 ) );
    4ae6:	88 ec       	ldi	r24, 0xC8	; 200
    4ae8:	90 e0       	ldi	r25, 0x00	; 0
    4aea:	fc 01       	movw	r30, r24
    4aec:	80 81       	ld	r24, Z
    4aee:	81 70       	andi	r24, 0x01	; 1
}
    4af0:	cf 91       	pop	r28
    4af2:	df 91       	pop	r29
    4af4:	08 95       	ret

00004af6 <micUsart0GetReceiptCompleted>:

//Get the RXCn: USART Receive Complete
Boolean micUsart0GetReceiptCompleted(void)
{
    4af6:	df 93       	push	r29
    4af8:	cf 93       	push	r28
    4afa:	cd b7       	in	r28, 0x3d	; 61
    4afc:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( 1U << RXC0 ) );
    4afe:	80 ec       	ldi	r24, 0xC0	; 192
    4b00:	90 e0       	ldi	r25, 0x00	; 0
    4b02:	fc 01       	movw	r30, r24
    4b04:	80 81       	ld	r24, Z
    4b06:	80 78       	andi	r24, 0x80	; 128
}
    4b08:	cf 91       	pop	r28
    4b0a:	df 91       	pop	r29
    4b0c:	08 95       	ret

00004b0e <micUsart1GetReceiptCompleted>:
//Get the RXCn: USART Receive Complete
Boolean micUsart1GetReceiptCompleted(void)
{
    4b0e:	df 93       	push	r29
    4b10:	cf 93       	push	r28
    4b12:	cd b7       	in	r28, 0x3d	; 61
    4b14:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( 1U << RXC1 ) );
    4b16:	88 ec       	ldi	r24, 0xC8	; 200
    4b18:	90 e0       	ldi	r25, 0x00	; 0
    4b1a:	fc 01       	movw	r30, r24
    4b1c:	80 81       	ld	r24, Z
    4b1e:	80 78       	andi	r24, 0x80	; 128
}
    4b20:	cf 91       	pop	r28
    4b22:	df 91       	pop	r29
    4b24:	08 95       	ret

00004b26 <micUsart0SetTransmitCompleted>:

//Set the TXCn: USART Transmit Complete
Boolean micUsart0SetTransmitCompleted(void)
{
    4b26:	df 93       	push	r29
    4b28:	cf 93       	push	r28
    4b2a:	0f 92       	push	r0
    4b2c:	cd b7       	in	r28, 0x3d	; 61
    4b2e:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4b30:	81 e0       	ldi	r24, 0x01	; 1
    4b32:	89 83       	std	Y+1, r24	; 0x01
	UCSR0A |= ( 1U << TXC0);
    4b34:	80 ec       	ldi	r24, 0xC0	; 192
    4b36:	90 e0       	ldi	r25, 0x00	; 0
    4b38:	20 ec       	ldi	r18, 0xC0	; 192
    4b3a:	30 e0       	ldi	r19, 0x00	; 0
    4b3c:	f9 01       	movw	r30, r18
    4b3e:	20 81       	ld	r18, Z
    4b40:	20 64       	ori	r18, 0x40	; 64
    4b42:	fc 01       	movw	r30, r24
    4b44:	20 83       	st	Z, r18
	return o_success;
    4b46:	89 81       	ldd	r24, Y+1	; 0x01
}
    4b48:	0f 90       	pop	r0
    4b4a:	cf 91       	pop	r28
    4b4c:	df 91       	pop	r29
    4b4e:	08 95       	ret

00004b50 <micUsart1SetTransmitCompleted>:
//Set the TXCn: USART Transmit Complete
Boolean micUsart1SetTransmitCompleted(void)
{
    4b50:	df 93       	push	r29
    4b52:	cf 93       	push	r28
    4b54:	0f 92       	push	r0
    4b56:	cd b7       	in	r28, 0x3d	; 61
    4b58:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4b5a:	81 e0       	ldi	r24, 0x01	; 1
    4b5c:	89 83       	std	Y+1, r24	; 0x01
	UCSR1A |= ( 1U << TXC1);
    4b5e:	88 ec       	ldi	r24, 0xC8	; 200
    4b60:	90 e0       	ldi	r25, 0x00	; 0
    4b62:	28 ec       	ldi	r18, 0xC8	; 200
    4b64:	30 e0       	ldi	r19, 0x00	; 0
    4b66:	f9 01       	movw	r30, r18
    4b68:	20 81       	ld	r18, Z
    4b6a:	20 64       	ori	r18, 0x40	; 64
    4b6c:	fc 01       	movw	r30, r24
    4b6e:	20 83       	st	Z, r18
	return o_success;
    4b70:	89 81       	ldd	r24, Y+1	; 0x01
}
    4b72:	0f 90       	pop	r0
    4b74:	cf 91       	pop	r28
    4b76:	df 91       	pop	r29
    4b78:	08 95       	ret

00004b7a <micUsart0GetTransmitCompleted>:

//Get the TXCn: USART Transmit Complete
Boolean micUsart0GetTransmitCompleted(void)
{
    4b7a:	df 93       	push	r29
    4b7c:	cf 93       	push	r28
    4b7e:	cd b7       	in	r28, 0x3d	; 61
    4b80:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( 1U << TXC0 ) );
    4b82:	80 ec       	ldi	r24, 0xC0	; 192
    4b84:	90 e0       	ldi	r25, 0x00	; 0
    4b86:	fc 01       	movw	r30, r24
    4b88:	80 81       	ld	r24, Z
    4b8a:	80 74       	andi	r24, 0x40	; 64
}
    4b8c:	cf 91       	pop	r28
    4b8e:	df 91       	pop	r29
    4b90:	08 95       	ret

00004b92 <micUsart1GetTransmitCompleted>:
//Get the TXCn: USART Transmit Complete
Boolean micUsart1GetTransmitCompleted(void)
{
    4b92:	df 93       	push	r29
    4b94:	cf 93       	push	r28
    4b96:	cd b7       	in	r28, 0x3d	; 61
    4b98:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( 1U << TXC1 ) );
    4b9a:	88 ec       	ldi	r24, 0xC8	; 200
    4b9c:	90 e0       	ldi	r25, 0x00	; 0
    4b9e:	fc 01       	movw	r30, r24
    4ba0:	80 81       	ld	r24, Z
    4ba2:	80 74       	andi	r24, 0x40	; 64
}
    4ba4:	cf 91       	pop	r28
    4ba6:	df 91       	pop	r29
    4ba8:	08 95       	ret

00004baa <micUsart0GetDataRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetDataRegisterEmpty(void)
{
    4baa:	df 93       	push	r29
    4bac:	cf 93       	push	r28
    4bae:	cd b7       	in	r28, 0x3d	; 61
    4bb0:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( 1U << UDRE0 ) );
    4bb2:	80 ec       	ldi	r24, 0xC0	; 192
    4bb4:	90 e0       	ldi	r25, 0x00	; 0
    4bb6:	fc 01       	movw	r30, r24
    4bb8:	80 81       	ld	r24, Z
    4bba:	80 72       	andi	r24, 0x20	; 32
}
    4bbc:	cf 91       	pop	r28
    4bbe:	df 91       	pop	r29
    4bc0:	08 95       	ret

00004bc2 <micUsart1GetDataRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetDataRegisterEmpty(void)
{
    4bc2:	df 93       	push	r29
    4bc4:	cf 93       	push	r28
    4bc6:	cd b7       	in	r28, 0x3d	; 61
    4bc8:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( 1U << UDRE1 ) );
    4bca:	88 ec       	ldi	r24, 0xC8	; 200
    4bcc:	90 e0       	ldi	r25, 0x00	; 0
    4bce:	fc 01       	movw	r30, r24
    4bd0:	80 81       	ld	r24, Z
    4bd2:	80 72       	andi	r24, 0x20	; 32
}
    4bd4:	cf 91       	pop	r28
    4bd6:	df 91       	pop	r29
    4bd8:	08 95       	ret

00004bda <micUsart0SetTransmitterEnable>:

//Set the TXENn: Transmitter Enable 0
Boolean micUsart0SetTransmitterEnable( void )
{
    4bda:	df 93       	push	r29
    4bdc:	cf 93       	push	r28
    4bde:	0f 92       	push	r0
    4be0:	cd b7       	in	r28, 0x3d	; 61
    4be2:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4be4:	81 e0       	ldi	r24, 0x01	; 1
    4be6:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B = UCSR0B | ( 1U << TXEN0);
    4be8:	81 ec       	ldi	r24, 0xC1	; 193
    4bea:	90 e0       	ldi	r25, 0x00	; 0
    4bec:	21 ec       	ldi	r18, 0xC1	; 193
    4bee:	30 e0       	ldi	r19, 0x00	; 0
    4bf0:	f9 01       	movw	r30, r18
    4bf2:	20 81       	ld	r18, Z
    4bf4:	28 60       	ori	r18, 0x08	; 8
    4bf6:	fc 01       	movw	r30, r24
    4bf8:	20 83       	st	Z, r18
	return o_success;
    4bfa:	89 81       	ldd	r24, Y+1	; 0x01
}
    4bfc:	0f 90       	pop	r0
    4bfe:	cf 91       	pop	r28
    4c00:	df 91       	pop	r29
    4c02:	08 95       	ret

00004c04 <micUsart1SetTransmitterEnable>:
//Set the TXENn: Transmitter Enable 0
Boolean micUsart1SetTransmitterEnable( void )
{
    4c04:	df 93       	push	r29
    4c06:	cf 93       	push	r28
    4c08:	0f 92       	push	r0
    4c0a:	cd b7       	in	r28, 0x3d	; 61
    4c0c:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c0e:	81 e0       	ldi	r24, 0x01	; 1
    4c10:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B = UCSR1B | ( 1U << TXEN1);
    4c12:	89 ec       	ldi	r24, 0xC9	; 201
    4c14:	90 e0       	ldi	r25, 0x00	; 0
    4c16:	29 ec       	ldi	r18, 0xC9	; 201
    4c18:	30 e0       	ldi	r19, 0x00	; 0
    4c1a:	f9 01       	movw	r30, r18
    4c1c:	20 81       	ld	r18, Z
    4c1e:	28 60       	ori	r18, 0x08	; 8
    4c20:	fc 01       	movw	r30, r24
    4c22:	20 83       	st	Z, r18
	return o_success;
    4c24:	89 81       	ldd	r24, Y+1	; 0x01
}
    4c26:	0f 90       	pop	r0
    4c28:	cf 91       	pop	r28
    4c2a:	df 91       	pop	r29
    4c2c:	08 95       	ret

00004c2e <micUsart0SetTransmitterDisable>:

//Set the TXENn: Transmitter Disable 0
Boolean micUsart0SetTransmitterDisable( void )
{
    4c2e:	df 93       	push	r29
    4c30:	cf 93       	push	r28
    4c32:	0f 92       	push	r0
    4c34:	cd b7       	in	r28, 0x3d	; 61
    4c36:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c38:	81 e0       	ldi	r24, 0x01	; 1
    4c3a:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~( 1U << TXEN0 );
    4c3c:	81 ec       	ldi	r24, 0xC1	; 193
    4c3e:	90 e0       	ldi	r25, 0x00	; 0
    4c40:	21 ec       	ldi	r18, 0xC1	; 193
    4c42:	30 e0       	ldi	r19, 0x00	; 0
    4c44:	f9 01       	movw	r30, r18
    4c46:	20 81       	ld	r18, Z
    4c48:	27 7f       	andi	r18, 0xF7	; 247
    4c4a:	fc 01       	movw	r30, r24
    4c4c:	20 83       	st	Z, r18
	return o_success;
    4c4e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4c50:	0f 90       	pop	r0
    4c52:	cf 91       	pop	r28
    4c54:	df 91       	pop	r29
    4c56:	08 95       	ret

00004c58 <micUsart1SetTransmitterDisable>:
//Set the TXENn: Transmitter Disable 0
Boolean micUsart1SetTransmitterDisable( void )
{
    4c58:	df 93       	push	r29
    4c5a:	cf 93       	push	r28
    4c5c:	0f 92       	push	r0
    4c5e:	cd b7       	in	r28, 0x3d	; 61
    4c60:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c62:	81 e0       	ldi	r24, 0x01	; 1
    4c64:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~( 1U << TXEN1 );
    4c66:	89 ec       	ldi	r24, 0xC9	; 201
    4c68:	90 e0       	ldi	r25, 0x00	; 0
    4c6a:	29 ec       	ldi	r18, 0xC9	; 201
    4c6c:	30 e0       	ldi	r19, 0x00	; 0
    4c6e:	f9 01       	movw	r30, r18
    4c70:	20 81       	ld	r18, Z
    4c72:	27 7f       	andi	r18, 0xF7	; 247
    4c74:	fc 01       	movw	r30, r24
    4c76:	20 83       	st	Z, r18
	return o_success;
    4c78:	89 81       	ldd	r24, Y+1	; 0x01
}
    4c7a:	0f 90       	pop	r0
    4c7c:	cf 91       	pop	r28
    4c7e:	df 91       	pop	r29
    4c80:	08 95       	ret

00004c82 <micUsart0SetReceiverEnable>:

//Set the RXENn: Receiver Enable 0
Boolean micUsart0SetReceiverEnable( void )
{
    4c82:	df 93       	push	r29
    4c84:	cf 93       	push	r28
    4c86:	0f 92       	push	r0
    4c88:	cd b7       	in	r28, 0x3d	; 61
    4c8a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c8c:	81 e0       	ldi	r24, 0x01	; 1
    4c8e:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B = UCSR0B | ( 1U << RXEN0);
    4c90:	81 ec       	ldi	r24, 0xC1	; 193
    4c92:	90 e0       	ldi	r25, 0x00	; 0
    4c94:	21 ec       	ldi	r18, 0xC1	; 193
    4c96:	30 e0       	ldi	r19, 0x00	; 0
    4c98:	f9 01       	movw	r30, r18
    4c9a:	20 81       	ld	r18, Z
    4c9c:	20 61       	ori	r18, 0x10	; 16
    4c9e:	fc 01       	movw	r30, r24
    4ca0:	20 83       	st	Z, r18
	return o_success;
    4ca2:	89 81       	ldd	r24, Y+1	; 0x01
}
    4ca4:	0f 90       	pop	r0
    4ca6:	cf 91       	pop	r28
    4ca8:	df 91       	pop	r29
    4caa:	08 95       	ret

00004cac <micUsart1SetReceiverEnable>:
//Set the RXENn: Receiver Enable 0
Boolean micUsart1SetReceiverEnable( void )
{
    4cac:	df 93       	push	r29
    4cae:	cf 93       	push	r28
    4cb0:	0f 92       	push	r0
    4cb2:	cd b7       	in	r28, 0x3d	; 61
    4cb4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4cb6:	81 e0       	ldi	r24, 0x01	; 1
    4cb8:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B = UCSR1B | ( 1U << RXEN1);
    4cba:	89 ec       	ldi	r24, 0xC9	; 201
    4cbc:	90 e0       	ldi	r25, 0x00	; 0
    4cbe:	29 ec       	ldi	r18, 0xC9	; 201
    4cc0:	30 e0       	ldi	r19, 0x00	; 0
    4cc2:	f9 01       	movw	r30, r18
    4cc4:	20 81       	ld	r18, Z
    4cc6:	20 61       	ori	r18, 0x10	; 16
    4cc8:	fc 01       	movw	r30, r24
    4cca:	20 83       	st	Z, r18
	return o_success;
    4ccc:	89 81       	ldd	r24, Y+1	; 0x01
}
    4cce:	0f 90       	pop	r0
    4cd0:	cf 91       	pop	r28
    4cd2:	df 91       	pop	r29
    4cd4:	08 95       	ret

00004cd6 <micUsart0SetReceiverDisable>:

//Set the RXENn: Receiver Disable 0
Boolean micUsart0SetReceiverDisable( void )
{
    4cd6:	df 93       	push	r29
    4cd8:	cf 93       	push	r28
    4cda:	0f 92       	push	r0
    4cdc:	cd b7       	in	r28, 0x3d	; 61
    4cde:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4ce0:	81 e0       	ldi	r24, 0x01	; 1
    4ce2:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~( 1U << RXEN0 );
    4ce4:	81 ec       	ldi	r24, 0xC1	; 193
    4ce6:	90 e0       	ldi	r25, 0x00	; 0
    4ce8:	21 ec       	ldi	r18, 0xC1	; 193
    4cea:	30 e0       	ldi	r19, 0x00	; 0
    4cec:	f9 01       	movw	r30, r18
    4cee:	20 81       	ld	r18, Z
    4cf0:	2f 7e       	andi	r18, 0xEF	; 239
    4cf2:	fc 01       	movw	r30, r24
    4cf4:	20 83       	st	Z, r18
	return o_success;
    4cf6:	89 81       	ldd	r24, Y+1	; 0x01
}
    4cf8:	0f 90       	pop	r0
    4cfa:	cf 91       	pop	r28
    4cfc:	df 91       	pop	r29
    4cfe:	08 95       	ret

00004d00 <micUsart1SetReceiverDisable>:
//Set the RXENn: Receiver Disable 0
Boolean micUsart1SetReceiverDisable( void )
{
    4d00:	df 93       	push	r29
    4d02:	cf 93       	push	r28
    4d04:	0f 92       	push	r0
    4d06:	cd b7       	in	r28, 0x3d	; 61
    4d08:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4d0a:	81 e0       	ldi	r24, 0x01	; 1
    4d0c:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~( 1U << RXEN1 );
    4d0e:	89 ec       	ldi	r24, 0xC9	; 201
    4d10:	90 e0       	ldi	r25, 0x00	; 0
    4d12:	29 ec       	ldi	r18, 0xC9	; 201
    4d14:	30 e0       	ldi	r19, 0x00	; 0
    4d16:	f9 01       	movw	r30, r18
    4d18:	20 81       	ld	r18, Z
    4d1a:	2f 7e       	andi	r18, 0xEF	; 239
    4d1c:	fc 01       	movw	r30, r24
    4d1e:	20 83       	st	Z, r18
	return o_success;
    4d20:	89 81       	ldd	r24, Y+1	; 0x01
}
    4d22:	0f 90       	pop	r0
    4d24:	cf 91       	pop	r28
    4d26:	df 91       	pop	r29
    4d28:	08 95       	ret

00004d2a <micUsart0SetDataSize>:

//Set the UCSZn : Character Size n
Boolean micUsart0SetDataSize( EUsartDataSize data_size )
{
    4d2a:	df 93       	push	r29
    4d2c:	cf 93       	push	r28
    4d2e:	00 d0       	rcall	.+0      	; 0x4d30 <micUsart0SetDataSize+0x6>
    4d30:	0f 92       	push	r0
    4d32:	cd b7       	in	r28, 0x3d	; 61
    4d34:	de b7       	in	r29, 0x3e	; 62
    4d36:	9b 83       	std	Y+3, r25	; 0x03
    4d38:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4d3a:	81 e0       	ldi	r24, 0x01	; 1
    4d3c:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
    4d3e:	81 ec       	ldi	r24, 0xC1	; 193
    4d40:	90 e0       	ldi	r25, 0x00	; 0
    4d42:	21 ec       	ldi	r18, 0xC1	; 193
    4d44:	30 e0       	ldi	r19, 0x00	; 0
    4d46:	f9 01       	movw	r30, r18
    4d48:	20 81       	ld	r18, Z
    4d4a:	32 2f       	mov	r19, r18
    4d4c:	3b 7f       	andi	r19, 0xFB	; 251
    4d4e:	2a 81       	ldd	r18, Y+2	; 0x02
    4d50:	24 70       	andi	r18, 0x04	; 4
    4d52:	23 2b       	or	r18, r19
    4d54:	fc 01       	movw	r30, r24
    4d56:	20 83       	st	Z, r18
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    4d58:	82 ec       	ldi	r24, 0xC2	; 194
    4d5a:	90 e0       	ldi	r25, 0x00	; 0
    4d5c:	22 ec       	ldi	r18, 0xC2	; 194
    4d5e:	30 e0       	ldi	r19, 0x00	; 0
    4d60:	f9 01       	movw	r30, r18
    4d62:	20 81       	ld	r18, Z
    4d64:	32 2f       	mov	r19, r18
    4d66:	39 7f       	andi	r19, 0xF9	; 249
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
    4d68:	2a 81       	ldd	r18, Y+2	; 0x02
    4d6a:	22 0f       	add	r18, r18
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    4d6c:	26 70       	andi	r18, 0x06	; 6
    4d6e:	23 2b       	or	r18, r19
    4d70:	fc 01       	movw	r30, r24
    4d72:	20 83       	st	Z, r18
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
	return o_success;
    4d74:	89 81       	ldd	r24, Y+1	; 0x01
}
    4d76:	0f 90       	pop	r0
    4d78:	0f 90       	pop	r0
    4d7a:	0f 90       	pop	r0
    4d7c:	cf 91       	pop	r28
    4d7e:	df 91       	pop	r29
    4d80:	08 95       	ret

00004d82 <micUsart1SetDataSize>:
//Set the UCSZn : Character Size n
Boolean micUsart1SetDataSize( EUsartDataSize data_size )
{
    4d82:	df 93       	push	r29
    4d84:	cf 93       	push	r28
    4d86:	00 d0       	rcall	.+0      	; 0x4d88 <micUsart1SetDataSize+0x6>
    4d88:	0f 92       	push	r0
    4d8a:	cd b7       	in	r28, 0x3d	; 61
    4d8c:	de b7       	in	r29, 0x3e	; 62
    4d8e:	9b 83       	std	Y+3, r25	; 0x03
    4d90:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4d92:	81 e0       	ldi	r24, 0x01	; 1
    4d94:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
    4d96:	89 ec       	ldi	r24, 0xC9	; 201
    4d98:	90 e0       	ldi	r25, 0x00	; 0
    4d9a:	29 ec       	ldi	r18, 0xC9	; 201
    4d9c:	30 e0       	ldi	r19, 0x00	; 0
    4d9e:	f9 01       	movw	r30, r18
    4da0:	20 81       	ld	r18, Z
    4da2:	32 2f       	mov	r19, r18
    4da4:	3b 7f       	andi	r19, 0xFB	; 251
    4da6:	2a 81       	ldd	r18, Y+2	; 0x02
    4da8:	24 70       	andi	r18, 0x04	; 4
    4daa:	23 2b       	or	r18, r19
    4dac:	fc 01       	movw	r30, r24
    4dae:	20 83       	st	Z, r18
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    4db0:	8a ec       	ldi	r24, 0xCA	; 202
    4db2:	90 e0       	ldi	r25, 0x00	; 0
    4db4:	2a ec       	ldi	r18, 0xCA	; 202
    4db6:	30 e0       	ldi	r19, 0x00	; 0
    4db8:	f9 01       	movw	r30, r18
    4dba:	20 81       	ld	r18, Z
    4dbc:	32 2f       	mov	r19, r18
    4dbe:	39 7f       	andi	r19, 0xF9	; 249
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
    4dc0:	2a 81       	ldd	r18, Y+2	; 0x02
    4dc2:	22 0f       	add	r18, r18
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    4dc4:	26 70       	andi	r18, 0x06	; 6
    4dc6:	23 2b       	or	r18, r19
    4dc8:	fc 01       	movw	r30, r24
    4dca:	20 83       	st	Z, r18
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
	return o_success;
    4dcc:	89 81       	ldd	r24, Y+1	; 0x01
}
    4dce:	0f 90       	pop	r0
    4dd0:	0f 90       	pop	r0
    4dd2:	0f 90       	pop	r0
    4dd4:	cf 91       	pop	r28
    4dd6:	df 91       	pop	r29
    4dd8:	08 95       	ret

00004dda <micUsart0SetParityMode>:

//Set the UPMn1:0: Parity Mode
Boolean micUsart0SetParityMode( EUsartParityMode parity_mode )
{
    4dda:	df 93       	push	r29
    4ddc:	cf 93       	push	r28
    4dde:	00 d0       	rcall	.+0      	; 0x4de0 <micUsart0SetParityMode+0x6>
    4de0:	0f 92       	push	r0
    4de2:	cd b7       	in	r28, 0x3d	; 61
    4de4:	de b7       	in	r29, 0x3e	; 62
    4de6:	9b 83       	std	Y+3, r25	; 0x03
    4de8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4dea:	81 e0       	ldi	r24, 0x01	; 1
    4dec:	89 83       	std	Y+1, r24	; 0x01
	UCSR0C = (UCSR0C & ~((1U << UPM01) | (1U << UPM00))) |
    4dee:	82 ec       	ldi	r24, 0xC2	; 194
    4df0:	90 e0       	ldi	r25, 0x00	; 0
    4df2:	22 ec       	ldi	r18, 0xC2	; 194
    4df4:	30 e0       	ldi	r19, 0x00	; 0
    4df6:	f9 01       	movw	r30, r18
    4df8:	20 81       	ld	r18, Z
    4dfa:	32 2f       	mov	r19, r18
    4dfc:	3f 7c       	andi	r19, 0xCF	; 207
    4dfe:	2a 81       	ldd	r18, Y+2	; 0x02
    4e00:	20 73       	andi	r18, 0x30	; 48
    4e02:	23 2b       	or	r18, r19
    4e04:	fc 01       	movw	r30, r24
    4e06:	20 83       	st	Z, r18
			(parity_mode & ((1U << UPM01) | (1U << UPM00)));
	return o_success;
    4e08:	89 81       	ldd	r24, Y+1	; 0x01
}
    4e0a:	0f 90       	pop	r0
    4e0c:	0f 90       	pop	r0
    4e0e:	0f 90       	pop	r0
    4e10:	cf 91       	pop	r28
    4e12:	df 91       	pop	r29
    4e14:	08 95       	ret

00004e16 <micUsart1SetParityMode>:
//Set the UPMn1:0: Parity Mode
Boolean micUsart1SetParityMode( EUsartParityMode parity_mode )
{
    4e16:	df 93       	push	r29
    4e18:	cf 93       	push	r28
    4e1a:	00 d0       	rcall	.+0      	; 0x4e1c <micUsart1SetParityMode+0x6>
    4e1c:	0f 92       	push	r0
    4e1e:	cd b7       	in	r28, 0x3d	; 61
    4e20:	de b7       	in	r29, 0x3e	; 62
    4e22:	9b 83       	std	Y+3, r25	; 0x03
    4e24:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4e26:	81 e0       	ldi	r24, 0x01	; 1
    4e28:	89 83       	std	Y+1, r24	; 0x01
	UCSR1C = (UCSR1C & ~((1U << UPM11) | (1U << UPM10))) |
    4e2a:	8a ec       	ldi	r24, 0xCA	; 202
    4e2c:	90 e0       	ldi	r25, 0x00	; 0
    4e2e:	2a ec       	ldi	r18, 0xCA	; 202
    4e30:	30 e0       	ldi	r19, 0x00	; 0
    4e32:	f9 01       	movw	r30, r18
    4e34:	20 81       	ld	r18, Z
    4e36:	32 2f       	mov	r19, r18
    4e38:	3f 7c       	andi	r19, 0xCF	; 207
    4e3a:	2a 81       	ldd	r18, Y+2	; 0x02
    4e3c:	20 73       	andi	r18, 0x30	; 48
    4e3e:	23 2b       	or	r18, r19
    4e40:	fc 01       	movw	r30, r24
    4e42:	20 83       	st	Z, r18
			(parity_mode & ((1U << UPM11) | (1U << UPM10)));
	return o_success;
    4e44:	89 81       	ldd	r24, Y+1	; 0x01
}
    4e46:	0f 90       	pop	r0
    4e48:	0f 90       	pop	r0
    4e4a:	0f 90       	pop	r0
    4e4c:	cf 91       	pop	r28
    4e4e:	df 91       	pop	r29
    4e50:	08 95       	ret

00004e52 <micUsart0SetStopBits>:

//Set the USBSn: Stop Bit Select
Boolean micUsart0SetStopBits( EUsartStopBits stop_bits)
{
    4e52:	df 93       	push	r29
    4e54:	cf 93       	push	r28
    4e56:	00 d0       	rcall	.+0      	; 0x4e58 <micUsart0SetStopBits+0x6>
    4e58:	0f 92       	push	r0
    4e5a:	cd b7       	in	r28, 0x3d	; 61
    4e5c:	de b7       	in	r29, 0x3e	; 62
    4e5e:	9b 83       	std	Y+3, r25	; 0x03
    4e60:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4e62:	81 e0       	ldi	r24, 0x01	; 1
    4e64:	89 83       	std	Y+1, r24	; 0x01
	UCSR0C = (UCSR0C & ~(1U << USBS0)) |
    4e66:	82 ec       	ldi	r24, 0xC2	; 194
    4e68:	90 e0       	ldi	r25, 0x00	; 0
    4e6a:	22 ec       	ldi	r18, 0xC2	; 194
    4e6c:	30 e0       	ldi	r19, 0x00	; 0
    4e6e:	f9 01       	movw	r30, r18
    4e70:	20 81       	ld	r18, Z
    4e72:	32 2f       	mov	r19, r18
    4e74:	37 7f       	andi	r19, 0xF7	; 247
    4e76:	2a 81       	ldd	r18, Y+2	; 0x02
    4e78:	28 70       	andi	r18, 0x08	; 8
    4e7a:	23 2b       	or	r18, r19
    4e7c:	fc 01       	movw	r30, r24
    4e7e:	20 83       	st	Z, r18
			(stop_bits & (1U << USBS0));
	return o_success;
    4e80:	89 81       	ldd	r24, Y+1	; 0x01
}
    4e82:	0f 90       	pop	r0
    4e84:	0f 90       	pop	r0
    4e86:	0f 90       	pop	r0
    4e88:	cf 91       	pop	r28
    4e8a:	df 91       	pop	r29
    4e8c:	08 95       	ret

00004e8e <micUsart1SetStopBits>:
//Set the USBSn: Stop Bit Select
Boolean micUsart1SetStopBits( EUsartStopBits stop_bits)
{
    4e8e:	df 93       	push	r29
    4e90:	cf 93       	push	r28
    4e92:	00 d0       	rcall	.+0      	; 0x4e94 <micUsart1SetStopBits+0x6>
    4e94:	0f 92       	push	r0
    4e96:	cd b7       	in	r28, 0x3d	; 61
    4e98:	de b7       	in	r29, 0x3e	; 62
    4e9a:	9b 83       	std	Y+3, r25	; 0x03
    4e9c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4e9e:	81 e0       	ldi	r24, 0x01	; 1
    4ea0:	89 83       	std	Y+1, r24	; 0x01
	UCSR1C = (UCSR1C & ~(1U << USBS1)) |
    4ea2:	8a ec       	ldi	r24, 0xCA	; 202
    4ea4:	90 e0       	ldi	r25, 0x00	; 0
    4ea6:	2a ec       	ldi	r18, 0xCA	; 202
    4ea8:	30 e0       	ldi	r19, 0x00	; 0
    4eaa:	f9 01       	movw	r30, r18
    4eac:	20 81       	ld	r18, Z
    4eae:	32 2f       	mov	r19, r18
    4eb0:	37 7f       	andi	r19, 0xF7	; 247
    4eb2:	2a 81       	ldd	r18, Y+2	; 0x02
    4eb4:	28 70       	andi	r18, 0x08	; 8
    4eb6:	23 2b       	or	r18, r19
    4eb8:	fc 01       	movw	r30, r24
    4eba:	20 83       	st	Z, r18
			(stop_bits & (1U << USBS1));
	return o_success;
    4ebc:	89 81       	ldd	r24, Y+1	; 0x01
}
    4ebe:	0f 90       	pop	r0
    4ec0:	0f 90       	pop	r0
    4ec2:	0f 90       	pop	r0
    4ec4:	cf 91       	pop	r28
    4ec6:	df 91       	pop	r29
    4ec8:	08 95       	ret

00004eca <micUsart0SetRxInterrupt>:

//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0SetRxInterrupt( void )
{
    4eca:	df 93       	push	r29
    4ecc:	cf 93       	push	r28
    4ece:	0f 92       	push	r0
    4ed0:	cd b7       	in	r28, 0x3d	; 61
    4ed2:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4ed4:	81 e0       	ldi	r24, 0x01	; 1
    4ed6:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B |= (1U << RXCIE0);
    4ed8:	81 ec       	ldi	r24, 0xC1	; 193
    4eda:	90 e0       	ldi	r25, 0x00	; 0
    4edc:	21 ec       	ldi	r18, 0xC1	; 193
    4ede:	30 e0       	ldi	r19, 0x00	; 0
    4ee0:	f9 01       	movw	r30, r18
    4ee2:	20 81       	ld	r18, Z
    4ee4:	20 68       	ori	r18, 0x80	; 128
    4ee6:	fc 01       	movw	r30, r24
    4ee8:	20 83       	st	Z, r18

	return o_success;
    4eea:	89 81       	ldd	r24, Y+1	; 0x01
}
    4eec:	0f 90       	pop	r0
    4eee:	cf 91       	pop	r28
    4ef0:	df 91       	pop	r29
    4ef2:	08 95       	ret

00004ef4 <micUsart1SetRxInterrupt>:
//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1SetRxInterrupt( void )
{
    4ef4:	df 93       	push	r29
    4ef6:	cf 93       	push	r28
    4ef8:	0f 92       	push	r0
    4efa:	cd b7       	in	r28, 0x3d	; 61
    4efc:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4efe:	81 e0       	ldi	r24, 0x01	; 1
    4f00:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B |= (1U << RXCIE1);
    4f02:	89 ec       	ldi	r24, 0xC9	; 201
    4f04:	90 e0       	ldi	r25, 0x00	; 0
    4f06:	29 ec       	ldi	r18, 0xC9	; 201
    4f08:	30 e0       	ldi	r19, 0x00	; 0
    4f0a:	f9 01       	movw	r30, r18
    4f0c:	20 81       	ld	r18, Z
    4f0e:	20 68       	ori	r18, 0x80	; 128
    4f10:	fc 01       	movw	r30, r24
    4f12:	20 83       	st	Z, r18

	return o_success;
    4f14:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f16:	0f 90       	pop	r0
    4f18:	cf 91       	pop	r28
    4f1a:	df 91       	pop	r29
    4f1c:	08 95       	ret

00004f1e <micUsart0ClearRxInterrupt>:

//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0ClearRxInterrupt( void )
{
    4f1e:	df 93       	push	r29
    4f20:	cf 93       	push	r28
    4f22:	0f 92       	push	r0
    4f24:	cd b7       	in	r28, 0x3d	; 61
    4f26:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4f28:	81 e0       	ldi	r24, 0x01	; 1
    4f2a:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~(1U << RXCIE0);
    4f2c:	81 ec       	ldi	r24, 0xC1	; 193
    4f2e:	90 e0       	ldi	r25, 0x00	; 0
    4f30:	21 ec       	ldi	r18, 0xC1	; 193
    4f32:	30 e0       	ldi	r19, 0x00	; 0
    4f34:	f9 01       	movw	r30, r18
    4f36:	20 81       	ld	r18, Z
    4f38:	2f 77       	andi	r18, 0x7F	; 127
    4f3a:	fc 01       	movw	r30, r24
    4f3c:	20 83       	st	Z, r18

	return o_success;
    4f3e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f40:	0f 90       	pop	r0
    4f42:	cf 91       	pop	r28
    4f44:	df 91       	pop	r29
    4f46:	08 95       	ret

00004f48 <micUsart1ClearRxInterrupt>:
//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1ClearRxInterrupt( void )
{
    4f48:	df 93       	push	r29
    4f4a:	cf 93       	push	r28
    4f4c:	0f 92       	push	r0
    4f4e:	cd b7       	in	r28, 0x3d	; 61
    4f50:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4f52:	81 e0       	ldi	r24, 0x01	; 1
    4f54:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~(1U << RXCIE1);
    4f56:	89 ec       	ldi	r24, 0xC9	; 201
    4f58:	90 e0       	ldi	r25, 0x00	; 0
    4f5a:	29 ec       	ldi	r18, 0xC9	; 201
    4f5c:	30 e0       	ldi	r19, 0x00	; 0
    4f5e:	f9 01       	movw	r30, r18
    4f60:	20 81       	ld	r18, Z
    4f62:	2f 77       	andi	r18, 0x7F	; 127
    4f64:	fc 01       	movw	r30, r24
    4f66:	20 83       	st	Z, r18

	return o_success;
    4f68:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f6a:	0f 90       	pop	r0
    4f6c:	cf 91       	pop	r28
    4f6e:	df 91       	pop	r29
    4f70:	08 95       	ret

00004f72 <micUsart0SetTxInterrupt>:

//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0SetTxInterrupt( void )
{
    4f72:	df 93       	push	r29
    4f74:	cf 93       	push	r28
    4f76:	0f 92       	push	r0
    4f78:	cd b7       	in	r28, 0x3d	; 61
    4f7a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4f7c:	81 e0       	ldi	r24, 0x01	; 1
    4f7e:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B |= (1U << TXCIE0);
    4f80:	81 ec       	ldi	r24, 0xC1	; 193
    4f82:	90 e0       	ldi	r25, 0x00	; 0
    4f84:	21 ec       	ldi	r18, 0xC1	; 193
    4f86:	30 e0       	ldi	r19, 0x00	; 0
    4f88:	f9 01       	movw	r30, r18
    4f8a:	20 81       	ld	r18, Z
    4f8c:	20 64       	ori	r18, 0x40	; 64
    4f8e:	fc 01       	movw	r30, r24
    4f90:	20 83       	st	Z, r18

	return o_success;
    4f92:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f94:	0f 90       	pop	r0
    4f96:	cf 91       	pop	r28
    4f98:	df 91       	pop	r29
    4f9a:	08 95       	ret

00004f9c <micUsart1SetTxInterrupt>:
//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1SetTxInterrupt( void )
{
    4f9c:	df 93       	push	r29
    4f9e:	cf 93       	push	r28
    4fa0:	0f 92       	push	r0
    4fa2:	cd b7       	in	r28, 0x3d	; 61
    4fa4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4fa6:	81 e0       	ldi	r24, 0x01	; 1
    4fa8:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B |= (1U << TXCIE1);
    4faa:	89 ec       	ldi	r24, 0xC9	; 201
    4fac:	90 e0       	ldi	r25, 0x00	; 0
    4fae:	29 ec       	ldi	r18, 0xC9	; 201
    4fb0:	30 e0       	ldi	r19, 0x00	; 0
    4fb2:	f9 01       	movw	r30, r18
    4fb4:	20 81       	ld	r18, Z
    4fb6:	20 64       	ori	r18, 0x40	; 64
    4fb8:	fc 01       	movw	r30, r24
    4fba:	20 83       	st	Z, r18

	return o_success;
    4fbc:	89 81       	ldd	r24, Y+1	; 0x01
}
    4fbe:	0f 90       	pop	r0
    4fc0:	cf 91       	pop	r28
    4fc2:	df 91       	pop	r29
    4fc4:	08 95       	ret

00004fc6 <micUsart0ClearTxInterrupt>:

//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0ClearTxInterrupt( void )
{
    4fc6:	df 93       	push	r29
    4fc8:	cf 93       	push	r28
    4fca:	0f 92       	push	r0
    4fcc:	cd b7       	in	r28, 0x3d	; 61
    4fce:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4fd0:	81 e0       	ldi	r24, 0x01	; 1
    4fd2:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~(1U << TXCIE0);
    4fd4:	81 ec       	ldi	r24, 0xC1	; 193
    4fd6:	90 e0       	ldi	r25, 0x00	; 0
    4fd8:	21 ec       	ldi	r18, 0xC1	; 193
    4fda:	30 e0       	ldi	r19, 0x00	; 0
    4fdc:	f9 01       	movw	r30, r18
    4fde:	20 81       	ld	r18, Z
    4fe0:	2f 7b       	andi	r18, 0xBF	; 191
    4fe2:	fc 01       	movw	r30, r24
    4fe4:	20 83       	st	Z, r18

	return o_success;
    4fe6:	89 81       	ldd	r24, Y+1	; 0x01
}
    4fe8:	0f 90       	pop	r0
    4fea:	cf 91       	pop	r28
    4fec:	df 91       	pop	r29
    4fee:	08 95       	ret

00004ff0 <micUsart1ClearTxInterrupt>:
//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1ClearTxInterrupt( void )
{
    4ff0:	df 93       	push	r29
    4ff2:	cf 93       	push	r28
    4ff4:	0f 92       	push	r0
    4ff6:	cd b7       	in	r28, 0x3d	; 61
    4ff8:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4ffa:	81 e0       	ldi	r24, 0x01	; 1
    4ffc:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~(1U << TXCIE1);
    4ffe:	89 ec       	ldi	r24, 0xC9	; 201
    5000:	90 e0       	ldi	r25, 0x00	; 0
    5002:	29 ec       	ldi	r18, 0xC9	; 201
    5004:	30 e0       	ldi	r19, 0x00	; 0
    5006:	f9 01       	movw	r30, r18
    5008:	20 81       	ld	r18, Z
    500a:	2f 7b       	andi	r18, 0xBF	; 191
    500c:	fc 01       	movw	r30, r24
    500e:	20 83       	st	Z, r18

	return o_success;
    5010:	89 81       	ldd	r24, Y+1	; 0x01
}
    5012:	0f 90       	pop	r0
    5014:	cf 91       	pop	r28
    5016:	df 91       	pop	r29
    5018:	08 95       	ret

0000501a <micUsart0SetDataRegisterEmptyInterrupt>:

//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0SetDataRegisterEmptyInterrupt( void )
{
    501a:	df 93       	push	r29
    501c:	cf 93       	push	r28
    501e:	0f 92       	push	r0
    5020:	cd b7       	in	r28, 0x3d	; 61
    5022:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    5024:	81 e0       	ldi	r24, 0x01	; 1
    5026:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B |= (1U << UDRIE0);
    5028:	81 ec       	ldi	r24, 0xC1	; 193
    502a:	90 e0       	ldi	r25, 0x00	; 0
    502c:	21 ec       	ldi	r18, 0xC1	; 193
    502e:	30 e0       	ldi	r19, 0x00	; 0
    5030:	f9 01       	movw	r30, r18
    5032:	20 81       	ld	r18, Z
    5034:	20 62       	ori	r18, 0x20	; 32
    5036:	fc 01       	movw	r30, r24
    5038:	20 83       	st	Z, r18

	return o_success;
    503a:	89 81       	ldd	r24, Y+1	; 0x01
}
    503c:	0f 90       	pop	r0
    503e:	cf 91       	pop	r28
    5040:	df 91       	pop	r29
    5042:	08 95       	ret

00005044 <micUsart1SetDataRegisterEmptyInterrupt>:
//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1SetDataRegisterEmptyInterrupt( void )
{
    5044:	df 93       	push	r29
    5046:	cf 93       	push	r28
    5048:	0f 92       	push	r0
    504a:	cd b7       	in	r28, 0x3d	; 61
    504c:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    504e:	81 e0       	ldi	r24, 0x01	; 1
    5050:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B |= (1U << UDRIE1);
    5052:	89 ec       	ldi	r24, 0xC9	; 201
    5054:	90 e0       	ldi	r25, 0x00	; 0
    5056:	29 ec       	ldi	r18, 0xC9	; 201
    5058:	30 e0       	ldi	r19, 0x00	; 0
    505a:	f9 01       	movw	r30, r18
    505c:	20 81       	ld	r18, Z
    505e:	20 62       	ori	r18, 0x20	; 32
    5060:	fc 01       	movw	r30, r24
    5062:	20 83       	st	Z, r18

	return o_success;
    5064:	89 81       	ldd	r24, Y+1	; 0x01
}
    5066:	0f 90       	pop	r0
    5068:	cf 91       	pop	r28
    506a:	df 91       	pop	r29
    506c:	08 95       	ret

0000506e <micUsart0ClearDataRegisterEmptyInterrupt>:

//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0ClearDataRegisterEmptyInterrupt( void )
{
    506e:	df 93       	push	r29
    5070:	cf 93       	push	r28
    5072:	0f 92       	push	r0
    5074:	cd b7       	in	r28, 0x3d	; 61
    5076:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    5078:	81 e0       	ldi	r24, 0x01	; 1
    507a:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~(1U << UDRIE0);
    507c:	81 ec       	ldi	r24, 0xC1	; 193
    507e:	90 e0       	ldi	r25, 0x00	; 0
    5080:	21 ec       	ldi	r18, 0xC1	; 193
    5082:	30 e0       	ldi	r19, 0x00	; 0
    5084:	f9 01       	movw	r30, r18
    5086:	20 81       	ld	r18, Z
    5088:	2f 7d       	andi	r18, 0xDF	; 223
    508a:	fc 01       	movw	r30, r24
    508c:	20 83       	st	Z, r18

	return o_success;
    508e:	89 81       	ldd	r24, Y+1	; 0x01
}
    5090:	0f 90       	pop	r0
    5092:	cf 91       	pop	r28
    5094:	df 91       	pop	r29
    5096:	08 95       	ret

00005098 <micUsart1ClearDataRegisterEmptyInterrupt>:
//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1ClearDataRegisterEmptyInterrupt( void )
{
    5098:	df 93       	push	r29
    509a:	cf 93       	push	r28
    509c:	0f 92       	push	r0
    509e:	cd b7       	in	r28, 0x3d	; 61
    50a0:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    50a2:	81 e0       	ldi	r24, 0x01	; 1
    50a4:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~(1U << UDRIE1);
    50a6:	89 ec       	ldi	r24, 0xC9	; 201
    50a8:	90 e0       	ldi	r25, 0x00	; 0
    50aa:	29 ec       	ldi	r18, 0xC9	; 201
    50ac:	30 e0       	ldi	r19, 0x00	; 0
    50ae:	f9 01       	movw	r30, r18
    50b0:	20 81       	ld	r18, Z
    50b2:	2f 7d       	andi	r18, 0xDF	; 223
    50b4:	fc 01       	movw	r30, r24
    50b6:	20 83       	st	Z, r18

	return o_success;
    50b8:	89 81       	ldd	r24, Y+1	; 0x01
}
    50ba:	0f 90       	pop	r0
    50bc:	cf 91       	pop	r28
    50be:	df 91       	pop	r29
    50c0:	08 95       	ret

000050c2 <micUsart0SetSynchronousClockPolarity>:

//Set UCPOLn: Clock Polarity
Boolean micUsart0SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
    50c2:	df 93       	push	r29
    50c4:	cf 93       	push	r28
    50c6:	00 d0       	rcall	.+0      	; 0x50c8 <micUsart0SetSynchronousClockPolarity+0x6>
    50c8:	0f 92       	push	r0
    50ca:	cd b7       	in	r28, 0x3d	; 61
    50cc:	de b7       	in	r29, 0x3e	; 62
    50ce:	9b 83       	std	Y+3, r25	; 0x03
    50d0:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    50d2:	81 e0       	ldi	r24, 0x01	; 1
    50d4:	89 83       	std	Y+1, r24	; 0x01
	UCSR0C = (UCSR0C & ~(1U << UCPOL0)) | (polarity & (1U << UCPOL0));
    50d6:	82 ec       	ldi	r24, 0xC2	; 194
    50d8:	90 e0       	ldi	r25, 0x00	; 0
    50da:	22 ec       	ldi	r18, 0xC2	; 194
    50dc:	30 e0       	ldi	r19, 0x00	; 0
    50de:	f9 01       	movw	r30, r18
    50e0:	20 81       	ld	r18, Z
    50e2:	32 2f       	mov	r19, r18
    50e4:	3e 7f       	andi	r19, 0xFE	; 254
    50e6:	2a 81       	ldd	r18, Y+2	; 0x02
    50e8:	21 70       	andi	r18, 0x01	; 1
    50ea:	23 2b       	or	r18, r19
    50ec:	fc 01       	movw	r30, r24
    50ee:	20 83       	st	Z, r18
  
	return o_success;
    50f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    50f2:	0f 90       	pop	r0
    50f4:	0f 90       	pop	r0
    50f6:	0f 90       	pop	r0
    50f8:	cf 91       	pop	r28
    50fa:	df 91       	pop	r29
    50fc:	08 95       	ret

000050fe <micUsart1SetSynchronousClockPolarity>:
//Set UCPOLn: Clock Polarity
Boolean micUsart1SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
    50fe:	df 93       	push	r29
    5100:	cf 93       	push	r28
    5102:	00 d0       	rcall	.+0      	; 0x5104 <micUsart1SetSynchronousClockPolarity+0x6>
    5104:	0f 92       	push	r0
    5106:	cd b7       	in	r28, 0x3d	; 61
    5108:	de b7       	in	r29, 0x3e	; 62
    510a:	9b 83       	std	Y+3, r25	; 0x03
    510c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    510e:	81 e0       	ldi	r24, 0x01	; 1
    5110:	89 83       	std	Y+1, r24	; 0x01
	UCSR1C = (UCSR1C & ~(1U << UCPOL1)) | (polarity & (1U << UCPOL1));
    5112:	8a ec       	ldi	r24, 0xCA	; 202
    5114:	90 e0       	ldi	r25, 0x00	; 0
    5116:	2a ec       	ldi	r18, 0xCA	; 202
    5118:	30 e0       	ldi	r19, 0x00	; 0
    511a:	f9 01       	movw	r30, r18
    511c:	20 81       	ld	r18, Z
    511e:	32 2f       	mov	r19, r18
    5120:	3e 7f       	andi	r19, 0xFE	; 254
    5122:	2a 81       	ldd	r18, Y+2	; 0x02
    5124:	21 70       	andi	r18, 0x01	; 1
    5126:	23 2b       	or	r18, r19
    5128:	fc 01       	movw	r30, r24
    512a:	20 83       	st	Z, r18
  
	return o_success;
    512c:	89 81       	ldd	r24, Y+1	; 0x01
}
    512e:	0f 90       	pop	r0
    5130:	0f 90       	pop	r0
    5132:	0f 90       	pop	r0
    5134:	cf 91       	pop	r28
    5136:	df 91       	pop	r29
    5138:	08 95       	ret

0000513a <micUsart0SetBaudRateAsynchronousNormalMode>:

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    513a:	0f 93       	push	r16
    513c:	1f 93       	push	r17
    513e:	df 93       	push	r29
    5140:	cf 93       	push	r28
    5142:	00 d0       	rcall	.+0      	; 0x5144 <micUsart0SetBaudRateAsynchronousNormalMode+0xa>
    5144:	00 d0       	rcall	.+0      	; 0x5146 <micUsart0SetBaudRateAsynchronousNormalMode+0xc>
    5146:	0f 92       	push	r0
    5148:	cd b7       	in	r28, 0x3d	; 61
    514a:	de b7       	in	r29, 0x3e	; 62
    514c:	6a 83       	std	Y+2, r22	; 0x02
    514e:	7b 83       	std	Y+3, r23	; 0x03
    5150:	8c 83       	std	Y+4, r24	; 0x04
    5152:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    5154:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    5156:	0e 94 63 25 	call	0x4ac6	; 0x4ac6 <micUsart0GetMultiProcessorMode>
    515a:	88 23       	and	r24, r24
    515c:	61 f5       	brne	.+88     	; 0x51b6 <micUsart0SetBaudRateAsynchronousNormalMode+0x7c>
	{
		if( E_USART_SPEED_NORMAL == micUsart0GetSpeedMode( ) )
    515e:	0e 94 1b 25 	call	0x4a36	; 0x4a36 <micUsart0GetSpeedMode>
    5162:	00 97       	sbiw	r24, 0x00	; 0
    5164:	41 f5       	brne	.+80     	; 0x51b6 <micUsart0SetBaudRateAsynchronousNormalMode+0x7c>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    5166:	04 ec       	ldi	r16, 0xC4	; 196
    5168:	10 e0       	ldi	r17, 0x00	; 0
    516a:	8a 81       	ldd	r24, Y+2	; 0x02
    516c:	9b 81       	ldd	r25, Y+3	; 0x03
    516e:	ac 81       	ldd	r26, Y+4	; 0x04
    5170:	bd 81       	ldd	r27, Y+5	; 0x05
    5172:	88 0f       	add	r24, r24
    5174:	99 1f       	adc	r25, r25
    5176:	aa 1f       	adc	r26, r26
    5178:	bb 1f       	adc	r27, r27
    517a:	88 0f       	add	r24, r24
    517c:	99 1f       	adc	r25, r25
    517e:	aa 1f       	adc	r26, r26
    5180:	bb 1f       	adc	r27, r27
    5182:	88 0f       	add	r24, r24
    5184:	99 1f       	adc	r25, r25
    5186:	aa 1f       	adc	r26, r26
    5188:	bb 1f       	adc	r27, r27
    518a:	88 0f       	add	r24, r24
    518c:	99 1f       	adc	r25, r25
    518e:	aa 1f       	adc	r26, r26
    5190:	bb 1f       	adc	r27, r27
    5192:	9c 01       	movw	r18, r24
    5194:	ad 01       	movw	r20, r26
    5196:	80 e0       	ldi	r24, 0x00	; 0
    5198:	94 e2       	ldi	r25, 0x24	; 36
    519a:	a4 ef       	ldi	r26, 0xF4	; 244
    519c:	b0 e0       	ldi	r27, 0x00	; 0
    519e:	bc 01       	movw	r22, r24
    51a0:	cd 01       	movw	r24, r26
    51a2:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    51a6:	da 01       	movw	r26, r20
    51a8:	c9 01       	movw	r24, r18
    51aa:	01 97       	sbiw	r24, 0x01	; 1
    51ac:	f8 01       	movw	r30, r16
    51ae:	91 83       	std	Z+1, r25	; 0x01
    51b0:	80 83       	st	Z, r24
			o_success = TRUE;
    51b2:	81 e0       	ldi	r24, 0x01	; 1
    51b4:	89 83       	std	Y+1, r24	; 0x01
		}
	}	
	
	return o_success;
    51b6:	89 81       	ldd	r24, Y+1	; 0x01
}	
    51b8:	0f 90       	pop	r0
    51ba:	0f 90       	pop	r0
    51bc:	0f 90       	pop	r0
    51be:	0f 90       	pop	r0
    51c0:	0f 90       	pop	r0
    51c2:	cf 91       	pop	r28
    51c4:	df 91       	pop	r29
    51c6:	1f 91       	pop	r17
    51c8:	0f 91       	pop	r16
    51ca:	08 95       	ret

000051cc <micUsart1SetBaudRateAsynchronousNormalMode>:
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    51cc:	0f 93       	push	r16
    51ce:	1f 93       	push	r17
    51d0:	df 93       	push	r29
    51d2:	cf 93       	push	r28
    51d4:	00 d0       	rcall	.+0      	; 0x51d6 <micUsart1SetBaudRateAsynchronousNormalMode+0xa>
    51d6:	00 d0       	rcall	.+0      	; 0x51d8 <micUsart1SetBaudRateAsynchronousNormalMode+0xc>
    51d8:	0f 92       	push	r0
    51da:	cd b7       	in	r28, 0x3d	; 61
    51dc:	de b7       	in	r29, 0x3e	; 62
    51de:	6a 83       	std	Y+2, r22	; 0x02
    51e0:	7b 83       	std	Y+3, r23	; 0x03
    51e2:	8c 83       	std	Y+4, r24	; 0x04
    51e4:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    51e6:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    51e8:	0e 94 6f 25 	call	0x4ade	; 0x4ade <micUsart1GetMultiProcessorMode>
    51ec:	88 23       	and	r24, r24
    51ee:	61 f5       	brne	.+88     	; 0x5248 <micUsart1SetBaudRateAsynchronousNormalMode+0x7c>
	{
		if( E_USART_SPEED_NORMAL == micUsart1GetSpeedMode( ) )
    51f0:	0e 94 2a 25 	call	0x4a54	; 0x4a54 <micUsart1GetSpeedMode>
    51f4:	00 97       	sbiw	r24, 0x00	; 0
    51f6:	41 f5       	brne	.+80     	; 0x5248 <micUsart1SetBaudRateAsynchronousNormalMode+0x7c>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    51f8:	0c ec       	ldi	r16, 0xCC	; 204
    51fa:	10 e0       	ldi	r17, 0x00	; 0
    51fc:	8a 81       	ldd	r24, Y+2	; 0x02
    51fe:	9b 81       	ldd	r25, Y+3	; 0x03
    5200:	ac 81       	ldd	r26, Y+4	; 0x04
    5202:	bd 81       	ldd	r27, Y+5	; 0x05
    5204:	88 0f       	add	r24, r24
    5206:	99 1f       	adc	r25, r25
    5208:	aa 1f       	adc	r26, r26
    520a:	bb 1f       	adc	r27, r27
    520c:	88 0f       	add	r24, r24
    520e:	99 1f       	adc	r25, r25
    5210:	aa 1f       	adc	r26, r26
    5212:	bb 1f       	adc	r27, r27
    5214:	88 0f       	add	r24, r24
    5216:	99 1f       	adc	r25, r25
    5218:	aa 1f       	adc	r26, r26
    521a:	bb 1f       	adc	r27, r27
    521c:	88 0f       	add	r24, r24
    521e:	99 1f       	adc	r25, r25
    5220:	aa 1f       	adc	r26, r26
    5222:	bb 1f       	adc	r27, r27
    5224:	9c 01       	movw	r18, r24
    5226:	ad 01       	movw	r20, r26
    5228:	80 e0       	ldi	r24, 0x00	; 0
    522a:	94 e2       	ldi	r25, 0x24	; 36
    522c:	a4 ef       	ldi	r26, 0xF4	; 244
    522e:	b0 e0       	ldi	r27, 0x00	; 0
    5230:	bc 01       	movw	r22, r24
    5232:	cd 01       	movw	r24, r26
    5234:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    5238:	da 01       	movw	r26, r20
    523a:	c9 01       	movw	r24, r18
    523c:	01 97       	sbiw	r24, 0x01	; 1
    523e:	f8 01       	movw	r30, r16
    5240:	91 83       	std	Z+1, r25	; 0x01
    5242:	80 83       	st	Z, r24
			o_success = TRUE;
    5244:	81 e0       	ldi	r24, 0x01	; 1
    5246:	89 83       	std	Y+1, r24	; 0x01
		}
	}	
	
	return o_success;
    5248:	89 81       	ldd	r24, Y+1	; 0x01
}	
    524a:	0f 90       	pop	r0
    524c:	0f 90       	pop	r0
    524e:	0f 90       	pop	r0
    5250:	0f 90       	pop	r0
    5252:	0f 90       	pop	r0
    5254:	cf 91       	pop	r28
    5256:	df 91       	pop	r29
    5258:	1f 91       	pop	r17
    525a:	0f 91       	pop	r16
    525c:	08 95       	ret

0000525e <micUsart0SetBaudRateAsynchronousDoubleSpeedMode>:

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    525e:	0f 93       	push	r16
    5260:	1f 93       	push	r17
    5262:	df 93       	push	r29
    5264:	cf 93       	push	r28
    5266:	00 d0       	rcall	.+0      	; 0x5268 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0xa>
    5268:	00 d0       	rcall	.+0      	; 0x526a <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0xc>
    526a:	0f 92       	push	r0
    526c:	cd b7       	in	r28, 0x3d	; 61
    526e:	de b7       	in	r29, 0x3e	; 62
    5270:	6a 83       	std	Y+2, r22	; 0x02
    5272:	7b 83       	std	Y+3, r23	; 0x03
    5274:	8c 83       	std	Y+4, r24	; 0x04
    5276:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    5278:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    527a:	0e 94 63 25 	call	0x4ac6	; 0x4ac6 <micUsart0GetMultiProcessorMode>
    527e:	88 23       	and	r24, r24
    5280:	49 f5       	brne	.+82     	; 0x52d4 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x76>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart0GetSpeedMode( ) )
    5282:	0e 94 1b 25 	call	0x4a36	; 0x4a36 <micUsart0GetSpeedMode>
    5286:	82 30       	cpi	r24, 0x02	; 2
    5288:	91 05       	cpc	r25, r1
    528a:	21 f5       	brne	.+72     	; 0x52d4 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x76>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    528c:	04 ec       	ldi	r16, 0xC4	; 196
    528e:	10 e0       	ldi	r17, 0x00	; 0
    5290:	8a 81       	ldd	r24, Y+2	; 0x02
    5292:	9b 81       	ldd	r25, Y+3	; 0x03
    5294:	ac 81       	ldd	r26, Y+4	; 0x04
    5296:	bd 81       	ldd	r27, Y+5	; 0x05
    5298:	88 0f       	add	r24, r24
    529a:	99 1f       	adc	r25, r25
    529c:	aa 1f       	adc	r26, r26
    529e:	bb 1f       	adc	r27, r27
    52a0:	88 0f       	add	r24, r24
    52a2:	99 1f       	adc	r25, r25
    52a4:	aa 1f       	adc	r26, r26
    52a6:	bb 1f       	adc	r27, r27
    52a8:	88 0f       	add	r24, r24
    52aa:	99 1f       	adc	r25, r25
    52ac:	aa 1f       	adc	r26, r26
    52ae:	bb 1f       	adc	r27, r27
    52b0:	9c 01       	movw	r18, r24
    52b2:	ad 01       	movw	r20, r26
    52b4:	80 e0       	ldi	r24, 0x00	; 0
    52b6:	94 e2       	ldi	r25, 0x24	; 36
    52b8:	a4 ef       	ldi	r26, 0xF4	; 244
    52ba:	b0 e0       	ldi	r27, 0x00	; 0
    52bc:	bc 01       	movw	r22, r24
    52be:	cd 01       	movw	r24, r26
    52c0:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    52c4:	da 01       	movw	r26, r20
    52c6:	c9 01       	movw	r24, r18
    52c8:	01 97       	sbiw	r24, 0x01	; 1
    52ca:	f8 01       	movw	r30, r16
    52cc:	91 83       	std	Z+1, r25	; 0x01
    52ce:	80 83       	st	Z, r24
			o_success = TRUE;
    52d0:	81 e0       	ldi	r24, 0x01	; 1
    52d2:	89 83       	std	Y+1, r24	; 0x01
		
		}	
	}
	
	return o_success;
    52d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    52d6:	0f 90       	pop	r0
    52d8:	0f 90       	pop	r0
    52da:	0f 90       	pop	r0
    52dc:	0f 90       	pop	r0
    52de:	0f 90       	pop	r0
    52e0:	cf 91       	pop	r28
    52e2:	df 91       	pop	r29
    52e4:	1f 91       	pop	r17
    52e6:	0f 91       	pop	r16
    52e8:	08 95       	ret

000052ea <micUsart1SetBaudRateAsynchronousDoubleSpeedMode>:
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    52ea:	0f 93       	push	r16
    52ec:	1f 93       	push	r17
    52ee:	df 93       	push	r29
    52f0:	cf 93       	push	r28
    52f2:	00 d0       	rcall	.+0      	; 0x52f4 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0xa>
    52f4:	00 d0       	rcall	.+0      	; 0x52f6 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0xc>
    52f6:	0f 92       	push	r0
    52f8:	cd b7       	in	r28, 0x3d	; 61
    52fa:	de b7       	in	r29, 0x3e	; 62
    52fc:	6a 83       	std	Y+2, r22	; 0x02
    52fe:	7b 83       	std	Y+3, r23	; 0x03
    5300:	8c 83       	std	Y+4, r24	; 0x04
    5302:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    5304:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    5306:	0e 94 6f 25 	call	0x4ade	; 0x4ade <micUsart1GetMultiProcessorMode>
    530a:	88 23       	and	r24, r24
    530c:	49 f5       	brne	.+82     	; 0x5360 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x76>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart1GetSpeedMode( ) )
    530e:	0e 94 2a 25 	call	0x4a54	; 0x4a54 <micUsart1GetSpeedMode>
    5312:	82 30       	cpi	r24, 0x02	; 2
    5314:	91 05       	cpc	r25, r1
    5316:	21 f5       	brne	.+72     	; 0x5360 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x76>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    5318:	0c ec       	ldi	r16, 0xCC	; 204
    531a:	10 e0       	ldi	r17, 0x00	; 0
    531c:	8a 81       	ldd	r24, Y+2	; 0x02
    531e:	9b 81       	ldd	r25, Y+3	; 0x03
    5320:	ac 81       	ldd	r26, Y+4	; 0x04
    5322:	bd 81       	ldd	r27, Y+5	; 0x05
    5324:	88 0f       	add	r24, r24
    5326:	99 1f       	adc	r25, r25
    5328:	aa 1f       	adc	r26, r26
    532a:	bb 1f       	adc	r27, r27
    532c:	88 0f       	add	r24, r24
    532e:	99 1f       	adc	r25, r25
    5330:	aa 1f       	adc	r26, r26
    5332:	bb 1f       	adc	r27, r27
    5334:	88 0f       	add	r24, r24
    5336:	99 1f       	adc	r25, r25
    5338:	aa 1f       	adc	r26, r26
    533a:	bb 1f       	adc	r27, r27
    533c:	9c 01       	movw	r18, r24
    533e:	ad 01       	movw	r20, r26
    5340:	80 e0       	ldi	r24, 0x00	; 0
    5342:	94 e2       	ldi	r25, 0x24	; 36
    5344:	a4 ef       	ldi	r26, 0xF4	; 244
    5346:	b0 e0       	ldi	r27, 0x00	; 0
    5348:	bc 01       	movw	r22, r24
    534a:	cd 01       	movw	r24, r26
    534c:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    5350:	da 01       	movw	r26, r20
    5352:	c9 01       	movw	r24, r18
    5354:	01 97       	sbiw	r24, 0x01	; 1
    5356:	f8 01       	movw	r30, r16
    5358:	91 83       	std	Z+1, r25	; 0x01
    535a:	80 83       	st	Z, r24
			o_success = TRUE;
    535c:	81 e0       	ldi	r24, 0x01	; 1
    535e:	89 83       	std	Y+1, r24	; 0x01
		
		}	
	}
	
	return o_success;
    5360:	89 81       	ldd	r24, Y+1	; 0x01
}
    5362:	0f 90       	pop	r0
    5364:	0f 90       	pop	r0
    5366:	0f 90       	pop	r0
    5368:	0f 90       	pop	r0
    536a:	0f 90       	pop	r0
    536c:	cf 91       	pop	r28
    536e:	df 91       	pop	r29
    5370:	1f 91       	pop	r17
    5372:	0f 91       	pop	r16
    5374:	08 95       	ret

00005376 <micUsart0SetBaudRateSynchronousMasterMode>:

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    5376:	0f 93       	push	r16
    5378:	1f 93       	push	r17
    537a:	df 93       	push	r29
    537c:	cf 93       	push	r28
    537e:	00 d0       	rcall	.+0      	; 0x5380 <micUsart0SetBaudRateSynchronousMasterMode+0xa>
    5380:	00 d0       	rcall	.+0      	; 0x5382 <micUsart0SetBaudRateSynchronousMasterMode+0xc>
    5382:	0f 92       	push	r0
    5384:	cd b7       	in	r28, 0x3d	; 61
    5386:	de b7       	in	r29, 0x3e	; 62
    5388:	6a 83       	std	Y+2, r22	; 0x02
    538a:	7b 83       	std	Y+3, r23	; 0x03
    538c:	8c 83       	std	Y+4, r24	; 0x04
    538e:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    5390:	19 82       	std	Y+1, r1	; 0x01
	
	if( TRUE == micUsart0GetMultiProcessorMode( ) )
    5392:	0e 94 63 25 	call	0x4ac6	; 0x4ac6 <micUsart0GetMultiProcessorMode>
    5396:	81 30       	cpi	r24, 0x01	; 1
    5398:	e1 f4       	brne	.+56     	; 0x53d2 <micUsart0SetBaudRateSynchronousMasterMode+0x5c>
	{
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    539a:	04 ec       	ldi	r16, 0xC4	; 196
    539c:	10 e0       	ldi	r17, 0x00	; 0
    539e:	8a 81       	ldd	r24, Y+2	; 0x02
    53a0:	9b 81       	ldd	r25, Y+3	; 0x03
    53a2:	ac 81       	ldd	r26, Y+4	; 0x04
    53a4:	bd 81       	ldd	r27, Y+5	; 0x05
    53a6:	9c 01       	movw	r18, r24
    53a8:	ad 01       	movw	r20, r26
    53aa:	22 0f       	add	r18, r18
    53ac:	33 1f       	adc	r19, r19
    53ae:	44 1f       	adc	r20, r20
    53b0:	55 1f       	adc	r21, r21
    53b2:	80 e0       	ldi	r24, 0x00	; 0
    53b4:	94 e2       	ldi	r25, 0x24	; 36
    53b6:	a4 ef       	ldi	r26, 0xF4	; 244
    53b8:	b0 e0       	ldi	r27, 0x00	; 0
    53ba:	bc 01       	movw	r22, r24
    53bc:	cd 01       	movw	r24, r26
    53be:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    53c2:	da 01       	movw	r26, r20
    53c4:	c9 01       	movw	r24, r18
    53c6:	01 97       	sbiw	r24, 0x01	; 1
    53c8:	f8 01       	movw	r30, r16
    53ca:	91 83       	std	Z+1, r25	; 0x01
    53cc:	80 83       	st	Z, r24
		o_success = TRUE;
    53ce:	81 e0       	ldi	r24, 0x01	; 1
    53d0:	89 83       	std	Y+1, r24	; 0x01
	}
	
	return o_success;
    53d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    53d4:	0f 90       	pop	r0
    53d6:	0f 90       	pop	r0
    53d8:	0f 90       	pop	r0
    53da:	0f 90       	pop	r0
    53dc:	0f 90       	pop	r0
    53de:	cf 91       	pop	r28
    53e0:	df 91       	pop	r29
    53e2:	1f 91       	pop	r17
    53e4:	0f 91       	pop	r16
    53e6:	08 95       	ret

000053e8 <micUsart1SetBaudRateSynchronousMasterMode>:
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    53e8:	0f 93       	push	r16
    53ea:	1f 93       	push	r17
    53ec:	df 93       	push	r29
    53ee:	cf 93       	push	r28
    53f0:	00 d0       	rcall	.+0      	; 0x53f2 <micUsart1SetBaudRateSynchronousMasterMode+0xa>
    53f2:	00 d0       	rcall	.+0      	; 0x53f4 <micUsart1SetBaudRateSynchronousMasterMode+0xc>
    53f4:	0f 92       	push	r0
    53f6:	cd b7       	in	r28, 0x3d	; 61
    53f8:	de b7       	in	r29, 0x3e	; 62
    53fa:	6a 83       	std	Y+2, r22	; 0x02
    53fc:	7b 83       	std	Y+3, r23	; 0x03
    53fe:	8c 83       	std	Y+4, r24	; 0x04
    5400:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    5402:	19 82       	std	Y+1, r1	; 0x01
	
	if( TRUE == micUsart1GetMultiProcessorMode( ) )
    5404:	0e 94 6f 25 	call	0x4ade	; 0x4ade <micUsart1GetMultiProcessorMode>
    5408:	81 30       	cpi	r24, 0x01	; 1
    540a:	e1 f4       	brne	.+56     	; 0x5444 <micUsart1SetBaudRateSynchronousMasterMode+0x5c>
	{
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    540c:	0c ec       	ldi	r16, 0xCC	; 204
    540e:	10 e0       	ldi	r17, 0x00	; 0
    5410:	8a 81       	ldd	r24, Y+2	; 0x02
    5412:	9b 81       	ldd	r25, Y+3	; 0x03
    5414:	ac 81       	ldd	r26, Y+4	; 0x04
    5416:	bd 81       	ldd	r27, Y+5	; 0x05
    5418:	9c 01       	movw	r18, r24
    541a:	ad 01       	movw	r20, r26
    541c:	22 0f       	add	r18, r18
    541e:	33 1f       	adc	r19, r19
    5420:	44 1f       	adc	r20, r20
    5422:	55 1f       	adc	r21, r21
    5424:	80 e0       	ldi	r24, 0x00	; 0
    5426:	94 e2       	ldi	r25, 0x24	; 36
    5428:	a4 ef       	ldi	r26, 0xF4	; 244
    542a:	b0 e0       	ldi	r27, 0x00	; 0
    542c:	bc 01       	movw	r22, r24
    542e:	cd 01       	movw	r24, r26
    5430:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <__udivmodsi4>
    5434:	da 01       	movw	r26, r20
    5436:	c9 01       	movw	r24, r18
    5438:	01 97       	sbiw	r24, 0x01	; 1
    543a:	f8 01       	movw	r30, r16
    543c:	91 83       	std	Z+1, r25	; 0x01
    543e:	80 83       	st	Z, r24
		o_success = TRUE;
    5440:	81 e0       	ldi	r24, 0x01	; 1
    5442:	89 83       	std	Y+1, r24	; 0x01
	}
	
	return o_success;
    5444:	89 81       	ldd	r24, Y+1	; 0x01
    5446:	0f 90       	pop	r0
    5448:	0f 90       	pop	r0
    544a:	0f 90       	pop	r0
    544c:	0f 90       	pop	r0
    544e:	0f 90       	pop	r0
    5450:	cf 91       	pop	r28
    5452:	df 91       	pop	r29
    5454:	1f 91       	pop	r17
    5456:	0f 91       	pop	r16
    5458:	08 95       	ret

0000545a <main>:
static Event_t main_event_flags = 0;

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//start here
int main(void)
{		
    545a:	df 93       	push	r29
    545c:	cf 93       	push	r28
    545e:	cd b7       	in	r28, 0x3d	; 61
    5460:	de b7       	in	r29, 0x3e	; 62
	//init du system
	MainInitSystemDrivers();
    5462:	0e 94 49 2a 	call	0x5492	; 0x5492 <MainInitSystemDrivers>
	
	//on lance nos controles
	MainInitSystemControl();
    5466:	0e 94 6f 2a 	call	0x54de	; 0x54de <MainInitSystemControl>
	
	//lance les its
	DrvInterruptSetAllInterrupts();
    546a:	0e 94 99 0b 	call	0x1732	; 0x1732 <DrvInterruptSetAllInterrupts>

	//on a fini l'init 
	CtrlEyeBlink(3);
    546e:	83 e0       	ldi	r24, 0x03	; 3
    5470:	0e 94 f4 05 	call	0xbe8	; 0xbe8 <CtrlEyeBlink>
	
	//on boucle
    while( TRUE )
    {
		//on prend les events 
		main_event_flags = DrvEventGetEvent();
    5474:	0e 94 85 09 	call	0x130a	; 0x130a <DrvEventGetEvent>
    5478:	90 93 17 14 	sts	0x1417, r25
    547c:	80 93 16 14 	sts	0x1416, r24
		
		//excecution du dispatcher d'evenements
		MainSystemControlDispatcher( );
    5480:	0e 94 85 2a 	call	0x550a	; 0x550a <MainSystemControlDispatcher>
				
		//on kill les events
		DrvEventKillEvent( main_event_flags );	
    5484:	80 91 16 14 	lds	r24, 0x1416
    5488:	90 91 17 14 	lds	r25, 0x1417
    548c:	0e 94 66 09 	call	0x12cc	; 0x12cc <DrvEventKillEvent>
    }
    5490:	f1 cf       	rjmp	.-30     	; 0x5474 <main+0x1a>

00005492 <MainInitSystemDrivers>:


////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
//init des drivers du main
static Boolean MainInitSystemDrivers(void)
{
    5492:	df 93       	push	r29
    5494:	cf 93       	push	r28
    5496:	0f 92       	push	r0
    5498:	cd b7       	in	r28, 0x3d	; 61
    549a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    549c:	81 e0       	ldi	r24, 0x01	; 1
    549e:	89 83       	std	Y+1, r24	; 0x01
	
	//init des drivers
	DrvUart();
    54a0:	0e 94 08 15 	call	0x2a10	; 0x2a10 <DrvUart>
	DrvTimer();
    54a4:	0e 94 85 11 	call	0x230a	; 0x230a <DrvTimer>
	DrvEvent();
    54a8:	0e 94 5b 09 	call	0x12b6	; 0x12b6 <DrvEvent>
	DrvAdc();
    54ac:	0e 94 24 09 	call	0x1248	; 0x1248 <DrvAdc>
	DrvI2C();
    54b0:	0e 94 cb 09 	call	0x1396	; 0x1396 <DrvI2C>
		
	//on active la pin d'alim du control des LDR et des yeux
	micIoPortsConfigureOutput(CONF_CMD_ALIM_LDR);
    54b4:	8a e0       	ldi	r24, 0x0A	; 10
    54b6:	90 e0       	ldi	r25, 0x00	; 0
    54b8:	0e 94 38 1b 	call	0x3670	; 0x3670 <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_LDR);
    54bc:	8a e0       	ldi	r24, 0x0A	; 10
    54be:	90 e0       	ldi	r25, 0x00	; 0
    54c0:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <micIoPortsConfigureToLowLevel>
	
	//on active la pin d'alim du control de l'ultrason
	micIoPortsConfigureOutput(CONF_CMD_ALIM_ULTRASON);
    54c4:	89 e0       	ldi	r24, 0x09	; 9
    54c6:	90 e0       	ldi	r25, 0x00	; 0
    54c8:	0e 94 38 1b 	call	0x3670	; 0x3670 <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_ULTRASON);
    54cc:	89 e0       	ldi	r24, 0x09	; 9
    54ce:	90 e0       	ldi	r25, 0x00	; 0
    54d0:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <micIoPortsConfigureToLowLevel>
	
	return o_success;
    54d4:	89 81       	ldd	r24, Y+1	; 0x01
}	
    54d6:	0f 90       	pop	r0
    54d8:	cf 91       	pop	r28
    54da:	df 91       	pop	r29
    54dc:	08 95       	ret

000054de <MainInitSystemControl>:

//lancement des controles du robot
static Boolean MainInitSystemControl( void ) 
{
    54de:	df 93       	push	r29
    54e0:	cf 93       	push	r28
    54e2:	0f 92       	push	r0
    54e4:	cd b7       	in	r28, 0x3d	; 61
    54e6:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    54e8:	81 e0       	ldi	r24, 0x01	; 1
    54ea:	89 83       	std	Y+1, r24	; 0x01
	
	//init des controls
	CtrlUartProtocole();
    54ec:	0e 94 ff 06 	call	0xdfe	; 0xdfe <CtrlUartProtocole>
	CtrlUltraSon();
    54f0:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <CtrlUltraSon>
	//CtrlMicrophone();
	CtrlEye();
    54f4:	0e 94 84 05 	call	0xb08	; 0xb08 <CtrlEye>
	CtrlLight();
    54f8:	0e 94 3e 06 	call	0xc7c	; 0xc7c <CtrlLight>
	CtrlCamera();
    54fc:	0e 94 67 00 	call	0xce	; 0xce <CtrlCamera>
	return o_success;
    5500:	89 81       	ldd	r24, Y+1	; 0x01
}
    5502:	0f 90       	pop	r0
    5504:	cf 91       	pop	r28
    5506:	df 91       	pop	r29
    5508:	08 95       	ret

0000550a <MainSystemControlDispatcher>:



//excecution du dispatcher d'evenement
static void MainSystemControlDispatcher( void )
{
    550a:	df 93       	push	r29
    550c:	cf 93       	push	r28
    550e:	cd b7       	in	r28, 0x3d	; 61
    5510:	de b7       	in	r29, 0x3e	; 62
	//get next event
	if(main_event_flags > 0)
    5512:	80 91 16 14 	lds	r24, 0x1416
    5516:	90 91 17 14 	lds	r25, 0x1417
    551a:	00 97       	sbiw	r24, 0x00	; 0
    551c:	c1 f0       	breq	.+48     	; 0x554e <MainSystemControlDispatcher+0x44>
	{
		//on dispatch l'event 
		CtrlUartProtocoleDispatcher( main_event_flags );
    551e:	80 91 16 14 	lds	r24, 0x1416
    5522:	90 91 17 14 	lds	r25, 0x1417
    5526:	0e 94 06 07 	call	0xe0c	; 0xe0c <CtrlUartProtocoleDispatcher>
		CtrlUltraSonDispatcher( main_event_flags );
    552a:	80 91 16 14 	lds	r24, 0x1416
    552e:	90 91 17 14 	lds	r25, 0x1417
    5532:	0e 94 f0 07 	call	0xfe0	; 0xfe0 <CtrlUltraSonDispatcher>
		CtrlLightDispatcher( main_event_flags );
    5536:	80 91 16 14 	lds	r24, 0x1416
    553a:	90 91 17 14 	lds	r25, 0x1417
    553e:	0e 94 59 06 	call	0xcb2	; 0xcb2 <CtrlLightDispatcher>
		CtrlCameraDispatcher( main_event_flags );
    5542:	80 91 16 14 	lds	r24, 0x1416
    5546:	90 91 17 14 	lds	r25, 0x1417
    554a:	0e 94 cb 00 	call	0x196	; 0x196 <CtrlCameraDispatcher>
	}	
	//quand il n'y pas d'events
	//CtrlMicrophoneDispatcher( main_event_flags );
}	
    554e:	cf 91       	pop	r28
    5550:	df 91       	pop	r29
    5552:	08 95       	ret

00005554 <TlsStringSearchChar>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
    5554:	df 93       	push	r29
    5556:	cf 93       	push	r28
    5558:	00 d0       	rcall	.+0      	; 0x555a <TlsStringSearchChar+0x6>
    555a:	00 d0       	rcall	.+0      	; 0x555c <TlsStringSearchChar+0x8>
    555c:	00 d0       	rcall	.+0      	; 0x555e <TlsStringSearchChar+0xa>
    555e:	cd b7       	in	r28, 0x3d	; 61
    5560:	de b7       	in	r29, 0x3e	; 62
    5562:	9c 83       	std	Y+4, r25	; 0x04
    5564:	8b 83       	std	Y+3, r24	; 0x03
    5566:	6d 83       	std	Y+5, r22	; 0x05
    5568:	4e 83       	std	Y+6, r20	; 0x06
	Int8U index_caract = 0U;
    556a:	19 82       	std	Y+1, r1	; 0x01
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    556c:	1a 82       	std	Y+2, r1	; 0x02
    556e:	12 c0       	rjmp	.+36     	; 0x5594 <TlsStringSearchChar+0x40>
	{
		if( string[ loop_end ] == caract )
    5570:	8a 81       	ldd	r24, Y+2	; 0x02
    5572:	88 2f       	mov	r24, r24
    5574:	90 e0       	ldi	r25, 0x00	; 0
    5576:	2b 81       	ldd	r18, Y+3	; 0x03
    5578:	3c 81       	ldd	r19, Y+4	; 0x04
    557a:	82 0f       	add	r24, r18
    557c:	93 1f       	adc	r25, r19
    557e:	fc 01       	movw	r30, r24
    5580:	90 81       	ld	r25, Z
    5582:	8d 81       	ldd	r24, Y+5	; 0x05
    5584:	98 17       	cp	r25, r24
    5586:	19 f4       	brne	.+6      	; 0x558e <TlsStringSearchChar+0x3a>
		{
			index_caract = loop_end;
    5588:	8a 81       	ldd	r24, Y+2	; 0x02
    558a:	89 83       	std	Y+1, r24	; 0x01
			break;		
    558c:	07 c0       	rjmp	.+14     	; 0x559c <TlsStringSearchChar+0x48>
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    558e:	8a 81       	ldd	r24, Y+2	; 0x02
    5590:	8f 5f       	subi	r24, 0xFF	; 255
    5592:	8a 83       	std	Y+2, r24	; 0x02
    5594:	9a 81       	ldd	r25, Y+2	; 0x02
    5596:	8e 81       	ldd	r24, Y+6	; 0x06
    5598:	98 17       	cp	r25, r24
    559a:	50 f3       	brcs	.-44     	; 0x5570 <TlsStringSearchChar+0x1c>
		{
			index_caract = loop_end;
			break;		
		}
	}	
	return index_caract;
    559c:	89 81       	ldd	r24, Y+1	; 0x01
}
    559e:	26 96       	adiw	r28, 0x06	; 6
    55a0:	0f b6       	in	r0, 0x3f	; 63
    55a2:	f8 94       	cli
    55a4:	de bf       	out	0x3e, r29	; 62
    55a6:	0f be       	out	0x3f, r0	; 63
    55a8:	cd bf       	out	0x3d, r28	; 61
    55aa:	cf 91       	pop	r28
    55ac:	df 91       	pop	r29
    55ae:	08 95       	ret

000055b0 <TlsStringConvertByteToAscii>:

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
    55b0:	df 93       	push	r29
    55b2:	cf 93       	push	r28
    55b4:	00 d0       	rcall	.+0      	; 0x55b6 <TlsStringConvertByteToAscii+0x6>
    55b6:	0f 92       	push	r0
    55b8:	cd b7       	in	r28, 0x3d	; 61
    55ba:	de b7       	in	r29, 0x3e	; 62
    55bc:	89 83       	std	Y+1, r24	; 0x01
    55be:	7b 83       	std	Y+3, r23	; 0x03
    55c0:	6a 83       	std	Y+2, r22	; 0x02
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    55c2:	89 81       	ldd	r24, Y+1	; 0x01
    55c4:	8a 30       	cpi	r24, 0x0A	; 10
    55c6:	48 f4       	brcc	.+18     	; 0x55da <TlsStringConvertByteToAscii+0x2a>
	{
		data_out[0U] = data_in + '0';	
    55c8:	89 81       	ldd	r24, Y+1	; 0x01
    55ca:	28 2f       	mov	r18, r24
    55cc:	20 5d       	subi	r18, 0xD0	; 208
    55ce:	8a 81       	ldd	r24, Y+2	; 0x02
    55d0:	9b 81       	ldd	r25, Y+3	; 0x03
    55d2:	fc 01       	movw	r30, r24
    55d4:	20 83       	st	Z, r18
		return TRUE;
    55d6:	81 e0       	ldi	r24, 0x01	; 1
    55d8:	01 c0       	rjmp	.+2      	; 0x55dc <TlsStringConvertByteToAscii+0x2c>
	}
	return FALSE;
    55da:	80 e0       	ldi	r24, 0x00	; 0
}
    55dc:	0f 90       	pop	r0
    55de:	0f 90       	pop	r0
    55e0:	0f 90       	pop	r0
    55e2:	cf 91       	pop	r28
    55e4:	df 91       	pop	r29
    55e6:	08 95       	ret

000055e8 <TlsStringConvertBytesToAscii>:

//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
    55e8:	df 93       	push	r29
    55ea:	cf 93       	push	r28
    55ec:	cd b7       	in	r28, 0x3d	; 61
    55ee:	de b7       	in	r29, 0x3e	; 62
    55f0:	2b 97       	sbiw	r28, 0x0b	; 11
    55f2:	0f b6       	in	r0, 0x3f	; 63
    55f4:	f8 94       	cli
    55f6:	de bf       	out	0x3e, r29	; 62
    55f8:	0f be       	out	0x3f, r0	; 63
    55fa:	cd bf       	out	0x3d, r28	; 61
    55fc:	8f 83       	std	Y+7, r24	; 0x07
    55fe:	79 87       	std	Y+9, r23	; 0x09
    5600:	68 87       	std	Y+8, r22	; 0x08
    5602:	5b 87       	std	Y+11, r21	; 0x0b
    5604:	4a 87       	std	Y+10, r20	; 0x0a
	Int16U unit = 1000U;
    5606:	88 ee       	ldi	r24, 0xE8	; 232
    5608:	93 e0       	ldi	r25, 0x03	; 3
    560a:	9a 83       	std	Y+2, r25	; 0x02
    560c:	89 83       	std	Y+1, r24	; 0x01
	*lenght = 0;
    560e:	8a 85       	ldd	r24, Y+10	; 0x0a
    5610:	9b 85       	ldd	r25, Y+11	; 0x0b
    5612:	fc 01       	movw	r30, r24
    5614:	10 82       	st	Z, r1
	Int16U temp_data = data_in;
    5616:	8f 81       	ldd	r24, Y+7	; 0x07
    5618:	88 2f       	mov	r24, r24
    561a:	90 e0       	ldi	r25, 0x00	; 0
    561c:	9c 83       	std	Y+4, r25	; 0x04
    561e:	8b 83       	std	Y+3, r24	; 0x03
	
	if( data_in == 0 )
    5620:	8f 81       	ldd	r24, Y+7	; 0x07
    5622:	88 23       	and	r24, r24
    5624:	c1 f4       	brne	.+48     	; 0x5656 <TlsStringConvertBytesToAscii+0x6e>
	{
		data_out[*lenght] = 0x30;
    5626:	8a 85       	ldd	r24, Y+10	; 0x0a
    5628:	9b 85       	ldd	r25, Y+11	; 0x0b
    562a:	fc 01       	movw	r30, r24
    562c:	80 81       	ld	r24, Z
    562e:	88 2f       	mov	r24, r24
    5630:	90 e0       	ldi	r25, 0x00	; 0
    5632:	28 85       	ldd	r18, Y+8	; 0x08
    5634:	39 85       	ldd	r19, Y+9	; 0x09
    5636:	82 0f       	add	r24, r18
    5638:	93 1f       	adc	r25, r19
    563a:	20 e3       	ldi	r18, 0x30	; 48
    563c:	fc 01       	movw	r30, r24
    563e:	20 83       	st	Z, r18
		*lenght +=1U;
    5640:	8a 85       	ldd	r24, Y+10	; 0x0a
    5642:	9b 85       	ldd	r25, Y+11	; 0x0b
    5644:	fc 01       	movw	r30, r24
    5646:	80 81       	ld	r24, Z
    5648:	28 2f       	mov	r18, r24
    564a:	2f 5f       	subi	r18, 0xFF	; 255
    564c:	8a 85       	ldd	r24, Y+10	; 0x0a
    564e:	9b 85       	ldd	r25, Y+11	; 0x0b
    5650:	fc 01       	movw	r30, r24
    5652:	20 83       	st	Z, r18
    5654:	54 c0       	rjmp	.+168    	; 0x56fe <TlsStringConvertBytesToAscii+0x116>
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
    5656:	1d 82       	std	Y+5, r1	; 0x05
    5658:	4e c0       	rjmp	.+156    	; 0x56f6 <TlsStringConvertBytesToAscii+0x10e>
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    565a:	8b 81       	ldd	r24, Y+3	; 0x03
    565c:	9c 81       	ldd	r25, Y+4	; 0x04
    565e:	29 81       	ldd	r18, Y+1	; 0x01
    5660:	3a 81       	ldd	r19, Y+2	; 0x02
    5662:	b9 01       	movw	r22, r18
    5664:	0e 94 e5 2b 	call	0x57ca	; 0x57ca <__udivmodhi4>
    5668:	9b 01       	movw	r18, r22
    566a:	c9 01       	movw	r24, r18
    566c:	00 97       	sbiw	r24, 0x00	; 0
    566e:	31 f4       	brne	.+12     	; 0x567c <TlsStringConvertBytesToAscii+0x94>
    5670:	8a 85       	ldd	r24, Y+10	; 0x0a
    5672:	9b 85       	ldd	r25, Y+11	; 0x0b
    5674:	fc 01       	movw	r30, r24
    5676:	80 81       	ld	r24, Z
    5678:	88 23       	and	r24, r24
    567a:	81 f1       	breq	.+96     	; 0x56dc <TlsStringConvertBytesToAscii+0xf4>
			{
				Int8U val = 0U;
    567c:	1e 82       	std	Y+6, r1	; 0x06
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    567e:	8b 81       	ldd	r24, Y+3	; 0x03
    5680:	9c 81       	ldd	r25, Y+4	; 0x04
    5682:	29 81       	ldd	r18, Y+1	; 0x01
    5684:	3a 81       	ldd	r19, Y+2	; 0x02
    5686:	b9 01       	movw	r22, r18
    5688:	0e 94 e5 2b 	call	0x57ca	; 0x57ca <__udivmodhi4>
    568c:	9b 01       	movw	r18, r22
    568e:	c9 01       	movw	r24, r18
    5690:	9e 01       	movw	r18, r28
    5692:	2a 5f       	subi	r18, 0xFA	; 250
    5694:	3f 4f       	sbci	r19, 0xFF	; 255
    5696:	b9 01       	movw	r22, r18
    5698:	0e 94 d8 2a 	call	0x55b0	; 0x55b0 <TlsStringConvertByteToAscii>
				temp_data -= ((temp_data / unit) * unit);
    569c:	8b 81       	ldd	r24, Y+3	; 0x03
    569e:	9c 81       	ldd	r25, Y+4	; 0x04
    56a0:	29 81       	ldd	r18, Y+1	; 0x01
    56a2:	3a 81       	ldd	r19, Y+2	; 0x02
    56a4:	b9 01       	movw	r22, r18
    56a6:	0e 94 e5 2b 	call	0x57ca	; 0x57ca <__udivmodhi4>
    56aa:	9c 83       	std	Y+4, r25	; 0x04
    56ac:	8b 83       	std	Y+3, r24	; 0x03
				data_out[*lenght] = val;
    56ae:	8a 85       	ldd	r24, Y+10	; 0x0a
    56b0:	9b 85       	ldd	r25, Y+11	; 0x0b
    56b2:	fc 01       	movw	r30, r24
    56b4:	80 81       	ld	r24, Z
    56b6:	88 2f       	mov	r24, r24
    56b8:	90 e0       	ldi	r25, 0x00	; 0
    56ba:	28 85       	ldd	r18, Y+8	; 0x08
    56bc:	39 85       	ldd	r19, Y+9	; 0x09
    56be:	82 0f       	add	r24, r18
    56c0:	93 1f       	adc	r25, r19
    56c2:	2e 81       	ldd	r18, Y+6	; 0x06
    56c4:	fc 01       	movw	r30, r24
    56c6:	20 83       	st	Z, r18
				*lenght +=1U;
    56c8:	8a 85       	ldd	r24, Y+10	; 0x0a
    56ca:	9b 85       	ldd	r25, Y+11	; 0x0b
    56cc:	fc 01       	movw	r30, r24
    56ce:	80 81       	ld	r24, Z
    56d0:	28 2f       	mov	r18, r24
    56d2:	2f 5f       	subi	r18, 0xFF	; 255
    56d4:	8a 85       	ldd	r24, Y+10	; 0x0a
    56d6:	9b 85       	ldd	r25, Y+11	; 0x0b
    56d8:	fc 01       	movw	r30, r24
    56da:	20 83       	st	Z, r18
			
			}
			unit /=10;
    56dc:	89 81       	ldd	r24, Y+1	; 0x01
    56de:	9a 81       	ldd	r25, Y+2	; 0x02
    56e0:	2a e0       	ldi	r18, 0x0A	; 10
    56e2:	30 e0       	ldi	r19, 0x00	; 0
    56e4:	b9 01       	movw	r22, r18
    56e6:	0e 94 e5 2b 	call	0x57ca	; 0x57ca <__udivmodhi4>
    56ea:	9b 01       	movw	r18, r22
    56ec:	3a 83       	std	Y+2, r19	; 0x02
    56ee:	29 83       	std	Y+1, r18	; 0x01
		data_out[*lenght] = 0x30;
		*lenght +=1U;
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
    56f0:	8d 81       	ldd	r24, Y+5	; 0x05
    56f2:	8f 5f       	subi	r24, 0xFF	; 255
    56f4:	8d 83       	std	Y+5, r24	; 0x05
    56f6:	8d 81       	ldd	r24, Y+5	; 0x05
    56f8:	84 30       	cpi	r24, 0x04	; 4
    56fa:	08 f4       	brcc	.+2      	; 0x56fe <TlsStringConvertBytesToAscii+0x116>
    56fc:	ae cf       	rjmp	.-164    	; 0x565a <TlsStringConvertBytesToAscii+0x72>
			
			}
			unit /=10;
		}
	}		
}
    56fe:	2b 96       	adiw	r28, 0x0b	; 11
    5700:	0f b6       	in	r0, 0x3f	; 63
    5702:	f8 94       	cli
    5704:	de bf       	out	0x3e, r29	; 62
    5706:	0f be       	out	0x3f, r0	; 63
    5708:	cd bf       	out	0x3d, r28	; 61
    570a:	cf 91       	pop	r28
    570c:	df 91       	pop	r29
    570e:	08 95       	ret

00005710 <TlsStringConvertAsciiToByte>:


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
    5710:	df 93       	push	r29
    5712:	cf 93       	push	r28
    5714:	00 d0       	rcall	.+0      	; 0x5716 <TlsStringConvertAsciiToByte+0x6>
    5716:	00 d0       	rcall	.+0      	; 0x5718 <TlsStringConvertAsciiToByte+0x8>
    5718:	cd b7       	in	r28, 0x3d	; 61
    571a:	de b7       	in	r29, 0x3e	; 62
    571c:	8a 83       	std	Y+2, r24	; 0x02
    571e:	7c 83       	std	Y+4, r23	; 0x04
    5720:	6b 83       	std	Y+3, r22	; 0x03
  Boolean o_success = TRUE;
    5722:	81 e0       	ldi	r24, 0x01	; 1
    5724:	89 83       	std	Y+1, r24	; 0x01
  
  //de '0' a '9'
  if(
    5726:	8a 81       	ldd	r24, Y+2	; 0x02
    5728:	80 33       	cpi	r24, 0x30	; 48
    572a:	58 f0       	brcs	.+22     	; 0x5742 <TlsStringConvertAsciiToByte+0x32>
     ( i_caract >= '0' ) &&
    572c:	8a 81       	ldd	r24, Y+2	; 0x02
    572e:	8a 33       	cpi	r24, 0x3A	; 58
    5730:	40 f4       	brcc	.+16     	; 0x5742 <TlsStringConvertAsciiToByte+0x32>
     ( i_caract <= '9' )
    )
  {
    *o_caract = i_caract - '0';
    5732:	8a 81       	ldd	r24, Y+2	; 0x02
    5734:	28 2f       	mov	r18, r24
    5736:	20 53       	subi	r18, 0x30	; 48
    5738:	8b 81       	ldd	r24, Y+3	; 0x03
    573a:	9c 81       	ldd	r25, Y+4	; 0x04
    573c:	fc 01       	movw	r30, r24
    573e:	20 83       	st	Z, r18
    5740:	1d c0       	rjmp	.+58     	; 0x577c <TlsStringConvertAsciiToByte+0x6c>
  }
  
  //de 'a' a 'f'
  else if(
    5742:	8a 81       	ldd	r24, Y+2	; 0x02
    5744:	81 36       	cpi	r24, 0x61	; 97
    5746:	58 f0       	brcs	.+22     	; 0x575e <TlsStringConvertAsciiToByte+0x4e>
           ( i_caract >= 'a' ) &&
    5748:	8a 81       	ldd	r24, Y+2	; 0x02
    574a:	87 36       	cpi	r24, 0x67	; 103
    574c:	40 f4       	brcc	.+16     	; 0x575e <TlsStringConvertAsciiToByte+0x4e>
           ( i_caract <= 'f' )
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
    574e:	8a 81       	ldd	r24, Y+2	; 0x02
    5750:	28 2f       	mov	r18, r24
    5752:	21 55       	subi	r18, 0x51	; 81
    5754:	8b 81       	ldd	r24, Y+3	; 0x03
    5756:	9c 81       	ldd	r25, Y+4	; 0x04
    5758:	fc 01       	movw	r30, r24
    575a:	20 83       	st	Z, r18
    575c:	0f c0       	rjmp	.+30     	; 0x577c <TlsStringConvertAsciiToByte+0x6c>
  }
  //de 'A' a 'B'
  else if(
    575e:	8a 81       	ldd	r24, Y+2	; 0x02
    5760:	81 34       	cpi	r24, 0x41	; 65
    5762:	58 f0       	brcs	.+22     	; 0x577a <TlsStringConvertAsciiToByte+0x6a>
           ( i_caract >= 'A' ) &&
    5764:	8a 81       	ldd	r24, Y+2	; 0x02
    5766:	87 34       	cpi	r24, 0x47	; 71
    5768:	40 f4       	brcc	.+16     	; 0x577a <TlsStringConvertAsciiToByte+0x6a>
           ( i_caract <= 'F' )
          )
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
    576a:	8a 81       	ldd	r24, Y+2	; 0x02
    576c:	28 2f       	mov	r18, r24
    576e:	21 53       	subi	r18, 0x31	; 49
    5770:	8b 81       	ldd	r24, Y+3	; 0x03
    5772:	9c 81       	ldd	r25, Y+4	; 0x04
    5774:	fc 01       	movw	r30, r24
    5776:	20 83       	st	Z, r18
    5778:	01 c0       	rjmp	.+2      	; 0x577c <TlsStringConvertAsciiToByte+0x6c>
  }
  else
  {
    o_success = FALSE;
    577a:	19 82       	std	Y+1, r1	; 0x01
  }
  
  return o_success;
    577c:	89 81       	ldd	r24, Y+1	; 0x01
}
    577e:	0f 90       	pop	r0
    5780:	0f 90       	pop	r0
    5782:	0f 90       	pop	r0
    5784:	0f 90       	pop	r0
    5786:	cf 91       	pop	r28
    5788:	df 91       	pop	r29
    578a:	08 95       	ret

0000578c <__mulsi3>:
    578c:	62 9f       	mul	r22, r18
    578e:	d0 01       	movw	r26, r0
    5790:	73 9f       	mul	r23, r19
    5792:	f0 01       	movw	r30, r0
    5794:	82 9f       	mul	r24, r18
    5796:	e0 0d       	add	r30, r0
    5798:	f1 1d       	adc	r31, r1
    579a:	64 9f       	mul	r22, r20
    579c:	e0 0d       	add	r30, r0
    579e:	f1 1d       	adc	r31, r1
    57a0:	92 9f       	mul	r25, r18
    57a2:	f0 0d       	add	r31, r0
    57a4:	83 9f       	mul	r24, r19
    57a6:	f0 0d       	add	r31, r0
    57a8:	74 9f       	mul	r23, r20
    57aa:	f0 0d       	add	r31, r0
    57ac:	65 9f       	mul	r22, r21
    57ae:	f0 0d       	add	r31, r0
    57b0:	99 27       	eor	r25, r25
    57b2:	72 9f       	mul	r23, r18
    57b4:	b0 0d       	add	r27, r0
    57b6:	e1 1d       	adc	r30, r1
    57b8:	f9 1f       	adc	r31, r25
    57ba:	63 9f       	mul	r22, r19
    57bc:	b0 0d       	add	r27, r0
    57be:	e1 1d       	adc	r30, r1
    57c0:	f9 1f       	adc	r31, r25
    57c2:	bd 01       	movw	r22, r26
    57c4:	cf 01       	movw	r24, r30
    57c6:	11 24       	eor	r1, r1
    57c8:	08 95       	ret

000057ca <__udivmodhi4>:
    57ca:	aa 1b       	sub	r26, r26
    57cc:	bb 1b       	sub	r27, r27
    57ce:	51 e1       	ldi	r21, 0x11	; 17
    57d0:	07 c0       	rjmp	.+14     	; 0x57e0 <__udivmodhi4_ep>

000057d2 <__udivmodhi4_loop>:
    57d2:	aa 1f       	adc	r26, r26
    57d4:	bb 1f       	adc	r27, r27
    57d6:	a6 17       	cp	r26, r22
    57d8:	b7 07       	cpc	r27, r23
    57da:	10 f0       	brcs	.+4      	; 0x57e0 <__udivmodhi4_ep>
    57dc:	a6 1b       	sub	r26, r22
    57de:	b7 0b       	sbc	r27, r23

000057e0 <__udivmodhi4_ep>:
    57e0:	88 1f       	adc	r24, r24
    57e2:	99 1f       	adc	r25, r25
    57e4:	5a 95       	dec	r21
    57e6:	a9 f7       	brne	.-22     	; 0x57d2 <__udivmodhi4_loop>
    57e8:	80 95       	com	r24
    57ea:	90 95       	com	r25
    57ec:	bc 01       	movw	r22, r24
    57ee:	cd 01       	movw	r24, r26
    57f0:	08 95       	ret

000057f2 <__udivmodsi4>:
    57f2:	a1 e2       	ldi	r26, 0x21	; 33
    57f4:	1a 2e       	mov	r1, r26
    57f6:	aa 1b       	sub	r26, r26
    57f8:	bb 1b       	sub	r27, r27
    57fa:	fd 01       	movw	r30, r26
    57fc:	0d c0       	rjmp	.+26     	; 0x5818 <__udivmodsi4_ep>

000057fe <__udivmodsi4_loop>:
    57fe:	aa 1f       	adc	r26, r26
    5800:	bb 1f       	adc	r27, r27
    5802:	ee 1f       	adc	r30, r30
    5804:	ff 1f       	adc	r31, r31
    5806:	a2 17       	cp	r26, r18
    5808:	b3 07       	cpc	r27, r19
    580a:	e4 07       	cpc	r30, r20
    580c:	f5 07       	cpc	r31, r21
    580e:	20 f0       	brcs	.+8      	; 0x5818 <__udivmodsi4_ep>
    5810:	a2 1b       	sub	r26, r18
    5812:	b3 0b       	sbc	r27, r19
    5814:	e4 0b       	sbc	r30, r20
    5816:	f5 0b       	sbc	r31, r21

00005818 <__udivmodsi4_ep>:
    5818:	66 1f       	adc	r22, r22
    581a:	77 1f       	adc	r23, r23
    581c:	88 1f       	adc	r24, r24
    581e:	99 1f       	adc	r25, r25
    5820:	1a 94       	dec	r1
    5822:	69 f7       	brne	.-38     	; 0x57fe <__udivmodsi4_loop>
    5824:	60 95       	com	r22
    5826:	70 95       	com	r23
    5828:	80 95       	com	r24
    582a:	90 95       	com	r25
    582c:	9b 01       	movw	r18, r22
    582e:	ac 01       	movw	r20, r24
    5830:	bd 01       	movw	r22, r26
    5832:	cf 01       	movw	r24, r30
    5834:	08 95       	ret

00005836 <_exit>:
    5836:	f8 94       	cli

00005838 <__stop_program>:
    5838:	ff cf       	rjmp	.-2      	; 0x5838 <__stop_program>
