# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../kcpsm6.vhd" \
"../../../../main.vhd" \
"../../../../prog3.vhd" \
"../../../../seg7.vhd" \
"../../../../project_3.srcs/sim_1/new/Test_Bench2.vhd" \

# Do not sort compile order
nosort
