{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462905212363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462905212385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 19:33:31 2016 " "Processing started: Tue May 10 19:33:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462905212385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905212385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGASDRAM1 -c VGASDRAM1 " "Command: quartus_sta VGASDRAM1 -c VGASDRAM1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905212385 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1462905212585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905212799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905212860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905212861 ""}
{ "Info" "ISTA_SDC_FOUND" "VGASDRAM1.sdc " "Reading SDC File: 'VGASDRAM1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213015 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12) " "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905213100 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905213100 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213100 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "vclk " "Virtual clock vclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213100 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905213101 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From clk (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905213101 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905213101 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213101 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1462905213102 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462905213117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1462905213161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.011 " "Worst-case setup slack is -7.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.011           -1973.802 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.011           -1973.802 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.766             -25.966 clk  " "   -3.766             -25.966 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.148               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   36.148               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.734               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.582 " "Worst-case recovery slack is -7.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.582           -1406.500 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.582           -1406.500 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.018            -132.379 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   -6.018            -132.379 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.098               0.000 clk  " "   15.098               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.563 " "Worst-case removal slack is 3.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.563               0.000 clk  " "    3.563               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.442               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    4.442               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.231               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.231               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.519               0.000 sclk  " "    5.519               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.159               0.000 clk  " "   10.159               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.700               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905213181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213181 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905213311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905213311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905213311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905213311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.130 ns " "Worst Case Available Settling Time: 7.130 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905213311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905213311 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213311 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462905213319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905213821 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12) " "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905214059 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905214059 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214059 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "vclk " "Virtual clock vclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214059 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905214059 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From clk (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905214059 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905214059 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1462905214080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.357 " "Worst-case setup slack is -6.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.357           -1770.621 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.357           -1770.621 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.812             -26.237 clk  " "   -3.812             -26.237 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.345               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   36.345               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.682               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.778 " "Worst-case recovery slack is -6.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.778           -1255.437 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.778           -1255.437 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.404            -118.865 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   -5.404            -118.865 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.555               0.000 clk  " "   15.555               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.222 " "Worst-case removal slack is 3.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.222               0.000 clk  " "    3.222               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.969               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    3.969               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.620               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.620               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.666 " "Worst-case minimum pulse width slack is 4.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.666               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.519               0.000 sclk  " "    5.519               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.169               0.000 clk  " "   10.169               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.669               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.669               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214114 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.232 ns " "Worst Case Available Settling Time: 7.232 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214272 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214272 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462905214283 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12) " "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905214446 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905214446 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214446 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "vclk " "Virtual clock vclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214446 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905214446 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From clk (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905214446 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905214446 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1462905214451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.775 " "Worst-case setup slack is -2.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775            -771.887 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.775            -771.887 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083              -7.308 clk  " "   -1.083              -7.308 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.377               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   38.377               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.178               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.295               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.086 " "Worst-case recovery slack is -3.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.086            -572.292 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.086            -572.292 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257             -49.641 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   -2.257             -49.641 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.301               0.000 clk  " "   18.301               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.589 " "Worst-case removal slack is 1.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.589               0.000 clk  " "    1.589               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.047               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    2.047               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.445               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.445               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.768 " "Worst-case minimum pulse width slack is 4.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.768               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.768               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 sclk  " "    6.000               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.679               0.000 clk  " "    9.679               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.770               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.770               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462905214504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214504 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.640 ns " "Worst Case Available Settling Time: 8.640 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1462905214718 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905214718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905215389 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905215391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "815 " "Peak virtual memory: 815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462905215558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 19:33:35 2016 " "Processing ended: Tue May 10 19:33:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462905215558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462905215558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462905215558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462905215558 ""}
