("INVX1:/\tINVX1 KISTA_SOI_STDLIB abstract" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB INVX1 abstract }:a"))) (((-12.8915 -1.9765) (24.8915 39.111)) "a" "Virtuoso XL" 10))("INVX1:/\tINVX1 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB INVX1 schematic }:r"))) (((3.8 3.05) (6.525 5.4125)) "r" "Schematics XL" 9))("INVX1:/\tINVX1 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB INVX1 layout }:a"))) (((-13.413 -3.111) (17.6075 39.111)) "a" "Virtuoso XL" 8))("test_opamp_modgen:/\ttest_opamp_modgen KISTA_TEST_ANALOG schematic" (("open" (nil hierarchy "/{KISTA_TEST_ANALOG test_opamp_modgen schematic }:r"))) (((-6.64375 -2.2375) (10.51875 1.7625)) "r" "Schematics XL" 15))("test_opamp_modgen:/\ttest_opamp_modgen KISTA_TEST_ANALOG layout" (("open" (nil hierarchy "/{KISTA_TEST_ANALOG test_opamp_modgen layout }:r"))) (((16.993 94.578) (24.03 97.9285)) "r" "Virtuoso XL" 14))("inv_soi:/\tinv_soi KISTA_TEST_ANALOG schematic" (("open" (nil hierarchy "/{KISTA_TEST_ANALOG inv_soi schematic }:r"))) (((-2.6375 -0.5625) (4.7 1.15)) "r" "Schematics XL" 3))("inv_soi:/\tinv_soi KISTA_TEST_ANALOG layout" (("open" (nil hierarchy "/{KISTA_TEST_ANALOG inv_soi layout }:r"))) (((-8.774 -0.058) (16.114 11.792)) "r" "Virtuoso XL" 7))("BUFX2:/\tBUFX2 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB BUFX2 schematic }:r"))) (((-2.61875 2.625) (9.99375 5.5625)) "r" "Schematics XL" 15))("BUFX2:/\tBUFX2 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB BUFX2 layout }:r"))) (((-4.316 14.1) (11.016 21.4)) "r" "Virtuoso XL" 14))("M4_M3_HH:/\tM4_M3_HH KISTA_SOI_STDLIB via" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB M4_M3_HH via }:a"))) (((-6.0415 -8.1445) (17.2415 8.8885)) "a" "Layout" 5))