[13:54:32.862] <TB3>     INFO: *** Welcome to pxar ***
[13:54:32.862] <TB3>     INFO: *** Today: 2016/04/25
[13:54:32.869] <TB3>     INFO: *** Version: b2a7-dirty
[13:54:32.869] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:32.869] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:32.869] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//defaultMaskFile.dat
[13:54:32.869] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C15.dat
[13:54:32.947] <TB3>     INFO:         clk: 4
[13:54:32.947] <TB3>     INFO:         ctr: 4
[13:54:32.947] <TB3>     INFO:         sda: 19
[13:54:32.947] <TB3>     INFO:         tin: 9
[13:54:32.947] <TB3>     INFO:         level: 15
[13:54:32.948] <TB3>     INFO:         triggerdelay: 0
[13:54:32.948] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:54:32.948] <TB3>     INFO: Log level: DEBUG
[13:54:32.958] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:54:32.968] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:54:32.972] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:54:32.975] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:54:34.533] <TB3>     INFO: DUT info: 
[13:54:34.533] <TB3>     INFO: The DUT currently contains the following objects:
[13:54:34.533] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:54:34.534] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:54:34.534] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:54:34.534] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:54:34.534] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:54:34.534] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:54:34.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:34.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:34.538] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[13:54:34.538] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1c05f20
[13:54:34.538] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1b7c770
[13:54:34.538] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fab59d94010
[13:54:34.538] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fab5ffff510
[13:54:34.538] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7fab59d94010
[13:54:34.539] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:54:34.540] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[13:54:34.540] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[13:54:34.541] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:54:34.941] <TB3>     INFO: enter 'restricted' command line mode
[13:54:34.941] <TB3>     INFO: enter test to run
[13:54:34.941] <TB3>     INFO:   test: FPIXTest no parameter change
[13:54:34.941] <TB3>     INFO:   running: fpixtest
[13:54:34.941] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:54:34.944] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:54:34.944] <TB3>     INFO: ######################################################################
[13:54:34.944] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:54:34.945] <TB3>     INFO: ######################################################################
[13:54:34.949] <TB3>     INFO: ######################################################################
[13:54:34.949] <TB3>     INFO: PixTestPretest::doTest()
[13:54:34.949] <TB3>     INFO: ######################################################################
[13:54:34.953] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:34.953] <TB3>     INFO:    PixTestPretest::programROC() 
[13:54:34.953] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:52.969] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:54:52.969] <TB3>     INFO: IA differences per ROC:  17.7 18.5 18.5 17.7 20.1 19.3 17.7 20.1 17.7 18.5 18.5 20.1 19.3 16.9 19.3 19.3
[13:54:53.039] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:53.039] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:54:53.039] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:53.142] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:54:53.243] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[13:54:53.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 25.3187 mA
[13:54:53.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 23.7188 mA
[13:54:53.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 24.5188 mA
[13:54:53.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  82 Ia 23.7188 mA
[13:54:53.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 24.5188 mA
[13:54:53.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  82 Ia 23.7188 mA
[13:54:53.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  84 Ia 23.7188 mA
[13:54:54.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  86 Ia 25.3187 mA
[13:54:54.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 22.9188 mA
[13:54:54.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  86 Ia 24.5188 mA
[13:54:54.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 24.5188 mA
[13:54:54.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[13:54:54.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  85 Ia 25.3187 mA
[13:54:54.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  78 Ia 22.9188 mA
[13:54:54.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 24.5188 mA
[13:54:54.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 24.5188 mA
[13:54:54.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  81 Ia 23.7188 mA
[13:54:55.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 24.5188 mA
[13:54:55.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 23.7188 mA
[13:54:55.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 24.5188 mA
[13:54:55.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  81 Ia 23.7188 mA
[13:54:55.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 24.5188 mA
[13:54:55.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 23.7188 mA
[13:54:55.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9188 mA
[13:54:55.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  85 Ia 25.3187 mA
[13:54:55.865] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 22.9188 mA
[13:54:55.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 25.3187 mA
[13:54:56.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 22.9188 mA
[13:54:56.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 24.5188 mA
[13:54:56.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  83 Ia 24.5188 mA
[13:54:56.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  81 Ia 23.7188 mA
[13:54:56.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 24.5188 mA
[13:54:56.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 23.7188 mA
[13:54:56.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 24.5188 mA
[13:54:56.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  81 Ia 23.7188 mA
[13:54:56.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[13:54:56.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.5188 mA
[13:54:57.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 24.5188 mA
[13:54:57.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 24.5188 mA
[13:54:57.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.7188 mA
[13:54:57.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.7188 mA
[13:54:57.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  87 Ia 24.5188 mA
[13:54:57.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 24.5188 mA
[13:54:57.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 23.7188 mA
[13:54:57.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.7188 mA
[13:54:57.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  87 Ia 25.3187 mA
[13:54:57.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  80 Ia 22.9188 mA
[13:54:58.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.5188 mA
[13:54:58.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  76 Ia 24.5188 mA
[13:54:58.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  74 Ia 23.7188 mA
[13:54:58.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  76 Ia 23.7188 mA
[13:54:58.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 24.5188 mA
[13:54:58.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  76 Ia 24.5188 mA
[13:54:58.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  74 Ia 23.7188 mA
[13:54:58.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  76 Ia 24.5188 mA
[13:54:58.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  74 Ia 23.7188 mA
[13:54:58.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  76 Ia 23.7188 mA
[13:54:59.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 24.5188 mA
[13:54:59.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  76 Ia 23.7188 mA
[13:54:59.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.5188 mA
[13:54:59.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  76 Ia 22.9188 mA
[13:54:59.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 25.3187 mA
[13:54:59.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  76 Ia 22.9188 mA
[13:54:59.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 25.3187 mA
[13:54:59.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  76 Ia 22.9188 mA
[13:54:59.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 25.3187 mA
[13:54:59.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  76 Ia 23.7188 mA
[13:55:00.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 23.7188 mA
[13:55:00.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 25.3187 mA
[13:55:00.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  73 Ia 22.1188 mA
[13:55:00.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  84 Ia 26.1187 mA
[13:55:00.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[13:55:00.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5188 mA
[13:55:00.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5188 mA
[13:55:00.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 23.7188 mA
[13:55:00.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  87 Ia 24.5188 mA
[13:55:01.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 24.5188 mA
[13:55:01.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  83 Ia 23.7188 mA
[13:55:01.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 24.5188 mA
[13:55:01.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  83 Ia 23.7188 mA
[13:55:01.416] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 24.5188 mA
[13:55:01.517] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 23.7188 mA
[13:55:01.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  85 Ia 24.5188 mA
[13:55:01.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.5188 mA
[13:55:01.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  76 Ia 24.5188 mA
[13:55:01.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  74 Ia 23.7188 mA
[13:55:02.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  76 Ia 23.7188 mA
[13:55:02.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 24.5188 mA
[13:55:02.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  76 Ia 23.7188 mA
[13:55:02.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 24.5188 mA
[13:55:02.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  76 Ia 23.7188 mA
[13:55:02.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 24.5188 mA
[13:55:02.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  76 Ia 24.5188 mA
[13:55:02.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  74 Ia 23.7188 mA
[13:55:02.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  76 Ia 23.7188 mA
[13:55:02.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[13:55:03.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.5188 mA
[13:55:03.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.5188 mA
[13:55:03.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 24.5188 mA
[13:55:03.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.7188 mA
[13:55:03.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 23.7188 mA
[13:55:03.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  87 Ia 24.5188 mA
[13:55:03.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 24.5188 mA
[13:55:03.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 23.7188 mA
[13:55:03.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 23.7188 mA
[13:55:03.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  87 Ia 24.5188 mA
[13:55:04.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  85 Ia 23.7188 mA
[13:55:04.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.7188 mA
[13:55:04.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  80 Ia 24.5188 mA
[13:55:04.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 23.7188 mA
[13:55:04.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 24.5188 mA
[13:55:04.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.7188 mA
[13:55:04.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 24.5188 mA
[13:55:04.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 22.9188 mA
[13:55:04.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 25.3187 mA
[13:55:04.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.7188 mA
[13:55:05.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 24.5188 mA
[13:55:05.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 23.7188 mA
[13:55:05.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 24.5188 mA
[13:55:05.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.7188 mA
[13:55:05.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  80 Ia 24.5188 mA
[13:55:05.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 22.9188 mA
[13:55:05.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 25.3187 mA
[13:55:05.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 22.9188 mA
[13:55:05.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 25.3187 mA
[13:55:05.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 23.7188 mA
[13:55:06.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  80 Ia 24.5188 mA
[13:55:06.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 22.9188 mA
[13:55:06.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 25.3187 mA
[13:55:06.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  78 Ia 23.7188 mA
[13:55:06.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  80 Ia 24.5188 mA
[13:55:06.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.5188 mA
[13:55:06.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  76 Ia 23.7188 mA
[13:55:06.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 24.5188 mA
[13:55:06.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  76 Ia 23.7188 mA
[13:55:06.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 24.5188 mA
[13:55:07.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  76 Ia 23.7188 mA
[13:55:07.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 24.5188 mA
[13:55:07.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  76 Ia 23.7188 mA
[13:55:07.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 24.5188 mA
[13:55:07.469] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  76 Ia 23.7188 mA
[13:55:07.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  78 Ia 24.5188 mA
[13:55:07.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  76 Ia 23.7188 mA
[13:55:07.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.7188 mA
[13:55:07.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  80 Ia 24.5188 mA
[13:55:07.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 23.7188 mA
[13:55:08.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 24.5188 mA
[13:55:08.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.7188 mA
[13:55:08.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 24.5188 mA
[13:55:08.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 22.9188 mA
[13:55:08.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  85 Ia 25.3187 mA
[13:55:08.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.7188 mA
[13:55:08.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 24.5188 mA
[13:55:08.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 23.7188 mA
[13:55:08.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  80 Ia 24.5188 mA
[13:55:08.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1188 mA
[13:55:09.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5188 mA
[13:55:09.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5188 mA
[13:55:09.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 23.7188 mA
[13:55:09.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  87 Ia 24.5188 mA
[13:55:09.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 23.7188 mA
[13:55:09.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  87 Ia 24.5188 mA
[13:55:09.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 23.7188 mA
[13:55:09.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  87 Ia 24.5188 mA
[13:55:09.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 23.7188 mA
[13:55:09.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  87 Ia 24.5188 mA
[13:55:10.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  85 Ia 23.7188 mA
[13:55:10.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7188 mA
[13:55:10.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  80 Ia 24.5188 mA
[13:55:10.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 23.7188 mA
[13:55:10.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 24.5188 mA
[13:55:10.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.7188 mA
[13:55:10.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 24.5188 mA
[13:55:10.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.7188 mA
[13:55:10.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  80 Ia 24.5188 mA
[13:55:10.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 23.7188 mA
[13:55:11.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 24.5188 mA
[13:55:11.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 23.7188 mA
[13:55:11.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  80 Ia 24.5188 mA
[13:55:11.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[13:55:11.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  80 Ia 24.5188 mA
[13:55:11.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 23.7188 mA
[13:55:11.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 23.7188 mA
[13:55:11.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  82 Ia 24.5188 mA
[13:55:11.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 24.5188 mA
[13:55:12.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 23.7188 mA
[13:55:12.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  80 Ia 24.5188 mA
[13:55:12.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.7188 mA
[13:55:12.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 24.5188 mA
[13:55:12.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  78 Ia 22.9188 mA
[13:55:12.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 25.3187 mA
[13:55:12.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[13:55:12.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:55:12.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  76
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  76
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[13:55:12.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  76
[13:55:12.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[13:55:12.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  85
[13:55:12.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[13:55:12.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[13:55:14.367] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[13:55:14.367] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  17.7  18.5  20.1  19.3  19.3  18.5  19.3  19.3  18.5  19.3  18.5  19.3  20.1
[13:55:14.400] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:14.400] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:55:14.400] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:14.536] <TB3>     INFO: Expecting 231680 events.
[13:55:22.799] <TB3>     INFO: 231680 events read in total (7546ms).
[13:55:22.958] <TB3>     INFO: Test took 8555ms.
[13:55:23.160] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 59
[13:55:23.164] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:55:23.168] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:55:23.171] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:55:23.175] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 78 and Delta(CalDel) = 63
[13:55:23.178] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 109 and Delta(CalDel) = 64
[13:55:23.182] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:55:23.185] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 103 and Delta(CalDel) = 58
[13:55:23.189] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:55:23.192] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:55:23.195] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:55:23.201] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:55:23.204] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 112 and Delta(CalDel) = 58
[13:55:23.208] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:55:23.211] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:55:23.215] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:55:23.256] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:55:23.291] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:23.292] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:55:23.292] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:23.428] <TB3>     INFO: Expecting 231680 events.
[13:55:31.684] <TB3>     INFO: 231680 events read in total (7542ms).
[13:55:31.689] <TB3>     INFO: Test took 8393ms.
[13:55:31.711] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:55:32.027] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 30
[13:55:32.031] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[13:55:32.035] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:55:32.039] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[13:55:32.043] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[13:55:32.046] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30.5
[13:55:32.050] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[13:55:32.054] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:55:32.058] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28.5
[13:55:32.061] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:55:32.065] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:55:32.069] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:55:32.073] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 31
[13:55:32.077] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30.5
[13:55:32.081] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:55:32.120] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:55:32.120] <TB3>     INFO: CalDel:      130   146   121   129   147   144   135   115   129   120   141   143   124   134   124   135
[13:55:32.120] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:55:32.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat
[13:55:32.126] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C1.dat
[13:55:32.126] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C2.dat
[13:55:32.126] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C3.dat
[13:55:32.126] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C4.dat
[13:55:32.127] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C5.dat
[13:55:32.127] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C6.dat
[13:55:32.127] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C7.dat
[13:55:32.127] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C8.dat
[13:55:32.127] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C9.dat
[13:55:32.128] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C10.dat
[13:55:32.128] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C11.dat
[13:55:32.128] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C12.dat
[13:55:32.128] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C13.dat
[13:55:32.128] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C14.dat
[13:55:32.128] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:55:32.129] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:55:32.129] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:55:32.129] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:55:32.129] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:55:32.215] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:55:32.215] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:55:32.215] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:55:32.215] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:55:32.218] <TB3>     INFO: ######################################################################
[13:55:32.218] <TB3>     INFO: PixTestTiming::doTest()
[13:55:32.218] <TB3>     INFO: ######################################################################
[13:55:32.218] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:32.218] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:55:32.218] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:32.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:34.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:36.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:38.661] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:40.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:43.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:45.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:47.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:50.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:52.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:54.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:56.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:59.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:56:01.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:56:03.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:56:05.948] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:56:08.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:56:14.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:56:18.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:56:21.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:56:25.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:56:28.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:56:32.754] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:56:36.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:56:40.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:41.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:43.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:44.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:46.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:47.908] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:49.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:50.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:52.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:53.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:55.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:57.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:58.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:57:00.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:57:01.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:57:03.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:57:04.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:57:06.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:57:08.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:57:09.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:57:23.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:57:35.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:57:37.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:38.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:40.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:43.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:45.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:47.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:50.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:52.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:54.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:56.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:59.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:58:01.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:58:03.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:58:05.930] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:58:08.203] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:58:10.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:58:12.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:58:15.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:58:17.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:58:19.570] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:58:21.843] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:58:24.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:58:26.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:58:28.664] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:58:30.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:58:33.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:58:35.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:58:36.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:58:38.523] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:58:40.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:58:41.562] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:58:43.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:58:44.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:58:46.122] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:58:47.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:58:50.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:58:52.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:58:53.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:58:55.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:56.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:58.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:59.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:59:01.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:59:04.897] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:59:08.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:59:11.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:59:15.100] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:59:18.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:59:21.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:59:25.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:59:28.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:59:30.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:59:31.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:59:33.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:34.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:36.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:37.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:39.349] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:40.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:43.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:44.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:46.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:48.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:49.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:51.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:53.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:54.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:56.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:59.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:00:01.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:00:03.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:00:05.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:00:08.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:00:10.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:00:12.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:00:14.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:00:17.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:00:19.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:00:21.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:00:24.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:00:26.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:00:28.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:00:31.296] <TB3>     INFO: TBM Phase Settings: 236
[14:00:31.296] <TB3>     INFO: 400MHz Phase: 3
[14:00:31.297] <TB3>     INFO: 160MHz Phase: 7
[14:00:31.297] <TB3>     INFO: Functional Phase Area: 3
[14:00:31.300] <TB3>     INFO: Test took 299082 ms.
[14:00:31.300] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:00:31.300] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:31.300] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:00:31.300] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:31.300] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:00:33.945] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:00:35.465] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:00:36.984] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:00:38.504] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:00:40.023] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:00:41.543] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:00:43.063] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:00:45.898] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:00:48.359] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:00:50.442] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:00:53.278] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:00:55.738] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:00:57.822] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:00:59.718] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:01:01.801] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:01:03.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:01:05.218] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:01:06.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:01:08.259] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:01:10.532] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:01:12.806] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:01:15.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:01:17.354] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:01:18.873] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:01:20.394] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:01:21.914] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:01:23.433] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:01:25.706] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:01:27.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:01:30.255] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:01:32.528] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:01:34.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:01:35.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:01:37.088] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:01:38.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:01:40.880] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:01:43.153] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:01:45.427] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:01:47.700] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:01:49.222] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:01:50.741] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:01:52.261] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:01:53.781] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:01:56.054] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:01:58.327] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:02:00.600] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:02:02.873] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:02:04.393] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:02:05.913] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:02:07.433] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:02:08.952] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:02:11.226] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:02:13.500] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:02:15.773] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:02:18.046] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:02:19.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:02:21.088] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:02:22.609] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:02:24.130] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:02:26.403] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:02:28.676] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:02:30.949] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:02:33.224] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:02:35.126] <TB3>     INFO: ROC Delay Settings: 228
[14:02:35.126] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:02:35.126] <TB3>     INFO: ROC Port 0 Delay: 4
[14:02:35.126] <TB3>     INFO: ROC Port 1 Delay: 4
[14:02:35.126] <TB3>     INFO: Functional ROC Area: 4
[14:02:35.129] <TB3>     INFO: Test took 123829 ms.
[14:02:35.129] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:02:35.130] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:35.130] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:02:35.130] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:36.269] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4068 4068 4068 4068 4069 4068 4068 4068 e062 c000 a101 8040 4069 4069 4069 4068 4069 4069 4068 4069 e062 c000 
[14:02:36.269] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4068 4068 4068 4069 4068 4069 4069 4069 e022 c000 a102 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:02:36.269] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4068 4068 4069 4069 4068 4068 4069 4069 e022 c000 a103 80c0 4068 4068 4068 4069 4068 4068 4069 4068 e022 c000 
[14:02:36.269] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:02:50.330] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:50.330] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:03:04.353] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:04.354] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:03:18.384] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:18.384] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:03:32.420] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:32.420] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:03:46.448] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:46.448] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:04:00.480] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:00.481] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:04:14.646] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:14.646] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:04:28.788] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:28.788] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:04:42.913] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:42.915] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:04:56.919] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:57.299] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:57.312] <TB3>     INFO: Decoding statistics:
[14:04:57.312] <TB3>     INFO:   General information:
[14:04:57.312] <TB3>     INFO: 	 16bit words read:         240000000
[14:04:57.312] <TB3>     INFO: 	 valid events total:       20000000
[14:04:57.312] <TB3>     INFO: 	 empty events:             20000000
[14:04:57.312] <TB3>     INFO: 	 valid events with pixels: 0
[14:04:57.312] <TB3>     INFO: 	 valid pixel hits:         0
[14:04:57.312] <TB3>     INFO:   Event errors: 	           0
[14:04:57.312] <TB3>     INFO: 	 start marker:             0
[14:04:57.312] <TB3>     INFO: 	 stop marker:              0
[14:04:57.312] <TB3>     INFO: 	 overflow:                 0
[14:04:57.312] <TB3>     INFO: 	 invalid 5bit words:       0
[14:04:57.312] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:04:57.312] <TB3>     INFO:   TBM errors: 		           0
[14:04:57.312] <TB3>     INFO: 	 flawed TBM headers:       0
[14:04:57.312] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:04:57.312] <TB3>     INFO: 	 event ID mismatches:      0
[14:04:57.312] <TB3>     INFO:   ROC errors: 		           0
[14:04:57.312] <TB3>     INFO: 	 missing ROC header(s):    0
[14:04:57.312] <TB3>     INFO: 	 misplaced readback start: 0
[14:04:57.312] <TB3>     INFO:   Pixel decoding errors:	   0
[14:04:57.312] <TB3>     INFO: 	 pixel data incomplete:    0
[14:04:57.312] <TB3>     INFO: 	 pixel address:            0
[14:04:57.312] <TB3>     INFO: 	 pulse height fill bit:    0
[14:04:57.312] <TB3>     INFO: 	 buffer corruption:        0
[14:04:57.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.312] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:04:57.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.312] <TB3>     INFO:    Read back bit status: 1
[14:04:57.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.312] <TB3>     INFO:    Timings are good!
[14:04:57.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.312] <TB3>     INFO: Test took 142183 ms.
[14:04:57.312] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:04:57.312] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:04:57.313] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:04:57.313] <TB3>     INFO: PixTestTiming::doTest took 565098 ms.
[14:04:57.313] <TB3>     INFO: PixTestTiming::doTest() done
[14:04:57.313] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:04:57.313] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:04:57.313] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:04:57.313] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:04:57.313] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:04:57.314] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:04:57.314] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:04:57.664] <TB3>     INFO: ######################################################################
[14:04:57.665] <TB3>     INFO: PixTestAlive::doTest()
[14:04:57.665] <TB3>     INFO: ######################################################################
[14:04:57.668] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.668] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:57.668] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:57.669] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:58.017] <TB3>     INFO: Expecting 41600 events.
[14:05:02.127] <TB3>     INFO: 41600 events read in total (3395ms).
[14:05:02.128] <TB3>     INFO: Test took 4459ms.
[14:05:02.135] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:02.135] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:05:02.135] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:05:02.510] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:05:02.510] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:02.510] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:02.513] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:02.513] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:05:02.513] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:02.515] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:05:02.864] <TB3>     INFO: Expecting 41600 events.
[14:05:05.848] <TB3>     INFO: 41600 events read in total (2269ms).
[14:05:05.849] <TB3>     INFO: Test took 3334ms.
[14:05:05.849] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:05.849] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:05:05.849] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:05:05.850] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:05:06.256] <TB3>     INFO: PixTestAlive::maskTest() done
[14:05:06.256] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:06.259] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:06.259] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:05:06.259] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:06.261] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:05:06.606] <TB3>     INFO: Expecting 41600 events.
[14:05:10.697] <TB3>     INFO: 41600 events read in total (3377ms).
[14:05:10.697] <TB3>     INFO: Test took 4436ms.
[14:05:10.705] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:10.705] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:05:10.705] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:05:11.081] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:05:11.081] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:05:11.081] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:05:11.081] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:05:11.089] <TB3>     INFO: ######################################################################
[14:05:11.089] <TB3>     INFO: PixTestTrim::doTest()
[14:05:11.089] <TB3>     INFO: ######################################################################
[14:05:11.092] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:11.092] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:05:11.092] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:11.171] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:05:11.171] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:11.201] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:11.201] <TB3>     INFO:     run 1 of 1
[14:05:11.201] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:11.544] <TB3>     INFO: Expecting 5025280 events.
[14:05:56.769] <TB3>     INFO: 1392720 events read in total (44510ms).
[14:06:40.816] <TB3>     INFO: 2769520 events read in total (88558ms).
[14:07:25.479] <TB3>     INFO: 4156520 events read in total (133221ms).
[14:07:53.148] <TB3>     INFO: 5025280 events read in total (160889ms).
[14:07:53.188] <TB3>     INFO: Test took 161987ms.
[14:07:53.247] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:53.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:54.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:56.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:57.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:58.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:00.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:01.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:02.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:04.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:05.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:07.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:08.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:09.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:11.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:12.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:13.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:15.335] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 207646720
[14:08:15.338] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9536 minThrLimit = 96.92 minThrNLimit = 121.719 -> result = 96.9536 -> 96
[14:08:15.339] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8834 minThrLimit = 91.868 minThrNLimit = 115.082 -> result = 91.8834 -> 91
[14:08:15.339] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1826 minThrLimit = 97.1723 minThrNLimit = 120.647 -> result = 97.1826 -> 97
[14:08:15.340] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5659 minThrLimit = 88.5599 minThrNLimit = 110.82 -> result = 88.5659 -> 88
[14:08:15.340] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0009 minThrLimit = 88.9902 minThrNLimit = 110.292 -> result = 89.0009 -> 89
[14:08:15.341] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.471 minThrLimit = 104.465 minThrNLimit = 132.996 -> result = 104.471 -> 104
[14:08:15.341] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3113 minThrLimit = 99.2277 minThrNLimit = 124.921 -> result = 99.3113 -> 99
[14:08:15.341] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7583 minThrLimit = 99.735 minThrNLimit = 126.536 -> result = 99.7583 -> 99
[14:08:15.342] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3788 minThrLimit = 92.3536 minThrNLimit = 115.143 -> result = 92.3788 -> 92
[14:08:15.342] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3952 minThrLimit = 92.3887 minThrNLimit = 118.534 -> result = 92.3952 -> 92
[14:08:15.342] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4934 minThrLimit = 96.477 minThrNLimit = 118.231 -> result = 96.4934 -> 96
[14:08:15.343] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4591 minThrLimit = 87.4459 minThrNLimit = 110.077 -> result = 87.4591 -> 87
[14:08:15.343] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.484 minThrLimit = 102.452 minThrNLimit = 131.923 -> result = 102.484 -> 102
[14:08:15.344] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6055 minThrLimit = 96.5663 minThrNLimit = 119.115 -> result = 96.6055 -> 96
[14:08:15.344] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8443 minThrLimit = 99.8058 minThrNLimit = 125.839 -> result = 99.8443 -> 99
[14:08:15.344] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.508 minThrLimit = 104.505 minThrNLimit = 136.074 -> result = 104.508 -> 104
[14:08:15.344] <TB3>     INFO: ROC 0 VthrComp = 96
[14:08:15.345] <TB3>     INFO: ROC 1 VthrComp = 91
[14:08:15.345] <TB3>     INFO: ROC 2 VthrComp = 97
[14:08:15.345] <TB3>     INFO: ROC 3 VthrComp = 88
[14:08:15.345] <TB3>     INFO: ROC 4 VthrComp = 89
[14:08:15.345] <TB3>     INFO: ROC 5 VthrComp = 104
[14:08:15.345] <TB3>     INFO: ROC 6 VthrComp = 99
[14:08:15.346] <TB3>     INFO: ROC 7 VthrComp = 99
[14:08:15.346] <TB3>     INFO: ROC 8 VthrComp = 92
[14:08:15.346] <TB3>     INFO: ROC 9 VthrComp = 92
[14:08:15.346] <TB3>     INFO: ROC 10 VthrComp = 96
[14:08:15.346] <TB3>     INFO: ROC 11 VthrComp = 87
[14:08:15.346] <TB3>     INFO: ROC 12 VthrComp = 102
[14:08:15.346] <TB3>     INFO: ROC 13 VthrComp = 96
[14:08:15.346] <TB3>     INFO: ROC 14 VthrComp = 99
[14:08:15.346] <TB3>     INFO: ROC 15 VthrComp = 104
[14:08:15.346] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:08:15.346] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:08:15.365] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:15.365] <TB3>     INFO:     run 1 of 1
[14:08:15.365] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:15.708] <TB3>     INFO: Expecting 5025280 events.
[14:08:51.963] <TB3>     INFO: 888416 events read in total (35540ms).
[14:09:27.620] <TB3>     INFO: 1774608 events read in total (71197ms).
[14:10:03.228] <TB3>     INFO: 2659416 events read in total (106805ms).
[14:10:39.311] <TB3>     INFO: 3534512 events read in total (142888ms).
[14:11:15.291] <TB3>     INFO: 4404904 events read in total (178869ms).
[14:11:40.489] <TB3>     INFO: 5025280 events read in total (204066ms).
[14:11:40.566] <TB3>     INFO: Test took 205201ms.
[14:11:40.746] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:41.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:42.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:44.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:45.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:47.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:48.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:50.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:52.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:53.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:55.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:56.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:58.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:59.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:01.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:03.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:04.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:06.218] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241344512
[14:12:06.221] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.672 for pixel 11/5 mean/min/max = 45.1101/32.5247/57.6955
[14:12:06.222] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.273 for pixel 10/18 mean/min/max = 46.4729/33.6125/59.3334
[14:12:06.222] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.1578 for pixel 0/4 mean/min/max = 45.1917/31.9857/58.3977
[14:12:06.223] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.0812 for pixel 5/3 mean/min/max = 46.7631/33.3917/60.1344
[14:12:06.223] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0897 for pixel 12/72 mean/min/max = 45.2593/33.4104/57.1081
[14:12:06.224] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.6811 for pixel 21/1 mean/min/max = 46.3895/34.0828/58.6963
[14:12:06.224] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.4659 for pixel 0/2 mean/min/max = 43.9483/31.2415/56.6552
[14:12:06.224] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.7324 for pixel 12/0 mean/min/max = 43.559/32.1279/54.9901
[14:12:06.225] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.0663 for pixel 0/1 mean/min/max = 45.6436/33.1273/58.1598
[14:12:06.225] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.5036 for pixel 2/74 mean/min/max = 45.1077/32.7074/57.508
[14:12:06.225] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.0443 for pixel 0/56 mean/min/max = 45.145/32.2194/58.0706
[14:12:06.226] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.0758 for pixel 0/39 mean/min/max = 44.5771/31.9378/57.2164
[14:12:06.226] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.4519 for pixel 25/2 mean/min/max = 45.4757/32.471/58.4804
[14:12:06.226] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.9913 for pixel 23/21 mean/min/max = 44.8058/32.5769/57.0347
[14:12:06.227] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.0779 for pixel 1/1 mean/min/max = 44.173/32.2075/56.1386
[14:12:06.227] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.1603 for pixel 23/79 mean/min/max = 46.8305/34.3873/59.2737
[14:12:06.227] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:06.360] <TB3>     INFO: Expecting 411648 events.
[14:12:14.013] <TB3>     INFO: 411648 events read in total (6938ms).
[14:12:14.020] <TB3>     INFO: Expecting 411648 events.
[14:12:21.617] <TB3>     INFO: 411648 events read in total (6932ms).
[14:12:21.627] <TB3>     INFO: Expecting 411648 events.
[14:12:29.218] <TB3>     INFO: 411648 events read in total (6930ms).
[14:12:29.230] <TB3>     INFO: Expecting 411648 events.
[14:12:36.846] <TB3>     INFO: 411648 events read in total (6952ms).
[14:12:36.862] <TB3>     INFO: Expecting 411648 events.
[14:12:44.442] <TB3>     INFO: 411648 events read in total (6923ms).
[14:12:44.460] <TB3>     INFO: Expecting 411648 events.
[14:12:52.107] <TB3>     INFO: 411648 events read in total (6991ms).
[14:12:52.127] <TB3>     INFO: Expecting 411648 events.
[14:12:59.672] <TB3>     INFO: 411648 events read in total (6900ms).
[14:12:59.694] <TB3>     INFO: Expecting 411648 events.
[14:13:07.267] <TB3>     INFO: 411648 events read in total (6921ms).
[14:13:07.291] <TB3>     INFO: Expecting 411648 events.
[14:13:14.880] <TB3>     INFO: 411648 events read in total (6938ms).
[14:13:14.907] <TB3>     INFO: Expecting 411648 events.
[14:13:22.492] <TB3>     INFO: 411648 events read in total (6939ms).
[14:13:22.522] <TB3>     INFO: Expecting 411648 events.
[14:13:30.138] <TB3>     INFO: 411648 events read in total (6973ms).
[14:13:30.171] <TB3>     INFO: Expecting 411648 events.
[14:13:37.725] <TB3>     INFO: 411648 events read in total (6910ms).
[14:13:37.758] <TB3>     INFO: Expecting 411648 events.
[14:13:45.334] <TB3>     INFO: 411648 events read in total (6935ms).
[14:13:45.369] <TB3>     INFO: Expecting 411648 events.
[14:13:52.978] <TB3>     INFO: 411648 events read in total (6968ms).
[14:13:53.017] <TB3>     INFO: Expecting 411648 events.
[14:14:00.657] <TB3>     INFO: 411648 events read in total (7007ms).
[14:14:00.728] <TB3>     INFO: Expecting 411648 events.
[14:14:08.375] <TB3>     INFO: 411648 events read in total (7048ms).
[14:14:08.422] <TB3>     INFO: Test took 122195ms.
[14:14:08.919] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3031 < 35 for itrim = 105; old thr = 34.6818 ... break
[14:14:08.958] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0151 < 35 for itrim = 111; old thr = 34.3762 ... break
[14:14:08.990] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1749 < 35 for itrim = 110; old thr = 34.3698 ... break
[14:14:09.024] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1737 < 35 for itrim = 109; old thr = 34.3815 ... break
[14:14:09.060] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0205 < 35 for itrim = 100; old thr = 34.9391 ... break
[14:14:09.065] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 240.303 < 35 for itrim+1 = 207; old thr = 16.976 ... break
[14:14:09.097] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3676 < 35 for itrim+1 = 96; old thr = 34.9086 ... break
[14:14:09.143] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6781 < 35 for itrim+1 = 98; old thr = 34.9753 ... break
[14:14:09.177] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4888 < 35 for itrim+1 = 103; old thr = 34.6269 ... break
[14:14:09.215] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6921 < 35 for itrim = 100; old thr = 33.9605 ... break
[14:14:09.242] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6028 < 35 for itrim = 97; old thr = 34.0938 ... break
[14:14:09.275] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1425 < 35 for itrim = 101; old thr = 33.8699 ... break
[14:14:09.313] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1083 < 35 for itrim = 103; old thr = 34.2375 ... break
[14:14:09.351] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0398 < 35 for itrim = 105; old thr = 33.9454 ... break
[14:14:09.397] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.526 < 35 for itrim+1 = 108; old thr = 34.7784 ... break
[14:14:09.442] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0366 < 35 for itrim = 117; old thr = 33.6494 ... break
[14:14:09.520] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:14:09.531] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:09.531] <TB3>     INFO:     run 1 of 1
[14:14:09.531] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:09.874] <TB3>     INFO: Expecting 5025280 events.
[14:14:45.733] <TB3>     INFO: 870072 events read in total (35144ms).
[14:15:20.936] <TB3>     INFO: 1737736 events read in total (70347ms).
[14:15:56.229] <TB3>     INFO: 2604096 events read in total (105640ms).
[14:16:31.741] <TB3>     INFO: 3461624 events read in total (141152ms).
[14:17:07.924] <TB3>     INFO: 4315424 events read in total (177335ms).
[14:17:37.396] <TB3>     INFO: 5025280 events read in total (206807ms).
[14:17:37.488] <TB3>     INFO: Test took 207957ms.
[14:17:37.681] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:38.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:39.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:41.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:42.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:44.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:46.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:47.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:49.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:50.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:52.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:53.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:55.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:57.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:58.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:00.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:01.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:03.587] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255025152
[14:18:03.589] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 255.000000
[14:18:03.699] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:18:03.709] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:03.710] <TB3>     INFO:     run 1 of 1
[14:18:03.710] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:04.058] <TB3>     INFO: Expecting 8486400 events.
[14:18:37.523] <TB3>     INFO: 825336 events read in total (32749ms).
[14:19:11.801] <TB3>     INFO: 1650664 events read in total (67027ms).
[14:19:44.883] <TB3>     INFO: 2476304 events read in total (100109ms).
[14:20:19.917] <TB3>     INFO: 3301936 events read in total (135143ms).
[14:20:52.568] <TB3>     INFO: 4127544 events read in total (167794ms).
[14:21:28.371] <TB3>     INFO: 4952256 events read in total (203597ms).
[14:22:01.719] <TB3>     INFO: 5775640 events read in total (236945ms).
[14:22:36.453] <TB3>     INFO: 6597912 events read in total (271679ms).
[14:23:09.686] <TB3>     INFO: 7419280 events read in total (304912ms).
[14:23:42.814] <TB3>     INFO: 8240440 events read in total (338040ms).
[14:23:53.218] <TB3>     INFO: 8486400 events read in total (348444ms).
[14:23:53.345] <TB3>     INFO: Test took 349636ms.
[14:23:53.661] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:54.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:56.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:58.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:59.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:01.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:03.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:05.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:07.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:09.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:10.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:12.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:14.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:16.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:18.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:20.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:22.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:23.946] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318263296
[14:24:24.033] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.422417 .. 45.123519
[14:24:24.108] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:24:24.119] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:24.119] <TB3>     INFO:     run 1 of 1
[14:24:24.119] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:24.462] <TB3>     INFO: Expecting 1630720 events.
[14:25:05.605] <TB3>     INFO: 1150416 events read in total (40428ms).
[14:25:22.747] <TB3>     INFO: 1630720 events read in total (57570ms).
[14:25:22.770] <TB3>     INFO: Test took 58652ms.
[14:25:22.809] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:22.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:23.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:24.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:25.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:26.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:27.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:28.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:29.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:30.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:31.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:32.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:33.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:34.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:35.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:36.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:37.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:38.285] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318263296
[14:25:38.366] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.911823 .. 41.874524
[14:25:38.444] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:25:38.456] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:38.456] <TB3>     INFO:     run 1 of 1
[14:25:38.456] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:38.809] <TB3>     INFO: Expecting 1331200 events.
[14:26:18.759] <TB3>     INFO: 1157800 events read in total (39235ms).
[14:26:25.130] <TB3>     INFO: 1331200 events read in total (45606ms).
[14:26:25.144] <TB3>     INFO: Test took 46688ms.
[14:26:25.176] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:25.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:26.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:27.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:28.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:29.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:30.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:31.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:32.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:33.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:34.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:35.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:36.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:36.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:37.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:38.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:39.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:40.711] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318263296
[14:26:40.794] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.587998 .. 41.462306
[14:26:40.869] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:26:40.880] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:40.880] <TB3>     INFO:     run 1 of 1
[14:26:40.880] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:41.223] <TB3>     INFO: Expecting 1231360 events.
[14:27:22.496] <TB3>     INFO: 1127936 events read in total (40558ms).
[14:27:26.623] <TB3>     INFO: 1231360 events read in total (44685ms).
[14:27:26.639] <TB3>     INFO: Test took 45760ms.
[14:27:26.671] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:26.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:27.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:28.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:29.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:30.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:31.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:32.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:33.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:34.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:35.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:36.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:36.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:37.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:38.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:39.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:40.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:41.570] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329969664
[14:27:41.658] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:27:41.658] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:27:41.669] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:41.669] <TB3>     INFO:     run 1 of 1
[14:27:41.670] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:42.012] <TB3>     INFO: Expecting 1364480 events.
[14:28:22.067] <TB3>     INFO: 1075744 events read in total (39340ms).
[14:28:32.978] <TB3>     INFO: 1364480 events read in total (50251ms).
[14:28:32.997] <TB3>     INFO: Test took 51328ms.
[14:28:33.034] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:33.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:34.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:35.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:36.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:36.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:37.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:38.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:39.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:40.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:41.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:42.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:43.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:44.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:45.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:46.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:47.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:48.619] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281993216
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[14:28:48.664] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[14:28:48.665] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[14:28:48.665] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[14:28:48.665] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[14:28:48.665] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[14:28:48.665] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[14:28:48.665] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[14:28:48.665] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C0.dat
[14:28:48.672] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C1.dat
[14:28:48.679] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C2.dat
[14:28:48.686] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C3.dat
[14:28:48.693] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C4.dat
[14:28:48.700] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C5.dat
[14:28:48.707] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C6.dat
[14:28:48.714] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C7.dat
[14:28:48.721] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C8.dat
[14:28:48.735] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C9.dat
[14:28:48.742] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C10.dat
[14:28:48.749] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C11.dat
[14:28:48.756] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C12.dat
[14:28:48.763] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C13.dat
[14:28:48.770] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C14.dat
[14:28:48.777] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C15.dat
[14:28:48.784] <TB3>     INFO: PixTestTrim::trimTest() done
[14:28:48.784] <TB3>     INFO: vtrim:     105 111 110 109 100 207  96  98 103 100  97 101 103 105 108 117 
[14:28:48.784] <TB3>     INFO: vthrcomp:   96  91  97  88  89 104  99  99  92  92  96  87 102  96  99 104 
[14:28:48.784] <TB3>     INFO: vcal mean:  35.00  34.96  35.02  34.99  35.01  34.95  34.96  34.98  35.02  34.99  34.97  34.98  34.98  35.02  35.00  35.02 
[14:28:48.784] <TB3>     INFO: vcal RMS:    0.81   0.82   0.81   0.85   0.79   1.21   0.84   0.81   0.81   0.82   0.84   0.81   0.84   0.82   0.79   0.78 
[14:28:48.784] <TB3>     INFO: bits mean:   9.35   9.01   9.20   8.96   9.59  11.53   9.63  10.24   9.03   9.45   9.27   9.59   9.48   9.88   9.94   8.64 
[14:28:48.784] <TB3>     INFO: bits RMS:    2.73   2.66   2.92   2.68   2.53   1.51   2.87   2.51   2.81   2.67   2.86   2.77   2.70   2.52   2.61   2.67 
[14:28:48.794] <TB3>     INFO:    ----------------------------------------------------------------------
[14:28:48.794] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:28:48.794] <TB3>     INFO:    ----------------------------------------------------------------------
[14:28:48.796] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:28:48.796] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:28:48.809] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:48.809] <TB3>     INFO:     run 1 of 1
[14:28:48.809] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:49.151] <TB3>     INFO: Expecting 4160000 events.
[14:29:34.383] <TB3>     INFO: 1151795 events read in total (44517ms).
[14:30:20.660] <TB3>     INFO: 2288805 events read in total (90794ms).
[14:31:06.850] <TB3>     INFO: 3412305 events read in total (136984ms).
[14:31:37.443] <TB3>     INFO: 4160000 events read in total (167576ms).
[14:31:37.523] <TB3>     INFO: Test took 168715ms.
[14:31:37.673] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:37.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:40.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:42.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:44.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:46.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:48.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:50.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:53.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:55.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:56.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:58.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:00.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:02.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:04.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:06.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:08.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:10.721] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288808960
[14:32:10.722] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:32:10.795] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:32:10.795] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:32:10.806] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:10.806] <TB3>     INFO:     run 1 of 1
[14:32:10.806] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:11.152] <TB3>     INFO: Expecting 3432000 events.
[14:33:00.099] <TB3>     INFO: 1227935 events read in total (48232ms).
[14:33:47.968] <TB3>     INFO: 2429825 events read in total (96101ms).
[14:34:27.476] <TB3>     INFO: 3432000 events read in total (135610ms).
[14:34:27.541] <TB3>     INFO: Test took 136736ms.
[14:34:27.643] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:27.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:29.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:31.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:32.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:34.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:36.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:37.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:39.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:41.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:43.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:44.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:46.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:48.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:50.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:51.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:53.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:55.149] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283111424
[14:34:55.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:34:55.241] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:34:55.244] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:34:55.257] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:55.257] <TB3>     INFO:     run 1 of 1
[14:34:55.257] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:55.651] <TB3>     INFO: Expecting 3182400 events.
[14:35:46.244] <TB3>     INFO: 1288850 events read in total (49878ms).
[14:36:35.751] <TB3>     INFO: 2543615 events read in total (99385ms).
[14:37:00.174] <TB3>     INFO: 3182400 events read in total (123808ms).
[14:37:00.223] <TB3>     INFO: Test took 124967ms.
[14:37:00.307] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:00.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:02.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:03.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:05.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:06.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:08.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:10.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:11.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:13.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:14.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:16.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:18.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:19.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:21.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:22.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:24.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:26.293] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314171392
[14:37:26.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:37:26.369] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:37:26.370] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:37:26.381] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:26.381] <TB3>     INFO:     run 1 of 1
[14:37:26.381] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:26.730] <TB3>     INFO: Expecting 3182400 events.
[14:38:17.180] <TB3>     INFO: 1288120 events read in total (49735ms).
[14:39:06.461] <TB3>     INFO: 2542600 events read in total (99016ms).
[14:39:31.834] <TB3>     INFO: 3182400 events read in total (124390ms).
[14:39:31.869] <TB3>     INFO: Test took 125488ms.
[14:39:31.942] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:32.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:33.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:35.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:37.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:38.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:40.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:42.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:43.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:45.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:47.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:48.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:50.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:52.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:53.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:55.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:57.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:58.745] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335646720
[14:39:58.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:39:58.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:39:58.819] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:39:58.830] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:58.830] <TB3>     INFO:     run 1 of 1
[14:39:58.830] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:59.174] <TB3>     INFO: Expecting 3182400 events.
[14:40:49.913] <TB3>     INFO: 1287390 events read in total (50023ms).
[14:41:39.059] <TB3>     INFO: 2541275 events read in total (99169ms).
[14:42:04.484] <TB3>     INFO: 3182400 events read in total (124594ms).
[14:42:04.529] <TB3>     INFO: Test took 125699ms.
[14:42:04.609] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:04.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:06.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:07.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:09.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:11.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:12.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:14.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:15.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:17.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:19.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:20.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:22.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:23.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:25.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:27.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:28.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:30.280] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276402176
[14:42:30.281] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.44949, thr difference RMS: 1.53086
[14:42:30.281] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.49144, thr difference RMS: 1.63064
[14:42:30.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.20299, thr difference RMS: 1.69966
[14:42:30.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.71855, thr difference RMS: 1.57107
[14:42:30.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.12557, thr difference RMS: 1.50027
[14:42:30.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.1758, thr difference RMS: 1.35775
[14:42:30.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.43048, thr difference RMS: 1.59293
[14:42:30.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.16525, thr difference RMS: 1.66691
[14:42:30.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.03043, thr difference RMS: 1.63205
[14:42:30.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.68312, thr difference RMS: 1.48763
[14:42:30.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.76072, thr difference RMS: 1.68415
[14:42:30.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.52704, thr difference RMS: 1.32438
[14:42:30.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.664, thr difference RMS: 1.75753
[14:42:30.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.77754, thr difference RMS: 1.71956
[14:42:30.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.98341, thr difference RMS: 1.62257
[14:42:30.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.24278, thr difference RMS: 1.38947
[14:42:30.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.45891, thr difference RMS: 1.51499
[14:42:30.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.44759, thr difference RMS: 1.65302
[14:42:30.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.09415, thr difference RMS: 1.68021
[14:42:30.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.68082, thr difference RMS: 1.5432
[14:42:30.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.00931, thr difference RMS: 1.4998
[14:42:30.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.17657, thr difference RMS: 1.36509
[14:42:30.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.43699, thr difference RMS: 1.59691
[14:42:30.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.19835, thr difference RMS: 1.68312
[14:42:30.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.96571, thr difference RMS: 1.62485
[14:42:30.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.67234, thr difference RMS: 1.48658
[14:42:30.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.75139, thr difference RMS: 1.69965
[14:42:30.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.4953, thr difference RMS: 1.32272
[14:42:30.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.74033, thr difference RMS: 1.77702
[14:42:30.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.85988, thr difference RMS: 1.70073
[14:42:30.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.92755, thr difference RMS: 1.61798
[14:42:30.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.17978, thr difference RMS: 1.40767
[14:42:30.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.54672, thr difference RMS: 1.52266
[14:42:30.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.45087, thr difference RMS: 1.62052
[14:42:30.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.11955, thr difference RMS: 1.68999
[14:42:30.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.77264, thr difference RMS: 1.51936
[14:42:30.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.05349, thr difference RMS: 1.48728
[14:42:30.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.25431, thr difference RMS: 1.38081
[14:42:30.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.50214, thr difference RMS: 1.58685
[14:42:30.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.33783, thr difference RMS: 1.66711
[14:42:30.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.97443, thr difference RMS: 1.64435
[14:42:30.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.74831, thr difference RMS: 1.50131
[14:42:30.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.90655, thr difference RMS: 1.69511
[14:42:30.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.54335, thr difference RMS: 1.29991
[14:42:30.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.71337, thr difference RMS: 1.75145
[14:42:30.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.00135, thr difference RMS: 1.69112
[14:42:30.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.93201, thr difference RMS: 1.60803
[14:42:30.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.24111, thr difference RMS: 1.38873
[14:42:30.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.63717, thr difference RMS: 1.49949
[14:42:30.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.40743, thr difference RMS: 1.61333
[14:42:30.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.09361, thr difference RMS: 1.70594
[14:42:30.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.8547, thr difference RMS: 1.53738
[14:42:30.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.18761, thr difference RMS: 1.48402
[14:42:30.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.30058, thr difference RMS: 1.34226
[14:42:30.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.6082, thr difference RMS: 1.61419
[14:42:30.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.5042, thr difference RMS: 1.68051
[14:42:30.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.02505, thr difference RMS: 1.60995
[14:42:30.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.89159, thr difference RMS: 1.49032
[14:42:30.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.00772, thr difference RMS: 1.69154
[14:42:30.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.58738, thr difference RMS: 1.3017
[14:42:30.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.75736, thr difference RMS: 1.7768
[14:42:30.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.13157, thr difference RMS: 1.69293
[14:42:30.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.89025, thr difference RMS: 1.61895
[14:42:30.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.24719, thr difference RMS: 1.41275
[14:42:30.398] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:42:30.404] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2239 seconds
[14:42:30.404] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:42:31.110] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:42:31.110] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:42:31.114] <TB3>     INFO: ######################################################################
[14:42:31.114] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:42:31.114] <TB3>     INFO: ######################################################################
[14:42:31.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:31.115] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:42:31.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:31.115] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:42:31.128] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:42:31.128] <TB3>     INFO:     run 1 of 1
[14:42:31.128] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:31.472] <TB3>     INFO: Expecting 59072000 events.
[14:43:00.812] <TB3>     INFO: 1073000 events read in total (28625ms).
[14:43:29.447] <TB3>     INFO: 2141400 events read in total (57260ms).
[14:43:57.884] <TB3>     INFO: 3210000 events read in total (85697ms).
[14:44:26.447] <TB3>     INFO: 4282000 events read in total (114260ms).
[14:44:54.868] <TB3>     INFO: 5350400 events read in total (142681ms).
[14:45:23.385] <TB3>     INFO: 6419600 events read in total (171198ms).
[14:45:51.875] <TB3>     INFO: 7491400 events read in total (199688ms).
[14:46:20.346] <TB3>     INFO: 8560000 events read in total (228159ms).
[14:46:48.819] <TB3>     INFO: 9629200 events read in total (256632ms).
[14:47:17.405] <TB3>     INFO: 10700800 events read in total (285218ms).
[14:47:45.866] <TB3>     INFO: 11769400 events read in total (313679ms).
[14:48:14.406] <TB3>     INFO: 12839400 events read in total (342219ms).
[14:48:42.887] <TB3>     INFO: 13910400 events read in total (370700ms).
[14:49:11.301] <TB3>     INFO: 14978200 events read in total (399114ms).
[14:49:39.804] <TB3>     INFO: 16047200 events read in total (427617ms).
[14:50:08.410] <TB3>     INFO: 17119200 events read in total (456223ms).
[14:50:36.841] <TB3>     INFO: 18187200 events read in total (484654ms).
[14:51:05.242] <TB3>     INFO: 19256200 events read in total (513055ms).
[14:51:33.692] <TB3>     INFO: 20327600 events read in total (541505ms).
[14:52:02.217] <TB3>     INFO: 21396400 events read in total (570030ms).
[14:52:30.653] <TB3>     INFO: 22466200 events read in total (598466ms).
[14:52:59.127] <TB3>     INFO: 23537600 events read in total (626940ms).
[14:53:27.722] <TB3>     INFO: 24605600 events read in total (655535ms).
[14:53:56.130] <TB3>     INFO: 25673800 events read in total (683943ms).
[14:54:24.610] <TB3>     INFO: 26746400 events read in total (712423ms).
[14:54:53.065] <TB3>     INFO: 27814800 events read in total (740878ms).
[14:55:21.491] <TB3>     INFO: 28883000 events read in total (769304ms).
[14:55:50.038] <TB3>     INFO: 29955000 events read in total (797851ms).
[14:56:18.501] <TB3>     INFO: 31023400 events read in total (826314ms).
[14:56:46.003] <TB3>     INFO: 32091800 events read in total (854816ms).
[14:57:15.536] <TB3>     INFO: 33164400 events read in total (883349ms).
[14:57:44.091] <TB3>     INFO: 34232600 events read in total (911904ms).
[14:58:12.779] <TB3>     INFO: 35300800 events read in total (940592ms).
[14:58:41.375] <TB3>     INFO: 36372800 events read in total (969188ms).
[14:59:09.913] <TB3>     INFO: 37441600 events read in total (997726ms).
[14:59:38.463] <TB3>     INFO: 38510200 events read in total (1026276ms).
[15:00:07.029] <TB3>     INFO: 39582000 events read in total (1054842ms).
[15:00:35.597] <TB3>     INFO: 40650000 events read in total (1083410ms).
[15:01:04.152] <TB3>     INFO: 41718000 events read in total (1111965ms).
[15:01:32.718] <TB3>     INFO: 42787600 events read in total (1140531ms).
[15:02:01.279] <TB3>     INFO: 43858000 events read in total (1169092ms).
[15:02:29.821] <TB3>     INFO: 44925800 events read in total (1197634ms).
[15:02:58.321] <TB3>     INFO: 45993400 events read in total (1226134ms).
[15:03:26.872] <TB3>     INFO: 47065400 events read in total (1254685ms).
[15:03:55.472] <TB3>     INFO: 48133600 events read in total (1283285ms).
[15:04:22.693] <TB3>     INFO: 49201000 events read in total (1310506ms).
[15:04:51.138] <TB3>     INFO: 50269800 events read in total (1338951ms).
[15:05:19.697] <TB3>     INFO: 51339600 events read in total (1367510ms).
[15:05:48.127] <TB3>     INFO: 52408000 events read in total (1395940ms).
[15:06:16.545] <TB3>     INFO: 53475400 events read in total (1424358ms).
[15:06:44.943] <TB3>     INFO: 54544600 events read in total (1452756ms).
[15:07:13.448] <TB3>     INFO: 55614800 events read in total (1481261ms).
[15:07:41.828] <TB3>     INFO: 56682200 events read in total (1509641ms).
[15:08:10.224] <TB3>     INFO: 57749400 events read in total (1538037ms).
[15:08:38.603] <TB3>     INFO: 58818200 events read in total (1566416ms).
[15:08:45.617] <TB3>     INFO: 59072000 events read in total (1573430ms).
[15:08:45.637] <TB3>     INFO: Test took 1574509ms.
[15:08:45.693] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:45.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:45.821] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:47.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:47.029] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:48.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:48.177] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:49.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:49.339] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:50.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:50.487] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:51.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:51.632] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:52.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:52.781] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:53.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:53.940] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:55.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:55.099] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:56.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:56.260] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:57.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:57.430] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:58.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:58.589] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:59.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:59.761] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:00.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:00.935] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:02.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:02.120] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:03.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:03.288] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:04.454] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496091136
[15:09:04.487] <TB3>     INFO: PixTestScurves::scurves() done 
[15:09:04.488] <TB3>     INFO: Vcal mean:  35.04  35.16  35.01  35.09  35.06  35.03  35.04  35.07  35.10  35.10  35.01  35.04  35.06  35.06  35.08  35.09 
[15:09:04.488] <TB3>     INFO: Vcal RMS:    0.67   0.69   0.68   0.70   0.66   1.14   0.71   0.69   0.68   0.69   0.71   0.68   0.71   0.70   0.67   0.66 
[15:09:04.488] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:09:04.562] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:09:04.562] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:09:04.562] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:09:04.562] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:09:04.562] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:09:04.563] <TB3>     INFO: ######################################################################
[15:09:04.563] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:09:04.563] <TB3>     INFO: ######################################################################
[15:09:04.567] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:09:04.910] <TB3>     INFO: Expecting 41600 events.
[15:09:09.005] <TB3>     INFO: 41600 events read in total (3373ms).
[15:09:09.006] <TB3>     INFO: Test took 4439ms.
[15:09:09.015] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:09.015] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:09:09.015] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:09:09.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 31, 34] has eff 0/10
[15:09:09.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 31, 34]
[15:09:09.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:09:09.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:09:09.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:09:09.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:09:09.361] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:09:09.706] <TB3>     INFO: Expecting 41600 events.
[15:09:13.843] <TB3>     INFO: 41600 events read in total (3422ms).
[15:09:13.844] <TB3>     INFO: Test took 4483ms.
[15:09:13.852] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:13.852] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:09:13.852] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.908
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 161
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.157
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.629
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.846
[15:09:13.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.87
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 168
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.46
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 253.469
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L380> Search for maxph pixel failed in the fiducial region on chip 6, looking at the edges
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L400> Max pixel is [50 ,75] phvalue 254
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.917
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 189
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.819
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 179
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.057
[15:09:13.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.609
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 181
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.916
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.287
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.661
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 174
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.844
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.173
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 168
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:09:13.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:09:13.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:09:13.946] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:09:14.292] <TB3>     INFO: Expecting 41600 events.
[15:09:18.424] <TB3>     INFO: 41600 events read in total (3417ms).
[15:09:18.425] <TB3>     INFO: Test took 4479ms.
[15:09:18.433] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:18.433] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:09:18.433] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:09:18.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:09:18.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 0
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.0413
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 53
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.4823
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 87
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1143
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 75
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.7484
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,30] phvalue 67
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.469
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 66
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8574
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 62
[15:09:18.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6086
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,31] phvalue 70
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8914
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 82
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5293
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 67
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0815
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 68
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.273
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 79
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6331
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 81
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5691
[15:09:18.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,50] phvalue 67
[15:09:18.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8837
[15:09:18.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,66] phvalue 61
[15:09:18.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.4644
[15:09:18.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 55
[15:09:18.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.598
[15:09:18.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 63
[15:09:18.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[15:09:18.849] <TB3>     INFO: Expecting 2560 events.
[15:09:19.808] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:19.808] <TB3>     INFO: Test took 1367ms.
[15:09:19.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:19.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 1 1
[15:09:20.316] <TB3>     INFO: Expecting 2560 events.
[15:09:21.275] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:21.275] <TB3>     INFO: Test took 1466ms.
[15:09:21.276] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:21.276] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 2 2
[15:09:21.783] <TB3>     INFO: Expecting 2560 events.
[15:09:22.742] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:22.742] <TB3>     INFO: Test took 1466ms.
[15:09:22.742] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:22.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 30, 3 3
[15:09:23.250] <TB3>     INFO: Expecting 2560 events.
[15:09:24.209] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:24.209] <TB3>     INFO: Test took 1466ms.
[15:09:24.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:24.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[15:09:24.717] <TB3>     INFO: Expecting 2560 events.
[15:09:25.675] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:25.675] <TB3>     INFO: Test took 1466ms.
[15:09:25.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:25.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 5 5
[15:09:26.183] <TB3>     INFO: Expecting 2560 events.
[15:09:27.140] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:27.141] <TB3>     INFO: Test took 1465ms.
[15:09:27.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:27.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 31, 6 6
[15:09:27.648] <TB3>     INFO: Expecting 2560 events.
[15:09:28.606] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:28.606] <TB3>     INFO: Test took 1464ms.
[15:09:28.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:28.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 7 7
[15:09:29.114] <TB3>     INFO: Expecting 2560 events.
[15:09:30.072] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:30.072] <TB3>     INFO: Test took 1465ms.
[15:09:30.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:30.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[15:09:30.580] <TB3>     INFO: Expecting 2560 events.
[15:09:31.539] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:31.540] <TB3>     INFO: Test took 1467ms.
[15:09:31.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:31.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 9 9
[15:09:32.047] <TB3>     INFO: Expecting 2560 events.
[15:09:33.006] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:33.007] <TB3>     INFO: Test took 1466ms.
[15:09:33.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:33.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 10 10
[15:09:33.514] <TB3>     INFO: Expecting 2560 events.
[15:09:34.474] <TB3>     INFO: 2560 events read in total (245ms).
[15:09:34.475] <TB3>     INFO: Test took 1467ms.
[15:09:34.475] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:34.475] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 11 11
[15:09:34.982] <TB3>     INFO: Expecting 2560 events.
[15:09:35.941] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:35.942] <TB3>     INFO: Test took 1467ms.
[15:09:35.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:35.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 50, 12 12
[15:09:36.450] <TB3>     INFO: Expecting 2560 events.
[15:09:37.409] <TB3>     INFO: 2560 events read in total (245ms).
[15:09:37.409] <TB3>     INFO: Test took 1467ms.
[15:09:37.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:37.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 66, 13 13
[15:09:37.917] <TB3>     INFO: Expecting 2560 events.
[15:09:38.876] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:38.877] <TB3>     INFO: Test took 1468ms.
[15:09:38.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:38.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 14 14
[15:09:39.384] <TB3>     INFO: Expecting 2560 events.
[15:09:40.343] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:40.344] <TB3>     INFO: Test took 1467ms.
[15:09:40.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:40.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 15 15
[15:09:40.851] <TB3>     INFO: Expecting 2560 events.
[15:09:41.809] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:41.810] <TB3>     INFO: Test took 1466ms.
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC8
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:09:41.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:09:41.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:09:41.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:09:41.813] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:42.319] <TB3>     INFO: Expecting 655360 events.
[15:09:54.071] <TB3>     INFO: 655360 events read in total (11037ms).
[15:09:54.082] <TB3>     INFO: Expecting 655360 events.
[15:10:05.669] <TB3>     INFO: 655360 events read in total (11025ms).
[15:10:05.684] <TB3>     INFO: Expecting 655360 events.
[15:10:17.263] <TB3>     INFO: 655360 events read in total (11013ms).
[15:10:17.283] <TB3>     INFO: Expecting 655360 events.
[15:10:28.846] <TB3>     INFO: 655360 events read in total (11007ms).
[15:10:28.871] <TB3>     INFO: Expecting 655360 events.
[15:10:40.480] <TB3>     INFO: 655360 events read in total (11053ms).
[15:10:40.508] <TB3>     INFO: Expecting 655360 events.
[15:10:52.128] <TB3>     INFO: 655360 events read in total (11068ms).
[15:10:52.161] <TB3>     INFO: Expecting 655360 events.
[15:11:03.708] <TB3>     INFO: 655360 events read in total (11004ms).
[15:11:03.746] <TB3>     INFO: Expecting 655360 events.
[15:11:15.389] <TB3>     INFO: 655360 events read in total (11106ms).
[15:11:15.431] <TB3>     INFO: Expecting 655360 events.
[15:11:27.134] <TB3>     INFO: 655360 events read in total (11169ms).
[15:11:27.179] <TB3>     INFO: Expecting 655360 events.
[15:11:38.861] <TB3>     INFO: 655360 events read in total (11151ms).
[15:11:38.910] <TB3>     INFO: Expecting 655360 events.
[15:11:50.627] <TB3>     INFO: 655360 events read in total (11185ms).
[15:11:50.680] <TB3>     INFO: Expecting 655360 events.
[15:12:02.384] <TB3>     INFO: 655360 events read in total (11175ms).
[15:12:02.441] <TB3>     INFO: Expecting 655360 events.
[15:12:14.163] <TB3>     INFO: 655360 events read in total (11195ms).
[15:12:14.226] <TB3>     INFO: Expecting 655360 events.
[15:12:25.898] <TB3>     INFO: 655360 events read in total (11146ms).
[15:12:25.965] <TB3>     INFO: Expecting 655360 events.
[15:12:37.657] <TB3>     INFO: 655360 events read in total (11165ms).
[15:12:37.728] <TB3>     INFO: Expecting 655360 events.
[15:12:49.358] <TB3>     INFO: 655360 events read in total (11104ms).
[15:12:49.433] <TB3>     INFO: Test took 187620ms.
[15:12:49.527] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:49.834] <TB3>     INFO: Expecting 655360 events.
[15:13:01.629] <TB3>     INFO: 655360 events read in total (11080ms).
[15:13:01.640] <TB3>     INFO: Expecting 655360 events.
[15:13:13.273] <TB3>     INFO: 655360 events read in total (11059ms).
[15:13:13.289] <TB3>     INFO: Expecting 655360 events.
[15:13:24.979] <TB3>     INFO: 655360 events read in total (11128ms).
[15:13:24.999] <TB3>     INFO: Expecting 655360 events.
[15:13:36.638] <TB3>     INFO: 655360 events read in total (11081ms).
[15:13:36.662] <TB3>     INFO: Expecting 655360 events.
[15:13:48.294] <TB3>     INFO: 655360 events read in total (11076ms).
[15:13:48.323] <TB3>     INFO: Expecting 655360 events.
[15:13:59.694] <TB3>     INFO: 655360 events read in total (10818ms).
[15:13:59.728] <TB3>     INFO: Expecting 655360 events.
[15:14:11.065] <TB3>     INFO: 655360 events read in total (10787ms).
[15:14:11.103] <TB3>     INFO: Expecting 655360 events.
[15:14:22.497] <TB3>     INFO: 655360 events read in total (10847ms).
[15:14:22.540] <TB3>     INFO: Expecting 655360 events.
[15:14:34.341] <TB3>     INFO: 655360 events read in total (11267ms).
[15:14:34.389] <TB3>     INFO: Expecting 655360 events.
[15:14:45.735] <TB3>     INFO: 655360 events read in total (10811ms).
[15:14:45.791] <TB3>     INFO: Expecting 655360 events.
[15:14:57.597] <TB3>     INFO: 655360 events read in total (11278ms).
[15:14:57.658] <TB3>     INFO: Expecting 655360 events.
[15:15:09.186] <TB3>     INFO: 655360 events read in total (11001ms).
[15:15:09.250] <TB3>     INFO: Expecting 655360 events.
[15:15:20.559] <TB3>     INFO: 655360 events read in total (10782ms).
[15:15:20.623] <TB3>     INFO: Expecting 655360 events.
[15:15:32.426] <TB3>     INFO: 655360 events read in total (11276ms).
[15:15:32.498] <TB3>     INFO: Expecting 655360 events.
[15:15:44.110] <TB3>     INFO: 655360 events read in total (11086ms).
[15:15:44.184] <TB3>     INFO: Expecting 655360 events.
[15:15:55.763] <TB3>     INFO: 655360 events read in total (11052ms).
[15:15:55.849] <TB3>     INFO: Test took 186322ms.
[15:15:56.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:15:56.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:15:56.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:15:56.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:15:56.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:15:56.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:15:56.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:15:56.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:15:56.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:15:56.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:15:56.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:15:56.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:15:56.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:15:56.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:15:56.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:15:56.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:56.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:15:56.031] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.038] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.045] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:15:56.051] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:15:56.058] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.065] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.072] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.079] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.086] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.093] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.100] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.107] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.114] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.121] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.128] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.135] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.142] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.149] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:56.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:15:56.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[15:15:56.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[15:15:56.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[15:15:56.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[15:15:56.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[15:15:56.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[15:15:56.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[15:15:56.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[15:15:56.542] <TB3>     INFO: Expecting 41600 events.
[15:16:00.367] <TB3>     INFO: 41600 events read in total (3110ms).
[15:16:00.368] <TB3>     INFO: Test took 4171ms.
[15:16:01.025] <TB3>     INFO: Expecting 41600 events.
[15:16:04.841] <TB3>     INFO: 41600 events read in total (3101ms).
[15:16:04.841] <TB3>     INFO: Test took 4169ms.
[15:16:05.490] <TB3>     INFO: Expecting 41600 events.
[15:16:09.313] <TB3>     INFO: 41600 events read in total (3108ms).
[15:16:09.315] <TB3>     INFO: Test took 4169ms.
[15:16:09.618] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:09.750] <TB3>     INFO: Expecting 2560 events.
[15:16:10.707] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:10.708] <TB3>     INFO: Test took 1090ms.
[15:16:10.711] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:11.215] <TB3>     INFO: Expecting 2560 events.
[15:16:12.173] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:12.173] <TB3>     INFO: Test took 1462ms.
[15:16:12.175] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:12.683] <TB3>     INFO: Expecting 2560 events.
[15:16:13.640] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:13.641] <TB3>     INFO: Test took 1466ms.
[15:16:13.642] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:14.149] <TB3>     INFO: Expecting 2560 events.
[15:16:15.105] <TB3>     INFO: 2560 events read in total (241ms).
[15:16:15.106] <TB3>     INFO: Test took 1464ms.
[15:16:15.108] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:15.614] <TB3>     INFO: Expecting 2560 events.
[15:16:16.573] <TB3>     INFO: 2560 events read in total (244ms).
[15:16:16.574] <TB3>     INFO: Test took 1467ms.
[15:16:16.577] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:17.082] <TB3>     INFO: Expecting 2560 events.
[15:16:18.042] <TB3>     INFO: 2560 events read in total (245ms).
[15:16:18.042] <TB3>     INFO: Test took 1465ms.
[15:16:18.044] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:18.551] <TB3>     INFO: Expecting 2560 events.
[15:16:19.510] <TB3>     INFO: 2560 events read in total (244ms).
[15:16:19.511] <TB3>     INFO: Test took 1467ms.
[15:16:19.513] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:20.019] <TB3>     INFO: Expecting 2560 events.
[15:16:20.979] <TB3>     INFO: 2560 events read in total (245ms).
[15:16:20.979] <TB3>     INFO: Test took 1466ms.
[15:16:20.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:21.488] <TB3>     INFO: Expecting 2560 events.
[15:16:22.448] <TB3>     INFO: 2560 events read in total (246ms).
[15:16:22.448] <TB3>     INFO: Test took 1467ms.
[15:16:22.450] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:22.957] <TB3>     INFO: Expecting 2560 events.
[15:16:23.916] <TB3>     INFO: 2560 events read in total (245ms).
[15:16:23.916] <TB3>     INFO: Test took 1466ms.
[15:16:23.919] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:24.425] <TB3>     INFO: Expecting 2560 events.
[15:16:25.383] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:25.384] <TB3>     INFO: Test took 1466ms.
[15:16:25.386] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:25.892] <TB3>     INFO: Expecting 2560 events.
[15:16:26.849] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:26.850] <TB3>     INFO: Test took 1464ms.
[15:16:26.852] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:27.358] <TB3>     INFO: Expecting 2560 events.
[15:16:28.316] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:28.316] <TB3>     INFO: Test took 1464ms.
[15:16:28.318] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:28.824] <TB3>     INFO: Expecting 2560 events.
[15:16:29.783] <TB3>     INFO: 2560 events read in total (244ms).
[15:16:29.783] <TB3>     INFO: Test took 1465ms.
[15:16:29.786] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:30.291] <TB3>     INFO: Expecting 2560 events.
[15:16:31.249] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:31.249] <TB3>     INFO: Test took 1463ms.
[15:16:31.252] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:31.758] <TB3>     INFO: Expecting 2560 events.
[15:16:32.716] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:32.716] <TB3>     INFO: Test took 1465ms.
[15:16:32.718] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:33.225] <TB3>     INFO: Expecting 2560 events.
[15:16:34.183] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:34.184] <TB3>     INFO: Test took 1466ms.
[15:16:34.185] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:34.692] <TB3>     INFO: Expecting 2560 events.
[15:16:35.651] <TB3>     INFO: 2560 events read in total (244ms).
[15:16:35.651] <TB3>     INFO: Test took 1466ms.
[15:16:35.654] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:36.160] <TB3>     INFO: Expecting 2560 events.
[15:16:37.117] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:37.117] <TB3>     INFO: Test took 1464ms.
[15:16:37.120] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:37.625] <TB3>     INFO: Expecting 2560 events.
[15:16:38.582] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:38.582] <TB3>     INFO: Test took 1463ms.
[15:16:38.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:39.091] <TB3>     INFO: Expecting 2560 events.
[15:16:40.048] <TB3>     INFO: 2560 events read in total (241ms).
[15:16:40.049] <TB3>     INFO: Test took 1465ms.
[15:16:40.050] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:40.557] <TB3>     INFO: Expecting 2560 events.
[15:16:41.515] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:41.515] <TB3>     INFO: Test took 1465ms.
[15:16:41.517] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:42.023] <TB3>     INFO: Expecting 2560 events.
[15:16:42.980] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:42.981] <TB3>     INFO: Test took 1464ms.
[15:16:42.983] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:43.489] <TB3>     INFO: Expecting 2560 events.
[15:16:44.446] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:44.446] <TB3>     INFO: Test took 1463ms.
[15:16:44.448] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:44.955] <TB3>     INFO: Expecting 2560 events.
[15:16:45.912] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:45.912] <TB3>     INFO: Test took 1464ms.
[15:16:45.915] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:46.420] <TB3>     INFO: Expecting 2560 events.
[15:16:47.377] <TB3>     INFO: 2560 events read in total (241ms).
[15:16:47.377] <TB3>     INFO: Test took 1462ms.
[15:16:47.380] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:47.886] <TB3>     INFO: Expecting 2560 events.
[15:16:48.843] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:48.843] <TB3>     INFO: Test took 1464ms.
[15:16:48.845] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:49.351] <TB3>     INFO: Expecting 2560 events.
[15:16:50.308] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:50.309] <TB3>     INFO: Test took 1465ms.
[15:16:50.311] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:50.818] <TB3>     INFO: Expecting 2560 events.
[15:16:51.776] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:51.776] <TB3>     INFO: Test took 1465ms.
[15:16:51.778] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:52.284] <TB3>     INFO: Expecting 2560 events.
[15:16:53.241] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:53.241] <TB3>     INFO: Test took 1463ms.
[15:16:53.243] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:53.749] <TB3>     INFO: Expecting 2560 events.
[15:16:54.705] <TB3>     INFO: 2560 events read in total (241ms).
[15:16:54.705] <TB3>     INFO: Test took 1463ms.
[15:16:54.707] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:55.214] <TB3>     INFO: Expecting 2560 events.
[15:16:56.171] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:56.171] <TB3>     INFO: Test took 1464ms.
[15:16:57.181] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:16:57.181] <TB3>     INFO: PH scale (per ROC):    78  80  77  74  77  79 187  84  83  78  73  80  80  83  83  72
[15:16:57.181] <TB3>     INFO: PH offset (per ROC):  191 163 175 182 181 183 109 165 176 179 173 166 177 182 186 187
[15:16:57.352] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:16:57.355] <TB3>     INFO: ######################################################################
[15:16:57.355] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:16:57.355] <TB3>     INFO: ######################################################################
[15:16:57.355] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:16:57.367] <TB3>     INFO: scanning low vcal = 10
[15:16:57.712] <TB3>     INFO: Expecting 41600 events.
[15:17:01.431] <TB3>     INFO: 41600 events read in total (3004ms).
[15:17:01.432] <TB3>     INFO: Test took 4065ms.
[15:17:01.433] <TB3>     INFO: scanning low vcal = 20
[15:17:01.940] <TB3>     INFO: Expecting 41600 events.
[15:17:05.668] <TB3>     INFO: 41600 events read in total (3013ms).
[15:17:05.668] <TB3>     INFO: Test took 4234ms.
[15:17:05.670] <TB3>     INFO: scanning low vcal = 30
[15:17:06.176] <TB3>     INFO: Expecting 41600 events.
[15:17:09.884] <TB3>     INFO: 41600 events read in total (2993ms).
[15:17:09.885] <TB3>     INFO: Test took 4215ms.
[15:17:09.886] <TB3>     INFO: scanning low vcal = 40
[15:17:10.391] <TB3>     INFO: Expecting 41600 events.
[15:17:14.594] <TB3>     INFO: 41600 events read in total (3488ms).
[15:17:14.595] <TB3>     INFO: Test took 4709ms.
[15:17:14.598] <TB3>     INFO: scanning low vcal = 50
[15:17:15.021] <TB3>     INFO: Expecting 41600 events.
[15:17:19.231] <TB3>     INFO: 41600 events read in total (3495ms).
[15:17:19.232] <TB3>     INFO: Test took 4634ms.
[15:17:19.235] <TB3>     INFO: scanning low vcal = 60
[15:17:19.660] <TB3>     INFO: Expecting 41600 events.
[15:17:23.873] <TB3>     INFO: 41600 events read in total (3499ms).
[15:17:23.874] <TB3>     INFO: Test took 4639ms.
[15:17:23.877] <TB3>     INFO: scanning low vcal = 70
[15:17:24.301] <TB3>     INFO: Expecting 41600 events.
[15:17:28.589] <TB3>     INFO: 41600 events read in total (3573ms).
[15:17:28.591] <TB3>     INFO: Test took 4714ms.
[15:17:28.595] <TB3>     INFO: scanning low vcal = 80
[15:17:29.013] <TB3>     INFO: Expecting 41600 events.
[15:17:33.265] <TB3>     INFO: 41600 events read in total (3537ms).
[15:17:33.266] <TB3>     INFO: Test took 4670ms.
[15:17:33.269] <TB3>     INFO: scanning low vcal = 90
[15:17:33.691] <TB3>     INFO: Expecting 41600 events.
[15:17:37.920] <TB3>     INFO: 41600 events read in total (3514ms).
[15:17:37.921] <TB3>     INFO: Test took 4652ms.
[15:17:37.924] <TB3>     INFO: scanning low vcal = 100
[15:17:38.348] <TB3>     INFO: Expecting 41600 events.
[15:17:42.695] <TB3>     INFO: 41600 events read in total (3632ms).
[15:17:42.695] <TB3>     INFO: Test took 4771ms.
[15:17:42.698] <TB3>     INFO: scanning low vcal = 110
[15:17:43.123] <TB3>     INFO: Expecting 41600 events.
[15:17:47.342] <TB3>     INFO: 41600 events read in total (3504ms).
[15:17:47.343] <TB3>     INFO: Test took 4645ms.
[15:17:47.346] <TB3>     INFO: scanning low vcal = 120
[15:17:47.769] <TB3>     INFO: Expecting 41600 events.
[15:17:51.994] <TB3>     INFO: 41600 events read in total (3510ms).
[15:17:51.994] <TB3>     INFO: Test took 4648ms.
[15:17:51.998] <TB3>     INFO: scanning low vcal = 130
[15:17:52.424] <TB3>     INFO: Expecting 41600 events.
[15:17:56.648] <TB3>     INFO: 41600 events read in total (3509ms).
[15:17:56.649] <TB3>     INFO: Test took 4651ms.
[15:17:56.652] <TB3>     INFO: scanning low vcal = 140
[15:17:57.078] <TB3>     INFO: Expecting 41600 events.
[15:18:01.302] <TB3>     INFO: 41600 events read in total (3509ms).
[15:18:01.303] <TB3>     INFO: Test took 4651ms.
[15:18:01.306] <TB3>     INFO: scanning low vcal = 150
[15:18:01.731] <TB3>     INFO: Expecting 41600 events.
[15:18:05.960] <TB3>     INFO: 41600 events read in total (3514ms).
[15:18:05.960] <TB3>     INFO: Test took 4654ms.
[15:18:05.963] <TB3>     INFO: scanning low vcal = 160
[15:18:06.390] <TB3>     INFO: Expecting 41600 events.
[15:18:10.612] <TB3>     INFO: 41600 events read in total (3507ms).
[15:18:10.612] <TB3>     INFO: Test took 4648ms.
[15:18:10.615] <TB3>     INFO: scanning low vcal = 170
[15:18:11.043] <TB3>     INFO: Expecting 41600 events.
[15:18:15.266] <TB3>     INFO: 41600 events read in total (3508ms).
[15:18:15.266] <TB3>     INFO: Test took 4651ms.
[15:18:15.270] <TB3>     INFO: scanning low vcal = 180
[15:18:15.696] <TB3>     INFO: Expecting 41600 events.
[15:18:19.920] <TB3>     INFO: 41600 events read in total (3509ms).
[15:18:19.920] <TB3>     INFO: Test took 4650ms.
[15:18:19.924] <TB3>     INFO: scanning low vcal = 190
[15:18:20.349] <TB3>     INFO: Expecting 41600 events.
[15:18:24.571] <TB3>     INFO: 41600 events read in total (3507ms).
[15:18:24.572] <TB3>     INFO: Test took 4648ms.
[15:18:24.575] <TB3>     INFO: scanning low vcal = 200
[15:18:24.001] <TB3>     INFO: Expecting 41600 events.
[15:18:29.225] <TB3>     INFO: 41600 events read in total (3509ms).
[15:18:29.225] <TB3>     INFO: Test took 4650ms.
[15:18:29.229] <TB3>     INFO: scanning low vcal = 210
[15:18:29.656] <TB3>     INFO: Expecting 41600 events.
[15:18:33.882] <TB3>     INFO: 41600 events read in total (3511ms).
[15:18:33.883] <TB3>     INFO: Test took 4654ms.
[15:18:33.885] <TB3>     INFO: scanning low vcal = 220
[15:18:34.313] <TB3>     INFO: Expecting 41600 events.
[15:18:38.537] <TB3>     INFO: 41600 events read in total (3509ms).
[15:18:38.538] <TB3>     INFO: Test took 4653ms.
[15:18:38.541] <TB3>     INFO: scanning low vcal = 230
[15:18:38.967] <TB3>     INFO: Expecting 41600 events.
[15:18:43.189] <TB3>     INFO: 41600 events read in total (3507ms).
[15:18:43.190] <TB3>     INFO: Test took 4649ms.
[15:18:43.193] <TB3>     INFO: scanning low vcal = 240
[15:18:43.622] <TB3>     INFO: Expecting 41600 events.
[15:18:47.848] <TB3>     INFO: 41600 events read in total (3511ms).
[15:18:47.849] <TB3>     INFO: Test took 4656ms.
[15:18:47.852] <TB3>     INFO: scanning low vcal = 250
[15:18:48.277] <TB3>     INFO: Expecting 41600 events.
[15:18:52.499] <TB3>     INFO: 41600 events read in total (3507ms).
[15:18:52.500] <TB3>     INFO: Test took 4648ms.
[15:18:52.504] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:18:52.931] <TB3>     INFO: Expecting 41600 events.
[15:18:57.154] <TB3>     INFO: 41600 events read in total (3507ms).
[15:18:57.154] <TB3>     INFO: Test took 4650ms.
[15:18:57.158] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:18:57.584] <TB3>     INFO: Expecting 41600 events.
[15:19:01.804] <TB3>     INFO: 41600 events read in total (3505ms).
[15:19:01.805] <TB3>     INFO: Test took 4647ms.
[15:19:01.808] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:19:02.236] <TB3>     INFO: Expecting 41600 events.
[15:19:06.459] <TB3>     INFO: 41600 events read in total (3508ms).
[15:19:06.460] <TB3>     INFO: Test took 4652ms.
[15:19:06.463] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:19:06.890] <TB3>     INFO: Expecting 41600 events.
[15:19:11.113] <TB3>     INFO: 41600 events read in total (3508ms).
[15:19:11.114] <TB3>     INFO: Test took 4651ms.
[15:19:11.117] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:19:11.544] <TB3>     INFO: Expecting 41600 events.
[15:19:15.766] <TB3>     INFO: 41600 events read in total (3507ms).
[15:19:15.766] <TB3>     INFO: Test took 4649ms.
[15:19:16.298] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:19:16.300] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:19:16.301] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:19:16.301] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:19:16.301] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:19:16.301] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:19:16.301] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:19:16.301] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:19:16.302] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:19:16.302] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:19:16.302] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:19:16.302] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:19:16.302] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:19:16.302] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:19:16.303] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:19:16.303] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:19:16.303] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:19:54.460] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:19:54.460] <TB3>     INFO: non-linearity mean:  0.964 0.961 0.962 0.966 0.960 0.960 0.981 0.966 0.965 0.961 0.952 0.964 0.960 0.968 0.963 0.956
[15:19:54.460] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.004 0.006 0.006 0.005 0.005 0.004 0.005 0.007 0.006 0.005 0.005 0.006 0.006
[15:19:54.460] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:19:54.483] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:19:54.505] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:19:54.527] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:19:54.549] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:19:54.571] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:19:54.593] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:19:54.615] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:19:54.637] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:19:54.659] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:19:54.681] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:19:54.704] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:19:54.726] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:19:54.748] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:19:54.771] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:19:54.793] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-06_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:19:54.815] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:19:54.815] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:19:54.822] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:19:54.823] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:19:54.826] <TB3>     INFO: ######################################################################
[15:19:54.826] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:19:54.826] <TB3>     INFO: ######################################################################
[15:19:54.828] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:19:54.838] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:19:54.838] <TB3>     INFO:     run 1 of 1
[15:19:54.838] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:55.179] <TB3>     INFO: Expecting 3120000 events.
[15:20:43.631] <TB3>     INFO: 1280725 events read in total (47737ms).
[15:21:31.322] <TB3>     INFO: 2555710 events read in total (95428ms).
[15:21:52.591] <TB3>     INFO: 3120000 events read in total (116698ms).
[15:21:52.635] <TB3>     INFO: Test took 117798ms.
[15:21:52.711] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:52.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:54.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:55.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:57.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:58.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:59.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:22:01.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:22:02.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:22:04.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:22:05.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:07.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:08.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:10.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:11.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:13.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:14.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:16.028] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419364864
[15:22:16.058] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:22:16.058] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5749, RMS = 1.47503
[15:22:16.058] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:22:16.058] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:22:16.058] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3573, RMS = 1.60105
[15:22:16.058] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:22:16.059] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:22:16.059] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5219, RMS = 2.37735
[15:22:16.059] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:22:16.059] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:22:16.059] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1009, RMS = 2.56236
[15:22:16.059] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:22:16.060] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:22:16.060] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9322, RMS = 1.21215
[15:22:16.061] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:22:16.061] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:22:16.061] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0415, RMS = 1.37289
[15:22:16.061] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:22:16.062] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:22:16.062] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7145, RMS = 1.40923
[15:22:16.062] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:22:16.062] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:22:16.062] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.136, RMS = 1.44768
[15:22:16.062] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:22:16.063] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:22:16.063] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4922, RMS = 1.42693
[15:22:16.063] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:22:16.063] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:22:16.063] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5017, RMS = 1.42299
[15:22:16.063] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:22:16.064] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:22:16.064] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.8676, RMS = 1.58504
[15:22:16.064] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:22:16.064] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:22:16.064] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.9501, RMS = 1.39266
[15:22:16.064] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:22:16.065] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:22:16.065] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3401, RMS = 1.53355
[15:22:16.065] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:22:16.065] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:22:16.065] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3444, RMS = 1.43031
[15:22:16.065] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:22:16.066] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:22:16.066] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.748, RMS = 1.34066
[15:22:16.066] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:22:16.066] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:22:16.066] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3201, RMS = 1.51969
[15:22:16.066] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:22:16.067] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:22:16.067] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0083, RMS = 1.07933
[15:22:16.067] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:22:16.068] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:22:16.068] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8247, RMS = 1.10281
[15:22:16.068] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:22:16.069] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:22:16.069] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8802, RMS = 1.4377
[15:22:16.069] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:22:16.069] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:22:16.069] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.879, RMS = 1.20024
[15:22:16.069] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:22:16.070] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:22:16.070] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9132, RMS = 1.68617
[15:22:16.070] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:22:16.070] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:22:16.070] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4444, RMS = 1.59067
[15:22:16.070] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:22:16.071] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:22:16.071] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8814, RMS = 1.56488
[15:22:16.071] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:22:16.071] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:22:16.071] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1307, RMS = 1.4087
[15:22:16.071] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:22:16.072] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:22:16.072] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3569, RMS = 1.72719
[15:22:16.072] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:22:16.072] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:22:16.072] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6016, RMS = 1.88169
[15:22:16.072] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:22:16.073] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:22:16.073] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.017, RMS = 1.54953
[15:22:16.073] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:22:16.073] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:22:16.073] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5775, RMS = 1.30735
[15:22:16.073] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:22:16.074] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:22:16.074] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2836, RMS = 1.8672
[15:22:16.074] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:22:16.074] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:22:16.074] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2904, RMS = 1.6777
[15:22:16.074] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:22:16.075] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:22:16.076] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.2509, RMS = 1.36096
[15:22:16.076] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:22:16.076] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:22:16.076] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.5039, RMS = 1.68221
[15:22:16.076] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:22:16.079] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[15:22:16.079] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    1
[15:22:16.079] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:22:16.172] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:22:16.172] <TB3>     INFO: enter test to run
[15:22:16.172] <TB3>     INFO:   test:  no parameter change
[15:22:16.173] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:22:16.174] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:22:16.174] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:22:16.174] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:22:16.621] <TB3>    QUIET: Connection to board 24 closed.
[15:22:16.621] <TB3>     INFO: pXar: this is the end, my friend
[15:22:16.621] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
