

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 02:40:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1096798456|  1096809016|  10.968 sec|  10.968 sec|  1096798456|  1096809016|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_export_output_buffer_c1_fu_464  |export_output_buffer_c1  |   222642|   222730|  2.226 ms|  2.227 ms|  222642|  222730|       no|
        |grp_conv1_Pipeline_KR_KC_fu_477     |conv1_Pipeline_KR_KC     |      253|      253|  2.530 us|  2.530 us|     253|     253|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                   |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name     |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW         |  1096798455|  1096809015|  73119897 ~ 73120601|          -|          -|     15|        no|
        | + BH              |       19750|       19750|                  790|          -|          -|     25|        no|
        |  ++ PAD           |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2          |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT        |    73100144|    73100848|    9137518 ~ 9137606|          -|          -|      8|        no|
        |  ++ LOAD_WEIGHTS  |        2104|        2104|                  263|          -|          -|      8|        no|
        |   +++ K           |         261|         261|                   29|          -|          -|      9|        no|
        |    ++++ K.1       |          27|          27|                    3|          -|          -|      9|        no|
        |  ++ OUT_ROW_COL   |     8912760|     8912760|                  257|          -|          -|  34680|        no|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 26 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 3 
24 --> 25 
25 --> 23 
26 --> 27 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 40 
36 --> 37 35 
37 --> 38 36 
38 --> 39 
39 --> 37 
40 --> 41 44 
41 --> 42 
42 --> 43 
43 --> 40 
44 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 45 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 46 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 47 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 49 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_0, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_31, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_24, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %h" [src/conv1.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 55 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/conv1.cpp:31]   --->   Operation 56 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:31]   --->   Operation 57 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_OUT.split, void %for.end76" [src/conv1.cpp:31]   --->   Operation 58 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %h_4" [src/conv1.cpp:31]   --->   Operation 59 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:31]   --->   Operation 61 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln85 = br void %PAD.i" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 62 'br' 'br_ln85' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [src/conv1.cpp:64]   --->   Operation 63 'ret' 'ret_ln64' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln85, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 64 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 %add_ln85_1, void %for.inc42.i, i13 0, void %TILE_OUT.split" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 65 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.82ns)   --->   "%add_ln85_1 = add i13 %phi_mul, i13 263" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 66 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i5 %bh" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 67 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.78ns)   --->   "%icmp_ln85 = icmp_eq  i5 %bh, i5 25" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 68 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln85 = add i5 %bh, i5 1" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 69 'add' 'add_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %PAD.i.split, void %OUT.preheader" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 70 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln88 = add i6 %zext_ln85, i6 60" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 71 'add' 'add_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i6 %add_ln88" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 72 'sext' 'sext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.76ns)   --->   "%add_ln88_1 = add i10 %sext_ln88, i10 %zext_ln31" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 73 'add' 'add_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln88_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 74 'bitselect' 'tmp_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln88_1, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 75 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln85)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln88_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 76 'bitselect' 'tmp_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 77 'select' 'select_ln55' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp_5, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 78 'or' 'or_ln55' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln88_1" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 79 'select' 'hclamp' <Predicate = (!icmp_ln85)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln90_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 81 'bitconcatenate' 'shl_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i12 %shl_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 82 'sext' 'sext_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.89ns)   --->   "%sub_ln90 = sub i20 %shl_ln, i20 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 83 'sub' 'sub_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln90_2 = sext i20 %sub_ln90" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 84 'sext' 'sext_ln90_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln90 = add i64 %sext_ln90_2, i64 %input_ftmap_read" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 85 'add' 'add_ln90' <Predicate = (!icmp_ln85)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln90, i32 2, i32 63" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i62 %trunc_ln" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 87 'sext' 'sext_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 88 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.08ns)   --->   "%add_ln91 = add i64 %add_ln90, i64 1016" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 89 'add' 'add_ln91' <Predicate = (!icmp_ln85)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91, i32 2, i32 63" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 90 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i62 %trunc_ln2" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 91 'sext' 'sext_ln91' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln91" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 92 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.42ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 93 'br' 'br_ln35' <Predicate = (icmp_ln85)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 94 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 94 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 95 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 95 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 96 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 96 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 97 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 98 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 98 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 99 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 100 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 100 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 101 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 102 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 103 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 104 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 105 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 106 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 106 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 107 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 107 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 108 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 108 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 109 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 110 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 110 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 112 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 113 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 114 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 115 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 116 'br' 'br_ln94' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.83>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln94, void %for.inc.i.split, i3 0, void %PAD.i.split" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 117 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %p" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 118 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.82ns)   --->   "%add_ln96 = add i13 %phi_mul, i13 %zext_ln96" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 119 'add' 'add_ln96' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i13 %add_ln96" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 120 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln96_1" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 121 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i3 %p" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 122 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.67ns)   --->   "%icmp_ln94 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 123 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.67ns)   --->   "%add_ln94 = add i3 %p, i3 1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 124 'add' 'add_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 125 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 127 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %left, i13 %input_fm_buffer_2_0_addr" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 128 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>
ST_14 : Operation 129 [1/1] (0.77ns)   --->   "%add_ln97 = add i9 %zext_ln94, i9 259" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 129 'add' 'add_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %add_ln97" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 130 'zext' 'zext_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.82ns)   --->   "%add_ln97_1 = add i13 %phi_mul, i13 %zext_ln97" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 131 'add' 'add_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i13 %add_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 132 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 133 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %right, i13 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 134 'store' 'store_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 135 'br' 'br_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 136 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 137 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 138 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 139 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 140 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 141 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 142 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 143 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln101 = br void %load-store-loop.i" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 144 'br' 'br_ln101' <Predicate = true> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_110, void %load-store-loop.i.split"   --->   Operation 145 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 146 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.76ns)   --->   "%exitcond255 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 147 'icmp' 'exitcond255' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (0.76ns)   --->   "%empty_110 = add i8 %loop_index_i, i8 1"   --->   Operation 148 'add' 'empty_110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond255, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 149 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 150 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond255)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast85 = zext i9 %arrayidx36612_sum_i"   --->   Operation 151 'zext' 'arrayidx36612_sum_i_cast85' <Predicate = (!exitcond255)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.82ns)   --->   "%empty_112 = add i13 %phi_mul, i13 %arrayidx36612_sum_i_cast85" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 152 'add' 'empty_112' <Predicate = (!exitcond255)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln85 = br void %PAD.i" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 153 'br' 'br_ln85' <Predicate = (exitcond255)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 154 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 154 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%empty_111 = bitcast i32 %i1_addr_read" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 156 'bitcast' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast91 = zext i13 %empty_112" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 157 'zext' 'p_cast91' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_2 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %p_cast91" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 158 'getelementptr' 'input_fm_buffer_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %empty_111, i13 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 159 'store' 'store_ln90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 160 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 3.19>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln35, void %for.inc68, i7 0, void %OUT.preheader" [src/conv1.cpp:35]   --->   Operation 161 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:35]   --->   Operation 162 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %tmp_7, void %OUT.split, void %for.inc71" [src/conv1.cpp:35]   --->   Operation 163 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %out" [src/conv1.cpp:35]   --->   Operation 164 'zext' 'zext_ln35' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (2.11ns)   --->   "%mul_ln114 = mul i15 %zext_ln35, i15 324" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 165 'mul' 'mul_ln114' <Predicate = (!tmp_7)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i15 %mul_ln114" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 166 'zext' 'zext_ln114' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (1.08ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %conv1_weights_read" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 167 'add' 'add_ln114' <Predicate = (!tmp_7)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 168 'partselect' 'trunc_ln3' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln3" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 169 'sext' 'sext_ln114' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln114" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 170 'getelementptr' 'w1_addr' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %h_4, i8 17" [src/conv1.cpp:31]   --->   Operation 171 'add' 'add_ln31' <Predicate = (tmp_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %h" [src/conv1.cpp:31]   --->   Operation 172 'store' 'store_ln31' <Predicate = (tmp_7)> <Delay = 0.42>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 173 'br' 'br_ln31' <Predicate = (tmp_7)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.30>
ST_27 : Operation 174 [8/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 174 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 5> <Delay = 7.30>
ST_28 : Operation 175 [7/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 175 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 7.30>
ST_29 : Operation 176 [6/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 176 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 7.30>
ST_30 : Operation 177 [5/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 177 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 7.30>
ST_31 : Operation 178 [4/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 178 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 7.30>
ST_32 : Operation 179 [3/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 179 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 7.30>
ST_33 : Operation 180 [2/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 180 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 7.30>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:35]   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:35]   --->   Operation 182 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 183 [1/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 183 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 184 [1/1] (0.42ns)   --->   "%br_ln114 = br void %IN.i" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 184 'br' 'br_ln114' <Predicate = true> <Delay = 0.42>

State 35 <SV = 12> <Delay = 0.79>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln114_1, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 185 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%bout_cast = zext i4 %bout" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 186 'zext' 'bout_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %bout, i3 0" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 187 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 188 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.77ns)   --->   "%empty_114 = add i8 %tmp_cast, i8 %bout_cast" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 189 'add' 'empty_114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 190 [1/1] (0.79ns)   --->   "%icmp_ln114 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 190 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 191 [1/1] (0.79ns)   --->   "%add_ln114_1 = add i4 %bout, i4 1" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 191 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %IN.i.split, void %KR.preheader" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 192 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 194 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.42ns)   --->   "%br_ln116 = br void %for.body8.i" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 195 'br' 'br_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_35 : Operation 196 [1/1] (0.42ns)   --->   "%br_ln39 = br void %KR" [src/conv1.cpp:39]   --->   Operation 196 'br' 'br_ln39' <Predicate = (icmp_ln114)> <Delay = 0.42>

State 36 <SV = 13> <Delay = 1.55>
ST_36 : Operation 197 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln116, void %for.inc.i23, i4 0, void %IN.i.split" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 197 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 198 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 198 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 199 [1/1] (0.76ns)   --->   "%empty_115 = add i8 %empty_114, i8 %k_cast" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 199 'add' 'empty_115' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 200 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_115" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 200 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "%empty_116 = trunc i8 %empty_115" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 201 'trunc' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_116, i3 0" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 202 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 203 [1/1] (0.78ns)   --->   "%empty_117 = add i10 %p_shl5, i10 %p_cast" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 203 'add' 'empty_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 204 [1/1] (0.79ns)   --->   "%icmp_ln116 = icmp_eq  i4 %k, i4 9" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 204 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 205 [1/1] (0.79ns)   --->   "%add_ln116 = add i4 %k, i4 1" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 205 'add' 'add_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.body8.i.split, void %for.inc23.i" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 206 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_36 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 208 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_36 : Operation 209 [1/1] (0.42ns)   --->   "%br_ln118 = br void %load-store-loop.i21" [src/conv1.cpp:118->src/conv1.cpp:37]   --->   Operation 209 'br' 'br_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.42>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln114 = br void %IN.i" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 210 'br' 'br_ln114' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 37 <SV = 14> <Delay = 0.79>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%loop_index_i20 = phi i4 0, void %for.body8.i.split, i4 %empty_119, void %load-store-loop.i21.split"   --->   Operation 211 'phi' 'loop_index_i20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%loop_index_i20_cast88 = zext i4 %loop_index_i20"   --->   Operation 212 'zext' 'loop_index_i20_cast88' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.78ns)   --->   "%empty_118 = add i10 %empty_117, i10 %loop_index_i20_cast88" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 213 'add' 'empty_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast95 = zext i10 %empty_118" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 214 'zext' 'p_cast95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%weight_buffer_2_0_addr = getelementptr i32 %weight_buffer_2_0, i64 0, i64 %p_cast95" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 215 'getelementptr' 'weight_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.79ns)   --->   "%exitcond317 = icmp_eq  i4 %loop_index_i20, i4 9"   --->   Operation 216 'icmp' 'exitcond317' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [1/1] (0.79ns)   --->   "%empty_119 = add i4 %loop_index_i20, i4 1"   --->   Operation 217 'add' 'empty_119' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond317, void %load-store-loop.i21.split, void %for.inc.i23"   --->   Operation 218 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body8.i" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 219 'br' 'br_ln116' <Predicate = (exitcond317)> <Delay = 0.00>

State 38 <SV = 15> <Delay = 7.30>
ST_38 : Operation 220 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 220 'read' 'w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 16> <Delay = 1.23>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%empty_120 = bitcast i32 %w1_addr_read" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 222 'bitcast' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %empty_120, i10 %weight_buffer_2_0_addr" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 223 'store' 'store_ln114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i21"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 13> <Delay = 5.12>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i16 %add_ln39_1, void %for.inc65, i16 0, void %KR.preheader" [src/conv1.cpp:39]   --->   Operation 225 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (0.00ns)   --->   "%o = phi i4 %select_ln39_1, void %for.inc65, i4 0, void %KR.preheader" [src/conv1.cpp:39]   --->   Operation 226 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i13 %select_ln42_4, void %for.inc65, i13 0, void %KR.preheader" [src/conv1.cpp:42]   --->   Operation 227 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 228 [1/1] (0.00ns)   --->   "%r = phi i5 %select_ln42_3, void %for.inc65, i5 0, void %KR.preheader" [src/conv1.cpp:42]   --->   Operation 228 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 229 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln43, void %for.inc65, i8 0, void %KR.preheader" [src/conv1.cpp:43]   --->   Operation 229 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 230 [1/1] (0.85ns)   --->   "%icmp_ln39 = icmp_eq  i16 %indvar_flatten20, i16 34680" [src/conv1.cpp:39]   --->   Operation 230 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [1/1] (0.85ns)   --->   "%add_ln39_1 = add i16 %indvar_flatten20, i16 1" [src/conv1.cpp:39]   --->   Operation 231 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc65, void %for.inc68" [src/conv1.cpp:39]   --->   Operation 232 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 233 [1/1] (0.79ns)   --->   "%add_ln39 = add i4 %o, i4 1" [src/conv1.cpp:39]   --->   Operation 233 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 234 [1/1] (0.82ns)   --->   "%icmp_ln42 = icmp_eq  i13 %indvar_flatten7, i13 4335" [src/conv1.cpp:42]   --->   Operation 234 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 235 [1/1] (0.41ns)   --->   "%select_ln39 = select i1 %icmp_ln42, i5 0, i5 %r" [src/conv1.cpp:39]   --->   Operation 235 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 236 [1/1] (0.39ns)   --->   "%select_ln39_1 = select i1 %icmp_ln42, i4 %add_ln39, i4 %o" [src/conv1.cpp:39]   --->   Operation 236 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln39_1, i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 237 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %tmp_8" [src/conv1.cpp:53]   --->   Operation 238 'zext' 'zext_ln53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln42, i1 1" [src/conv1.cpp:39]   --->   Operation 239 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 240 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:43]   --->   Operation 240 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 241 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39" [src/conv1.cpp:39]   --->   Operation 241 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln42 = add i5 %select_ln39, i5 1" [src/conv1.cpp:42]   --->   Operation 242 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln39, i1 %icmp_ln42" [src/conv1.cpp:42]   --->   Operation 243 'or' 'or_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 244 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %c" [src/conv1.cpp:42]   --->   Operation 244 'select' 'select_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 245 [1/1] (0.41ns)   --->   "%select_ln42_3 = select i1 %and_ln39, i5 %add_ln42, i5 %select_ln39" [src/conv1.cpp:42]   --->   Operation 245 'select' 'select_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 246 [1/1] (0.00ns)   --->   "%select_ln42_5_cast = zext i5 %select_ln42_3" [src/conv1.cpp:42]   --->   Operation 246 'zext' 'select_ln42_5_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 247 [1/1] (0.76ns)   --->   "%empty_121 = add i9 %zext_ln53, i9 %select_ln42_5_cast" [src/conv1.cpp:53]   --->   Operation 247 'add' 'empty_121' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%p_cast87 = zext i9 %empty_121" [src/conv1.cpp:53]   --->   Operation 248 'zext' 'p_cast87' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 249 [1/1] (0.00ns)   --->   "%empty_122 = trunc i9 %empty_121" [src/conv1.cpp:53]   --->   Operation 249 'trunc' 'empty_122' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_122, i8 0" [src/conv1.cpp:53]   --->   Operation 250 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_123 = sub i16 %p_shl6, i16 %p_cast87" [src/conv1.cpp:53]   --->   Operation 251 'sub' 'empty_123' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i8 %select_ln42" [src/conv1.cpp:42]   --->   Operation 252 'zext' 'select_ln42_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%empty_124 = add i16 %empty_123, i16 %select_ln42_cast" [src/conv1.cpp:53]   --->   Operation 253 'add' 'empty_124' <Predicate = (!icmp_ln39)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast94 = zext i16 %empty_124" [src/conv1.cpp:53]   --->   Operation 254 'zext' 'p_cast94' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast94" [src/conv1.cpp:53]   --->   Operation 255 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 256 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 256 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_40 : Operation 257 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln42, i8 1" [src/conv1.cpp:43]   --->   Operation 257 'add' 'add_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 258 [1/1] (0.82ns)   --->   "%add_ln42_2 = add i13 %indvar_flatten7, i13 1" [src/conv1.cpp:42]   --->   Operation 258 'add' 'add_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [1/1] (0.30ns)   --->   "%select_ln42_4 = select i1 %icmp_ln42, i13 1, i13 %add_ln42_2" [src/conv1.cpp:42]   --->   Operation 259 'select' 'select_ln42_4' <Predicate = (!icmp_ln39)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i7 %out" [src/conv1.cpp:61]   --->   Operation 260 'trunc' 'trunc_ln61' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 261 [2/2] (0.76ns)   --->   "%call_ln61 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln61, i8 %h_4, i32 %output_fm_buffer_1" [src/conv1.cpp:61]   --->   Operation 261 'call' 'call_ln61' <Predicate = (icmp_ln39)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 262 [1/1] (0.77ns)   --->   "%add_ln35 = add i7 %out, i7 8" [src/conv1.cpp:35]   --->   Operation 262 'add' 'add_ln35' <Predicate = (icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 3.92>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%select_ln39_1_cast = zext i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 263 'zext' 'select_ln39_1_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln39_1, i3 0" [src/conv1.cpp:53]   --->   Operation 264 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln53_15 = zext i7 %tmp_s" [src/conv1.cpp:53]   --->   Operation 265 'zext' 'zext_ln53_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 266 [1/1] (0.77ns)   --->   "%add_ln53 = add i8 %zext_ln53_15, i8 %select_ln39_1_cast" [src/conv1.cpp:53]   --->   Operation 266 'add' 'add_ln53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 267 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_41 : Operation 268 [2/2] (2.69ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %output_fm_buffer_1_load, i8 %add_ln53, i5 %select_ln42_3, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_2_0, i32 %input_fm_buffer_2_0" [src/conv1.cpp:53]   --->   Operation 268 'call' 'call_ln53' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 15> <Delay = 0.00>
ST_42 : Operation 269 [1/2] (0.00ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %output_fm_buffer_1_load, i8 %add_ln53, i5 %select_ln42_3, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_2_0, i32 %input_fm_buffer_2_0" [src/conv1.cpp:53]   --->   Operation 269 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 16> <Delay = 1.23>
ST_43 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 270 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 34680, i64 34680, i64 34680"   --->   Operation 271 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:43]   --->   Operation 273 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 274 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %p_loc_load, i16 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 275 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_43 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln43 = br void %KR" [src/conv1.cpp:43]   --->   Operation 276 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 0.00>
ST_44 : Operation 277 [1/2] (0.00ns)   --->   "%call_ln61 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln61, i8 %h_4, i32 %output_fm_buffer_1" [src/conv1.cpp:61]   --->   Operation 277 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 278 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ weight_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                          (alloca           ) [ 011111111111111111111111111111111111111111111]
output_ftmap_read          (read             ) [ 001111111111111111111111111111111111111111111]
conv1_weights_read         (read             ) [ 001111111111111111111111111111111111111111111]
input_ftmap_read           (read             ) [ 001111111111111111111111111111111111111111111]
p_loc                      (alloca           ) [ 001111111111111111111111111111111111111111111]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000000000000000000]
store_ln31                 (store            ) [ 000000000000000000000000000000000000000000000]
br_ln31                    (br               ) [ 000000000000000000000000000000000000000000000]
h_4                        (load             ) [ 000111111111111111111111111111111111111111111]
icmp_ln31                  (icmp             ) [ 001111111111111111111111111111111111111111111]
br_ln31                    (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln31                  (zext             ) [ 000111111111111111111111110000000000000000000]
speclooptripcount_ln31     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specloopname_ln31          (specloopname     ) [ 000000000000000000000000000000000000000000000]
br_ln85                    (br               ) [ 001111111111111111111111111111111111111111111]
ret_ln64                   (ret              ) [ 000000000000000000000000000000000000000000000]
bh                         (phi              ) [ 000100000000000000000000000000000000000000000]
phi_mul                    (phi              ) [ 000111111111111111111111110000000000000000000]
add_ln85_1                 (add              ) [ 001111111111111111111111111111111111111111111]
zext_ln85                  (zext             ) [ 000000000000000000000000000000000000000000000]
icmp_ln85                  (icmp             ) [ 001111111111111111111111111111111111111111111]
add_ln85                   (add              ) [ 001111111111111111111111111111111111111111111]
br_ln85                    (br               ) [ 000000000000000000000000000000000000000000000]
add_ln88                   (add              ) [ 000000000000000000000000000000000000000000000]
sext_ln88                  (sext             ) [ 000000000000000000000000000000000000000000000]
add_ln88_1                 (add              ) [ 000000000000000000000000000000000000000000000]
tmp_5                      (bitselect        ) [ 000000000000000000000000000000000000000000000]
icmp_ln56                  (icmp             ) [ 000000000000000000000000000000000000000000000]
tmp_6                      (bitselect        ) [ 000000000000000000000000000000000000000000000]
select_ln55                (select           ) [ 000000000000000000000000000000000000000000000]
or_ln55                    (or               ) [ 000000000000000000000000000000000000000000000]
hclamp                     (select           ) [ 000000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
shl_ln90_1                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
sext_ln90                  (sext             ) [ 000000000000000000000000000000000000000000000]
sub_ln90                   (sub              ) [ 000000000000000000000000000000000000000000000]
sext_ln90_2                (sext             ) [ 000000000000000000000000000000000000000000000]
add_ln90                   (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln                   (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln90_1                (sext             ) [ 000000000000000000000000000000000000000000000]
i1_addr                    (getelementptr    ) [ 000011111111111111111111110000000000000000000]
add_ln91                   (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln2                  (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln91                  (sext             ) [ 000000000000000000000000000000000000000000000]
i1_addr_1                  (getelementptr    ) [ 000011111111110000000000000000000000000000000]
br_ln35                    (br               ) [ 001111111111111111111111111111111111111111111]
i1_load_req                (readreq          ) [ 000000000000000000000000000000000000000000000]
i1_addr_read_1             (read             ) [ 000000000000010000000000000000000000000000000]
i1_load_1_req              (readreq          ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln85     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specloopname_ln85          (specloopname     ) [ 000000000000000000000000000000000000000000000]
left                       (bitcast          ) [ 000000000000001000000000000000000000000000000]
i1_addr_1_read             (read             ) [ 000000000000000000000000000000000000000000000]
right                      (bitcast          ) [ 000000000000001000000000000000000000000000000]
br_ln94                    (br               ) [ 001111111111111111111111111111111111111111111]
p                          (phi              ) [ 000000000000001000000000000000000000000000000]
zext_ln96                  (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln96                   (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln96_1                (zext             ) [ 000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000]
zext_ln94                  (zext             ) [ 000000000000000000000000000000000000000000000]
icmp_ln94                  (icmp             ) [ 001111111111111111111111111111111111111111111]
add_ln94                   (add              ) [ 001111111111111111111111111111111111111111111]
br_ln94                    (br               ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln94     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specloopname_ln94          (specloopname     ) [ 000000000000000000000000000000000000000000000]
store_ln96                 (store            ) [ 000000000000000000000000000000000000000000000]
add_ln97                   (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln97                  (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln97_1                 (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln97_1                (zext             ) [ 000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_1 (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln97                 (store            ) [ 000000000000000000000000000000000000000000000]
br_ln94                    (br               ) [ 001111111111111111111111111111111111111111111]
empty                      (readreq          ) [ 000000000000000000000000000000000000000000000]
br_ln101                   (br               ) [ 001111111111111111111111111111111111111111111]
loop_index_i               (phi              ) [ 000000000000000000000001000000000000000000000]
loop_index_i_cast          (zext             ) [ 000000000000000000000000000000000000000000000]
exitcond255                (icmp             ) [ 001111111111111111111111111111111111111111111]
empty_110                  (add              ) [ 001111111111111111111111111111111111111111111]
br_ln0                     (br               ) [ 000000000000000000000000000000000000000000000]
arrayidx36612_sum_i        (add              ) [ 000000000000000000000000000000000000000000000]
arrayidx36612_sum_i_cast85 (zext             ) [ 000000000000000000000000000000000000000000000]
empty_112                  (add              ) [ 000000000000000000000000110000000000000000000]
br_ln85                    (br               ) [ 001111111111111111111111111111111111111111111]
i1_addr_read               (read             ) [ 000000000000000000000000010000000000000000000]
speclooptripcount_ln0      (speclooptripcount) [ 000000000000000000000000000000000000000000000]
empty_111                  (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_cast91                   (zext             ) [ 000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_2 (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln90                 (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                     (br               ) [ 001111111111111111111111111111111111111111111]
out                        (phi              ) [ 000000000000000000000000001111111111111111110]
tmp_7                      (bitselect        ) [ 001111111111111111111111111111111111111111111]
br_ln35                    (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln35                  (zext             ) [ 000000000000000000000000000000000000000000000]
mul_ln114                  (mul              ) [ 000000000000000000000000000000000000000000000]
zext_ln114                 (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln114                  (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln3                  (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln114                 (sext             ) [ 000000000000000000000000000000000000000000000]
w1_addr                    (getelementptr    ) [ 000000000000000000000000000111111111111100000]
add_ln31                   (add              ) [ 000000000000000000000000000000000000000000000]
store_ln31                 (store            ) [ 000000000000000000000000000000000000000000000]
br_ln31                    (br               ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln35     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specloopname_ln35          (specloopname     ) [ 000000000000000000000000000000000000000000000]
empty_113                  (readreq          ) [ 000000000000000000000000000000000000000000000]
br_ln114                   (br               ) [ 001111111111111111111111111111111111111111111]
bout                       (phi              ) [ 000000000000000000000000000000000001000000000]
bout_cast                  (zext             ) [ 000000000000000000000000000000000000000000000]
tmp                        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
tmp_cast                   (zext             ) [ 000000000000000000000000000000000000000000000]
empty_114                  (add              ) [ 000000000000000000000000000000000000111100000]
icmp_ln114                 (icmp             ) [ 001111111111111111111111111111111111111111111]
add_ln114_1                (add              ) [ 001111111111111111111111111111111111111111111]
br_ln114                   (br               ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln114    (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specloopname_ln114         (specloopname     ) [ 000000000000000000000000000000000000000000000]
br_ln116                   (br               ) [ 001111111111111111111111111111111111111111111]
br_ln39                    (br               ) [ 001111111111111111111111111111111111111111111]
k                          (phi              ) [ 000000000000000000000000000000000000100000000]
k_cast                     (zext             ) [ 000000000000000000000000000000000000000000000]
empty_115                  (add              ) [ 000000000000000000000000000000000000000000000]
p_cast                     (zext             ) [ 000000000000000000000000000000000000000000000]
empty_116                  (trunc            ) [ 000000000000000000000000000000000000000000000]
p_shl5                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
empty_117                  (add              ) [ 000000000000000000000000000000000000011100000]
icmp_ln116                 (icmp             ) [ 001111111111111111111111111111111111111111111]
add_ln116                  (add              ) [ 001111111111111111111111111111111111111111111]
br_ln116                   (br               ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln116    (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specloopname_ln116         (specloopname     ) [ 000000000000000000000000000000000000000000000]
br_ln118                   (br               ) [ 001111111111111111111111111111111111111111111]
br_ln114                   (br               ) [ 001111111111111111111111111111111111111111111]
loop_index_i20             (phi              ) [ 000000000000000000000000000000000000010000000]
loop_index_i20_cast88      (zext             ) [ 000000000000000000000000000000000000000000000]
empty_118                  (add              ) [ 000000000000000000000000000000000000000000000]
p_cast95                   (zext             ) [ 000000000000000000000000000000000000000000000]
weight_buffer_2_0_addr     (getelementptr    ) [ 000000000000000000000000000000000000001100000]
exitcond317                (icmp             ) [ 001111111111111111111111111111111111111111111]
empty_119                  (add              ) [ 001111111111111111111111111111111111111111111]
br_ln0                     (br               ) [ 000000000000000000000000000000000000000000000]
br_ln116                   (br               ) [ 001111111111111111111111111111111111111111111]
w1_addr_read               (read             ) [ 000000000000000000000000000000000000000100000]
speclooptripcount_ln0      (speclooptripcount) [ 000000000000000000000000000000000000000000000]
empty_120                  (bitcast          ) [ 000000000000000000000000000000000000000000000]
store_ln114                (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                     (br               ) [ 001111111111111111111111111111111111111111111]
indvar_flatten20           (phi              ) [ 000000000000000000000000000000000000000010000]
o                          (phi              ) [ 000000000000000000000000000000000000000010000]
indvar_flatten7            (phi              ) [ 000000000000000000000000000000000000000010000]
r                          (phi              ) [ 000000000000000000000000000000000000000010000]
c                          (phi              ) [ 000000000000000000000000000000000000000010000]
icmp_ln39                  (icmp             ) [ 001111111111111111111111111111111111111111111]
add_ln39_1                 (add              ) [ 001111111111111111111111111111111111111111111]
br_ln39                    (br               ) [ 000000000000000000000000000000000000000000000]
add_ln39                   (add              ) [ 000000000000000000000000000000000000000000000]
icmp_ln42                  (icmp             ) [ 000000000000000000000000000000000000000000000]
select_ln39                (select           ) [ 000000000000000000000000000000000000000000000]
select_ln39_1              (select           ) [ 001111111111111111111111111111111111111111111]
tmp_8                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln53                  (zext             ) [ 000000000000000000000000000000000000000000000]
xor_ln39                   (xor              ) [ 000000000000000000000000000000000000000000000]
icmp_ln43                  (icmp             ) [ 000000000000000000000000000000000000000000000]
and_ln39                   (and              ) [ 000000000000000000000000000000000000000000000]
add_ln42                   (add              ) [ 000000000000000000000000000000000000000000000]
or_ln42                    (or               ) [ 000000000000000000000000000000000000000000000]
select_ln42                (select           ) [ 000000000000000000000000000000000000000001100]
select_ln42_3              (select           ) [ 001111111111111111111111111111111111111111111]
select_ln42_5_cast         (zext             ) [ 000000000000000000000000000000000000000000000]
empty_121                  (add              ) [ 000000000000000000000000000000000000000000000]
p_cast87                   (zext             ) [ 000000000000000000000000000000000000000000000]
empty_122                  (trunc            ) [ 000000000000000000000000000000000000000000000]
p_shl6                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
empty_123                  (sub              ) [ 000000000000000000000000000000000000000000000]
select_ln42_cast           (zext             ) [ 000000000000000000000000000000000000000000000]
empty_124                  (add              ) [ 000000000000000000000000000000000000000000000]
p_cast94                   (zext             ) [ 000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr    (getelementptr    ) [ 000000000000000000000000000000000000000001110]
add_ln43                   (add              ) [ 001111111111111111111111111111111111111111111]
add_ln42_2                 (add              ) [ 000000000000000000000000000000000000000000000]
select_ln42_4              (select           ) [ 001111111111111111111111111111111111111111111]
trunc_ln61                 (trunc            ) [ 000000000000000000000000000000000000000000001]
add_ln35                   (add              ) [ 001111111111111111111111111000000000000000001]
select_ln39_1_cast         (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln53_15               (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln53                   (add              ) [ 000000000000000000000000000000000000000000100]
output_fm_buffer_1_load    (load             ) [ 000000000000000000000000000000000000000000100]
call_ln53                  (call             ) [ 000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0      (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln43          (specloopname     ) [ 000000000000000000000000000000000000000000000]
p_loc_load                 (load             ) [ 000000000000000000000000000000000000000000000]
store_ln53                 (store            ) [ 000000000000000000000000000000000000000000000]
br_ln43                    (br               ) [ 001111111111111111111111111111111111111111111]
call_ln61                  (call             ) [ 000000000000000000000000000000000000000000000]
br_ln35                    (br               ) [ 001111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_KR_KC"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="h_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="output_ftmap_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv1_weights_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_ftmap_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="0" index="2" bw="9" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_req/4 empty/15 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_readreq_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_1_req/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="9"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_read_1/12 i1_addr_read/24 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i1_addr_1_read_read_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="10"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_1_read/13 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_readreq_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_113/27 "/>
</bind>
</comp>

<comp id="256" class="1004" name="w1_addr_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="12"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_addr_read/38 "/>
</bind>
</comp>

<comp id="261" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="13" slack="0"/>
<pin id="265" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="13" slack="1"/>
<pin id="274" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="276" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/14 store_ln97/14 store_ln90/25 "/>
</bind>
</comp>

<comp id="278" class="1004" name="input_fm_buffer_2_0_addr_1_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="13" slack="0"/>
<pin id="282" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_1/14 "/>
</bind>
</comp>

<comp id="286" class="1004" name="input_fm_buffer_2_0_addr_2_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="13" slack="0"/>
<pin id="290" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_2/25 "/>
</bind>
</comp>

<comp id="294" class="1004" name="weight_buffer_2_0_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="10" slack="0"/>
<pin id="298" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_2_0_addr/37 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln114_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="2"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/39 "/>
</bind>
</comp>

<comp id="306" class="1004" name="output_fm_buffer_1_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="16" slack="0"/>
<pin id="310" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/40 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_1_load/40 store_ln53/43 "/>
</bind>
</comp>

<comp id="319" class="1005" name="bh_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="bh_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_mul_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="13" slack="1"/>
<pin id="332" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="phi_mul_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/14 "/>
</bind>
</comp>

<comp id="353" class="1005" name="loop_index_i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="loop_index_i_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/23 "/>
</bind>
</comp>

<comp id="364" class="1005" name="out_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="1"/>
<pin id="366" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="out_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/26 "/>
</bind>
</comp>

<comp id="376" class="1005" name="bout_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bout (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="bout_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout/35 "/>
</bind>
</comp>

<comp id="387" class="1005" name="k_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="1"/>
<pin id="389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="k_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/36 "/>
</bind>
</comp>

<comp id="398" class="1005" name="loop_index_i20_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i20 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="loop_index_i20_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i20/37 "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten20_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="1"/>
<pin id="411" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvar_flatten20_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/40 "/>
</bind>
</comp>

<comp id="420" class="1005" name="o_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="o_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/40 "/>
</bind>
</comp>

<comp id="431" class="1005" name="indvar_flatten7_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="13" slack="1"/>
<pin id="433" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="indvar_flatten7_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/40 "/>
</bind>
</comp>

<comp id="442" class="1005" name="r_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="1"/>
<pin id="444" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="r_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/40 "/>
</bind>
</comp>

<comp id="453" class="1005" name="c_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="c_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/40 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_export_output_buffer_c1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="64" slack="13"/>
<pin id="468" dir="0" index="3" bw="32" slack="0"/>
<pin id="469" dir="0" index="4" bw="6" slack="0"/>
<pin id="470" dir="0" index="5" bw="8" slack="12"/>
<pin id="471" dir="0" index="6" bw="32" slack="0"/>
<pin id="472" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln61/40 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_conv1_Pipeline_KR_KC_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="0" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="8" slack="0"/>
<pin id="481" dir="0" index="3" bw="5" slack="1"/>
<pin id="482" dir="0" index="4" bw="8" slack="1"/>
<pin id="483" dir="0" index="5" bw="32" slack="14"/>
<pin id="484" dir="0" index="6" bw="32" slack="0"/>
<pin id="485" dir="0" index="7" bw="32" slack="0"/>
<pin id="486" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/41 "/>
</bind>
</comp>

<comp id="491" class="1005" name="reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr_read_1 i1_addr_read "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln31_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="h_4_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_4/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln31_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln31_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln85_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="0"/>
<pin id="516" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln85_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln85_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="4" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln85_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln88_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln88_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln88_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="1"/>
<pin id="548" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="10" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln56_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="9" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln55_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="9" slack="0"/>
<pin id="576" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln55_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="hclamp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="0" index="2" bw="10" slack="0"/>
<pin id="590" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="20" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln90_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="0" index="1" bw="10" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln90_1/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln90_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="0"/>
<pin id="612" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sub_ln90_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="20" slack="0"/>
<pin id="616" dir="0" index="1" bw="12" slack="0"/>
<pin id="617" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sext_ln90_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="20" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_2/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln90_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="20" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="2"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="62" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="0" index="2" bw="3" slack="0"/>
<pin id="633" dir="0" index="3" bw="7" slack="0"/>
<pin id="634" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln90_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="62" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_1/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="i1_addr_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="62" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln91_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="11" slack="0"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="62" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="0" index="2" bw="3" slack="0"/>
<pin id="659" dir="0" index="3" bw="7" slack="0"/>
<pin id="660" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln91_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="62" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i1_addr_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="62" slack="0"/>
<pin id="672" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr_1/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="left_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="right_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln96_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="0"/>
<pin id="685" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln96_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="13" slack="11"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/14 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln96_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="13" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/14 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln94_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/14 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln94_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="0"/>
<pin id="704" dir="0" index="1" bw="3" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln94_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/14 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln97_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="0"/>
<pin id="716" dir="0" index="1" bw="9" slack="0"/>
<pin id="717" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/14 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln97_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/14 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln97_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="13" slack="11"/>
<pin id="726" dir="0" index="1" bw="9" slack="0"/>
<pin id="727" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln97_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="13" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="loop_index_i_cast_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/23 "/>
</bind>
</comp>

<comp id="739" class="1004" name="exitcond255_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond255/23 "/>
</bind>
</comp>

<comp id="745" class="1004" name="empty_110_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_110/23 "/>
</bind>
</comp>

<comp id="751" class="1004" name="arrayidx36612_sum_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="4" slack="0"/>
<pin id="754" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/23 "/>
</bind>
</comp>

<comp id="757" class="1004" name="arrayidx36612_sum_i_cast85_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="0"/>
<pin id="759" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast85/23 "/>
</bind>
</comp>

<comp id="761" class="1004" name="empty_112_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="20"/>
<pin id="763" dir="0" index="1" bw="9" slack="0"/>
<pin id="764" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_112/23 "/>
</bind>
</comp>

<comp id="767" class="1004" name="empty_111_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_111/25 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_cast91_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="13" slack="2"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast91/25 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_7_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="7" slack="0"/>
<pin id="779" dir="0" index="2" bw="4" slack="0"/>
<pin id="780" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/26 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln35_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="0"/>
<pin id="786" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/26 "/>
</bind>
</comp>

<comp id="788" class="1004" name="mul_ln114_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="0"/>
<pin id="790" dir="0" index="1" bw="10" slack="0"/>
<pin id="791" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln114/26 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln114_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="15" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/26 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln114_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="15" slack="0"/>
<pin id="800" dir="0" index="1" bw="64" slack="3"/>
<pin id="801" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/26 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="62" slack="0"/>
<pin id="805" dir="0" index="1" bw="64" slack="0"/>
<pin id="806" dir="0" index="2" bw="3" slack="0"/>
<pin id="807" dir="0" index="3" bw="7" slack="0"/>
<pin id="808" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/26 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln114_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="62" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/26 "/>
</bind>
</comp>

<comp id="817" class="1004" name="w1_addr_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="62" slack="0"/>
<pin id="820" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/26 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln31_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="825" dir="0" index="1" bw="6" slack="0"/>
<pin id="826" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/26 "/>
</bind>
</comp>

<comp id="828" class="1004" name="store_ln31_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="3"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/26 "/>
</bind>
</comp>

<comp id="833" class="1004" name="bout_cast_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="0"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bout_cast/35 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/35 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="0"/>
<pin id="847" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/35 "/>
</bind>
</comp>

<comp id="849" class="1004" name="empty_114_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="0" index="1" bw="4" slack="0"/>
<pin id="852" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_114/35 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln114_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="0"/>
<pin id="857" dir="0" index="1" bw="4" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/35 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln114_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/35 "/>
</bind>
</comp>

<comp id="867" class="1004" name="k_cast_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="0"/>
<pin id="869" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/36 "/>
</bind>
</comp>

<comp id="871" class="1004" name="empty_115_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="1"/>
<pin id="873" dir="0" index="1" bw="4" slack="0"/>
<pin id="874" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_115/36 "/>
</bind>
</comp>

<comp id="876" class="1004" name="p_cast_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/36 "/>
</bind>
</comp>

<comp id="880" class="1004" name="empty_116_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_116/36 "/>
</bind>
</comp>

<comp id="884" class="1004" name="p_shl5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="0"/>
<pin id="886" dir="0" index="1" bw="7" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/36 "/>
</bind>
</comp>

<comp id="892" class="1004" name="empty_117_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="0"/>
<pin id="895" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_117/36 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln116_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="0"/>
<pin id="900" dir="0" index="1" bw="4" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/36 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln116_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/36 "/>
</bind>
</comp>

<comp id="910" class="1004" name="loop_index_i20_cast88_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="0"/>
<pin id="912" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i20_cast88/37 "/>
</bind>
</comp>

<comp id="914" class="1004" name="empty_118_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="1"/>
<pin id="916" dir="0" index="1" bw="4" slack="0"/>
<pin id="917" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_118/37 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_cast95_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="10" slack="0"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast95/37 "/>
</bind>
</comp>

<comp id="924" class="1004" name="exitcond317_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="0" index="1" bw="4" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond317/37 "/>
</bind>
</comp>

<comp id="930" class="1004" name="empty_119_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="4" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_119/37 "/>
</bind>
</comp>

<comp id="936" class="1004" name="empty_120_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_120/39 "/>
</bind>
</comp>

<comp id="940" class="1004" name="icmp_ln39_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="0" index="1" bw="16" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/40 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln39_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/40 "/>
</bind>
</comp>

<comp id="952" class="1004" name="add_ln39_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/40 "/>
</bind>
</comp>

<comp id="958" class="1004" name="icmp_ln42_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="13" slack="0"/>
<pin id="960" dir="0" index="1" bw="13" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/40 "/>
</bind>
</comp>

<comp id="964" class="1004" name="select_ln39_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="0" index="2" bw="5" slack="0"/>
<pin id="968" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/40 "/>
</bind>
</comp>

<comp id="972" class="1004" name="select_ln39_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="4" slack="0"/>
<pin id="975" dir="0" index="2" bw="4" slack="0"/>
<pin id="976" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/40 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_8_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="4" slack="0"/>
<pin id="983" dir="0" index="2" bw="4" slack="0"/>
<pin id="984" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/40 "/>
</bind>
</comp>

<comp id="988" class="1004" name="zext_ln53_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/40 "/>
</bind>
</comp>

<comp id="992" class="1004" name="xor_ln39_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/40 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln43_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/40 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="and_ln39_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/40 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln42_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/40 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="or_ln42_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/40 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="select_ln42_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1026" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/40 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="select_ln42_3_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="5" slack="0"/>
<pin id="1033" dir="0" index="2" bw="5" slack="0"/>
<pin id="1034" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_3/40 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="select_ln42_5_cast_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="0"/>
<pin id="1040" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_5_cast/40 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="empty_121_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="5" slack="0"/>
<pin id="1045" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_121/40 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="p_cast87_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="9" slack="0"/>
<pin id="1050" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast87/40 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="empty_122_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="9" slack="0"/>
<pin id="1054" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_122/40 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="p_shl6_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="0"/>
<pin id="1058" dir="0" index="1" bw="8" slack="0"/>
<pin id="1059" dir="0" index="2" bw="1" slack="0"/>
<pin id="1060" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/40 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="empty_123_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="0"/>
<pin id="1066" dir="0" index="1" bw="9" slack="0"/>
<pin id="1067" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_123/40 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="select_ln42_cast_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="0"/>
<pin id="1072" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_cast/40 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="empty_124_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="0" index="1" bw="8" slack="0"/>
<pin id="1077" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_124/40 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="p_cast94_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="0"/>
<pin id="1082" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast94/40 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="add_ln43_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/40 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln42_2_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="13" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/40 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="select_ln42_4_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="0" index="2" bw="13" slack="0"/>
<pin id="1101" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_4/40 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="trunc_ln61_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="7" slack="10"/>
<pin id="1107" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/40 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="add_ln35_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="7" slack="10"/>
<pin id="1112" dir="0" index="1" bw="5" slack="0"/>
<pin id="1113" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/40 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="select_ln39_1_cast_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="4" slack="1"/>
<pin id="1118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln39_1_cast/41 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_s_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="7" slack="0"/>
<pin id="1121" dir="0" index="1" bw="4" slack="1"/>
<pin id="1122" dir="0" index="2" bw="1" slack="0"/>
<pin id="1123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/41 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln53_15_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="7" slack="0"/>
<pin id="1128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_15/41 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln53_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="7" slack="0"/>
<pin id="1132" dir="0" index="1" bw="4" slack="0"/>
<pin id="1133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/41 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="p_loc_load_load_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="16"/>
<pin id="1139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/43 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="h_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="0"/>
<pin id="1143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1148" class="1005" name="output_ftmap_read_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="64" slack="13"/>
<pin id="1150" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1153" class="1005" name="conv1_weights_read_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="3"/>
<pin id="1155" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1158" class="1005" name="input_ftmap_read_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="64" slack="2"/>
<pin id="1160" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1163" class="1005" name="p_loc_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="14"/>
<pin id="1165" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1169" class="1005" name="h_4_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="12"/>
<pin id="1171" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="zext_ln31_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="1"/>
<pin id="1179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="add_ln85_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="13" slack="0"/>
<pin id="1184" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="add_ln85_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="5" slack="0"/>
<pin id="1192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="i1_addr_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="1"/>
<pin id="1197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr "/>
</bind>
</comp>

<comp id="1201" class="1005" name="i1_addr_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="2"/>
<pin id="1203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i1_addr_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="left_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="1"/>
<pin id="1209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1212" class="1005" name="right_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="1"/>
<pin id="1214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1220" class="1005" name="add_ln94_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="3" slack="0"/>
<pin id="1222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="empty_110_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="8" slack="0"/>
<pin id="1230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_110 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="empty_112_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="13" slack="2"/>
<pin id="1235" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="empty_112 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="w1_addr_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr "/>
</bind>
</comp>

<comp id="1247" class="1005" name="empty_114_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="1"/>
<pin id="1249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_114 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="add_ln114_1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="4" slack="0"/>
<pin id="1257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="empty_117_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="10" slack="1"/>
<pin id="1262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_117 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="add_ln116_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="4" slack="0"/>
<pin id="1270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="weight_buffer_2_0_addr_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="10" slack="2"/>
<pin id="1275" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="weight_buffer_2_0_addr "/>
</bind>
</comp>

<comp id="1281" class="1005" name="empty_119_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="4" slack="0"/>
<pin id="1283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_119 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="w1_addr_read_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr_read "/>
</bind>
</comp>

<comp id="1294" class="1005" name="add_ln39_1_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="0"/>
<pin id="1296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="select_ln39_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="4" slack="0"/>
<pin id="1301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="select_ln42_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="1"/>
<pin id="1308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="select_ln42_3_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="5" slack="0"/>
<pin id="1313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_3 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="output_fm_buffer_1_addr_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="16" slack="1"/>
<pin id="1319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="1322" class="1005" name="add_ln43_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="0"/>
<pin id="1324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="select_ln42_4_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="13" slack="0"/>
<pin id="1329" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_4 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="trunc_ln61_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="6" slack="1"/>
<pin id="1334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="add_ln35_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="7" slack="1"/>
<pin id="1339" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="add_ln53_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="1"/>
<pin id="1344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="output_fm_buffer_1_load_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="98" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="100" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="100" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="120" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="247"><net_src comp="122" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="248"><net_src comp="128" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="254"><net_src comp="120" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="142" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="128" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="108" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="277"><net_src comp="261" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="108" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="108" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="108" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="108" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="106" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="132" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="148" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="148" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="148" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="166" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="148" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="64" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="473"><net_src comp="182" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="10" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="464" pin=6"/></net>

<net id="487"><net_src comp="186" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="313" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="16" pin="0"/><net_sink comp="477" pin=6"/></net>

<net id="490"><net_src comp="14" pin="0"/><net_sink comp="477" pin=7"/></net>

<net id="494"><net_src comp="236" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="54" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="334" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="323" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="323" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="70" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="323" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="72" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="519" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="76" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="545" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="80" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="545" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="82" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="80" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="550" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="558" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="572" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="545" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="84" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="586" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="586" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="88" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="602" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="594" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="635"><net_src comp="90" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="92" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="94" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="642"><net_src comp="629" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="0" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="624" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="96" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="90" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="92" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="0" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="491" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="241" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="346" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="330" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="701"><net_src comp="346" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="346" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="110" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="346" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="112" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="698" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="118" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="330" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="738"><net_src comp="357" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="357" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="54" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="357" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="124" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="735" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="126" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="330" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="491" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="775"><net_src comp="772" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="781"><net_src comp="134" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="368" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="136" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="368" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="138" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="809"><net_src comp="90" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="798" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="92" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="94" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="816"><net_src comp="803" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="4" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="140" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="380" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="150" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="380" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="106" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="837" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="833" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="380" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="152" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="380" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="154" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="391" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="871" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="158" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="880" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="106" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="884" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="876" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="391" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="160" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="391" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="154" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="402" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="928"><net_src comp="402" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="160" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="402" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="154" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="936" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="944"><net_src comp="413" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="168" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="413" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="170" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="424" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="154" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="435" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="172" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="969"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="64" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="971"><net_src comp="446" pin="4"/><net_sink comp="964" pin=2"/></net>

<net id="977"><net_src comp="958" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="952" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="424" pin="4"/><net_sink comp="972" pin=2"/></net>

<net id="985"><net_src comp="174" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="972" pin="3"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="972" pin="3"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="980" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="958" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="176" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="457" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="54" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="992" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="964" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="72" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1004" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="958" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="52" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="457" pin="4"/><net_sink comp="1022" pin=2"/></net>

<net id="1035"><net_src comp="1004" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="1010" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="964" pin="3"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="1030" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="988" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="1042" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="178" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="52" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1068"><net_src comp="1056" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1048" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1073"><net_src comp="1022" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1064" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1089"><net_src comp="1022" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="124" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="435" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="180" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1102"><net_src comp="958" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="180" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=2"/></net>

<net id="1108"><net_src comp="364" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="464" pin=4"/></net>

<net id="1114"><net_src comp="364" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="184" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1124"><net_src comp="150" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="106" pin="0"/><net_sink comp="1119" pin=2"/></net>

<net id="1129"><net_src comp="1119" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1116" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1136"><net_src comp="1130" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="1140"><net_src comp="1137" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1144"><net_src comp="196" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1147"><net_src comp="1141" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1151"><net_src comp="204" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1156"><net_src comp="210" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1161"><net_src comp="216" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1166"><net_src comp="200" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="477" pin=5"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1172"><net_src comp="500" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="464" pin=5"/></net>

<net id="1180"><net_src comp="509" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1185"><net_src comp="513" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1193"><net_src comp="529" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1198"><net_src comp="643" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1204"><net_src comp="669" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1210"><net_src comp="675" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="1215"><net_src comp="679" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1223"><net_src comp="708" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1231"><net_src comp="745" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1236"><net_src comp="761" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1244"><net_src comp="817" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1250"><net_src comp="849" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1258"><net_src comp="861" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1263"><net_src comp="892" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1271"><net_src comp="904" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1276"><net_src comp="294" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1284"><net_src comp="930" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1289"><net_src comp="256" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1297"><net_src comp="946" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1302"><net_src comp="972" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1305"><net_src comp="1299" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1309"><net_src comp="1022" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1314"><net_src comp="1030" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="477" pin=3"/></net>

<net id="1320"><net_src comp="306" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1325"><net_src comp="1085" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1330"><net_src comp="1097" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1335"><net_src comp="1105" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="464" pin=4"/></net>

<net id="1340"><net_src comp="1110" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1345"><net_src comp="1130" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1350"><net_src comp="313" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="477" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {40 44 }
	Port: input_fm_buffer_2_0 | {14 25 }
	Port: weight_buffer_2_0 | {39 }
	Port: output_fm_buffer_1 | {40 43 44 }
 - Input state : 
	Port: conv1 : i1 | {4 5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 24 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : w1 | {27 28 29 30 31 32 33 34 38 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {40 44 }
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : input_fm_buffer_2_0 | {41 42 }
	Port: conv1 : weight_buffer_2_0 | {41 42 }
	Port: conv1 : output_fm_buffer_1 | {40 41 44 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		br_ln31 : 2
		zext_ln31 : 1
	State 3
		add_ln85_1 : 1
		zext_ln85 : 1
		icmp_ln85 : 1
		add_ln85 : 1
		br_ln85 : 2
		add_ln88 : 2
		sext_ln88 : 3
		add_ln88_1 : 4
		tmp_5 : 5
		icmp_ln56 : 5
		tmp_6 : 5
		select_ln55 : 6
		or_ln55 : 6
		hclamp : 7
		shl_ln : 8
		shl_ln90_1 : 8
		sext_ln90 : 9
		sub_ln90 : 10
		sext_ln90_2 : 11
		add_ln90 : 12
		trunc_ln : 13
		sext_ln90_1 : 14
		i1_addr : 15
		add_ln91 : 13
		trunc_ln2 : 14
		sext_ln91 : 15
		i1_addr_1 : 16
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		zext_ln96 : 1
		add_ln96 : 2
		zext_ln96_1 : 3
		input_fm_buffer_2_0_addr : 4
		zext_ln94 : 1
		icmp_ln94 : 1
		add_ln94 : 1
		br_ln94 : 2
		store_ln96 : 5
		add_ln97 : 2
		zext_ln97 : 3
		add_ln97_1 : 4
		zext_ln97_1 : 5
		input_fm_buffer_2_0_addr_1 : 6
		store_ln97 : 7
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		loop_index_i_cast : 1
		exitcond255 : 1
		empty_110 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		arrayidx36612_sum_i_cast85 : 3
		empty_112 : 4
	State 24
	State 25
		input_fm_buffer_2_0_addr_2 : 1
		store_ln90 : 2
	State 26
		tmp_7 : 1
		br_ln35 : 2
		zext_ln35 : 1
		mul_ln114 : 2
		zext_ln114 : 3
		add_ln114 : 4
		trunc_ln3 : 5
		sext_ln114 : 6
		w1_addr : 7
		store_ln31 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		bout_cast : 1
		tmp : 1
		tmp_cast : 2
		empty_114 : 3
		icmp_ln114 : 1
		add_ln114_1 : 1
		br_ln114 : 2
	State 36
		k_cast : 1
		empty_115 : 2
		p_cast : 3
		empty_116 : 3
		p_shl5 : 4
		empty_117 : 5
		icmp_ln116 : 1
		add_ln116 : 1
		br_ln116 : 2
	State 37
		loop_index_i20_cast88 : 1
		empty_118 : 2
		p_cast95 : 3
		weight_buffer_2_0_addr : 4
		exitcond317 : 1
		empty_119 : 1
		br_ln0 : 2
	State 38
	State 39
		store_ln114 : 1
	State 40
		icmp_ln39 : 1
		add_ln39_1 : 1
		br_ln39 : 2
		add_ln39 : 1
		icmp_ln42 : 1
		select_ln39 : 2
		select_ln39_1 : 2
		tmp_8 : 3
		zext_ln53 : 4
		xor_ln39 : 2
		icmp_ln43 : 1
		and_ln39 : 2
		add_ln42 : 3
		or_ln42 : 2
		select_ln42 : 2
		select_ln42_3 : 2
		select_ln42_5_cast : 3
		empty_121 : 4
		p_cast87 : 5
		empty_122 : 5
		p_shl6 : 6
		empty_123 : 7
		select_ln42_cast : 3
		empty_124 : 8
		p_cast94 : 9
		output_fm_buffer_1_addr : 10
		output_fm_buffer_1_load : 11
		add_ln43 : 3
		add_ln42_2 : 1
		select_ln42_4 : 2
		call_ln61 : 1
	State 41
		zext_ln53_15 : 1
		add_ln53 : 2
		call_ln53 : 3
	State 42
	State 43
		store_ln53 : 1
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   | grp_export_output_buffer_c1_fu_464 |    5    |  4.515  |   1310  |   1737  |
|          |   grp_conv1_Pipeline_KR_KC_fu_477  |    6    |  1.708  |   592   |   523   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          add_ln85_1_fu_513         |    0    |    0    |    0    |    20   |
|          |           add_ln85_fu_529          |    0    |    0    |    0    |    12   |
|          |           add_ln88_fu_535          |    0    |    0    |    0    |    12   |
|          |          add_ln88_1_fu_545         |    0    |    0    |    0    |    15   |
|          |           add_ln90_fu_624          |    0    |    0    |    0    |    71   |
|          |           add_ln91_fu_649          |    0    |    0    |    0    |    71   |
|          |           add_ln96_fu_687          |    0    |    0    |    0    |    20   |
|          |           add_ln94_fu_708          |    0    |    0    |    0    |    10   |
|          |           add_ln97_fu_714          |    0    |    0    |    0    |    16   |
|          |          add_ln97_1_fu_724         |    0    |    0    |    0    |    20   |
|          |          empty_110_fu_745          |    0    |    0    |    0    |    15   |
|          |     arrayidx36612_sum_i_fu_751     |    0    |    0    |    0    |    15   |
|          |          empty_112_fu_761          |    0    |    0    |    0    |    20   |
|          |          add_ln114_fu_798          |    0    |    0    |    0    |    71   |
|          |           add_ln31_fu_823          |    0    |    0    |    0    |    15   |
|    add   |          empty_114_fu_849          |    0    |    0    |    0    |    14   |
|          |         add_ln114_1_fu_861         |    0    |    0    |    0    |    12   |
|          |          empty_115_fu_871          |    0    |    0    |    0    |    15   |
|          |          empty_117_fu_892          |    0    |    0    |    0    |    17   |
|          |          add_ln116_fu_904          |    0    |    0    |    0    |    12   |
|          |          empty_118_fu_914          |    0    |    0    |    0    |    17   |
|          |          empty_119_fu_930          |    0    |    0    |    0    |    12   |
|          |          add_ln39_1_fu_946         |    0    |    0    |    0    |    23   |
|          |           add_ln39_fu_952          |    0    |    0    |    0    |    12   |
|          |          add_ln42_fu_1010          |    0    |    0    |    0    |    12   |
|          |          empty_121_fu_1042         |    0    |    0    |    0    |    15   |
|          |          empty_124_fu_1074         |    0    |    0    |    0    |    16   |
|          |          add_ln43_fu_1085          |    0    |    0    |    0    |    15   |
|          |         add_ln42_2_fu_1091         |    0    |    0    |    0    |    20   |
|          |          add_ln35_fu_1110          |    0    |    0    |    0    |    14   |
|          |          add_ln53_fu_1130          |    0    |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          icmp_ln31_fu_503          |    0    |    0    |    0    |    15   |
|          |          icmp_ln85_fu_523          |    0    |    0    |    0    |    12   |
|          |          icmp_ln56_fu_558          |    0    |    0    |    0    |    17   |
|          |          icmp_ln94_fu_702          |    0    |    0    |    0    |    10   |
|          |         exitcond255_fu_739         |    0    |    0    |    0    |    15   |
|   icmp   |          icmp_ln114_fu_855         |    0    |    0    |    0    |    12   |
|          |          icmp_ln116_fu_898         |    0    |    0    |    0    |    12   |
|          |         exitcond317_fu_924         |    0    |    0    |    0    |    12   |
|          |          icmp_ln39_fu_940          |    0    |    0    |    0    |    23   |
|          |          icmp_ln42_fu_958          |    0    |    0    |    0    |    20   |
|          |          icmp_ln43_fu_998          |    0    |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|---------|
|    mul   |          mul_ln114_fu_788          |    0    |    0    |    0    |    62   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         select_ln55_fu_572         |    0    |    0    |    0    |    9    |
|          |            hclamp_fu_586           |    0    |    0    |    0    |    10   |
|          |         select_ln39_fu_964         |    0    |    0    |    0    |    5    |
|  select  |        select_ln39_1_fu_972        |    0    |    0    |    0    |    4    |
|          |         select_ln42_fu_1022        |    0    |    0    |    0    |    8    |
|          |        select_ln42_3_fu_1030       |    0    |    0    |    0    |    5    |
|          |        select_ln42_4_fu_1097       |    0    |    0    |    0    |    12   |
|----------|------------------------------------|---------|---------|---------|---------|
|    sub   |           sub_ln90_fu_614          |    0    |    0    |    0    |    27   |
|          |          empty_123_fu_1064         |    0    |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|---------|
|    or    |           or_ln55_fu_580           |    0    |    0    |    0    |    2    |
|          |           or_ln42_fu_1016          |    0    |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|---------|
|    xor   |           xor_ln39_fu_992          |    0    |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|---------|
|    and   |          and_ln39_fu_1004          |    0    |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_204   |    0    |    0    |    0    |    0    |
|          |   conv1_weights_read_read_fu_210   |    0    |    0    |    0    |    0    |
|   read   |    input_ftmap_read_read_fu_216    |    0    |    0    |    0    |    0    |
|          |           grp_read_fu_236          |    0    |    0    |    0    |    0    |
|          |     i1_addr_1_read_read_fu_241     |    0    |    0    |    0    |    0    |
|          |      w1_addr_read_read_fu_256      |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         grp_readreq_fu_222         |    0    |    0    |    0    |    0    |
|  readreq |         grp_readreq_fu_229         |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_249         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          zext_ln31_fu_509          |    0    |    0    |    0    |    0    |
|          |          zext_ln85_fu_519          |    0    |    0    |    0    |    0    |
|          |          zext_ln96_fu_683          |    0    |    0    |    0    |    0    |
|          |         zext_ln96_1_fu_693         |    0    |    0    |    0    |    0    |
|          |          zext_ln94_fu_698          |    0    |    0    |    0    |    0    |
|          |          zext_ln97_fu_720          |    0    |    0    |    0    |    0    |
|          |         zext_ln97_1_fu_730         |    0    |    0    |    0    |    0    |
|          |      loop_index_i_cast_fu_735      |    0    |    0    |    0    |    0    |
|          |  arrayidx36612_sum_i_cast85_fu_757 |    0    |    0    |    0    |    0    |
|          |           p_cast91_fu_772          |    0    |    0    |    0    |    0    |
|          |          zext_ln35_fu_784          |    0    |    0    |    0    |    0    |
|          |          zext_ln114_fu_794         |    0    |    0    |    0    |    0    |
|   zext   |          bout_cast_fu_833          |    0    |    0    |    0    |    0    |
|          |           tmp_cast_fu_845          |    0    |    0    |    0    |    0    |
|          |            k_cast_fu_867           |    0    |    0    |    0    |    0    |
|          |            p_cast_fu_876           |    0    |    0    |    0    |    0    |
|          |    loop_index_i20_cast88_fu_910    |    0    |    0    |    0    |    0    |
|          |           p_cast95_fu_919          |    0    |    0    |    0    |    0    |
|          |          zext_ln53_fu_988          |    0    |    0    |    0    |    0    |
|          |     select_ln42_5_cast_fu_1038     |    0    |    0    |    0    |    0    |
|          |          p_cast87_fu_1048          |    0    |    0    |    0    |    0    |
|          |      select_ln42_cast_fu_1070      |    0    |    0    |    0    |    0    |
|          |          p_cast94_fu_1080          |    0    |    0    |    0    |    0    |
|          |     select_ln39_1_cast_fu_1116     |    0    |    0    |    0    |    0    |
|          |        zext_ln53_15_fu_1126        |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          sext_ln88_fu_541          |    0    |    0    |    0    |    0    |
|          |          sext_ln90_fu_610          |    0    |    0    |    0    |    0    |
|   sext   |         sext_ln90_2_fu_620         |    0    |    0    |    0    |    0    |
|          |         sext_ln90_1_fu_639         |    0    |    0    |    0    |    0    |
|          |          sext_ln91_fu_665          |    0    |    0    |    0    |    0    |
|          |          sext_ln114_fu_813         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            tmp_5_fu_550            |    0    |    0    |    0    |    0    |
| bitselect|            tmp_6_fu_564            |    0    |    0    |    0    |    0    |
|          |            tmp_7_fu_776            |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            shl_ln_fu_594           |    0    |    0    |    0    |    0    |
|          |          shl_ln90_1_fu_602         |    0    |    0    |    0    |    0    |
|          |             tmp_fu_837             |    0    |    0    |    0    |    0    |
|bitconcatenate|            p_shl5_fu_884           |    0    |    0    |    0    |    0    |
|          |            tmp_8_fu_980            |    0    |    0    |    0    |    0    |
|          |           p_shl6_fu_1056           |    0    |    0    |    0    |    0    |
|          |            tmp_s_fu_1119           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |           trunc_ln_fu_629          |    0    |    0    |    0    |    0    |
|partselect|          trunc_ln2_fu_655          |    0    |    0    |    0    |    0    |
|          |          trunc_ln3_fu_803          |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          empty_116_fu_880          |    0    |    0    |    0    |    0    |
|   trunc  |          empty_122_fu_1052         |    0    |    0    |    0    |    0    |
|          |         trunc_ln61_fu_1105         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    11   |  6.223  |   1902  |   3232  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln114_1_reg_1255      |    4   |
|       add_ln116_reg_1268       |    4   |
|        add_ln35_reg_1337       |    7   |
|       add_ln39_1_reg_1294      |   16   |
|        add_ln43_reg_1322       |    8   |
|        add_ln53_reg_1342       |    8   |
|       add_ln85_1_reg_1182      |   13   |
|        add_ln85_reg_1190       |    5   |
|        add_ln94_reg_1220       |    3   |
|           bh_reg_319           |    5   |
|          bout_reg_376          |    4   |
|            c_reg_453           |    8   |
|   conv1_weights_read_reg_1153  |   64   |
|       empty_110_reg_1228       |    8   |
|       empty_112_reg_1233       |   13   |
|       empty_114_reg_1247       |    8   |
|       empty_117_reg_1260       |   10   |
|       empty_119_reg_1281       |    4   |
|          h_4_reg_1169          |    8   |
|           h_reg_1141           |    8   |
|       i1_addr_1_reg_1201       |   32   |
|        i1_addr_reg_1195        |   32   |
|    indvar_flatten20_reg_409    |   16   |
|     indvar_flatten7_reg_431    |   13   |
|    input_ftmap_read_reg_1158   |   64   |
|            k_reg_387           |    4   |
|          left_reg_1207         |   32   |
|     loop_index_i20_reg_398     |    4   |
|      loop_index_i_reg_353      |    8   |
|            o_reg_420           |    4   |
|           out_reg_364          |    7   |
|output_fm_buffer_1_addr_reg_1317|   16   |
|output_fm_buffer_1_load_reg_1347|   32   |
|   output_ftmap_read_reg_1148   |   64   |
|         p_loc_reg_1163         |   32   |
|            p_reg_342           |    3   |
|         phi_mul_reg_330        |   13   |
|            r_reg_442           |    5   |
|             reg_491            |   32   |
|         right_reg_1212         |   32   |
|     select_ln39_1_reg_1299     |    4   |
|     select_ln42_3_reg_1311     |    5   |
|     select_ln42_4_reg_1327     |   13   |
|      select_ln42_reg_1306      |    8   |
|       trunc_ln61_reg_1332      |    6   |
|      w1_addr_read_reg_1286     |   32   |
|        w1_addr_reg_1241        |   32   |
| weight_buffer_2_0_addr_reg_1273|   10   |
|       zext_ln31_reg_1177       |   10   |
+--------------------------------+--------+
|              Total             |   773  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|         grp_readreq_fu_222         |  p0  |   2  |   1  |    2   |
|         grp_readreq_fu_222         |  p2  |   2  |   9  |   18   |
|           grp_read_fu_236          |  p0  |   2  |  32  |   64   |
|          grp_access_fu_268         |  p0  |   2  |  13  |   26   ||    9    |
|          grp_access_fu_268         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_access_fu_313         |  p0  |   2  |  16  |   32   ||    9    |
|           phi_mul_reg_330          |  p0  |   2  |  13  |   26   ||    9    |
|             out_reg_364            |  p0  |   2  |   7  |   14   ||    9    |
| grp_export_output_buffer_c1_fu_464 |  p4  |   2  |   6  |   12   ||    9    |
|   grp_conv1_Pipeline_KR_KC_fu_477  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_conv1_Pipeline_KR_KC_fu_477  |  p2  |   2  |   8  |   16   ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   338  ||  4.697  ||    72   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    6   |  1902  |  3232  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |   773  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   10   |  2675  |  3304  |
+-----------+--------+--------+--------+--------+
