Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 25 13:33:35 2024
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.377        0.000                      0                  353        0.076        0.000                      0                  353        3.750        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.377        0.000                      0                  329        0.076        0.000                      0                  329        3.750        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.746        0.000                      0                   24        0.550        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.644ns (38.598%)  route 2.615ns (61.402%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.072    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y28         FDCE                                         r  Intruction_Fetch1/PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  Intruction_Fetch1/PC_reg[8]/Q
                         net (fo=1, routed)           0.813     6.342    Intruction_Fetch1/PC[8]
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.867 r  Intruction_Fetch1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    Intruction_Fetch1/plusOp_carry__0_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  Intruction_Fetch1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.981    Intruction_Fetch1/plusOp_carry__1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.203 r  Intruction_Fetch1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.992     8.195    Intruction_Fetch1/data1__0[12]
    SLICE_X32Y30         LUT3 (Prop_lut3_I2_O)        0.327     8.522 r  Intruction_Fetch1/PC[13]_i_1/O
                         net (fo=1, routed)           0.810     9.332    Intruction_Fetch1/NextAdress[13]
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.435    14.776    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg[13]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y31         FDCE (Setup_fdce_C_D)       -0.307    14.709    Intruction_Fetch1/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.679ns (42.883%)  route 2.236ns (57.117%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  Intruction_Fetch1/PC_reg[2]/Q
                         net (fo=1, routed)           0.454     5.983    Intruction_Fetch1/PC[2]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.657 r  Intruction_Fetch1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.657    Intruction_Fetch1/plusOp_carry_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.879 r  Intruction_Fetch1/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.819     7.698    Intruction_Fetch1/data1__0[4]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.327     8.025 r  Intruction_Fetch1/PC_rep[5]_i_1/O
                         net (fo=2, routed)           0.964     8.989    Intruction_Fetch1/PC_rep[5]_i_1_n_0
    SLICE_X31Y30         FDCE                                         r  Intruction_Fetch1/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434    14.775    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  Intruction_Fetch1/PC_reg[5]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y30         FDCE (Setup_fdce_C_D)       -0.313    14.702    Intruction_Fetch1/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.767ns (43.584%)  route 2.287ns (56.416%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  Intruction_Fetch1/PC_reg[2]/Q
                         net (fo=1, routed)           0.454     5.983    Intruction_Fetch1/PC[2]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.657 r  Intruction_Fetch1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.657    Intruction_Fetch1/plusOp_carry_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.991 r  Intruction_Fetch1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.804     7.795    Intruction_Fetch1/data1__0[5]
    SLICE_X33Y30         LUT4 (Prop_lut4_I1_O)        0.303     8.098 r  Intruction_Fetch1/PC_rep[6]_i_1/O
                         net (fo=2, routed)           1.029     9.127    Intruction_Fetch1/PC_rep[6]_i_1_n_0
    SLICE_X31Y30         FDCE                                         r  Intruction_Fetch1/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434    14.775    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  Intruction_Fetch1/PC_reg[6]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y30         FDCE (Setup_fdce_C_D)       -0.109    14.906    Intruction_Fetch1/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_IF_Instr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.704ns (18.329%)  route 3.137ns (81.671%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.553     5.074    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  Intruction_Fetch1/PC_reg_rep[5]/Q
                         net (fo=3, routed)           1.169     6.699    Intruction_Fetch1/PC_reg_rep__0[5]
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.124     6.823 r  Intruction_Fetch1/ID_IF_Instr[14]_i_2/O
                         net (fo=13, routed)          1.028     7.851    Intruction_Fetch1/ID_IF_Instr[14]_i_2_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.975 r  Intruction_Fetch1/ID_IF_Instr[13]_i_1/O
                         net (fo=2, routed)           0.940     8.915    Instr[13]
    SLICE_X31Y32         FDRE                                         r  ID_IF_Instr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  ID_IF_Instr_reg[13]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)       -0.105    14.913    ID_IF_Instr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.526ns (42.508%)  route 2.064ns (57.492%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  Intruction_Fetch1/PC_reg[2]/Q
                         net (fo=1, routed)           0.454     5.983    Intruction_Fetch1/PC[2]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.747 r  Intruction_Fetch1/plusOp_carry/O[3]
                         net (fo=2, routed)           0.787     7.535    Intruction_Fetch1/data1__0[3]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.306     7.841 r  Intruction_Fetch1/PC_rep[4]_i_1/O
                         net (fo=2, routed)           0.822     8.663    Intruction_Fetch1/PC_rep[4]_i_1_n_0
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.435    14.776    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[4]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y31         FDCE (Setup_fdce_C_D)       -0.109    14.907    Intruction_Fetch1/PC_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_IF_Instr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.553     5.074    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  Intruction_Fetch1/PC_reg_rep[5]/Q
                         net (fo=3, routed)           1.169     6.699    Intruction_Fetch1/PC_reg_rep__0[5]
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.124     6.823 r  Intruction_Fetch1/ID_IF_Instr[14]_i_2/O
                         net (fo=13, routed)          1.107     7.930    Intruction_Fetch1/ID_IF_Instr[14]_i_2_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.054 r  Intruction_Fetch1/ID_IF_Instr[8]_i_1/O
                         net (fo=2, routed)           0.642     8.695    Instr[8]
    SLICE_X31Y32         FDRE                                         r  ID_IF_Instr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  ID_IF_Instr_reg[8]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)       -0.069    14.949    ID_IF_Instr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.767ns (49.151%)  route 1.828ns (50.849%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  Intruction_Fetch1/PC_reg[2]/Q
                         net (fo=1, routed)           0.454     5.983    Intruction_Fetch1/PC[2]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.657 r  Intruction_Fetch1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.657    Intruction_Fetch1/plusOp_carry_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.991 r  Intruction_Fetch1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.804     7.795    Intruction_Fetch1/data1__0[5]
    SLICE_X33Y30         LUT4 (Prop_lut4_I1_O)        0.303     8.098 r  Intruction_Fetch1/PC_rep[6]_i_1/O
                         net (fo=2, routed)           0.570     8.668    Intruction_Fetch1/PC_rep[6]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434    14.775    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[6]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)       -0.043    14.995    Intruction_Fetch1/PC_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.671ns (51.516%)  route 1.573ns (48.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  Intruction_Fetch1/PC_reg[2]/Q
                         net (fo=1, routed)           0.454     5.983    Intruction_Fetch1/PC[2]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.657 r  Intruction_Fetch1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.657    Intruction_Fetch1/plusOp_carry_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.896 r  Intruction_Fetch1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.315     7.211    Intruction_Fetch1/data1__0[6]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.302     7.513 r  Intruction_Fetch1/PC_rep[7]_i_2/O
                         net (fo=2, routed)           0.804     8.317    Intruction_Fetch1/PC_rep[7]_i_2_n_0
    SLICE_X31Y30         FDCE                                         r  Intruction_Fetch1/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434    14.775    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  Intruction_Fetch1/PC_reg[7]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y30         FDCE (Setup_fdce_C_D)       -0.102    14.913    Intruction_Fetch1/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.526ns (47.853%)  route 1.663ns (52.147%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  Intruction_Fetch1/PC_reg[2]/Q
                         net (fo=1, routed)           0.454     5.983    Intruction_Fetch1/PC[2]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.747 r  Intruction_Fetch1/plusOp_carry/O[3]
                         net (fo=2, routed)           0.787     7.535    Intruction_Fetch1/data1__0[3]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.306     7.841 r  Intruction_Fetch1/PC_rep[4]_i_1/O
                         net (fo=2, routed)           0.421     8.262    Intruction_Fetch1/PC_rep[4]_i_1_n_0
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.435    14.776    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg[4]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y31         FDCE (Setup_fdce_C_D)       -0.072    14.944    Intruction_Fetch1/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 debouncer1/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_RegWrite_reg_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.580ns (21.263%)  route 2.148ns (78.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.548     5.069    debouncer1/clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  debouncer1/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  debouncer1/q3_reg/Q
                         net (fo=2, routed)           0.814     6.339    debouncer1/q3
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  debouncer1/PC_rep[7]_i_1/O
                         net (fo=46, routed)          1.334     7.797    enable
    SLICE_X30Y33         SRL16E                                       r  EX_MEM_RegWrite_reg_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X30Y33         SRL16E                                       r  EX_MEM_RegWrite_reg_srl2/CLK
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y33         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.502    EX_MEM_RegWrite_reg_srl2
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMS32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMS32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.276     1.857    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/ADDRD0
    SLICE_X34Y31         RAMS32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X34Y31         RAMS32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.781    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.337%)  route 0.282ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.282     1.863    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/ADDRD0
    SLICE_X30Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     1.950    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X30Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MEM_WB_WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.337%)  route 0.282ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  MEM_WB_WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MEM_WB_WA_reg[0]/Q
                         net (fo=48, routed)          0.282     1.863    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/ADDRD0
    SLICE_X30Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     1.950    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X30Y31         RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y33   ID_EX_RegDst_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y28   ID_IF_Instr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y28   ID_IF_Instr_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y28   ID_IF_Instr_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y28   ID_IF_Instr_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y32   ID_IF_Instr_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y33   ID_IF_Instr_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y28   ID_IF_Instr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y28   ID_IF_Instr_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y29   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y29   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y32   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y29   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y29   Instruction_Decode1/RF1/reg_file_reg_r1_0_7_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.580ns (20.768%)  route 2.213ns (79.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.552     7.866    Intruction_Fetch1/AR[0]
    SLICE_X29Y31         FDCE                                         f  Intruction_Fetch1/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.437    14.778    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X29Y31         FDCE                                         r  Intruction_Fetch1/PC_reg[10]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    Intruction_Fetch1/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.949%)  route 2.062ns (78.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.402     7.716    Intruction_Fetch1/AR[0]
    SLICE_X31Y33         FDCE                                         f  Intruction_Fetch1/PC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.438    14.779    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y33         FDCE                                         r  Intruction_Fetch1/PC_reg[15]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X31Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    Intruction_Fetch1/PC_reg[15]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.105%)  route 1.930ns (76.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.270     7.584    Intruction_Fetch1/AR[0]
    SLICE_X31Y31         FDCE                                         f  Intruction_Fetch1/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.435    14.776    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg[13]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    Intruction_Fetch1/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.105%)  route 1.930ns (76.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.270     7.584    Intruction_Fetch1/AR[0]
    SLICE_X31Y31         FDCE                                         f  Intruction_Fetch1/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.435    14.776    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    Intruction_Fetch1/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.105%)  route 1.930ns (76.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.270     7.584    Intruction_Fetch1/AR[0]
    SLICE_X31Y31         FDCE                                         f  Intruction_Fetch1/PC_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.435    14.776    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y31         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    Intruction_Fetch1/PC_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.580ns (24.621%)  route 1.776ns (75.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.115     7.429    Intruction_Fetch1/AR[0]
    SLICE_X32Y32         FDCE                                         f  Intruction_Fetch1/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.437    14.778    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  Intruction_Fetch1/PC_reg[11]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    Intruction_Fetch1/PC_reg[11]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.580ns (24.621%)  route 1.776ns (75.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.115     7.429    Intruction_Fetch1/AR[0]
    SLICE_X32Y32         FDCE                                         f  Intruction_Fetch1/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.437    14.778    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  Intruction_Fetch1/PC_reg[14]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    Intruction_Fetch1/PC_reg[14]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.073%)  route 1.645ns (73.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.984     7.298    Intruction_Fetch1/AR[0]
    SLICE_X32Y30         FDCE                                         f  Intruction_Fetch1/PC_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434    14.775    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    Intruction_Fetch1/PC_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.073%)  route 1.645ns (73.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.984     7.298    Intruction_Fetch1/AR[0]
    SLICE_X32Y30         FDCE                                         f  Intruction_Fetch1/PC_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434    14.775    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    Intruction_Fetch1/PC_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.580ns (26.301%)  route 1.625ns (73.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.552     5.073    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.661     6.190    debouncer2/q3
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.314 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.965     7.278    Intruction_Fetch1/AR[0]
    SLICE_X31Y30         FDCE                                         f  Intruction_Fetch1/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434    14.775    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  Intruction_Fetch1/PC_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    Intruction_Fetch1/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.909%)  route 0.305ns (62.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.131     1.927    Intruction_Fetch1/AR[0]
    SLICE_X31Y28         FDCE                                         f  Intruction_Fetch1/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.820     1.947    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y28         FDCE                                         r  Intruction_Fetch1/PC_reg[12]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    Intruction_Fetch1/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.909%)  route 0.305ns (62.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.131     1.927    Intruction_Fetch1/AR[0]
    SLICE_X31Y28         FDCE                                         f  Intruction_Fetch1/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.820     1.947    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y28         FDCE                                         r  Intruction_Fetch1/PC_reg[8]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    Intruction_Fetch1/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.909%)  route 0.305ns (62.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.131     1.927    Intruction_Fetch1/AR[0]
    SLICE_X31Y28         FDCE                                         f  Intruction_Fetch1/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.820     1.947    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X31Y28         FDCE                                         r  Intruction_Fetch1/PC_reg[9]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    Intruction_Fetch1/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.431%)  route 0.492ns (72.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.318     2.114    Intruction_Fetch1/AR[0]
    SLICE_X32Y29         FDCE                                         f  Intruction_Fetch1/PC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[0]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Intruction_Fetch1/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.431%)  route 0.492ns (72.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.318     2.114    Intruction_Fetch1/AR[0]
    SLICE_X32Y29         FDCE                                         f  Intruction_Fetch1/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Intruction_Fetch1/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.431%)  route 0.492ns (72.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.318     2.114    Intruction_Fetch1/AR[0]
    SLICE_X32Y29         FDCE                                         f  Intruction_Fetch1/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Intruction_Fetch1/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.431%)  route 0.492ns (72.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.318     2.114    Intruction_Fetch1/AR[0]
    SLICE_X32Y29         FDCE                                         f  Intruction_Fetch1/PC_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[0]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Intruction_Fetch1/PC_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.431%)  route 0.492ns (72.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.318     2.114    Intruction_Fetch1/AR[0]
    SLICE_X32Y29         FDCE                                         f  Intruction_Fetch1/PC_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Intruction_Fetch1/PC_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.431%)  route 0.492ns (72.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.318     2.114    Intruction_Fetch1/AR[0]
    SLICE_X32Y29         FDCE                                         f  Intruction_Fetch1/PC_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Intruction_Fetch1/PC_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.431%)  route 0.492ns (72.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     1.436    debouncer2/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.174     1.751    debouncer2/q2
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.318     2.114    Intruction_Fetch1/AR[0]
    SLICE_X32Y29         FDCE                                         f  Intruction_Fetch1/PC_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    Intruction_Fetch1/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Intruction_Fetch1/PC_reg_rep[6]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Intruction_Fetch1/PC_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.736    





