
*** Running vivado
    with args -log VGA_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source VGA_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/Vivado/lab2/OExp02-IP2SOC/IP/Supplementary/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA:1.0'. The one found in IP location 'd:/Project/Vivado/lab2/OExp02-IP2SOC/IP/Supplementary/VGA' will take precedence over the same IP in location d:/Project/Vivado/lab2/OExp02-IP2SOC/IP/Supplementary/VGA/VGA.srcs/sources_1/new
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: VGA_0
Command: synth_design -top VGA_0 -part xc7k160tfbg676-2L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18472
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Software/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-2254] instance name 'inst' matches net/port name [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/synth/VGA_0.v:227]
INFO: [Synth 8-6826] previous declaration of 'inst' is from here [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/synth/VGA_0.v:121]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 843.332 ; gain = 408.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_0' [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/synth/VGA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA' [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaController' [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VgaController' (0#1) [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaController.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDisplay' [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaDisplay.v:23]
INFO: [Synth 8-3876] $readmem data file 'vga_debugger.mem' is read successfully [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaDisplay.v:37]
INFO: [Synth 8-3876] $readmem data file 'font_8x16.mem' is read successfully [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaDisplay.v:47]
INFO: [Synth 8-6155] done synthesizing module 'VgaDisplay' (0#1) [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDebugger' [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaDebugger.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex2Ascii' [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Ascii' (0#1) [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VgaDebugger' (0#1) [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VgaDebugger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_0' (0#1) [d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/synth/VGA_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 943.625 ; gain = 508.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 943.625 ; gain = 508.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 943.625 ; gain = 508.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.613 ; gain = 746.922
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	 449 Input    4 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	 449 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "VGA_0/inst__0/vga_display/display_data_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "VGA_0/inst__0/vga_display/display_data_reg",trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|VgaDisplay  | fonts_data | 4096x8        | LUT            | 
|VGA_0       | p_0_out    | 4096x8        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+-----------+----------------------+---------------+
|VGA_0       | inst__0/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64M x 192  | 
+------------+--------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+-----------+----------------------+---------------+
|VGA_0       | inst__0/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64M x 192  | 
+------------+--------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    11|
|2     |LUT1     |     3|
|3     |LUT2     |    61|
|4     |LUT3     |    50|
|5     |LUT4     |   204|
|6     |LUT5     |   241|
|7     |LUT6     |  1308|
|8     |MUXF7    |   366|
|9     |MUXF8    |   127|
|10    |RAM64M   |   128|
|11    |RAM64X1D |    62|
|12    |FDRE     |    38|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |  2599|
|2     |  inst__0          |VGA           |  2599|
|3     |    vga_controller |VgaController |   803|
|4     |    vga_debugger   |VgaDebugger   |  1319|
|5     |    vga_display    |VgaDisplay    |   477|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1287.211 ; gain = 852.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1290.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 694 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1295.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 62 instances

Synth Design complete, checksum: a8324ed2
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1295.926 ; gain = 868.199
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado/lab2/platform/platform.runs/VGA_0_synth_1/VGA_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.250 ; gain = 336.324
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP VGA_0, cache-ID = 4f9af2c1a373ec9a
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado/lab2/platform/platform.runs/VGA_0_synth_1/VGA_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_0_utilization_synth.rpt -pb VGA_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 14:38:39 2023...
