WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAg branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2502644 heartbeat IPC: 3.99578 cumulative IPC: 3.99578 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2502645 cumulative IPC: 3.99578 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2502645 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 25782689 heartbeat IPC: 0.429553 cumulative IPC: 0.429553 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 48371371 heartbeat IPC: 0.4427 cumulative IPC: 0.436027 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 70490548 heartbeat IPC: 0.452097 cumulative IPC: 0.441255 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 92924918 heartbeat IPC: 0.445745 cumulative IPC: 0.442369 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 113861300 heartbeat IPC: 0.477638 cumulative IPC: 0.449 (Simulation time: 0 hr 5 min 51 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 111358679 cumulative IPC: 0.449 (Simulation time: 0 hr 5 min 51 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 111358679 (Simulation time: 0 hr 5 min 51 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.449 instructions: 50000002 cycles: 111358679
CPU 0 Branch Prediction Accuracy: 90.6161% MPKI: 19.7547 Average ROB Occupancy at Mispredict: 43.0564
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 17.2592
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1209887  HIT:     450503  MISS:     759384
LLC LOAD         ACCESS:     627935  HIT:     136433  MISS:     491502
LLC RFO          ACCESS:      89312  HIT:      31225  MISS:      58087
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     260432  HIT:     259695  MISS:        737
LLC TRANSLATION  ACCESS:     232208  HIT:      23150  MISS:     209058
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 195.864 cycles
cpu0_DTLB TOTAL       ACCESS:   18152207  HIT:   16588155  MISS:    1564052
cpu0_DTLB LOAD         ACCESS:   18152207  HIT:   16588155  MISS:    1564052
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 46.5219 cycles
cpu0_ITLB TOTAL       ACCESS:    3939811  HIT:    3850926  MISS:      88885
cpu0_ITLB LOAD         ACCESS:    3939811  HIT:    3850926  MISS:      88885
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.54939 cycles
cpu0_L1D TOTAL       ACCESS:   21635548  HIT:   19605603  MISS:    2029945
cpu0_L1D LOAD         ACCESS:   12062657  HIT:   10703077  MISS:    1359580
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9226732  HIT:    8841202  MISS:     385530
cpu0_L1D TRANSLATION  ACCESS:     346159  HIT:      61324  MISS:     284835
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 89.4793 cycles
cpu0_L1I TOTAL       ACCESS:    4334734  HIT:    4300098  MISS:      34636
cpu0_L1I LOAD         ACCESS:    4334734  HIT:    4300098  MISS:      34636
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 19.6532 cycles
cpu0_L2C TOTAL       ACCESS:    1644143  HIT:     693963  MISS:     950180
cpu0_L2C LOAD         ACCESS:     882033  HIT:     254098  MISS:     627935
cpu0_L2C RFO          ACCESS:     112568  HIT:      23256  MISS:      89312
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     365109  HIT:     364384  MISS:        725
cpu0_L2C TRANSLATION  ACCESS:     284433  HIT:      52225  MISS:     232208
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 177.32 cycles
cpu0_STLB TOTAL       ACCESS:    1075640  HIT:     830722  MISS:     244918
cpu0_STLB LOAD         ACCESS:    1075640  HIT:     830722  MISS:     244918
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 263.174 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      56437
  ROW_BUFFER_MISS:     702159
 AVG DBUS CONGESTED CYCLE:    3.84851
 WQ ROW_BUFFER_HIT:      63133
  ROW_BUFFER_MISS:     115073  FULL:          0
