<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › geode › lxfb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>lxfb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Geode LX framebuffer driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2007, Advanced Micro Devices,Inc.</span>
<span class="cm"> * Copyright (c) 2008  Andres Salomon &lt;dilinger@debian.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _LXFB_H_</span>
<span class="cp">#define _LXFB_H_</span>

<span class="cp">#include &lt;linux/fb.h&gt;</span>

<span class="cp">#define GP_REG_COUNT	(0x7c / 4)</span>
<span class="cp">#define DC_REG_COUNT	(0xf0 / 4)</span>
<span class="cp">#define VP_REG_COUNT	(0x158 / 8)</span>
<span class="cp">#define FP_REG_COUNT	(0x60 / 8)</span>

<span class="cp">#define DC_PAL_COUNT	0x104</span>
<span class="cp">#define DC_HFILT_COUNT	0x100</span>
<span class="cp">#define DC_VFILT_COUNT	0x100</span>
<span class="cp">#define VP_COEFF_SIZE	0x1000</span>
<span class="cp">#define VP_PAL_COUNT	0x100</span>

<span class="cp">#define OUTPUT_CRT   0x01</span>
<span class="cp">#define OUTPUT_PANEL 0x02</span>

<span class="k">struct</span> <span class="n">lxfb_par</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">output</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gp_regs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dc_regs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">vp_regs</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="kt">int</span> <span class="n">powered_down</span><span class="p">;</span>

	<span class="cm">/* register state, for power mgmt functionality */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">padsel</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dotpll</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dfglcfg</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcspare</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">msr</span><span class="p">;</span>

	<span class="kt">uint32_t</span> <span class="n">gp</span><span class="p">[</span><span class="n">GP_REG_COUNT</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">dc</span><span class="p">[</span><span class="n">DC_REG_COUNT</span><span class="p">];</span>
	<span class="kt">uint64_t</span> <span class="n">vp</span><span class="p">[</span><span class="n">VP_REG_COUNT</span><span class="p">];</span>
	<span class="kt">uint64_t</span> <span class="n">fp</span><span class="p">[</span><span class="n">FP_REG_COUNT</span><span class="p">];</span>

	<span class="kt">uint32_t</span> <span class="n">dc_pal</span><span class="p">[</span><span class="n">DC_PAL_COUNT</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">vp_pal</span><span class="p">[</span><span class="n">VP_PAL_COUNT</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">hcoeff</span><span class="p">[</span><span class="n">DC_HFILT_COUNT</span> <span class="o">*</span> <span class="mi">2</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">vcoeff</span><span class="p">[</span><span class="n">DC_VFILT_COUNT</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">vp_coeff</span><span class="p">[</span><span class="n">VP_COEFF_SIZE</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">lx_get_pitch</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xres</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bpp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(((</span><span class="n">xres</span> <span class="o">*</span> <span class="p">(</span><span class="n">bpp</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">))</span> <span class="o">+</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">7</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">lx_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lx_framebuffer_size</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">lx_blank_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">lx_set_palette_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="kt">int</span> <span class="n">lx_powerdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">lx_powerup</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">);</span>
<span class="cp">#endif</span>


<span class="cm">/* Graphics Processor registers (table 6-29 from the data book) */</span>
<span class="k">enum</span> <span class="n">gp_registers</span> <span class="p">{</span>
	<span class="n">GP_DST_OFFSET</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">GP_SRC_OFFSET</span><span class="p">,</span>
	<span class="n">GP_STRIDE</span><span class="p">,</span>
	<span class="n">GP_WID_HEIGHT</span><span class="p">,</span>

	<span class="n">GP_SRC_COLOR_FG</span><span class="p">,</span>
	<span class="n">GP_SRC_COLOR_BG</span><span class="p">,</span>
	<span class="n">GP_PAT_COLOR_0</span><span class="p">,</span>
	<span class="n">GP_PAT_COLOR_1</span><span class="p">,</span>

	<span class="n">GP_PAT_COLOR_2</span><span class="p">,</span>
	<span class="n">GP_PAT_COLOR_3</span><span class="p">,</span>
	<span class="n">GP_PAT_COLOR_4</span><span class="p">,</span>
	<span class="n">GP_PAT_COLOR_5</span><span class="p">,</span>

	<span class="n">GP_PAT_DATA_0</span><span class="p">,</span>
	<span class="n">GP_PAT_DATA_1</span><span class="p">,</span>
	<span class="n">GP_RASTER_MODE</span><span class="p">,</span>
	<span class="n">GP_VECTOR_MODE</span><span class="p">,</span>

	<span class="n">GP_BLT_MODE</span><span class="p">,</span>
	<span class="n">GP_BLT_STATUS</span><span class="p">,</span>
	<span class="n">GP_HST_SRC</span><span class="p">,</span>
	<span class="n">GP_BASE_OFFSET</span><span class="p">,</span>

	<span class="n">GP_CMD_TOP</span><span class="p">,</span>
	<span class="n">GP_CMD_BOT</span><span class="p">,</span>
	<span class="n">GP_CMD_READ</span><span class="p">,</span>
	<span class="n">GP_CMD_WRITE</span><span class="p">,</span>

	<span class="n">GP_CH3_OFFSET</span><span class="p">,</span>
	<span class="n">GP_CH3_MODE_STR</span><span class="p">,</span>
	<span class="n">GP_CH3_WIDHI</span><span class="p">,</span>
	<span class="n">GP_CH3_HSRC</span><span class="p">,</span>

	<span class="n">GP_LUT_INDEX</span><span class="p">,</span>
	<span class="n">GP_LUT_DATA</span><span class="p">,</span>
	<span class="n">GP_INT_CNTRL</span><span class="p">,</span> <span class="cm">/* 0x78 */</span>
<span class="p">};</span>

<span class="cp">#define GP_BLT_STATUS_CE		(1 &lt;&lt; 4)	</span><span class="cm">/* cmd buf empty */</span><span class="cp"></span>
<span class="cp">#define GP_BLT_STATUS_PB		(1 &lt;&lt; 0)	</span><span class="cm">/* primitive busy */</span><span class="cp"></span>


<span class="cm">/* Display Controller registers (table 6-47 from the data book) */</span>
<span class="k">enum</span> <span class="n">dc_registers</span> <span class="p">{</span>
	<span class="n">DC_UNLOCK</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DC_GENERAL_CFG</span><span class="p">,</span>
	<span class="n">DC_DISPLAY_CFG</span><span class="p">,</span>
	<span class="n">DC_ARB_CFG</span><span class="p">,</span>

	<span class="n">DC_FB_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_CB_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_CURS_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_RSVD_0</span><span class="p">,</span>

	<span class="n">DC_VID_Y_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_VID_U_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_VID_V_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_DV_TOP</span><span class="p">,</span>

	<span class="n">DC_LINE_SIZE</span><span class="p">,</span>
	<span class="n">DC_GFX_PITCH</span><span class="p">,</span>
	<span class="n">DC_VID_YUV_PITCH</span><span class="p">,</span>
	<span class="n">DC_RSVD_1</span><span class="p">,</span>

	<span class="n">DC_H_ACTIVE_TIMING</span><span class="p">,</span>
	<span class="n">DC_H_BLANK_TIMING</span><span class="p">,</span>
	<span class="n">DC_H_SYNC_TIMING</span><span class="p">,</span>
	<span class="n">DC_RSVD_2</span><span class="p">,</span>

	<span class="n">DC_V_ACTIVE_TIMING</span><span class="p">,</span>
	<span class="n">DC_V_BLANK_TIMING</span><span class="p">,</span>
	<span class="n">DC_V_SYNC_TIMING</span><span class="p">,</span>
	<span class="n">DC_FB_ACTIVE</span><span class="p">,</span>

	<span class="n">DC_CURSOR_X</span><span class="p">,</span>
	<span class="n">DC_CURSOR_Y</span><span class="p">,</span>
	<span class="n">DC_RSVD_3</span><span class="p">,</span>
	<span class="n">DC_LINE_CNT</span><span class="p">,</span>

	<span class="n">DC_PAL_ADDRESS</span><span class="p">,</span>
	<span class="n">DC_PAL_DATA</span><span class="p">,</span>
	<span class="n">DC_DFIFO_DIAG</span><span class="p">,</span>
	<span class="n">DC_CFIFO_DIAG</span><span class="p">,</span>

	<span class="n">DC_VID_DS_DELTA</span><span class="p">,</span>
	<span class="n">DC_GLIU0_MEM_OFFSET</span><span class="p">,</span>
	<span class="n">DC_DV_CTL</span><span class="p">,</span>
	<span class="n">DC_DV_ACCESS</span><span class="p">,</span>

	<span class="n">DC_GFX_SCALE</span><span class="p">,</span>
	<span class="n">DC_IRQ_FILT_CTL</span><span class="p">,</span>
	<span class="n">DC_FILT_COEFF1</span><span class="p">,</span>
	<span class="n">DC_FILT_COEFF2</span><span class="p">,</span>

	<span class="n">DC_VBI_EVEN_CTL</span><span class="p">,</span>
	<span class="n">DC_VBI_ODD_CTL</span><span class="p">,</span>
	<span class="n">DC_VBI_HOR</span><span class="p">,</span>
	<span class="n">DC_VBI_LN_ODD</span><span class="p">,</span>

	<span class="n">DC_VBI_LN_EVEN</span><span class="p">,</span>
	<span class="n">DC_VBI_PITCH</span><span class="p">,</span>
	<span class="n">DC_CLR_KEY</span><span class="p">,</span>
	<span class="n">DC_CLR_KEY_MASK</span><span class="p">,</span>

	<span class="n">DC_CLR_KEY_X</span><span class="p">,</span>
	<span class="n">DC_CLR_KEY_Y</span><span class="p">,</span>
	<span class="n">DC_IRQ</span><span class="p">,</span>
	<span class="n">DC_RSVD_4</span><span class="p">,</span>

	<span class="n">DC_RSVD_5</span><span class="p">,</span>
	<span class="n">DC_GENLK_CTL</span><span class="p">,</span>
	<span class="n">DC_VID_EVEN_Y_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_VID_EVEN_U_ST_OFFSET</span><span class="p">,</span>

	<span class="n">DC_VID_EVEN_V_ST_OFFSET</span><span class="p">,</span>
	<span class="n">DC_V_ACTIVE_EVEN_TIMING</span><span class="p">,</span>
	<span class="n">DC_V_BLANK_EVEN_TIMING</span><span class="p">,</span>
	<span class="n">DC_V_SYNC_EVEN_TIMING</span><span class="p">,</span>	<span class="cm">/* 0xec */</span>
<span class="p">};</span>

<span class="cp">#define DC_UNLOCK_LOCK			0x00000000</span>
<span class="cp">#define DC_UNLOCK_UNLOCK		0x00004758	</span><span class="cm">/* magic value */</span><span class="cp"></span>

<span class="cp">#define DC_GENERAL_CFG_FDTY		(1 &lt;&lt; 17)</span>
<span class="cp">#define DC_GENERAL_CFG_DFHPEL_SHIFT	(12)</span>
<span class="cp">#define DC_GENERAL_CFG_DFHPSL_SHIFT	(8)</span>
<span class="cp">#define DC_GENERAL_CFG_VGAE		(1 &lt;&lt; 7)</span>
<span class="cp">#define DC_GENERAL_CFG_DECE		(1 &lt;&lt; 6)</span>
<span class="cp">#define DC_GENERAL_CFG_CMPE		(1 &lt;&lt; 5)</span>
<span class="cp">#define DC_GENERAL_CFG_VIDE		(1 &lt;&lt; 3)</span>
<span class="cp">#define DC_GENERAL_CFG_DFLE		(1 &lt;&lt; 0)</span>

<span class="cp">#define DC_DISPLAY_CFG_VISL		(1 &lt;&lt; 27)</span>
<span class="cp">#define DC_DISPLAY_CFG_PALB		(1 &lt;&lt; 25)</span>
<span class="cp">#define DC_DISPLAY_CFG_DCEN		(1 &lt;&lt; 24)</span>
<span class="cp">#define DC_DISPLAY_CFG_DISP_MODE_24BPP	(1 &lt;&lt; 9)</span>
<span class="cp">#define DC_DISPLAY_CFG_DISP_MODE_16BPP	(1 &lt;&lt; 8)</span>
<span class="cp">#define DC_DISPLAY_CFG_DISP_MODE_8BPP	(0)</span>
<span class="cp">#define DC_DISPLAY_CFG_TRUP		(1 &lt;&lt; 6)</span>
<span class="cp">#define DC_DISPLAY_CFG_VDEN		(1 &lt;&lt; 4)</span>
<span class="cp">#define DC_DISPLAY_CFG_GDEN		(1 &lt;&lt; 3)</span>
<span class="cp">#define DC_DISPLAY_CFG_TGEN		(1 &lt;&lt; 0)</span>

<span class="cp">#define DC_DV_TOP_DV_TOP_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define DC_DV_CTL_DV_LINE_SIZE		((1 &lt;&lt; 10) | (1 &lt;&lt; 11))</span>
<span class="cp">#define DC_DV_CTL_DV_LINE_SIZE_1K	(0)</span>
<span class="cp">#define DC_DV_CTL_DV_LINE_SIZE_2K	(1 &lt;&lt; 10)</span>
<span class="cp">#define DC_DV_CTL_DV_LINE_SIZE_4K	(1 &lt;&lt; 11)</span>
<span class="cp">#define DC_DV_CTL_DV_LINE_SIZE_8K	((1 &lt;&lt; 10) | (1 &lt;&lt; 11))</span>
<span class="cp">#define DC_DV_CTL_CLEAR_DV_RAM		(1 &lt;&lt; 0)</span>

<span class="cp">#define DC_IRQ_FILT_CTL_H_FILT_SEL	(1 &lt;&lt; 10)</span>

<span class="cp">#define DC_CLR_KEY_CLR_KEY_EN		(1 &lt;&lt; 24)</span>

<span class="cp">#define DC_IRQ_VIP_VSYNC_IRQ_STATUS	(1 &lt;&lt; 21)	</span><span class="cm">/* undocumented? */</span><span class="cp"></span>
<span class="cp">#define DC_IRQ_STATUS			(1 &lt;&lt; 20)	</span><span class="cm">/* undocumented? */</span><span class="cp"></span>
<span class="cp">#define DC_IRQ_VIP_VSYNC_LOSS_IRQ_MASK	(1 &lt;&lt; 1)</span>
<span class="cp">#define DC_IRQ_MASK			(1 &lt;&lt; 0)</span>

<span class="cp">#define DC_GENLK_CTL_FLICK_SEL_MASK	(0x0F &lt;&lt; 28)</span>
<span class="cp">#define DC_GENLK_CTL_ALPHA_FLICK_EN	(1 &lt;&lt; 25)</span>
<span class="cp">#define DC_GENLK_CTL_FLICK_EN		(1 &lt;&lt; 24)</span>
<span class="cp">#define DC_GENLK_CTL_GENLK_EN		(1 &lt;&lt; 18)</span>


<span class="cm">/*</span>
<span class="cm"> * Video Processor registers (table 6-71).</span>
<span class="cm"> * There is space for 64 bit values, but we never use more than the</span>
<span class="cm"> * lower 32 bits.  The actual register save/restore code only bothers</span>
<span class="cm"> * to restore those 32 bits.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">vp_registers</span> <span class="p">{</span>
	<span class="n">VP_VCFG</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">VP_DCFG</span><span class="p">,</span>

	<span class="n">VP_VX</span><span class="p">,</span>
	<span class="n">VP_VY</span><span class="p">,</span>

	<span class="n">VP_SCL</span><span class="p">,</span>
	<span class="n">VP_VCK</span><span class="p">,</span>

	<span class="n">VP_VCM</span><span class="p">,</span>
	<span class="n">VP_PAR</span><span class="p">,</span>

	<span class="n">VP_PDR</span><span class="p">,</span>
	<span class="n">VP_SLR</span><span class="p">,</span>

	<span class="n">VP_MISC</span><span class="p">,</span>
	<span class="n">VP_CCS</span><span class="p">,</span>

	<span class="n">VP_VYS</span><span class="p">,</span>
	<span class="n">VP_VXS</span><span class="p">,</span>

	<span class="n">VP_RSVD_0</span><span class="p">,</span>
	<span class="n">VP_VDC</span><span class="p">,</span>

	<span class="n">VP_RSVD_1</span><span class="p">,</span>
	<span class="n">VP_CRC</span><span class="p">,</span>

	<span class="n">VP_CRC32</span><span class="p">,</span>
	<span class="n">VP_VDE</span><span class="p">,</span>

	<span class="n">VP_CCK</span><span class="p">,</span>
	<span class="n">VP_CCM</span><span class="p">,</span>

	<span class="n">VP_CC1</span><span class="p">,</span>
	<span class="n">VP_CC2</span><span class="p">,</span>

	<span class="n">VP_A1X</span><span class="p">,</span>
	<span class="n">VP_A1Y</span><span class="p">,</span>

	<span class="n">VP_A1C</span><span class="p">,</span>
	<span class="n">VP_A1T</span><span class="p">,</span>

	<span class="n">VP_A2X</span><span class="p">,</span>
	<span class="n">VP_A2Y</span><span class="p">,</span>

	<span class="n">VP_A2C</span><span class="p">,</span>
	<span class="n">VP_A2T</span><span class="p">,</span>

	<span class="n">VP_A3X</span><span class="p">,</span>
	<span class="n">VP_A3Y</span><span class="p">,</span>

	<span class="n">VP_A3C</span><span class="p">,</span>
	<span class="n">VP_A3T</span><span class="p">,</span>

	<span class="n">VP_VRR</span><span class="p">,</span>
	<span class="n">VP_AWT</span><span class="p">,</span>

	<span class="n">VP_VTM</span><span class="p">,</span>
	<span class="n">VP_VYE</span><span class="p">,</span>

	<span class="n">VP_A1YE</span><span class="p">,</span>
	<span class="n">VP_A2YE</span><span class="p">,</span>

	<span class="n">VP_A3YE</span><span class="p">,</span>	<span class="cm">/* 0x150 */</span>

	<span class="n">VP_VCR</span> <span class="o">=</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="cm">/* 0x1000 - 0x1fff */</span>
<span class="p">};</span>

<span class="cp">#define VP_VCFG_VID_EN			(1 &lt;&lt; 0)</span>

<span class="cp">#define VP_DCFG_GV_GAM			(1 &lt;&lt; 21)</span>
<span class="cp">#define VP_DCFG_PWR_SEQ_DELAY		((1 &lt;&lt; 17) | (1 &lt;&lt; 18) | (1 &lt;&lt; 19))</span>
<span class="cp">#define VP_DCFG_PWR_SEQ_DELAY_DEFAULT	(1 &lt;&lt; 19)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define VP_DCFG_CRT_SYNC_SKW		((1 &lt;&lt; 14) | (1 &lt;&lt; 15) | (1 &lt;&lt; 16))</span>
<span class="cp">#define VP_DCFG_CRT_SYNC_SKW_DEFAULT	(1 &lt;&lt; 16)</span>
<span class="cp">#define VP_DCFG_CRT_VSYNC_POL		(1 &lt;&lt; 9)</span>
<span class="cp">#define VP_DCFG_CRT_HSYNC_POL		(1 &lt;&lt; 8)</span>
<span class="cp">#define VP_DCFG_DAC_BL_EN		(1 &lt;&lt; 3)</span>
<span class="cp">#define VP_DCFG_VSYNC_EN		(1 &lt;&lt; 2)</span>
<span class="cp">#define VP_DCFG_HSYNC_EN		(1 &lt;&lt; 1)</span>
<span class="cp">#define VP_DCFG_CRT_EN			(1 &lt;&lt; 0)</span>

<span class="cp">#define VP_MISC_APWRDN			(1 &lt;&lt; 11)</span>
<span class="cp">#define VP_MISC_DACPWRDN		(1 &lt;&lt; 10)</span>
<span class="cp">#define VP_MISC_BYP_BOTH		(1 &lt;&lt; 0)</span>


<span class="cm">/*</span>
<span class="cm"> * Flat Panel registers (table 6-71).</span>
<span class="cm"> * Also 64 bit registers; see above note about 32-bit handling.</span>
<span class="cm"> */</span>

<span class="cm">/* we&#39;re actually in the VP register space, starting at address 0x400 */</span>
<span class="cp">#define VP_FP_START	0x400</span>

<span class="k">enum</span> <span class="n">fp_registers</span> <span class="p">{</span>
	<span class="n">FP_PT1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">FP_PT2</span><span class="p">,</span>

	<span class="n">FP_PM</span><span class="p">,</span>
	<span class="n">FP_DFC</span><span class="p">,</span>

	<span class="n">FP_RSVD_0</span><span class="p">,</span>
	<span class="n">FP_RSVD_1</span><span class="p">,</span>

	<span class="n">FP_RSVD_2</span><span class="p">,</span>
	<span class="n">FP_RSVD_3</span><span class="p">,</span>

	<span class="n">FP_RSVD_4</span><span class="p">,</span>
	<span class="n">FP_DCA</span><span class="p">,</span>

	<span class="n">FP_DMD</span><span class="p">,</span>
	<span class="n">FP_CRC</span><span class="p">,</span> <span class="cm">/* 0x458 */</span>
<span class="p">};</span>

<span class="cp">#define FP_PT2_HSP			(1 &lt;&lt; 22)</span>
<span class="cp">#define FP_PT2_VSP			(1 &lt;&lt; 23)</span>
<span class="cp">#define FP_PT2_SCRC			(1 &lt;&lt; 27)	</span><span class="cm">/* shfclk free */</span><span class="cp"></span>

<span class="cp">#define FP_PM_P				(1 &lt;&lt; 24)	</span><span class="cm">/* panel power ctl */</span><span class="cp"></span>
<span class="cp">#define FP_PM_PANEL_PWR_UP		(1 &lt;&lt; 3)	</span><span class="cm">/* r/o */</span><span class="cp"></span>
<span class="cp">#define FP_PM_PANEL_PWR_DOWN		(1 &lt;&lt; 2)	</span><span class="cm">/* r/o */</span><span class="cp"></span>
<span class="cp">#define FP_PM_PANEL_OFF			(1 &lt;&lt; 1)	</span><span class="cm">/* r/o */</span><span class="cp"></span>
<span class="cp">#define FP_PM_PANEL_ON			(1 &lt;&lt; 0)	</span><span class="cm">/* r/o */</span><span class="cp"></span>

<span class="cp">#define FP_DFC_BC			((1 &lt;&lt; 4) | (1 &lt;&lt; 5) | (1 &lt;&lt; 6))</span>


<span class="cm">/* register access functions */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">read_gp</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">gp_regs</span> <span class="o">+</span> <span class="mi">4</span><span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_gp</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">gp_regs</span> <span class="o">+</span> <span class="mi">4</span><span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">read_dc</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">dc_regs</span> <span class="o">+</span> <span class="mi">4</span><span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_dc</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">dc_regs</span> <span class="o">+</span> <span class="mi">4</span><span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">read_vp</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="mi">8</span><span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_vp</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="mi">8</span><span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">read_fp</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="mi">8</span><span class="o">*</span><span class="n">reg</span> <span class="o">+</span> <span class="n">VP_FP_START</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_fp</span><span class="p">(</span><span class="k">struct</span> <span class="n">lxfb_par</span> <span class="o">*</span><span class="n">par</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="mi">8</span><span class="o">*</span><span class="n">reg</span> <span class="o">+</span> <span class="n">VP_FP_START</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* MSRs are defined in linux/cs5535.h; their bitfields are here */</span>

<span class="cp">#define MSR_GLCP_DOTPLL_LOCK		(1 &lt;&lt; 25)	</span><span class="cm">/* r/o */</span><span class="cp"></span>
<span class="cp">#define MSR_GLCP_DOTPLL_HALFPIX		(1 &lt;&lt; 24)</span>
<span class="cp">#define MSR_GLCP_DOTPLL_BYPASS		(1 &lt;&lt; 15)</span>
<span class="cp">#define MSR_GLCP_DOTPLL_DOTRESET	(1 &lt;&lt; 0)</span>

<span class="cm">/* note: this is actually the VP&#39;s GLD_MSR_CONFIG */</span>
<span class="cp">#define MSR_LX_GLD_MSR_CONFIG_FMT	((1 &lt;&lt; 3) | (1 &lt;&lt; 4) | (1 &lt;&lt; 5))</span>
<span class="cp">#define MSR_LX_GLD_MSR_CONFIG_FMT_FP	(1 &lt;&lt; 3)</span>
<span class="cp">#define MSR_LX_GLD_MSR_CONFIG_FMT_CRT	(0)</span>
<span class="cp">#define MSR_LX_GLD_MSR_CONFIG_FPC	(1 &lt;&lt; 15)	</span><span class="cm">/* FP *and* CRT */</span><span class="cp"></span>

<span class="cp">#define MSR_LX_MSR_PADSEL_TFT_SEL_LOW	0xDFFFFFFF	</span><span class="cm">/* ??? */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_MSR_PADSEL_TFT_SEL_HIGH	0x0000003F	</span><span class="cm">/* ??? */</span><span class="cp"></span>

<span class="cp">#define MSR_LX_SPARE_MSR_DIS_CFIFO_HGO	(1 &lt;&lt; 11)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_SPARE_MSR_VFIFO_ARB_SEL	(1 &lt;&lt; 10)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_SPARE_MSR_WM_LPEN_OVRD	(1 &lt;&lt; 9)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_SPARE_MSR_LOAD_WM_LPEN_M	(1 &lt;&lt; 8)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_SPARE_MSR_DIS_INIT_V_PRI	(1 &lt;&lt; 7)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_SPARE_MSR_DIS_VIFO_WM	(1 &lt;&lt; 6)</span>
<span class="cp">#define MSR_LX_SPARE_MSR_DIS_CWD_CHECK	(1 &lt;&lt; 5)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_SPARE_MSR_PIX8_PAN_FIX	(1 &lt;&lt; 4)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define MSR_LX_SPARE_MSR_FIRST_REQ_MASK	(1 &lt;&lt; 1)	</span><span class="cm">/* undocumented */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
