#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 22:23:01 2023
# Process ID: 23204
# Current directory: E:/Learning/ComputerOrganization/project/code/cs202-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23496 E:\Learning\ComputerOrganization\project\code\cs202-CPU\project_1.xpr
# Log file: E:/Learning/ComputerOrganization/project/code/cs202-CPU/vivado.log
# Journal file: E:/Learning/ComputerOrganization/project/code/cs202-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.xpr
update_compile_order -fileset sources_1
reset_run programrom_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/top_sim.v
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
generate_target Simulation [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
export_ip_user_files -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
launch_simulation
close_design
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
generate_target all [get_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
catch { config_ip_cache -export [get_ips -all programrom] }
export_ip_user_files -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -sync -force -quiet
reset_run programrom_synth_1
launch_runs -jobs 8 programrom_synth_1
export_simulation -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
close_sim
launch_simulation
source top_sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
set_property -dict [list CONFIG.Coe_File {e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/prgmip32.coe}] [get_ips programrom]
generate_target all [get_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
catch { config_ip_cache -export [get_ips -all programrom] }
export_ip_user_files -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -sync -force -quiet
reset_run programrom_synth_1
launch_runs -jobs 8 programrom_synth_1
export_simulation -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/prgmip32.coe}] [get_ips programrom]
generate_target all [get_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
catch { config_ip_cache -export [get_ips -all programrom] }
catch { [ delete_ip_run [get_ips -all programrom] ] }
export_ip_user_files -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
export_simulation -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/coe/prgmip32.coe}] [get_ips programrom]
generate_target all [get_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
catch { config_ip_cache -export [get_ips -all programrom] }
export_ip_user_files -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
launch_runs -jobs 8 programrom_synth_1
export_simulation -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
disconnect_hw_server
close_sim
