 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MBM_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 10:58:17 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_a[5]
              (input port clocked by clk)
  Endpoint: product[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MBM_multiplier     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  operand_a[5] (in)                       0.000      0.000 f
  U22/ZN (OR2_X1)                         0.059      0.059 f
  U31/ZN (AOI21_X1)                       0.045      0.104 r
  U33/ZN (XNOR2_X1)                       0.066      0.171 r
  U42/Z (MUX2_X1)                         0.046      0.217 r
  product[11] (out)                       0.002      0.219 r
  data arrival time                                  0.219

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -0.219
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.219


1
