{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639796445701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639796445701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab8 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639796445783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639796445845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639796445845 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639796445925 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639796445925 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639796445926 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639796445926 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639796445926 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639796445927 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 27 2810 0 0 " "Implementing clock multiplication of 27, clock division of 2810, and phase shift of 0 degrees (0 ps) for AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639796445927 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639796445927 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639796446264 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639796446281 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639796446625 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639796446625 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639796446664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639796446664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639796446664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639796446664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639796446664 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639796446664 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639796446676 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639796448048 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 ARESET " "PLL lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 78 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1639796449024 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 78 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1639796449024 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 54 " "The value of the parameter \"M\" for the PLL atom AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 54" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 16610 " "The value of the parameter \"Min Lock Period\" for the PLL atom AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 16610" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 35714 " "The value of the parameter \"Max Lock Period\" for the PLL atom AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 35714" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1639796449050 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1639796449050 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and PLL lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1639796449051 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1639796449051 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 175 0 0 } } { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1639796449079 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639796450607 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1639796450607 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639796450666 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639796450682 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639796450689 ""}
{ "Warning" "WSTA_SCC_LOOP" "1622 " "Found combinational loop of 1622 nodes" { { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~8\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~16\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~16\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~8\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~8\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~0\|dataa " "Node \"Fireboy\|Add10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~0\|combout " "Node \"Fireboy\|Add10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~8\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~0\|cout " "Node \"Fireboy\|Add10~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~2\|cin " "Node \"Fireboy\|Add10~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~2\|cout " "Node \"Fireboy\|Add10~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~4\|cin " "Node \"Fireboy\|Add10~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~4\|combout " "Node \"Fireboy\|Add10~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~10\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~10\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~9\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~9\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~10\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~10\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~4\|dataa " "Node \"Fireboy\|Add10~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~4\|cout " "Node \"Fireboy\|Add10~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~6\|cin " "Node \"Fireboy\|Add10~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~6\|combout " "Node \"Fireboy\|Add10~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~11\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~11\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~12\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~12\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~11\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~11\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~12\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~12\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~6\|dataa " "Node \"Fireboy\|Add10~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~6\|cout " "Node \"Fireboy\|Add10~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~8\|cin " "Node \"Fireboy\|Add10~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~8\|combout " "Node \"Fireboy\|Add10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~14\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~14\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~1\|datad " "Node \"Fireboy\|Wall_down\|LessThan4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~1\|combout " "Node \"Fireboy\|Wall_down\|LessThan4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~2\|datab " "Node \"Fireboy\|Add7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~2\|combout " "Node \"Fireboy\|Add7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~3\|datad " "Node \"Fireboy\|Add7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~3\|combout " "Node \"Fireboy\|Add7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~54\|datad " "Node \"Fireboy\|Add7~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~54\|combout " "Node \"Fireboy\|Add7~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~55\|datad " "Node \"Fireboy\|Add7~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~55\|combout " "Node \"Fireboy\|Add7~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~40\|datab " "Node \"Fireboy\|Wall_up\|Add3~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~40\|combout " "Node \"Fireboy\|Wall_up\|Add3~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~56\|dataa " "Node \"Fireboy\|Add7~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~56\|combout " "Node \"Fireboy\|Add7~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~58\|datab " "Node \"Fireboy\|Add7~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~58\|combout " "Node \"Fireboy\|Add7~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~63\|dataa " "Node \"Fireboy\|Add7~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~63\|combout " "Node \"Fireboy\|Add7~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~1\|datad " "Node \"Fireboy\|Wall_right\|is_Wall~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~1\|combout " "Node \"Fireboy\|Wall_right\|is_Wall~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~3\|dataa " "Node \"Fireboy\|Wall_right\|is_Wall~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~3\|combout " "Node \"Fireboy\|Wall_right\|is_Wall~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~4\|datac " "Node \"Fireboy\|Wall_right\|is_Wall~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~4\|combout " "Node \"Fireboy\|Wall_right\|is_Wall~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~15\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~15\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~16\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~8\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~5\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~5\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~14\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~13\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~13\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~14\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~10\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~9\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~9\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~10\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~25\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~25\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~26\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~26\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~1\|dataa " "Node \"Fireboy\|Wall_down\|LessThan4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~1\|datad " "Node \"Fireboy\|Wall_down\|LessThan6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~1\|combout " "Node \"Fireboy\|Wall_down\|LessThan6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~2\|datad " "Node \"Fireboy\|Wall_down\|LessThan6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~2\|combout " "Node \"Fireboy\|Wall_down\|LessThan6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~4\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~4\|combout " "Node \"Fireboy\|Wall_up\|y_bias~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~7\|datac " "Node \"Fireboy\|Wall_up\|y_bias~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~7\|combout " "Node \"Fireboy\|Wall_up\|y_bias~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~39\|datab " "Node \"Fireboy\|Wall_up\|Add3~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~39\|combout " "Node \"Fireboy\|Wall_up\|Add3~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~40\|dataa " "Node \"Fireboy\|Wall_up\|Add3~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~7\|datab " "Node \"Fireboy\|Wall_up\|is_Wall~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~7\|combout " "Node \"Fireboy\|Wall_up\|is_Wall~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_Y_Pos_in~3\|datac " "Node \"Fireboy\|Fireboy_Y_Pos_in~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_Y_Pos_in~3\|combout " "Node \"Fireboy\|Fireboy_Y_Pos_in~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~23\|datad " "Node \"Fireboy\|Add7~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~23\|combout " "Node \"Fireboy\|Add7~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~64\|dataa " "Node \"Fireboy\|Add7~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~64\|combout " "Node \"Fireboy\|Add7~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan1~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan1~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~4\|datab " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~4\|combout " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~1\|dataa " "Node \"Fireboy\|Wall_right\|is_Wall~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~2\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~2\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~13\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~13\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~6\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~6\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~8\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~9\|datad " "Node \"Fireboy\|Wall_right\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~9\|combout " "Node \"Fireboy\|Wall_right\|Add1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~8\|dataa " "Node \"Fireboy\|Add10~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~8\|cout " "Node \"Fireboy\|Add10~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~10\|cin " "Node \"Fireboy\|Add10~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~10\|cout " "Node \"Fireboy\|Add10~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~12\|cin " "Node \"Fireboy\|Add10~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~12\|combout " "Node \"Fireboy\|Add10~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~25\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~12\|cout " "Node \"Fireboy\|Add10~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~14\|cin " "Node \"Fireboy\|Add10~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~14\|combout " "Node \"Fireboy\|Add10~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~20\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~20\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~14\|dataa " "Node \"Fireboy\|Add3~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~14\|cout " "Node \"Fireboy\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~16\|cin " "Node \"Fireboy\|Add3~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~16\|combout " "Node \"Fireboy\|Add3~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~13\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~3\|datac " "Node \"Fireboy\|Wall_right\|always0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~3\|combout " "Node \"Fireboy\|Wall_right\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~4\|dataa " "Node \"Fireboy\|Wall_right\|is_Wall~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias~4\|dataa " "Node \"Fireboy\|Wall_right\|x_bias~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias~4\|combout " "Node \"Fireboy\|Wall_right\|x_bias~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~6\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~7\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~7\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~8\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~9\|datac " "Node \"Fireboy\|Wall_right\|Add1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~10\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~27\|datac " "Node \"Fireboy\|Wall_right\|Add1~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~27\|combout " "Node \"Fireboy\|Wall_right\|Add1~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~18\|dataa " "Node \"Fireboy\|Add10~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~18\|combout " "Node \"Fireboy\|Add10~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~22\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~22\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~18\|dataa " "Node \"Fireboy\|Add3~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~18\|combout " "Node \"Fireboy\|Add3~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~2\|datab " "Node \"Fireboy\|Wall_right\|is_Wall~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~2\|combout " "Node \"Fireboy\|Wall_right\|is_Wall~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~3\|datad " "Node \"Fireboy\|Wall_right\|is_Wall~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~4\|datad " "Node \"Fireboy\|Wall_right\|always0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~4\|combout " "Node \"Fireboy\|Wall_right\|always0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~5\|dataa " "Node \"Fireboy\|Wall_right\|always0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~5\|combout " "Node \"Fireboy\|Wall_right\|always0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias~4\|datad " "Node \"Fireboy\|Wall_right\|x_bias~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~2\|datad " "Node \"Fireboy\|Wall_right\|is_Wall~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~3\|datad " "Node \"Fireboy\|Wall_right\|always0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~27\|dataa " "Node \"Fireboy\|Wall_right\|Add1~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~24\|dataa " "Node \"Fireboy\|Wall_right\|Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~24\|combout " "Node \"Fireboy\|Wall_right\|Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~26\|dataa " "Node \"Fireboy\|Wall_right\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~26\|combout " "Node \"Fireboy\|Wall_right\|Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~27\|datab " "Node \"Fireboy\|Wall_right\|Add1~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~18\|dataa " "Node \"Fireboy\|Wall_right\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~18\|combout " "Node \"Fireboy\|Wall_right\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~26\|datac " "Node \"Fireboy\|Wall_right\|Add1~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~2\|datac " "Node \"Fireboy\|Wall_right\|always0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~2\|combout " "Node \"Fireboy\|Wall_right\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~4\|datab " "Node \"Fireboy\|Wall_right\|is_Wall~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~7\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~8\|datab " "Node \"Fireboy\|Wall_right\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~8\|combout " "Node \"Fireboy\|Wall_right\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~9\|datab " "Node \"Fireboy\|Wall_right\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~9\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~3\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~3\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~5\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~5\|combout " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~2\|dataa " "Node \"Fireboy\|Add10~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~2\|combout " "Node \"Fireboy\|Add10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~6\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~6\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~7\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~7\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~2\|datad " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~2\|combout " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~5\|datab " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~5\|combout " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~2\|dataa " "Node \"Fireboy\|Add9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~2\|combout " "Node \"Fireboy\|Add9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~7\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~2\|cout " "Node \"Fireboy\|Add9~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~4\|cin " "Node \"Fireboy\|Add9~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~4\|cout " "Node \"Fireboy\|Add9~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~6\|cin " "Node \"Fireboy\|Add9~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~6\|combout " "Node \"Fireboy\|Add9~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~12\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~6\|cout " "Node \"Fireboy\|Add9~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~8\|cin " "Node \"Fireboy\|Add9~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~8\|combout " "Node \"Fireboy\|Add9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~13\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~8\|cout " "Node \"Fireboy\|Add9~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~10\|cin " "Node \"Fireboy\|Add9~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~10\|combout " "Node \"Fireboy\|Add9~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~18\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~18\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~1\|datac " "Node \"Fireboy\|Wall_down\|LessThan6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~1\|datad " "Node \"Fireboy\|Wall_down\|LessThan9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~1\|combout " "Node \"Fireboy\|Wall_down\|LessThan9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~2\|datab " "Node \"Fireboy\|Wall_down\|LessThan9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~2\|combout " "Node \"Fireboy\|Wall_down\|LessThan9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~4\|datad " "Node \"Fireboy\|Wall_up\|y_bias~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~5\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~5\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~6\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~6\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~7\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~7\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_Y_Pos_in~3\|dataa " "Node \"Fireboy\|Fireboy_Y_Pos_in~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~0\|datab " "Node \"Fireboy\|Add7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~0\|combout " "Node \"Fireboy\|Add7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~54\|datac " "Node \"Fireboy\|Add7~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~24\|datac " "Node \"Fireboy\|Add7~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~24\|combout " "Node \"Fireboy\|Add7~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~25\|datad " "Node \"Fireboy\|Add7~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~25\|combout " "Node \"Fireboy\|Add7~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~16\|datab " "Node \"Fireboy\|Wall_up\|Add3~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~16\|combout " "Node \"Fireboy\|Wall_up\|Add3~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~26\|dataa " "Node \"Fireboy\|Add7~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~26\|combout " "Node \"Fireboy\|Add7~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~28\|datab " "Node \"Fireboy\|Add7~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~28\|combout " "Node \"Fireboy\|Add7~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~65\|dataa " "Node \"Fireboy\|Add7~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~65\|combout " "Node \"Fireboy\|Add7~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~1\|datab " "Node \"Fireboy\|Wall_right\|LessThan7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~1\|combout " "Node \"Fireboy\|Wall_right\|LessThan7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~1\|datab " "Node \"Fireboy\|Wall_right\|LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~1\|combout " "Node \"Fireboy\|Wall_right\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~1\|datac " "Node \"Fireboy\|Wall_right\|is_Wall~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~2\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~0\|datad " "Node \"Fireboy\|Wall_right\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~4\|dataa " "Node \"Fireboy\|Wall_left\|always0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~4\|combout " "Node \"Fireboy\|Wall_left\|always0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~3\|dataa " "Node \"Fireboy\|Wall_right\|always0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~5\|dataa " "Node \"Fireboy\|Wall_left\|always0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~5\|combout " "Node \"Fireboy\|Wall_left\|always0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~4\|dataa " "Node \"Fireboy\|Wall_left\|is_Wall~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~4\|combout " "Node \"Fireboy\|Wall_left\|is_Wall~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~15\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~4\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~4\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~7\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~6\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[4\]~13\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~26\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~25\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~18\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~17\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~17\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~18\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~24\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~24\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan10~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan10~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~6\|dataa " "Node \"Fireboy\|Wall_up\|is_Wall~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~6\|combout " "Node \"Fireboy\|Wall_up\|is_Wall~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~7\|dataa " "Node \"Fireboy\|Wall_up\|is_Wall~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~9\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~9\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_Y_Pos_in~3\|datab " "Node \"Fireboy\|Fireboy_Y_Pos_in~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~12\|dataa " "Node \"Fireboy\|Add7~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~12\|cout " "Node \"Fireboy\|Add7~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~13\|cin " "Node \"Fireboy\|Add7~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~13\|cout " "Node \"Fireboy\|Add7~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~15\|cin " "Node \"Fireboy\|Add7~15\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~15\|combout " "Node \"Fireboy\|Add7~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~17\|datab " "Node \"Fireboy\|Add7~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~17\|combout " "Node \"Fireboy\|Add7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~67\|dataa " "Node \"Fireboy\|Add7~67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~67\|combout " "Node \"Fireboy\|Add7~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan1~0\|dataa " "Node \"Fireboy\|Wall_right\|LessThan1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~1\|dataa " "Node \"Fireboy\|Wall_right\|LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~1\|dataa " "Node \"Fireboy\|Wall_right\|LessThan8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~1\|combout " "Node \"Fireboy\|Wall_right\|LessThan8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~4\|datab " "Node \"Fireboy\|Wall_left\|always0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~2\|dataa " "Node \"Fireboy\|Add1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~2\|cout " "Node \"Fireboy\|Add1~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~4\|cin " "Node \"Fireboy\|Add1~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~4\|combout " "Node \"Fireboy\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan1~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan1~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~1\|datab " "Node \"Fireboy\|Wall_down\|always0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~1\|combout " "Node \"Fireboy\|Wall_down\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~3\|datab " "Node \"Fireboy\|Add7~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~9\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~4\|dataa " "Node \"Fireboy\|Wall_down\|Add3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~4\|cout " "Node \"Fireboy\|Wall_down\|Add3~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~6\|cin " "Node \"Fireboy\|Wall_down\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~6\|combout " "Node \"Fireboy\|Wall_down\|Add3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~25\|dataa " "Node \"Fireboy\|Add7~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~6\|cout " "Node \"Fireboy\|Wall_down\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~8\|cin " "Node \"Fireboy\|Wall_down\|Add3~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~8\|combout " "Node \"Fireboy\|Wall_down\|Add3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~30\|dataa " "Node \"Fireboy\|Add7~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~30\|combout " "Node \"Fireboy\|Add7~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~20\|datab " "Node \"Fireboy\|Wall_up\|Add3~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~20\|combout " "Node \"Fireboy\|Wall_up\|Add3~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~31\|dataa " "Node \"Fireboy\|Add7~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~31\|combout " "Node \"Fireboy\|Add7~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~33\|datab " "Node \"Fireboy\|Add7~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~33\|combout " "Node \"Fireboy\|Add7~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan1~0\|datad " "Node \"Fireboy\|Wall_right\|LessThan1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~1\|datad " "Node \"Fireboy\|Wall_right\|LessThan8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~66\|dataa " "Node \"Fireboy\|Add7~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~66\|combout " "Node \"Fireboy\|Add7~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~1\|datac " "Node \"Fireboy\|Wall_right\|LessThan7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~2\|dataa " "Node \"Fireboy\|Wall_right\|LessThan11~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~2\|combout " "Node \"Fireboy\|Wall_right\|LessThan11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~1\|datad " "Node \"Fireboy\|Wall_right\|always0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~1\|combout " "Node \"Fireboy\|Wall_right\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~2\|datad " "Node \"Fireboy\|Wall_right\|always0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~0\|datad " "Node \"Fireboy\|Wall_left\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~0\|combout " "Node \"Fireboy\|Wall_left\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~1\|datad " "Node \"Fireboy\|Wall_left\|always0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~1\|combout " "Node \"Fireboy\|Wall_left\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~4\|datab " "Node \"Fireboy\|Wall_left\|is_Wall~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~2\|dataa " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~7\|datab " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~7\|combout " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~8\|datac " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~8\|combout " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~0\|dataa " "Node \"Fireboy\|Add9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~0\|combout " "Node \"Fireboy\|Add9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~8\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~0\|cout " "Node \"Fireboy\|Add9~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~2\|cin " "Node \"Fireboy\|Add9~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~22\|datab " "Node \"Fireboy\|Wall_left\|Add1~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~22\|combout " "Node \"Fireboy\|Wall_left\|Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~23\|datab " "Node \"Fireboy\|Wall_left\|Add1~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~23\|combout " "Node \"Fireboy\|Wall_left\|Add1~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~12\|dataa " "Node \"Fireboy\|Add9~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~12\|combout " "Node \"Fireboy\|Add9~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[6\]~26\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[6\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~12\|cout " "Node \"Fireboy\|Add9~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~14\|cin " "Node \"Fireboy\|Add9~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~14\|cout " "Node \"Fireboy\|Add9~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~16\|cin " "Node \"Fireboy\|Add9~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~16\|combout " "Node \"Fireboy\|Add9~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~24\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~16\|cout " "Node \"Fireboy\|Add9~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~18\|cin " "Node \"Fireboy\|Add9~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~18\|combout " "Node \"Fireboy\|Add9~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~21\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~21\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~22\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~14\|combout " "Node \"Fireboy\|Add9~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~19\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~19\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~20\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~24\|datab " "Node \"Fireboy\|Wall_left\|Add1~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~24\|combout " "Node \"Fireboy\|Wall_left\|Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~25\|datab " "Node \"Fireboy\|Wall_left\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~25\|combout " "Node \"Fireboy\|Wall_left\|Add1~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~10\|dataa " "Node \"Fireboy\|Add9~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~10\|cout " "Node \"Fireboy\|Add9~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~12\|cin " "Node \"Fireboy\|Add9~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~12\|datab " "Node \"Fireboy\|Wall_left\|Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~12\|combout " "Node \"Fireboy\|Wall_left\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~13\|datab " "Node \"Fireboy\|Wall_left\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~13\|combout " "Node \"Fireboy\|Wall_left\|Add1~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~8\|dataa " "Node \"Fireboy\|Add9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~4\|datac " "Node \"Fireboy\|Wall_left\|Add1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~4\|combout " "Node \"Fireboy\|Wall_left\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~5\|datab " "Node \"Fireboy\|Wall_left\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~5\|combout " "Node \"Fireboy\|Wall_left\|Add1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~4\|dataa " "Node \"Fireboy\|Add9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~4\|combout " "Node \"Fireboy\|Add9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~9\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~8\|datab " "Node \"Fireboy\|Wall_left\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~8\|combout " "Node \"Fireboy\|Wall_left\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~9\|datab " "Node \"Fireboy\|Wall_left\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~9\|combout " "Node \"Fireboy\|Wall_left\|Add1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~6\|dataa " "Node \"Fireboy\|Add9~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~30\|datab " "Node \"Fireboy\|Wall_left\|Add1~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~30\|combout " "Node \"Fireboy\|Wall_left\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~31\|datab " "Node \"Fireboy\|Wall_left\|Add1~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~31\|combout " "Node \"Fireboy\|Wall_left\|Add1~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~18\|dataa " "Node \"Fireboy\|Add9~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~32\|datab " "Node \"Fireboy\|Wall_left\|Add1~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~32\|combout " "Node \"Fireboy\|Wall_left\|Add1~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~33\|datab " "Node \"Fireboy\|Wall_left\|Add1~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~33\|combout " "Node \"Fireboy\|Wall_left\|Add1~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~16\|dataa " "Node \"Fireboy\|Add9~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~20\|datab " "Node \"Fireboy\|Wall_left\|Add1~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~20\|combout " "Node \"Fireboy\|Wall_left\|Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~21\|datab " "Node \"Fireboy\|Wall_left\|Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~21\|combout " "Node \"Fireboy\|Wall_left\|Add1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add9~14\|dataa " "Node \"Fireboy\|Add9~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~6\|dataa " "Node \"Fireboy\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~6\|cout " "Node \"Fireboy\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~8\|cin " "Node \"Fireboy\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~8\|combout " "Node \"Fireboy\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~4\|datac " "Node \"Fireboy\|Wall_up\|is_Wall~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~4\|combout " "Node \"Fireboy\|Wall_up\|is_Wall~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~5\|datad " "Node \"Fireboy\|Wall_up\|is_Wall~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~5\|combout " "Node \"Fireboy\|Wall_up\|is_Wall~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~6\|datab " "Node \"Fireboy\|Wall_up\|is_Wall~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan12~0\|datac " "Node \"Fireboy\|Wall_up\|LessThan12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan12~0\|combout " "Node \"Fireboy\|Wall_up\|LessThan12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~3\|datab " "Node \"Fireboy\|Wall_up\|y_bias~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~3\|combout " "Node \"Fireboy\|Wall_up\|y_bias~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~4\|datac " "Node \"Fireboy\|Wall_up\|y_bias~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~6\|datab " "Node \"Fireboy\|Wall_up\|y_bias~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~6\|combout " "Node \"Fireboy\|Wall_up\|y_bias~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~39\|datad " "Node \"Fireboy\|Wall_up\|Add3~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~15\|datad " "Node \"Fireboy\|Wall_up\|Add3~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~15\|combout " "Node \"Fireboy\|Wall_up\|Add3~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~16\|dataa " "Node \"Fireboy\|Wall_up\|Add3~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~5\|datad " "Node \"Fireboy\|Wall_up\|Add3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~5\|combout " "Node \"Fireboy\|Wall_up\|Add3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~6\|dataa " "Node \"Fireboy\|Wall_up\|Add3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~6\|combout " "Node \"Fireboy\|Wall_up\|Add3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~15\|dataa " "Node \"Fireboy\|Add7~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~15\|cout " "Node \"Fireboy\|Add7~15\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~21\|cin " "Node \"Fireboy\|Add7~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~21\|combout " "Node \"Fireboy\|Add7~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~23\|datab " "Node \"Fireboy\|Add7~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~21\|cout " "Node \"Fireboy\|Add7~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~26\|cin " "Node \"Fireboy\|Add7~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~26\|cout " "Node \"Fireboy\|Add7~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~31\|cin " "Node \"Fireboy\|Add7~31\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~31\|cout " "Node \"Fireboy\|Add7~31\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~36\|cin " "Node \"Fireboy\|Add7~36\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~36\|combout " "Node \"Fireboy\|Add7~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~38\|datab " "Node \"Fireboy\|Add7~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~38\|combout " "Node \"Fireboy\|Add7~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~60\|dataa " "Node \"Fireboy\|Add7~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~60\|combout " "Node \"Fireboy\|Add7~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~1\|datad " "Node \"Fireboy\|Wall_right\|LessThan7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~3\|datac " "Node \"Fireboy\|Wall_left\|always0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~3\|combout " "Node \"Fireboy\|Wall_left\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~4\|dataa " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~4\|datac " "Node \"Fireboy\|Wall_left\|always0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~0\|dataa " "Node \"Fireboy\|Wall_right\|LessThan12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~1\|datab " "Node \"Fireboy\|Wall_right\|is_Wall~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~8\|datac " "Node \"Fireboy\|Wall_left\|always0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~8\|combout " "Node \"Fireboy\|Wall_left\|always0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~3\|dataa " "Node \"Fireboy\|Wall_left\|is_Wall~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~3\|combout " "Node \"Fireboy\|Wall_left\|is_Wall~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~4\|datad " "Node \"Fireboy\|Wall_left\|is_Wall~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~1\|datac " "Node \"Fireboy\|Wall_right\|LessThan12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~1\|combout " "Node \"Fireboy\|Wall_right\|LessThan12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~3\|datab " "Node \"Fireboy\|Wall_right\|is_Wall~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~2\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias~4\|datab " "Node \"Fireboy\|Wall_right\|x_bias~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias~3\|datab " "Node \"Fireboy\|Wall_left\|x_bias~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias~3\|combout " "Node \"Fireboy\|Wall_left\|x_bias~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~5\|datac " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~6\|datac " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~6\|combout " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~8\|dataa " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~7\|datac " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~23\|datac " "Node \"Fireboy\|Wall_left\|Add1~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~25\|datac " "Node \"Fireboy\|Wall_left\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~13\|datac " "Node \"Fireboy\|Wall_left\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~9\|datac " "Node \"Fireboy\|Wall_left\|Add1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~31\|datac " "Node \"Fireboy\|Wall_left\|Add1~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~33\|datac " "Node \"Fireboy\|Wall_left\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~21\|datac " "Node \"Fireboy\|Wall_left\|Add1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~5\|datac " "Node \"Fireboy\|Wall_left\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~2\|dataa " "Node \"Fireboy\|Wall_right\|always0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~1\|dataa " "Node \"Fireboy\|Wall_left\|always0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~2\|dataa " "Node \"Fireboy\|Wall_left\|always0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~2\|combout " "Node \"Fireboy\|Wall_left\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~2\|datac " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~6\|datad " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~7\|dataa " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~22\|datad " "Node \"Fireboy\|Wall_left\|Add1~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~24\|datad " "Node \"Fireboy\|Wall_left\|Add1~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~12\|datad " "Node \"Fireboy\|Wall_left\|Add1~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~4\|datab " "Node \"Fireboy\|Wall_left\|Add1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~8\|datad " "Node \"Fireboy\|Wall_left\|Add1~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~30\|datad " "Node \"Fireboy\|Wall_left\|Add1~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~32\|datad " "Node \"Fireboy\|Wall_left\|Add1~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~20\|datad " "Node \"Fireboy\|Wall_left\|Add1~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~0\|dataa " "Node \"Fireboy\|Wall_right\|always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~0\|combout " "Node \"Fireboy\|Wall_right\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~6\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~7\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~8\|datad " "Node \"Fireboy\|Wall_right\|Add1~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~9\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~3\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~26\|datad " "Node \"Fireboy\|Wall_right\|Add1~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~28\|datad " "Node \"Fireboy\|Wall_right\|Add1~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~28\|combout " "Node \"Fireboy\|Wall_right\|Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~29\|datab " "Node \"Fireboy\|Wall_right\|Add1~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~29\|combout " "Node \"Fireboy\|Wall_right\|Add1~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~16\|dataa " "Node \"Fireboy\|Add10~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~16\|combout " "Node \"Fireboy\|Add10~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~23\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~23\|combout " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~24\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~16\|cout " "Node \"Fireboy\|Add10~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~18\|cin " "Node \"Fireboy\|Add10~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~16\|datad " "Node \"Fireboy\|Wall_right\|Add1~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~16\|combout " "Node \"Fireboy\|Wall_right\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~17\|datab " "Node \"Fireboy\|Wall_right\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~17\|combout " "Node \"Fireboy\|Wall_right\|Add1~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~14\|dataa " "Node \"Fireboy\|Add10~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~14\|cout " "Node \"Fireboy\|Add10~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~16\|cin " "Node \"Fireboy\|Add10~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~18\|datad " "Node \"Fireboy\|Wall_right\|Add1~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~18\|combout " "Node \"Fireboy\|Wall_right\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~19\|datab " "Node \"Fireboy\|Wall_right\|Add1~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~19\|combout " "Node \"Fireboy\|Wall_right\|Add1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~12\|dataa " "Node \"Fireboy\|Add10~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~20\|datad " "Node \"Fireboy\|Wall_right\|Add1~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~20\|combout " "Node \"Fireboy\|Wall_right\|Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~21\|datab " "Node \"Fireboy\|Wall_right\|Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~21\|combout " "Node \"Fireboy\|Wall_right\|Add1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~10\|dataa " "Node \"Fireboy\|Add10~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add10~10\|combout " "Node \"Fireboy\|Add10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~17\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~11\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~0\|datad " "Node \"Fireboy\|Wall_right\|LessThan11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~8\|dataa " "Node \"Fireboy\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~8\|cout " "Node \"Fireboy\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~10\|cin " "Node \"Fireboy\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~10\|combout " "Node \"Fireboy\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~4\|dataa " "Node \"Fireboy\|Wall_up\|is_Wall~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan0~0\|dataa " "Node \"Fireboy\|Wall_up\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan0~0\|combout " "Node \"Fireboy\|Wall_up\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~5\|datab " "Node \"Fireboy\|Wall_up\|is_Wall~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan12~0\|datab " "Node \"Fireboy\|Wall_up\|LessThan12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~7\|datac " "Node \"Fireboy\|Add7~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~7\|combout " "Node \"Fireboy\|Add7~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~8\|dataa " "Node \"Fireboy\|Add7~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~8\|combout " "Node \"Fireboy\|Add7~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~40\|datad " "Node \"Fireboy\|Wall_up\|Add3~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~16\|datad " "Node \"Fireboy\|Wall_up\|Add3~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~6\|datad " "Node \"Fireboy\|Wall_up\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~36\|datad " "Node \"Fireboy\|Wall_up\|Add3~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~36\|combout " "Node \"Fireboy\|Wall_up\|Add3~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~51\|dataa " "Node \"Fireboy\|Add7~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~51\|cout " "Node \"Fireboy\|Add7~51\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~56\|cin " "Node \"Fireboy\|Add7~56\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~51\|combout " "Node \"Fireboy\|Add7~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~53\|datab " "Node \"Fireboy\|Add7~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~53\|combout " "Node \"Fireboy\|Add7~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~59\|dataa " "Node \"Fireboy\|Add7~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~59\|combout " "Node \"Fireboy\|Add7~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~8\|datab " "Node \"Fireboy\|Wall_left\|always0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~4\|datad " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~1\|datab " "Node \"Fireboy\|Wall_right\|LessThan12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~16\|dataa " "Node \"Fireboy\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~16\|cout " "Node \"Fireboy\|Add1~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~18\|cin " "Node \"Fireboy\|Add1~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~18\|combout " "Node \"Fireboy\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~18\|dataa " "Node \"Fireboy\|Wall_down\|Add3~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~18\|combout " "Node \"Fireboy\|Wall_down\|Add3~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~55\|dataa " "Node \"Fireboy\|Add7~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~55\|datab " "Node \"Fireboy\|Add7~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~18\|dataa " "Node \"Fireboy\|Wall_down\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~18\|combout " "Node \"Fireboy\|Wall_down\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~54\|datab " "Node \"Fireboy\|Add7~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~3\|datac " "Node \"Fireboy\|Add7~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~1\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~1\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~2\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~2\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~6\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~3\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~3\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~5\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~0\|datad " "Node \"Fireboy\|Add7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~9\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~7\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~16\|combout " "Node \"Fireboy\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~0\|datac " "Node \"Fireboy\|Wall_down\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~0\|combout " "Node \"Fireboy\|Wall_down\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~1\|dataa " "Node \"Fireboy\|Wall_down\|always0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan0~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan0~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~0\|dataa " "Node \"Fireboy\|Add7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~1\|datad " "Node \"Fireboy\|Add7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~1\|combout " "Node \"Fireboy\|Add7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~2\|datac " "Node \"Fireboy\|Add7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~8\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~8\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~9\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~16\|dataa " "Node \"Fireboy\|Wall_down\|Add3~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~16\|cout " "Node \"Fireboy\|Wall_down\|Add3~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~18\|cin " "Node \"Fireboy\|Wall_down\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~16\|combout " "Node \"Fireboy\|Wall_down\|Add3~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~50\|dataa " "Node \"Fireboy\|Add7~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~50\|combout " "Node \"Fireboy\|Add7~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~36\|datab " "Node \"Fireboy\|Wall_up\|Add3~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~50\|datab " "Node \"Fireboy\|Add7~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~16\|dataa " "Node \"Fireboy\|Wall_down\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~16\|cout " "Node \"Fireboy\|Wall_down\|Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~18\|cin " "Node \"Fireboy\|Wall_down\|Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~16\|combout " "Node \"Fireboy\|Wall_down\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~49\|datab " "Node \"Fireboy\|Add7~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~49\|combout " "Node \"Fireboy\|Add7~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~50\|datad " "Node \"Fireboy\|Add7~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~6\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan12~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan12~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~7\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~2\|dataa " "Node \"Fireboy\|Add7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~3\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~14\|dataa " "Node \"Fireboy\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~14\|cout " "Node \"Fireboy\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~16\|cin " "Node \"Fireboy\|Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~16\|combout " "Node \"Fireboy\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~39\|dataa " "Node \"Fireboy\|Wall_up\|Add3~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~37\|dataa " "Node \"Fireboy\|Wall_up\|Add3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~37\|combout " "Node \"Fireboy\|Wall_up\|Add3~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~39\|datac " "Node \"Fireboy\|Wall_up\|Add3~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~18\|dataa " "Node \"Fireboy\|Wall_up\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~18\|combout " "Node \"Fireboy\|Wall_up\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~54\|dataa " "Node \"Fireboy\|Add7~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~6\|datad " "Node \"Fireboy\|Wall_up\|is_Wall~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~1\|datad " "Node \"Fireboy\|Wall_up\|y_bias~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~1\|combout " "Node \"Fireboy\|Wall_up\|y_bias~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~4\|datab " "Node \"Fireboy\|Wall_up\|y_bias~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~3\|datad " "Node \"Fireboy\|Wall_up\|is_Wall~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~3\|combout " "Node \"Fireboy\|Wall_up\|is_Wall~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~6\|datad " "Node \"Fireboy\|Wall_up\|y_bias~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan12~0\|datad " "Node \"Fireboy\|Wall_up\|LessThan12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~14\|combout " "Node \"Fireboy\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~35\|dataa " "Node \"Fireboy\|Wall_up\|Add3~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~35\|combout " "Node \"Fireboy\|Wall_up\|Add3~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~36\|dataa " "Node \"Fireboy\|Wall_up\|Add3~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~33\|dataa " "Node \"Fireboy\|Wall_up\|Add3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~33\|cout " "Node \"Fireboy\|Wall_up\|Add3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~37\|cin " "Node \"Fireboy\|Wall_up\|Add3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~33\|combout " "Node \"Fireboy\|Wall_up\|Add3~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~35\|datac " "Node \"Fireboy\|Wall_up\|Add3~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~16\|dataa " "Node \"Fireboy\|Wall_up\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~16\|cout " "Node \"Fireboy\|Wall_up\|Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~18\|cin " "Node \"Fireboy\|Wall_up\|Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~16\|combout " "Node \"Fireboy\|Wall_up\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~49\|dataa " "Node \"Fireboy\|Add7~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~7\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~4\|dataa " "Node \"Fireboy\|Wall_up\|Add3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~4\|combout " "Node \"Fireboy\|Wall_up\|Add3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~15\|datab " "Node \"Fireboy\|Wall_up\|Add3~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~5\|datac " "Node \"Fireboy\|Wall_up\|Add3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~7\|datac " "Node \"Fireboy\|Wall_up\|Add3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~7\|combout " "Node \"Fireboy\|Wall_up\|Add3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~8\|dataa " "Node \"Fireboy\|Wall_up\|Add3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~8\|combout " "Node \"Fireboy\|Wall_up\|Add3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~13\|dataa " "Node \"Fireboy\|Add7~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~13\|combout " "Node \"Fireboy\|Add7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~18\|datab " "Node \"Fireboy\|Add7~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~18\|combout " "Node \"Fireboy\|Add7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~68\|dataa " "Node \"Fireboy\|Add7~68\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~68\|combout " "Node \"Fireboy\|Add7~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan1~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~1\|datab " "Node \"Fireboy\|Wall_right\|LessThan8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan1~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~7\|dataa " "Node \"Fireboy\|Wall_up\|Add3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~10\|datab " "Node \"Fireboy\|Add7~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~10\|combout " "Node \"Fireboy\|Add7~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~8\|datab " "Node \"Fireboy\|Wall_up\|Add3~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|always0~0\|datac " "Node \"Fireboy\|Wall_up\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|always0~0\|combout " "Node \"Fireboy\|Wall_up\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~0\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~0\|combout " "Node \"Fireboy\|Wall_up\|y_bias~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~1\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~0\|datac " "Node \"Fireboy\|Wall_up\|LessThan7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~0\|combout " "Node \"Fireboy\|Wall_up\|LessThan7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~1\|dataa " "Node \"Fireboy\|Wall_up\|LessThan7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~1\|combout " "Node \"Fireboy\|Wall_up\|LessThan7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~5\|datac " "Node \"Fireboy\|Wall_up\|is_Wall~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~7\|dataa " "Node \"Fireboy\|Add7~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~0\|datab " "Node \"Fireboy\|Wall_up\|y_bias~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~0\|dataa " "Node \"Fireboy\|Wall_up\|Add3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~0\|combout " "Node \"Fireboy\|Wall_up\|Add3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~7\|datab " "Node \"Fireboy\|Wall_up\|Add3~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~0\|cout " "Node \"Fireboy\|Wall_up\|Add3~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~2\|cin " "Node \"Fireboy\|Wall_up\|Add3~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~2\|combout " "Node \"Fireboy\|Wall_up\|Add3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~5\|datab " "Node \"Fireboy\|Wall_up\|Add3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~2\|cout " "Node \"Fireboy\|Wall_up\|Add3~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~9\|cin " "Node \"Fireboy\|Wall_up\|Add3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~9\|cout " "Node \"Fireboy\|Wall_up\|Add3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~13\|cin " "Node \"Fireboy\|Wall_up\|Add3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~13\|combout " "Node \"Fireboy\|Wall_up\|Add3~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~15\|datac " "Node \"Fireboy\|Wall_up\|Add3~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~13\|cout " "Node \"Fireboy\|Wall_up\|Add3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~17\|cin " "Node \"Fireboy\|Wall_up\|Add3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~17\|combout " "Node \"Fireboy\|Wall_up\|Add3~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~19\|datac " "Node \"Fireboy\|Wall_up\|Add3~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~19\|combout " "Node \"Fireboy\|Wall_up\|Add3~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~20\|dataa " "Node \"Fireboy\|Wall_up\|Add3~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~17\|cout " "Node \"Fireboy\|Wall_up\|Add3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~21\|cin " "Node \"Fireboy\|Wall_up\|Add3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~21\|cout " "Node \"Fireboy\|Wall_up\|Add3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~25\|cin " "Node \"Fireboy\|Wall_up\|Add3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~25\|cout " "Node \"Fireboy\|Wall_up\|Add3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~29\|cin " "Node \"Fireboy\|Wall_up\|Add3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~29\|cout " "Node \"Fireboy\|Wall_up\|Add3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~33\|cin " "Node \"Fireboy\|Wall_up\|Add3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~29\|combout " "Node \"Fireboy\|Wall_up\|Add3~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~31\|datac " "Node \"Fireboy\|Wall_up\|Add3~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~31\|combout " "Node \"Fireboy\|Wall_up\|Add3~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~32\|dataa " "Node \"Fireboy\|Wall_up\|Add3~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~32\|combout " "Node \"Fireboy\|Wall_up\|Add3~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~46\|dataa " "Node \"Fireboy\|Add7~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~46\|combout " "Node \"Fireboy\|Add7~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~48\|datab " "Node \"Fireboy\|Add7~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~48\|combout " "Node \"Fireboy\|Add7~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~62\|dataa " "Node \"Fireboy\|Add7~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~62\|combout " "Node \"Fireboy\|Add7~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~4\|datac " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~0\|dataa " "Node \"Fireboy\|Wall_right\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~1\|dataa " "Node \"Fireboy\|Wall_right\|LessThan11~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~1\|combout " "Node \"Fireboy\|Wall_right\|LessThan11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~1\|datad " "Node \"Fireboy\|Wall_right\|LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~2\|datac " "Node \"Fireboy\|Wall_right\|LessThan11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~12\|dataa " "Node \"Fireboy\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~12\|cout " "Node \"Fireboy\|Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~14\|cin " "Node \"Fireboy\|Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~12\|combout " "Node \"Fireboy\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~4\|datab " "Node \"Fireboy\|Wall_up\|is_Wall~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~31\|dataa " "Node \"Fireboy\|Wall_up\|Add3~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~29\|dataa " "Node \"Fireboy\|Wall_up\|Add3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~14\|dataa " "Node \"Fireboy\|Wall_up\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~14\|cout " "Node \"Fireboy\|Wall_up\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~16\|cin " "Node \"Fireboy\|Wall_up\|Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~14\|combout " "Node \"Fireboy\|Wall_up\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~44\|dataa " "Node \"Fireboy\|Add7~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~44\|combout " "Node \"Fireboy\|Add7~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~45\|datad " "Node \"Fireboy\|Add7~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~45\|combout " "Node \"Fireboy\|Add7~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~32\|datab " "Node \"Fireboy\|Wall_up\|Add3~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~7\|datab " "Node \"Fireboy\|Wall_up\|y_bias~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~4\|datab " "Node \"Fireboy\|Wall_up\|Add3~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~1\|datac " "Node \"Fireboy\|Wall_up\|is_Wall~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~1\|combout " "Node \"Fireboy\|Wall_up\|is_Wall~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~2\|dataa " "Node \"Fireboy\|Wall_up\|is_Wall~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~2\|combout " "Node \"Fireboy\|Wall_up\|is_Wall~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~5\|dataa " "Node \"Fireboy\|Wall_up\|is_Wall~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~6\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan0~0\|datac " "Node \"Fireboy\|Wall_up\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~14\|dataa " "Node \"Fireboy\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~14\|cout " "Node \"Fireboy\|Add1~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~16\|cin " "Node \"Fireboy\|Add1~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~14\|combout " "Node \"Fireboy\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~0\|datad " "Node \"Fireboy\|Wall_down\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~8\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~14\|dataa " "Node \"Fireboy\|Wall_down\|Add3~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~14\|cout " "Node \"Fireboy\|Wall_down\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~16\|cin " "Node \"Fireboy\|Wall_down\|Add3~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~14\|combout " "Node \"Fireboy\|Wall_down\|Add3~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~45\|dataa " "Node \"Fireboy\|Add7~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~45\|datab " "Node \"Fireboy\|Add7~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~14\|dataa " "Node \"Fireboy\|Wall_down\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~14\|cout " "Node \"Fireboy\|Wall_down\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~16\|cin " "Node \"Fireboy\|Wall_down\|Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~14\|combout " "Node \"Fireboy\|Wall_down\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~44\|datab " "Node \"Fireboy\|Add7~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~6\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan12~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan0~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~46\|cout " "Node \"Fireboy\|Add7~46\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~51\|cin " "Node \"Fireboy\|Add7~51\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~25\|combout " "Node \"Fireboy\|Wall_up\|Add3~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~27\|datac " "Node \"Fireboy\|Wall_up\|Add3~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~27\|combout " "Node \"Fireboy\|Wall_up\|Add3~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~28\|dataa " "Node \"Fireboy\|Wall_up\|Add3~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~28\|combout " "Node \"Fireboy\|Wall_up\|Add3~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~41\|dataa " "Node \"Fireboy\|Add7~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~41\|cout " "Node \"Fireboy\|Add7~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~46\|cin " "Node \"Fireboy\|Add7~46\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~41\|combout " "Node \"Fireboy\|Add7~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~43\|datab " "Node \"Fireboy\|Add7~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~43\|combout " "Node \"Fireboy\|Add7~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~3\|datad " "Node \"Fireboy\|Wall_left\|always0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~61\|dataa " "Node \"Fireboy\|Add7~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~61\|combout " "Node \"Fireboy\|Add7~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan0~1\|datac " "Node \"Fireboy\|Wall_right\|LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~10\|dataa " "Node \"Fireboy\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~10\|cout " "Node \"Fireboy\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~12\|cin " "Node \"Fireboy\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~12\|dataa " "Node \"Fireboy\|Add1~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~12\|cout " "Node \"Fireboy\|Add1~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~14\|cin " "Node \"Fireboy\|Add1~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~12\|combout " "Node \"Fireboy\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~0\|dataa " "Node \"Fireboy\|Wall_down\|always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~8\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan0~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~12\|dataa " "Node \"Fireboy\|Wall_down\|Add3~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~12\|cout " "Node \"Fireboy\|Wall_down\|Add3~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~14\|cin " "Node \"Fireboy\|Wall_down\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~12\|combout " "Node \"Fireboy\|Wall_down\|Add3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~40\|dataa " "Node \"Fireboy\|Add7~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~40\|combout " "Node \"Fireboy\|Add7~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~28\|datab " "Node \"Fireboy\|Wall_up\|Add3~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~40\|datab " "Node \"Fireboy\|Add7~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~12\|dataa " "Node \"Fireboy\|Wall_down\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~12\|cout " "Node \"Fireboy\|Wall_down\|Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~14\|cin " "Node \"Fireboy\|Wall_down\|Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~12\|combout " "Node \"Fireboy\|Wall_down\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~39\|datab " "Node \"Fireboy\|Add7~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~39\|combout " "Node \"Fireboy\|Add7~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~40\|datad " "Node \"Fireboy\|Add7~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan12~0\|dataa " "Node \"Fireboy\|Wall_down\|LessThan12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~2\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~5\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~2\|datab " "Node \"Fireboy\|Wall_right\|LessThan11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~21\|combout " "Node \"Fireboy\|Wall_up\|Add3~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~23\|datac " "Node \"Fireboy\|Wall_up\|Add3~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~23\|combout " "Node \"Fireboy\|Wall_up\|Add3~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~24\|dataa " "Node \"Fireboy\|Wall_up\|Add3~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~24\|combout " "Node \"Fireboy\|Wall_up\|Add3~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~36\|dataa " "Node \"Fireboy\|Add7~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~36\|cout " "Node \"Fireboy\|Add7~36\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~41\|cin " "Node \"Fireboy\|Add7~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~9\|combout " "Node \"Fireboy\|Wall_up\|Add3~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~11\|datac " "Node \"Fireboy\|Wall_up\|Add3~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~11\|combout " "Node \"Fireboy\|Wall_up\|Add3~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~12\|dataa " "Node \"Fireboy\|Wall_up\|Add3~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~12\|combout " "Node \"Fireboy\|Wall_up\|Add3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~21\|dataa " "Node \"Fireboy\|Add7~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan1~0\|datad " "Node \"Fireboy\|Wall_up\|LessThan1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan1~0\|combout " "Node \"Fireboy\|Wall_up\|LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~2\|datab " "Node \"Fireboy\|Wall_up\|is_Wall~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~0\|dataa " "Node \"Fireboy\|Wall_down\|Add3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~0\|combout " "Node \"Fireboy\|Wall_down\|Add3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~10\|dataa " "Node \"Fireboy\|Add7~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~0\|cout " "Node \"Fireboy\|Wall_down\|Add3~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~2\|cin " "Node \"Fireboy\|Wall_down\|Add3~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~2\|combout " "Node \"Fireboy\|Wall_down\|Add3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~6\|dataa " "Node \"Fireboy\|Add7~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~6\|combout " "Node \"Fireboy\|Add7~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~6\|datab " "Node \"Fireboy\|Wall_up\|Add3~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~2\|cout " "Node \"Fireboy\|Wall_down\|Add3~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~4\|cin " "Node \"Fireboy\|Wall_down\|Add3~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~4\|combout " "Node \"Fireboy\|Wall_down\|Add3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~20\|dataa " "Node \"Fireboy\|Add7~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~20\|combout " "Node \"Fireboy\|Add7~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~12\|datab " "Node \"Fireboy\|Wall_up\|Add3~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~1\|dataa " "Node \"Fireboy\|Wall_down\|LessThan7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~1\|combout " "Node \"Fireboy\|Wall_down\|LessThan7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan0~0\|dataa " "Node \"Fireboy\|Wall_down\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~2\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~0\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~0\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~1\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~0\|dataa " "Node \"Fireboy\|Wall_up\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~0\|combout " "Node \"Fireboy\|Wall_up\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~9\|dataa " "Node \"Fireboy\|Add7~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~9\|combout " "Node \"Fireboy\|Add7~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~10\|datad " "Node \"Fireboy\|Add7~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~0\|cout " "Node \"Fireboy\|Wall_up\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~2\|cin " "Node \"Fireboy\|Wall_up\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~2\|combout " "Node \"Fireboy\|Wall_up\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~5\|dataa " "Node \"Fireboy\|Add7~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~5\|combout " "Node \"Fireboy\|Add7~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~6\|datad " "Node \"Fireboy\|Add7~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~2\|cout " "Node \"Fireboy\|Wall_up\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~4\|cin " "Node \"Fireboy\|Wall_up\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~4\|cout " "Node \"Fireboy\|Wall_up\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~6\|cin " "Node \"Fireboy\|Wall_up\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~6\|combout " "Node \"Fireboy\|Wall_up\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~24\|dataa " "Node \"Fireboy\|Add7~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~6\|cout " "Node \"Fireboy\|Wall_up\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~8\|cin " "Node \"Fireboy\|Wall_up\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~8\|combout " "Node \"Fireboy\|Wall_up\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~29\|dataa " "Node \"Fireboy\|Add7~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~29\|combout " "Node \"Fireboy\|Add7~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~30\|datad " "Node \"Fireboy\|Add7~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~8\|cout " "Node \"Fireboy\|Wall_up\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~10\|cin " "Node \"Fireboy\|Wall_up\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~10\|cout " "Node \"Fireboy\|Wall_up\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~12\|cin " "Node \"Fireboy\|Wall_up\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~12\|cout " "Node \"Fireboy\|Wall_up\|Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~14\|cin " "Node \"Fireboy\|Wall_up\|Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~12\|combout " "Node \"Fireboy\|Wall_up\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~39\|dataa " "Node \"Fireboy\|Add7~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~10\|combout " "Node \"Fireboy\|Wall_up\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~34\|dataa " "Node \"Fireboy\|Add7~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~34\|combout " "Node \"Fireboy\|Add7~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~35\|datad " "Node \"Fireboy\|Add7~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~35\|combout " "Node \"Fireboy\|Add7~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~24\|datab " "Node \"Fireboy\|Wall_up\|Add3~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~4\|combout " "Node \"Fireboy\|Wall_up\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~19\|dataa " "Node \"Fireboy\|Add7~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~19\|combout " "Node \"Fireboy\|Add7~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~20\|datad " "Node \"Fireboy\|Add7~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~0\|dataa " "Node \"Fireboy\|Wall_down\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~0\|combout " "Node \"Fireboy\|Wall_down\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~9\|datab " "Node \"Fireboy\|Add7~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~0\|cout " "Node \"Fireboy\|Wall_down\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~2\|cin " "Node \"Fireboy\|Wall_down\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~2\|combout " "Node \"Fireboy\|Wall_down\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~5\|datab " "Node \"Fireboy\|Add7~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~2\|cout " "Node \"Fireboy\|Wall_down\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~4\|cin " "Node \"Fireboy\|Wall_down\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~4\|combout " "Node \"Fireboy\|Wall_down\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~19\|datab " "Node \"Fireboy\|Add7~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~4\|cout " "Node \"Fireboy\|Wall_down\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~6\|cin " "Node \"Fireboy\|Wall_down\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~6\|combout " "Node \"Fireboy\|Wall_down\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~24\|datab " "Node \"Fireboy\|Add7~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~6\|cout " "Node \"Fireboy\|Wall_down\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~8\|cin " "Node \"Fireboy\|Wall_down\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~8\|combout " "Node \"Fireboy\|Wall_down\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~29\|datab " "Node \"Fireboy\|Add7~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~8\|cout " "Node \"Fireboy\|Wall_down\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~10\|cin " "Node \"Fireboy\|Wall_down\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~10\|cout " "Node \"Fireboy\|Wall_down\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~12\|cin " "Node \"Fireboy\|Wall_down\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~10\|combout " "Node \"Fireboy\|Wall_down\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~34\|datab " "Node \"Fireboy\|Add7~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~68_wirecell\|dataa " "Node \"Fireboy\|Add7~68_wirecell\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~68_wirecell\|combout " "Node \"Fireboy\|Add7~68_wirecell\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~0\|dataa " "Node \"Fireboy\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~0\|cout " "Node \"Fireboy\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~2\|cin " "Node \"Fireboy\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~2\|combout " "Node \"Fireboy\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~11\|dataa " "Node \"Fireboy\|Wall_up\|Add3~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|always0~0\|datad " "Node \"Fireboy\|Wall_up\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~0\|dataa " "Node \"Fireboy\|Wall_up\|LessThan7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~2\|datad " "Node \"Fireboy\|Wall_up\|y_bias~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~2\|combout " "Node \"Fireboy\|Wall_up\|y_bias~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~3\|datad " "Node \"Fireboy\|Wall_up\|y_bias~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~9\|dataa " "Node \"Fireboy\|Wall_up\|Add3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan1~0\|datab " "Node \"Fireboy\|Wall_up\|LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~4\|dataa " "Node \"Fireboy\|Wall_up\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~2\|cout " "Node \"Fireboy\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~4\|cin " "Node \"Fireboy\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~4\|combout " "Node \"Fireboy\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~15\|dataa " "Node \"Fireboy\|Wall_up\|Add3~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~1\|datad " "Node \"Fireboy\|Wall_up\|LessThan7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~13\|dataa " "Node \"Fireboy\|Wall_up\|Add3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~6\|dataa " "Node \"Fireboy\|Wall_up\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~0\|datad " "Node \"Fireboy\|Wall_up\|y_bias~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~2\|datac " "Node \"Fireboy\|Wall_up\|y_bias~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~2\|datad " "Node \"Fireboy\|Wall_up\|is_Wall~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~4\|cout " "Node \"Fireboy\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~6\|cin " "Node \"Fireboy\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~6\|combout " "Node \"Fireboy\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~1\|datac " "Node \"Fireboy\|Wall_up\|LessThan7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~19\|dataa " "Node \"Fireboy\|Wall_up\|Add3~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~17\|dataa " "Node \"Fireboy\|Wall_up\|Add3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~8\|dataa " "Node \"Fireboy\|Wall_up\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~0\|datac " "Node \"Fireboy\|Wall_up\|y_bias~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~2\|datab " "Node \"Fireboy\|Wall_up\|y_bias~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~2\|datac " "Node \"Fireboy\|Wall_up\|is_Wall~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~0\|combout " "Node \"Fireboy\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~5\|dataa " "Node \"Fireboy\|Wall_up\|Add3~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|always0~0\|datab " "Node \"Fireboy\|Wall_up\|always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~0\|datab " "Node \"Fireboy\|Wall_up\|LessThan7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~2\|dataa " "Node \"Fireboy\|Wall_up\|Add3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan1~0\|datac " "Node \"Fireboy\|Wall_up\|LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~2\|dataa " "Node \"Fireboy\|Wall_up\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~1\|dataa " "Node \"Fireboy\|Add1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~1\|cout " "Node \"Fireboy\|Add1~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~2\|cin " "Node \"Fireboy\|Add1~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~2\|combout " "Node \"Fireboy\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan1~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~6\|datab " "Node \"Fireboy\|Add7~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~2\|dataa " "Node \"Fireboy\|Wall_down\|Add3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~0\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~2\|dataa " "Node \"Fireboy\|Wall_down\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~19\|datab " "Node \"Fireboy\|Wall_up\|Add3~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~23\|datab " "Node \"Fireboy\|Wall_up\|Add3~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~11\|datab " "Node \"Fireboy\|Wall_up\|Add3~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~1\|datab " "Node \"Fireboy\|Wall_up\|is_Wall~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan0~0\|datab " "Node \"Fireboy\|Wall_up\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~1\|datab " "Node \"Fireboy\|Wall_right\|LessThan11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~32\|datad " "Node \"Fireboy\|Wall_up\|Add3~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~12\|datad " "Node \"Fireboy\|Wall_up\|Add3~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~24\|datad " "Node \"Fireboy\|Wall_up\|Add3~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~28\|datad " "Node \"Fireboy\|Wall_up\|Add3~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~20\|datad " "Node \"Fireboy\|Wall_up\|Add3~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~8\|datad " "Node \"Fireboy\|Wall_up\|Add3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~27\|dataa " "Node \"Fireboy\|Wall_up\|Add3~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~25\|dataa " "Node \"Fireboy\|Wall_up\|Add3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~12\|dataa " "Node \"Fireboy\|Wall_up\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~1\|datab " "Node \"Fireboy\|Wall_up\|y_bias~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~3\|datac " "Node \"Fireboy\|Wall_up\|y_bias~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~1\|dataa " "Node \"Fireboy\|Wall_up\|is_Wall~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~10\|dataa " "Node \"Fireboy\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~10\|cout " "Node \"Fireboy\|Add1~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~12\|cin " "Node \"Fireboy\|Add1~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~10\|combout " "Node \"Fireboy\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~0\|datab " "Node \"Fireboy\|Wall_down\|always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~8\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~10\|dataa " "Node \"Fireboy\|Wall_down\|Add3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~10\|cout " "Node \"Fireboy\|Wall_down\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~12\|cin " "Node \"Fireboy\|Wall_down\|Add3~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~10\|combout " "Node \"Fireboy\|Wall_down\|Add3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~35\|dataa " "Node \"Fireboy\|Add7~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~35\|datab " "Node \"Fireboy\|Add7~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~10\|dataa " "Node \"Fireboy\|Wall_down\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~1\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~4\|dataa " "Node \"Fireboy\|Wall_down\|is_Wall~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~4\|combout " "Node \"Fireboy\|Wall_down\|is_Wall~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~5\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan12~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~7\|datad " "Node \"Fireboy\|Wall_up\|Add3~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~35\|datad " "Node \"Fireboy\|Wall_up\|Add3~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~31\|datad " "Node \"Fireboy\|Wall_up\|Add3~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~19\|datad " "Node \"Fireboy\|Wall_up\|Add3~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~27\|datad " "Node \"Fireboy\|Wall_up\|Add3~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~23\|datad " "Node \"Fireboy\|Wall_up\|Add3~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~4\|datad " "Node \"Fireboy\|Wall_up\|Add3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~11\|datad " "Node \"Fireboy\|Wall_up\|Add3~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~7\|datad " "Node \"Fireboy\|Add7~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~7\|datad " "Node \"Fireboy\|Wall_up\|is_Wall~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~23\|dataa " "Node \"Fireboy\|Wall_up\|Add3~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~21\|dataa " "Node \"Fireboy\|Wall_up\|Add3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add0~10\|dataa " "Node \"Fireboy\|Wall_up\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|LessThan7~0\|datad " "Node \"Fireboy\|Wall_up\|LessThan7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~1\|datac " "Node \"Fireboy\|Wall_up\|y_bias~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~2\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~1\|datad " "Node \"Fireboy\|Wall_up\|is_Wall~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~8\|dataa " "Node \"Fireboy\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~8\|cout " "Node \"Fireboy\|Add1~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~10\|cin " "Node \"Fireboy\|Add1~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~8\|combout " "Node \"Fireboy\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~1\|datac " "Node \"Fireboy\|Wall_down\|always0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~30\|datab " "Node \"Fireboy\|Add7~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~8\|dataa " "Node \"Fireboy\|Wall_down\|Add3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~8\|cout " "Node \"Fireboy\|Wall_down\|Add3~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~10\|cin " "Node \"Fireboy\|Wall_down\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~8\|dataa " "Node \"Fireboy\|Wall_down\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~1\|datac " "Node \"Fireboy\|Wall_down\|LessThan7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~0\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~4\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~20\|datab " "Node \"Fireboy\|Add7~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~0\|dataa " "Node \"Fireboy\|Wall_down\|LessThan7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~0\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~4\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~4\|dataa " "Node \"Fireboy\|Wall_down\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~4\|cout " "Node \"Fireboy\|Add1~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~6\|cin " "Node \"Fireboy\|Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~6\|cout " "Node \"Fireboy\|Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~8\|cin " "Node \"Fireboy\|Add1~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~6\|combout " "Node \"Fireboy\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~25\|datab " "Node \"Fireboy\|Add7~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add3~6\|dataa " "Node \"Fireboy\|Wall_down\|Add3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|Add0~6\|dataa " "Node \"Fireboy\|Wall_down\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan7~1\|datad " "Node \"Fireboy\|Wall_down\|LessThan7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~1\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~4\|datad " "Node \"Fireboy\|Wall_down\|is_Wall~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|always0~1\|datad " "Node \"Fireboy\|Wall_down\|always0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~0\|datab " "Node \"Fireboy\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~0\|datac " "Node \"Fireboy\|Add7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~8\|datad " "Node \"Fireboy\|Add7~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~7\|datab " "Node \"Fireboy\|Add7~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~3\|dataa " "Node \"Fireboy\|Add7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~3\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~3\|datab " "Node \"Fireboy\|Wall_up\|is_Wall~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~2\|datac " "Node \"Fireboy\|Wall_down\|LessThan6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~1\|dataa " "Node \"Fireboy\|Add7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~0\|dataa " "Node \"Fireboy\|Wall_down\|LessThan4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~5\|datac " "Node \"Fireboy\|Wall_up\|y_bias~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~5\|combout " "Node \"Fireboy\|Wall_up\|y_bias~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~7\|datac " "Node \"Fireboy\|Wall_up\|is_Wall~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~7\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~6\|datac " "Node \"Fireboy\|Wall_up\|y_bias~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~2\|dataa " "Node \"Fireboy\|Wall_down\|LessThan9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~3\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~16\|dataa " "Node \"Fireboy\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~16\|cout " "Node \"Fireboy\|Add2~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~18\|cin " "Node \"Fireboy\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~18\|combout " "Node \"Fireboy\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~5\|datad " "Node \"Fireboy\|Wall_left\|is_Wall~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~5\|combout " "Node \"Fireboy\|Wall_left\|is_Wall~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~4\|datac " "Node \"Fireboy\|Wall_left\|is_Wall~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~3\|datac " "Node \"Fireboy\|Wall_left\|is_Wall~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~5\|datad " "Node \"Fireboy\|Wall_left\|always0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~6\|datad " "Node \"Fireboy\|Wall_left\|always0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~6\|combout " "Node \"Fireboy\|Wall_left\|always0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~7\|dataa " "Node \"Fireboy\|Wall_left\|always0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~7\|combout " "Node \"Fireboy\|Wall_left\|always0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~3\|datab " "Node \"Fireboy\|Wall_left\|is_Wall~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias~3\|datad " "Node \"Fireboy\|Wall_left\|x_bias~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~31\|dataa " "Node \"Fireboy\|Wall_left\|Add1~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~28\|dataa " "Node \"Fireboy\|Wall_left\|Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~28\|combout " "Node \"Fireboy\|Wall_left\|Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~30\|dataa " "Node \"Fireboy\|Wall_left\|Add1~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~18\|dataa " "Node \"Fireboy\|Wall_left\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~18\|combout " "Node \"Fireboy\|Wall_left\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~30\|datac " "Node \"Fireboy\|Wall_left\|Add1~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~1\|datac " "Node \"Fireboy\|Wall_left\|always0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~2\|datac " "Node \"Fireboy\|Wall_left\|always0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~9\|datad " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~9\|combout " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~5\|datad " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~6\|datab " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~23\|datad " "Node \"Fireboy\|Wall_left\|Add1~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~25\|datad " "Node \"Fireboy\|Wall_left\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~13\|datad " "Node \"Fireboy\|Wall_left\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~9\|datad " "Node \"Fireboy\|Wall_left\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~31\|datad " "Node \"Fireboy\|Wall_left\|Add1~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~33\|datad " "Node \"Fireboy\|Wall_left\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~21\|datad " "Node \"Fireboy\|Wall_left\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~5\|datad " "Node \"Fireboy\|Wall_left\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~7\|datad " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~16\|combout " "Node \"Fireboy\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~5\|datab " "Node \"Fireboy\|Wall_left\|is_Wall~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~9\|datab " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~5\|datac " "Node \"Fireboy\|Wall_left\|always0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~33\|dataa " "Node \"Fireboy\|Wall_left\|Add1~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~26\|dataa " "Node \"Fireboy\|Wall_left\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~26\|cout " "Node \"Fireboy\|Wall_left\|Add1~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~28\|cin " "Node \"Fireboy\|Wall_left\|Add1~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~26\|combout " "Node \"Fireboy\|Wall_left\|Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~32\|dataa " "Node \"Fireboy\|Wall_left\|Add1~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~16\|dataa " "Node \"Fireboy\|Wall_left\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~16\|cout " "Node \"Fireboy\|Wall_left\|Add2~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~18\|cin " "Node \"Fireboy\|Wall_left\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~16\|combout " "Node \"Fireboy\|Wall_left\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~32\|datac " "Node \"Fireboy\|Wall_left\|Add1~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~0\|datad " "Node \"Fireboy\|Wall_left\|LessThan9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~0\|combout " "Node \"Fireboy\|Wall_left\|LessThan9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~8\|dataa " "Node \"Fireboy\|Wall_left\|always0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias~3\|datac " "Node \"Fireboy\|Wall_left\|x_bias~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~1\|datab " "Node \"Fireboy\|Wall_left\|always0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~0\|datab " "Node \"Fireboy\|Wall_left\|always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~2\|datab " "Node \"Fireboy\|Wall_left\|always0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~16\|dataa " "Node \"Fireboy\|Add3~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~16\|cout " "Node \"Fireboy\|Add3~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~18\|cin " "Node \"Fireboy\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~23\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~12\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~11\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~21\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~19\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[2\]~9\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[2\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~5\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[0\]~8\|datad " "Node \"Fireboy\|Fireboy_X_Pos_in\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias~3\|dataa " "Node \"Fireboy\|Wall_left\|x_bias~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~0\|dataa " "Node \"Fireboy\|Wall_right\|LessThan8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~4\|dataa " "Node \"Fireboy\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~6\|dataa " "Node \"Fireboy\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~5\|datac " "Node \"Fireboy\|Add7~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~9\|datac " "Node \"Fireboy\|Add7~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~49\|datac " "Node \"Fireboy\|Add7~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~44\|datac " "Node \"Fireboy\|Add7~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~29\|datac " "Node \"Fireboy\|Add7~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~4\|dataa " "Node \"Fireboy\|Add7~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~4\|combout " "Node \"Fireboy\|Add7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~55\|datac " "Node \"Fireboy\|Add7~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~25\|datac " "Node \"Fireboy\|Add7~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~6\|datac " "Node \"Fireboy\|Add7~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~10\|datac " "Node \"Fireboy\|Add7~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~50\|datac " "Node \"Fireboy\|Add7~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~45\|datac " "Node \"Fireboy\|Add7~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~30\|datac " "Node \"Fireboy\|Add7~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~40\|datac " "Node \"Fireboy\|Add7~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~35\|datac " "Node \"Fireboy\|Add7~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~20\|datac " "Node \"Fireboy\|Add7~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~19\|datac " "Node \"Fireboy\|Add7~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~34\|datac " "Node \"Fireboy\|Add7~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~39\|datac " "Node \"Fireboy\|Add7~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~8\|datac " "Node \"Fireboy\|Add7~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~12\|datab " "Node \"Fireboy\|Add7~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~4\|datab " "Node \"Fireboy\|Add7~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~10\|dataa " "Node \"Fireboy\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~10\|cout " "Node \"Fireboy\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~12\|cin " "Node \"Fireboy\|Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~12\|cout " "Node \"Fireboy\|Add2~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~14\|cin " "Node \"Fireboy\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~14\|combout " "Node \"Fireboy\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~5\|dataa " "Node \"Fireboy\|Wall_left\|is_Wall~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~9\|dataa " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~1\|datad " "Node \"Fireboy\|Wall_left\|LessThan6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~1\|combout " "Node \"Fireboy\|Wall_left\|LessThan6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~2\|dataa " "Node \"Fireboy\|Wall_left\|LessThan6~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~2\|combout " "Node \"Fireboy\|Wall_left\|LessThan6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~5\|datab " "Node \"Fireboy\|Wall_left\|always0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~21\|dataa " "Node \"Fireboy\|Wall_left\|Add1~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~18\|dataa " "Node \"Fireboy\|Wall_left\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~18\|cout " "Node \"Fireboy\|Wall_left\|Add1~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~26\|cin " "Node \"Fireboy\|Wall_left\|Add1~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~18\|combout " "Node \"Fireboy\|Wall_left\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~20\|dataa " "Node \"Fireboy\|Wall_left\|Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~14\|dataa " "Node \"Fireboy\|Wall_left\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~14\|cout " "Node \"Fireboy\|Wall_left\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~16\|cin " "Node \"Fireboy\|Wall_left\|Add2~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~14\|combout " "Node \"Fireboy\|Wall_left\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~20\|datac " "Node \"Fireboy\|Wall_left\|Add1~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~0\|datac " "Node \"Fireboy\|Wall_left\|LessThan9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~14\|cout " "Node \"Fireboy\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~16\|cin " "Node \"Fireboy\|Add2~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~12\|combout " "Node \"Fireboy\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~23\|dataa " "Node \"Fireboy\|Wall_left\|Add1~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~1\|datac " "Node \"Fireboy\|Wall_left\|LessThan6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~6\|datac " "Node \"Fireboy\|Wall_left\|always0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~16\|dataa " "Node \"Fireboy\|Wall_left\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~16\|combout " "Node \"Fireboy\|Wall_left\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~22\|dataa " "Node \"Fireboy\|Wall_left\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~16\|cout " "Node \"Fireboy\|Wall_left\|Add1~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~18\|cin " "Node \"Fireboy\|Wall_left\|Add1~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~0\|dataa " "Node \"Fireboy\|Wall_left\|always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~12\|dataa " "Node \"Fireboy\|Wall_left\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~12\|combout " "Node \"Fireboy\|Wall_left\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~22\|datac " "Node \"Fireboy\|Wall_left\|Add1~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~12\|cout " "Node \"Fireboy\|Wall_left\|Add2~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~14\|cin " "Node \"Fireboy\|Wall_left\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan2~0\|datad " "Node \"Fireboy\|Wall_left\|LessThan2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan2~0\|combout " "Node \"Fireboy\|Wall_left\|LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~2\|datad " "Node \"Fireboy\|Wall_left\|always0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~3\|datad " "Node \"Fireboy\|Wall_left\|is_Wall~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~10\|combout " "Node \"Fireboy\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan2~0\|datac " "Node \"Fireboy\|Wall_left\|LessThan2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~25\|dataa " "Node \"Fireboy\|Wall_left\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~2\|datad " "Node \"Fireboy\|Wall_left\|LessThan6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~6\|datab " "Node \"Fireboy\|Wall_left\|always0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~14\|dataa " "Node \"Fireboy\|Wall_left\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~14\|combout " "Node \"Fireboy\|Wall_left\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~24\|dataa " "Node \"Fireboy\|Wall_left\|Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~14\|cout " "Node \"Fireboy\|Wall_left\|Add1~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~16\|cin " "Node \"Fireboy\|Wall_left\|Add1~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~2\|datad " "Node \"Fireboy\|Wall_left\|LessThan9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~2\|combout " "Node \"Fireboy\|Wall_left\|LessThan9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~0\|datac " "Node \"Fireboy\|Wall_left\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~10\|dataa " "Node \"Fireboy\|Wall_left\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~10\|combout " "Node \"Fireboy\|Wall_left\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~24\|datac " "Node \"Fireboy\|Wall_left\|Add1~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~10\|cout " "Node \"Fireboy\|Wall_left\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~12\|cin " "Node \"Fireboy\|Wall_left\|Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~1\|datac " "Node \"Fireboy\|Wall_down\|LessThan2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~1\|combout " "Node \"Fireboy\|Wall_down\|LessThan2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~5\|datad " "Node \"Fireboy\|Wall_up\|y_bias~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~1\|datac " "Node \"Fireboy\|Add7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~10\|dataa " "Node \"Fireboy\|Add3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~10\|cout " "Node \"Fireboy\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~12\|cin " "Node \"Fireboy\|Add3~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~12\|combout " "Node \"Fireboy\|Add3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~4\|datac " "Node \"Fireboy\|Wall_right\|always0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~1\|datac " "Node \"Fireboy\|Wall_right\|LessThan6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~1\|combout " "Node \"Fireboy\|Wall_right\|LessThan6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~2\|dataa " "Node \"Fireboy\|Wall_right\|LessThan6~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~2\|combout " "Node \"Fireboy\|Wall_right\|LessThan6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~3\|datab " "Node \"Fireboy\|Wall_right\|always0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~19\|dataa " "Node \"Fireboy\|Wall_right\|Add1~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~12\|dataa " "Node \"Fireboy\|Wall_right\|Add1~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~12\|cout " "Node \"Fireboy\|Wall_right\|Add1~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~14\|cin " "Node \"Fireboy\|Wall_right\|Add1~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~14\|cout " "Node \"Fireboy\|Wall_right\|Add1~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~22\|cin " "Node \"Fireboy\|Wall_right\|Add1~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~22\|cout " "Node \"Fireboy\|Wall_right\|Add1~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~24\|cin " "Node \"Fireboy\|Wall_right\|Add1~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~22\|combout " "Node \"Fireboy\|Wall_right\|Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~28\|dataa " "Node \"Fireboy\|Wall_right\|Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~14\|combout " "Node \"Fireboy\|Wall_right\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~16\|dataa " "Node \"Fireboy\|Wall_right\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~12\|combout " "Node \"Fireboy\|Wall_right\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~18\|dataa " "Node \"Fireboy\|Wall_right\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~12\|dataa " "Node \"Fireboy\|Wall_right\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~12\|cout " "Node \"Fireboy\|Wall_right\|Add2~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~14\|cin " "Node \"Fireboy\|Wall_right\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~14\|cout " "Node \"Fireboy\|Wall_right\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~16\|cin " "Node \"Fireboy\|Wall_right\|Add2~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~16\|cout " "Node \"Fireboy\|Wall_right\|Add2~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~18\|cin " "Node \"Fireboy\|Wall_right\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~16\|combout " "Node \"Fireboy\|Wall_right\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~28\|datac " "Node \"Fireboy\|Wall_right\|Add1~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~14\|combout " "Node \"Fireboy\|Wall_right\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~16\|datac " "Node \"Fireboy\|Wall_right\|Add1~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~12\|combout " "Node \"Fireboy\|Wall_right\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~18\|datac " "Node \"Fireboy\|Wall_right\|Add1~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~1\|dataa " "Node \"Fireboy\|Wall_right\|always0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan2~0\|datad " "Node \"Fireboy\|Wall_right\|LessThan2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan2~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~2\|datac " "Node \"Fireboy\|Wall_right\|is_Wall~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~0\|datad " "Node \"Fireboy\|Wall_right\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~12\|cout " "Node \"Fireboy\|Add3~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~14\|cin " "Node \"Fireboy\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~14\|combout " "Node \"Fireboy\|Add3~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~13\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~1\|datad " "Node \"Fireboy\|Wall_right\|LessThan6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~3\|datac " "Node \"Fireboy\|Wall_right\|is_Wall~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|is_Wall~2\|dataa " "Node \"Fireboy\|Wall_right\|is_Wall~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~2\|datab " "Node \"Fireboy\|Wall_right\|always0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~1\|datab " "Node \"Fireboy\|Wall_right\|always0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~0\|datab " "Node \"Fireboy\|Wall_right\|always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias~4\|datac " "Node \"Fireboy\|Wall_right\|x_bias~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~17\|dataa " "Node \"Fireboy\|Wall_right\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~14\|dataa " "Node \"Fireboy\|Wall_right\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~14\|dataa " "Node \"Fireboy\|Wall_right\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~10\|combout " "Node \"Fireboy\|Add3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~4\|datab " "Node \"Fireboy\|Wall_right\|always0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~2\|datad " "Node \"Fireboy\|Wall_right\|LessThan6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~21\|dataa " "Node \"Fireboy\|Wall_right\|Add1~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~10\|dataa " "Node \"Fireboy\|Wall_right\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~10\|cout " "Node \"Fireboy\|Wall_right\|Add1~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~12\|cin " "Node \"Fireboy\|Wall_right\|Add1~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~10\|combout " "Node \"Fireboy\|Wall_right\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~20\|dataa " "Node \"Fireboy\|Wall_right\|Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~2\|datad " "Node \"Fireboy\|Wall_right\|LessThan9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~2\|combout " "Node \"Fireboy\|Wall_right\|LessThan9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~1\|datac " "Node \"Fireboy\|Wall_right\|always0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~10\|dataa " "Node \"Fireboy\|Wall_right\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~10\|cout " "Node \"Fireboy\|Wall_right\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~12\|cin " "Node \"Fireboy\|Wall_right\|Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~10\|combout " "Node \"Fireboy\|Wall_right\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~20\|datac " "Node \"Fireboy\|Wall_right\|Add1~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan2~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~3\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~3\|datab " "Node \"Fireboy\|Wall_down\|LessThan9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~3\|combout " "Node \"Fireboy\|Wall_down\|LessThan9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~1\|datac " "Node \"Fireboy\|Wall_down\|LessThan4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~1\|dataa " "Node \"Fireboy\|Wall_down\|LessThan9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~0\|combout " "Node \"Fireboy\|Wall_down\|LessThan6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~1\|dataa " "Node \"Fireboy\|Wall_down\|LessThan6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~1\|dataa " "Node \"Fireboy\|Wall_down\|LessThan2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~2\|dataa " "Node \"Fireboy\|Add3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~2\|cout " "Node \"Fireboy\|Add3~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~4\|cin " "Node \"Fireboy\|Add3~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~4\|combout " "Node \"Fireboy\|Add3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~3\|datad " "Node \"Fireboy\|Wall_right\|LessThan9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~3\|combout " "Node \"Fireboy\|Wall_right\|LessThan9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~5\|datab " "Node \"Fireboy\|Wall_right\|always0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~10\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~3\|dataa " "Node \"Fireboy\|Wall_right\|Add1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~3\|cout " "Node \"Fireboy\|Wall_right\|Add1~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~5\|cin " "Node \"Fireboy\|Wall_right\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~5\|cout " "Node \"Fireboy\|Wall_right\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~6\|cin " "Node \"Fireboy\|Wall_right\|Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~6\|combout " "Node \"Fireboy\|Wall_right\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~8\|dataa " "Node \"Fireboy\|Wall_right\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~6\|cout " "Node \"Fireboy\|Wall_right\|Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~10\|cin " "Node \"Fireboy\|Wall_right\|Add1~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~1\|datad " "Node \"Fireboy\|Wall_right\|LessThan9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~1\|combout " "Node \"Fireboy\|Wall_right\|LessThan9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~2\|dataa " "Node \"Fireboy\|Wall_right\|LessThan9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~4\|dataa " "Node \"Fireboy\|Wall_right\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~4\|combout " "Node \"Fireboy\|Wall_right\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~9\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~4\|cout " "Node \"Fireboy\|Wall_right\|Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~6\|cin " "Node \"Fireboy\|Wall_right\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~6\|combout " "Node \"Fireboy\|Wall_right\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~11\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~6\|cout " "Node \"Fireboy\|Wall_right\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~8\|cin " "Node \"Fireboy\|Wall_right\|Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~8\|combout " "Node \"Fireboy\|Wall_right\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~8\|datac " "Node \"Fireboy\|Wall_right\|Add1~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~8\|cout " "Node \"Fireboy\|Wall_right\|Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~10\|cin " "Node \"Fireboy\|Wall_right\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~0\|datac " "Node \"Fireboy\|Wall_right\|LessThan6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~0\|combout " "Node \"Fireboy\|Wall_right\|LessThan6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~2\|datab " "Node \"Fireboy\|Wall_right\|LessThan6~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan2~0\|dataa " "Node \"Fireboy\|Wall_right\|LessThan2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~4\|cout " "Node \"Fireboy\|Add3~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~6\|cin " "Node \"Fireboy\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~6\|combout " "Node \"Fireboy\|Add3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~5\|datac " "Node \"Fireboy\|Wall_right\|always0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~12\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~5\|dataa " "Node \"Fireboy\|Wall_right\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~2\|datab " "Node \"Fireboy\|Wall_right\|LessThan9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~6\|dataa " "Node \"Fireboy\|Wall_right\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~0\|datad " "Node \"Fireboy\|Wall_right\|LessThan6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~6\|cout " "Node \"Fireboy\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~8\|cin " "Node \"Fireboy\|Add3~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~8\|cout " "Node \"Fireboy\|Add3~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~10\|cin " "Node \"Fireboy\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~8\|combout " "Node \"Fireboy\|Add3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~9\|dataa " "Node \"Fireboy\|Wall_right\|Add1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~2\|datac " "Node \"Fireboy\|Wall_right\|LessThan6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~6\|dataa " "Node \"Fireboy\|Wall_right\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~2\|datac " "Node \"Fireboy\|Wall_right\|LessThan9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~8\|dataa " "Node \"Fireboy\|Wall_right\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan2~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~5\|datad " "Node \"Fireboy\|Wall_right\|always0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~2\|combout " "Node \"Fireboy\|Add3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~3\|datac " "Node \"Fireboy\|Wall_right\|LessThan9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~5\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~1\|dataa " "Node \"Fireboy\|Wall_right\|Add1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~1\|cout " "Node \"Fireboy\|Wall_right\|Add1~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~3\|cin " "Node \"Fireboy\|Wall_right\|Add1~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~1\|datac " "Node \"Fireboy\|Wall_right\|LessThan9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~3\|dataa " "Node \"Fireboy\|Wall_right\|Add2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~3\|cout " "Node \"Fireboy\|Wall_right\|Add2~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~4\|cin " "Node \"Fireboy\|Wall_right\|Add2~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~0\|datab " "Node \"Fireboy\|Wall_right\|LessThan6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~2\|dataa " "Node \"Fireboy\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~2\|combout " "Node \"Fireboy\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[1\]~5\|dataa " "Node \"Fireboy\|Wall_left\|x_bias\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~0\|datab " "Node \"Fireboy\|Wall_left\|LessThan6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~0\|combout " "Node \"Fireboy\|Wall_left\|LessThan6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan2~0\|dataa " "Node \"Fireboy\|Wall_left\|LessThan2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~2\|datab " "Node \"Fireboy\|Wall_left\|LessThan6~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~3\|datac " "Node \"Fireboy\|Wall_left\|LessThan9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~3\|combout " "Node \"Fireboy\|Wall_left\|LessThan9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~7\|datab " "Node \"Fireboy\|Wall_left\|always0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~1\|dataa " "Node \"Fireboy\|Wall_left\|Add1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~1\|cout " "Node \"Fireboy\|Wall_left\|Add1~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~2\|cin " "Node \"Fireboy\|Wall_left\|Add1~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~2\|combout " "Node \"Fireboy\|Wall_left\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~4\|dataa " "Node \"Fireboy\|Wall_left\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~2\|cout " "Node \"Fireboy\|Wall_left\|Add1~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~6\|cin " "Node \"Fireboy\|Wall_left\|Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~6\|combout " "Node \"Fireboy\|Wall_left\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~8\|dataa " "Node \"Fireboy\|Wall_left\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~6\|cout " "Node \"Fireboy\|Wall_left\|Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~10\|cin " "Node \"Fireboy\|Wall_left\|Add1~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~10\|combout " "Node \"Fireboy\|Wall_left\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~12\|dataa " "Node \"Fireboy\|Wall_left\|Add1~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~10\|cout " "Node \"Fireboy\|Wall_left\|Add1~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~14\|cin " "Node \"Fireboy\|Wall_left\|Add1~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~1\|datac " "Node \"Fireboy\|Wall_left\|LessThan9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~1\|combout " "Node \"Fireboy\|Wall_left\|LessThan9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~2\|dataa " "Node \"Fireboy\|Wall_left\|LessThan9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~3\|dataa " "Node \"Fireboy\|Wall_left\|Add2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~3\|cout " "Node \"Fireboy\|Wall_left\|Add2~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~5\|cin " "Node \"Fireboy\|Wall_left\|Add2~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~5\|cout " "Node \"Fireboy\|Wall_left\|Add2~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~6\|cin " "Node \"Fireboy\|Wall_left\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~6\|combout " "Node \"Fireboy\|Wall_left\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~8\|datac " "Node \"Fireboy\|Wall_left\|Add1~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~6\|cout " "Node \"Fireboy\|Wall_left\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~8\|cin " "Node \"Fireboy\|Wall_left\|Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~8\|combout " "Node \"Fireboy\|Wall_left\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~12\|datac " "Node \"Fireboy\|Wall_left\|Add1~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~8\|cout " "Node \"Fireboy\|Wall_left\|Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~10\|cin " "Node \"Fireboy\|Wall_left\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~2\|cout " "Node \"Fireboy\|Add2~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~4\|cin " "Node \"Fireboy\|Add2~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~4\|combout " "Node \"Fireboy\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~5\|dataa " "Node \"Fireboy\|Wall_left\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~0\|datac " "Node \"Fireboy\|Wall_left\|LessThan6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~3\|datad " "Node \"Fireboy\|Wall_left\|LessThan9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~2\|dataa " "Node \"Fireboy\|Wall_left\|Add1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~1\|datad " "Node \"Fireboy\|Wall_left\|LessThan9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~5\|dataa " "Node \"Fireboy\|Wall_left\|Add2~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~4\|cout " "Node \"Fireboy\|Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~6\|cin " "Node \"Fireboy\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~6\|combout " "Node \"Fireboy\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~0\|datad " "Node \"Fireboy\|Wall_left\|LessThan6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~9\|dataa " "Node \"Fireboy\|Wall_left\|Add1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~6\|dataa " "Node \"Fireboy\|Wall_left\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~2\|datab " "Node \"Fireboy\|Wall_left\|LessThan9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~6\|dataa " "Node \"Fireboy\|Wall_left\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~7\|datac " "Node \"Fireboy\|Wall_left\|always0~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~6\|cout " "Node \"Fireboy\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~8\|cin " "Node \"Fireboy\|Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~8\|combout " "Node \"Fireboy\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan2~0\|datab " "Node \"Fireboy\|Wall_left\|LessThan2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~13\|dataa " "Node \"Fireboy\|Wall_left\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~2\|datac " "Node \"Fireboy\|Wall_left\|LessThan6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~10\|dataa " "Node \"Fireboy\|Wall_left\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~2\|datac " "Node \"Fireboy\|Wall_left\|LessThan9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~8\|dataa " "Node \"Fireboy\|Wall_left\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~7\|datad " "Node \"Fireboy\|Wall_left\|always0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~8\|cout " "Node \"Fireboy\|Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~10\|cin " "Node \"Fireboy\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~11\|datab " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~26\|datab " "Node \"Fireboy\|Wall_right\|Add1~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~28\|datab " "Node \"Fireboy\|Wall_right\|Add1~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~16\|datab " "Node \"Fireboy\|Wall_right\|Add1~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~18\|datab " "Node \"Fireboy\|Wall_right\|Add1~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~20\|datab " "Node \"Fireboy\|Wall_right\|Add1~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|always0~0\|datac " "Node \"Fireboy\|Wall_right\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~13\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~18\|dataa " "Node \"Fireboy\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan10~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~5\|datab " "Node \"Fireboy\|Wall_up\|y_bias~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~3\|datac " "Node \"Fireboy\|Wall_up\|is_Wall~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~2\|datab " "Node \"Fireboy\|Wall_down\|LessThan6~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~2\|datad " "Node \"Fireboy\|Wall_down\|LessThan9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~3\|datac " "Node \"Fireboy\|Wall_down\|is_Wall~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~1\|datab " "Node \"Fireboy\|Add7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~29\|datac " "Node \"Fireboy\|Wall_right\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~17\|datac " "Node \"Fireboy\|Wall_right\|Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~19\|datac " "Node \"Fireboy\|Wall_right\|Add1~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~21\|datac " "Node \"Fireboy\|Wall_right\|Add1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~12\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~5\|datac " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~29\|dataa " "Node \"Fireboy\|Wall_right\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~22\|dataa " "Node \"Fireboy\|Wall_right\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~16\|dataa " "Node \"Fireboy\|Wall_right\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~0\|datad " "Node \"Fireboy\|Wall_right\|LessThan9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan10~0\|datab " "Node \"Fireboy\|Wall_down\|LessThan10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|is_Wall~3\|dataa " "Node \"Fireboy\|Wall_up\|is_Wall~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~2\|dataa " "Node \"Fireboy\|Wall_down\|LessThan6~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~14\|dataa " "Node \"Fireboy\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[2\]~10\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~27\|datad " "Node \"Fireboy\|Wall_right\|Add1~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~29\|datad " "Node \"Fireboy\|Wall_right\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~17\|datad " "Node \"Fireboy\|Wall_right\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~19\|datad " "Node \"Fireboy\|Wall_right\|Add1~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~21\|datad " "Node \"Fireboy\|Wall_right\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[3\]~12\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[3\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[1\]~5\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[1\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~7\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[9\]~9\|datac " "Node \"Fireboy\|Wall_left\|x_bias\[9\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan7~0\|datad " "Node \"Fireboy\|Wall_right\|LessThan7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan8~1\|datac " "Node \"Fireboy\|Wall_right\|LessThan8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~0\|dataa " "Node \"Fireboy\|Wall_right\|LessThan11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~2\|dataa " "Node \"Fireboy\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~4\|dataa " "Node \"Fireboy\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~38\|datad " "Node \"Fireboy\|Add7~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~43\|datad " "Node \"Fireboy\|Add7~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~53\|datad " "Node \"Fireboy\|Add7~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~33\|datad " "Node \"Fireboy\|Add7~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~48\|datad " "Node \"Fireboy\|Add7~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~28\|datad " "Node \"Fireboy\|Add7~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~18\|datad " "Node \"Fireboy\|Add7~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~17\|datad " "Node \"Fireboy\|Add7~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~58\|datad " "Node \"Fireboy\|Add7~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~35\|datab " "Node \"Fireboy\|Wall_up\|Add3~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~31\|datab " "Node \"Fireboy\|Wall_up\|Add3~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~27\|datab " "Node \"Fireboy\|Wall_up\|Add3~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|Add3~4\|datac " "Node \"Fireboy\|Wall_up\|Add3~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|is_Wall~2\|datab " "Node \"Fireboy\|Wall_down\|is_Wall~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~2\|datac " "Node \"Fireboy\|Wall_down\|LessThan9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~1\|datad " "Node \"Fireboy\|Wall_down\|LessThan2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~12\|dataa " "Node \"Fireboy\|Add3~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~12\|dataa " "Node \"Fireboy\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[8\]~23\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[8\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~20\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[7\]~19\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[7\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~22\|datab " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[9\]~21\|dataa " "Node \"Fireboy\|Fireboy_X_Pos_in\[9\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[3\]~11\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[3\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[5\]~17\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[5\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Fireboy_X_Pos_in\[1\]~6\|datac " "Node \"Fireboy\|Fireboy_X_Pos_in\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|is_Wall~5\|datac " "Node \"Fireboy\|Wall_left\|is_Wall~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~8\|datad " "Node \"Fireboy\|Wall_left\|always0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[9\]~2\|datad " "Node \"Fireboy\|Wall_right\|x_bias\[9\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|always0~4\|datad " "Node \"Fireboy\|Wall_left\|always0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add0~16\|dataa " "Node \"Fireboy\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add1~18\|dataa " "Node \"Fireboy\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan11~2\|datad " "Node \"Fireboy\|Wall_right\|LessThan11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan12~1\|datad " "Node \"Fireboy\|Wall_right\|LessThan12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~24\|datad " "Node \"Fireboy\|Add7~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~5\|datad " "Node \"Fireboy\|Add7~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~9\|datad " "Node \"Fireboy\|Add7~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~49\|datad " "Node \"Fireboy\|Add7~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~44\|datad " "Node \"Fireboy\|Add7~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~4\|datac " "Node \"Fireboy\|Add7~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~19\|datad " "Node \"Fireboy\|Add7~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~34\|datad " "Node \"Fireboy\|Add7~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~39\|datad " "Node \"Fireboy\|Add7~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add7~29\|datad " "Node \"Fireboy\|Add7~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_up\|y_bias~5\|dataa " "Node \"Fireboy\|Wall_up\|y_bias~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~1\|datab " "Node \"Fireboy\|Wall_down\|LessThan6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~1\|datac " "Node \"Fireboy\|Wall_down\|LessThan9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan2~1\|datab " "Node \"Fireboy\|Wall_down\|LessThan2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~8\|dataa " "Node \"Fireboy\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~8\|dataa " "Node \"Fireboy\|Add3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan4~1\|datab " "Node \"Fireboy\|Wall_down\|LessThan4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~0\|dataa " "Node \"Fireboy\|Wall_down\|LessThan9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~0\|dataa " "Node \"Fireboy\|Wall_down\|LessThan6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~6\|dataa " "Node \"Fireboy\|Add3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~6\|dataa " "Node \"Fireboy\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~4\|datad " "Node \"Fireboy\|Wall_left\|Add1~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~3\|datad " "Node \"Fireboy\|Wall_down\|LessThan9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~4\|dataa " "Node \"Fireboy\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~0\|datad " "Node \"Fireboy\|Wall_down\|LessThan6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~4\|dataa " "Node \"Fireboy\|Add3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~8\|datab " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~3\|datac " "Node \"Fireboy\|Wall_down\|LessThan9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan9~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_down\|LessThan6~0\|datac " "Node \"Fireboy\|Wall_down\|LessThan6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~0\|dataa " "Node \"Fireboy\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~0\|combout " "Node \"Fireboy\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|x_bias\[0\]~6\|dataa " "Node \"Fireboy\|Wall_left\|x_bias\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan6~0\|dataa " "Node \"Fireboy\|Wall_left\|LessThan6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~3\|datab " "Node \"Fireboy\|Wall_left\|LessThan9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add1~1\|datab " "Node \"Fireboy\|Wall_left\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|LessThan9~1\|datab " "Node \"Fireboy\|Wall_left\|LessThan9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~1\|dataa " "Node \"Fireboy\|Wall_left\|Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~1\|cout " "Node \"Fireboy\|Wall_left\|Add2~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_left\|Add2~3\|cin " "Node \"Fireboy\|Wall_left\|Add2~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~0\|cout " "Node \"Fireboy\|Add2~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add2~2\|cin " "Node \"Fireboy\|Add2~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~0\|dataa " "Node \"Fireboy\|Add3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~0\|combout " "Node \"Fireboy\|Add3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~3\|datab " "Node \"Fireboy\|Wall_right\|LessThan9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|x_bias\[0\]~6\|dataa " "Node \"Fireboy\|Wall_right\|x_bias\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add1~1\|datab " "Node \"Fireboy\|Wall_right\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan9~1\|datab " "Node \"Fireboy\|Wall_right\|LessThan9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~1\|dataa " "Node \"Fireboy\|Wall_right\|Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~1\|cout " "Node \"Fireboy\|Wall_right\|Add2~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|Add2~3\|cin " "Node \"Fireboy\|Wall_right\|Add2~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Wall_right\|LessThan6~0\|dataa " "Node \"Fireboy\|Wall_right\|LessThan6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~0\|cout " "Node \"Fireboy\|Add3~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""} { "Warning" "WSTA_SCC_NODE" "Fireboy\|Add3~2\|cin " "Node \"Fireboy\|Add3~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639796450740 ""}  } { { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 24 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 5 -1 0 } } { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 208 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 33 -1 0 } } { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 192 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 51 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 4 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 40 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 6 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 19 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 29 -1 0 } } { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 36 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 50 -1 0 } } { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 204 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 47 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 11 -1 0 } } { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 32 -1 0 } } { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 30 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 15 -1 0 } } { "Map.sv" "" { Text "D:/Github/ECE385/Final_Project/Map.sv" 26 -1 0 } } { "Fireboy.sv" "" { Text "D:/Github/ECE385/Final_Project/Fireboy.sv" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1639796450740 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1622 " "Design contains combinational loop of 1622 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1639796450767 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller_instance\|v_counter\[0\] CLOCK_50 " "Register VGA_controller:vga_controller_instance\|v_counter\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639796450779 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639796450779 "|lab8|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag " "Node: AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioController:AC\|counter\[0\] AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag " "Register AudioController:AC\|counter\[0\] is being clocked by AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639796450779 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639796450779 "|lab8|AudioController:AC|I2C_Protocol:I2C_P|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioController:AC\|I2C_Protocol:I2C_P\|SCLK " "Node: AudioController:AC\|I2C_Protocol:I2C_P\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioController:AC\|I2C_Protocol:I2C_P\|tick_counter\[3\] AudioController:AC\|I2C_Protocol:I2C_P\|SCLK " "Register AudioController:AC\|I2C_Protocol:I2C_P\|tick_counter\[3\] is being clocked by AudioController:AC\|I2C_Protocol:I2C_P\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639796450779 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639796450779 "|lab8|AudioController:AC|I2C_Protocol:I2C_P|SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioController:AC\|fast_LR_CLK " "Node: AudioController:AC\|fast_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioController:AC\|read_counter\[0\] AudioController:AC\|fast_LR_CLK " "Register AudioController:AC\|read_counter\[0\] is being clocked by AudioController:AC\|fast_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639796450779 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639796450779 "|lab8|AudioController:AC|fast_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioController:AC\|AUD_DACLRCK " "Node: AudioController:AC\|AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioController:AC\|MusicData\[5\] AudioController:AC\|AUD_DACLRCK " "Register AudioController:AC\|MusicData\[5\] is being clocked by AudioController:AC\|AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639796450779 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639796450779 "|lab8|AudioController:AC|AUD_DACLRCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639796450856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639796450856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639796450856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: AC\|UCP\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: AC\|UCP\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639796450856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: AC\|UCP\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: AC\|UCP\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639796450856 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1639796450856 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639796450858 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639796450858 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639796450858 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1639796450858 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1639796450858 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639796450858 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639796450858 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639796450858 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639796450858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 19776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AudioController:AC\|fast_LR_CLK  " "Automatically promoted node AudioController:AC\|fast_LR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "AudioController.sv" "" { Text "D:/Github/ECE385/Final_Project/AudioController.sv" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AudioController:AC\|AUD_DACLRCK  " "Automatically promoted node AudioController:AC\|AUD_DACLRCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Destination node AUD_DACLRCK~output" {  } { { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "AudioController.sv" "" { Text "D:/Github/ECE385/Final_Project/AudioController.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AudioController:AC\|I2C_Protocol:I2C_P\|SCLK  " "Automatically promoted node AudioController:AC\|I2C_Protocol:I2C_P\|SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:AC\|I2C_Protocol:I2C_P\|SCLK~0 " "Destination node AudioController:AC\|I2C_Protocol:I2C_P\|SCLK~0" {  } { { "I2C_Protocol.v" "" { Text "D:/Github/ECE385/Final_Project/I2C_Protocol.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 14535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:AC\|I2C_Protocol:I2C_P\|Mux0~6 " "Destination node AudioController:AC\|I2C_Protocol:I2C_P\|Mux0~6" {  } { { "I2C_Protocol.v" "" { Text "D:/Github/ECE385/Final_Project/I2C_Protocol.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 15911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 20375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639796451800 ""}  } { { "I2C_Protocol.v" "" { Text "D:/Github/ECE385/Final_Project/I2C_Protocol.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag  " "Automatically promoted node AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag~1 " "Destination node AudioController:AC\|I2C_Protocol:I2C_P\|finish_flag~1" {  } { { "I2C_Protocol.v" "" { Text "D:/Github/ECE385/Final_Project/I2C_Protocol.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 17862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639796451801 ""}  } { { "I2C_Protocol.v" "" { Text "D:/Github/ECE385/Final_Project/I2C_Protocol.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 3909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 15322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639796451801 ""}  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_rnw~3 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_rnw~3" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 15149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~0 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 15162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~1 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~1" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 15163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[0\] " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[2\] " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[1\] " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451801 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639796451801 ""}  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 4295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451801 ""}  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 1674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451801 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 3137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639796451802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|readdata\[0\]~0 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|readdata\[0\]~0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 16455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639796451802 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639796451802 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 0 { 0 ""} 0 2149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639796451802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639796453034 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639796453041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639796453042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639796453052 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639796453086 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639796453087 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1639796453087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639796453088 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639796453100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639796453100 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639796453106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639796454293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639796454302 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639796454302 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639796454302 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1639796454302 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639796454302 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_clk.v" "" { Text "D:/Github/ECE385/Final_Project/vga_clk.v" 90 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 130 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 16 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1639796454556 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_clk.v" "" { Text "D:/Github/ECE385/Final_Project/vga_clk.v" 90 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 130 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1639796454556 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_clk.v" "" { Text "D:/Github/ECE385/Final_Project/vga_clk.v" 90 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 130 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1639796454557 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/Github/ECE385/Final_Project/USB_Clock_PLL.v" 94 0 0 } } { "AudioController.sv" "" { Text "D:/Github/ECE385/Final_Project/AudioController.sv" 82 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 175 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1639796454565 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[0\] AUD_XCK~output " "PLL \"AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/Github/ECE385/Final_Project/USB_Clock_PLL.v" 94 0 0 } } { "AudioController.sv" "" { Text "D:/Github/ECE385/Final_Project/AudioController.sv" 82 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 175 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1639796454565 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[1\] AUD_BCLK~output " "PLL \"AudioController:AC\|USB_Clock_PLL:UCP\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Github/ECE385/Final_Project/db/usb_clock_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/Github/ECE385/Final_Project/USB_Clock_PLL.v" 94 0 0 } } { "AudioController.sv" "" { Text "D:/Github/ECE385/Final_Project/AudioController.sv" 82 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 175 0 0 } } { "lab8.sv" "" { Text "D:/Github/ECE385/Final_Project/lab8.sv" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1639796454565 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639796456014 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639796456014 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639796456024 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639796456045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639796458752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639796460488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639796460594 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639796467953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639796467953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639796469758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/Github/ECE385/Final_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639796475505 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639796475505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639796476587 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1639796476587 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639796476587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639796476590 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639796476928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639796476997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639796478010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639796478015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639796479008 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639796480806 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639796482760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/ECE385/Final_Project/lab8.fit.smsg " "Generated suppressed messages file D:/Github/ECE385/Final_Project/lab8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639796483533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1956 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1956 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6186 " "Peak virtual memory: 6186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639796485474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 18 11:01:25 2021 " "Processing ended: Sat Dec 18 11:01:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639796485474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639796485474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639796485474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639796485474 ""}
