RE
UART
NEEDED
REALLY
BREAK
DETECT
IN
ARTICLE
JIMCTAUCETIISCBRCOM
JIM
CATHEY
WROTE
IN
ARTICLE
ALANAPPLECOM
ALAN
MIMMS
WRITES
ACTUALLY
DETECTING
A
BREAK
IS
DONE
BY
WATCHING
FOR
A
CHARACTER
CONTAINING
ALL
ZERO
BITS
WITH
THE
FRAMING
ERROR
RESULTING
FROM
ITS
RECEIPT
THIS
TRUE
ENOUGH
BUT
MEANS
THAT
THE
LINE
STAYED
IN
THE
ZERO
BIT
STATE
EVEN
PAST
THE
STOP
BIT
TIME
SLOT
WHICH
BASICALLY
INDICATES
A
BREAK
THERE
IS
NO
SPECIAL
WAY
TO
DETECT
BREAK
THAT
I
HAVE
FOUND
OTHER
THAN
THIS
THERES
NO
MAGIC
SIGNAL
GENERATED
BY
UARTS
ETC
ZILOG
SCC
BREAK
DETECT
THIS
IS
A
VERY
POPULAR
PART
BUT
IT
HAS
A
NUMBER
OF
QUIRKS
ESPECIALLY
IN
HDLC
MODE
SIGNETICS
DUSCC
BREAK
START
DETECT
BREAK
END
DETECT
TWO
OF
THE
BITS
IN
THE
RECEIVER
STATUS
REGISTER
YOU
CAN
ENABLE
AN
INTERRUPT
ON
EITHER
OF
THESE
BITS
GOING
HIGH
TOO
ALSO
ONLY
ONE
NULL
WILL
BE
PUT
IN
THE
FIFO
PER
BREAK
DETECTED
THIS
IS
SIMPLY
THE
BEST
SERIAL
CHIP
IVE
EVER
WORKED
WITH
MANY
LESS
QUIRKS
THAN
THE
SCC
WHICH
IS
IMHO
SECONDBEST
DEATH
TO
DEVICES
AND
I
THOUGHT
I
KNEW
A
LOT
ABOUT
SERIAL
DEVICES
PERHAPS
I
SHOULD
JUST
KEEP
MY
BIG
MOUTH
SHUT
SORRY
ALAN
MIMMS
ALANAPPLECOM
APPLEALAN
MY
OPINIONS
ARE
GENERALLY
PORTABLE
MACINTOSH
SOFTWARE
GROUP
PRETTY
WORTHLESS
BUT
APPLE
COMPUTER
THEY
ARE
MY
OWN
ART
WITHOUT
ENGINEERING
IS
DREAMING
ENGINEERING
WITHOUT
ART
IS
CALCULATING
STEVEN
K
ROBERTS
IN
COMPUTING
ACROSS
AMERICA
