
UART_communication_updatev2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001320  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080014c0  080014c0  000024c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001534  08001534  00003054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001534  08001534  00002534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800153c  0800153c  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800153c  0800153c  0000253c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001540  08001540  00002540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001544  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000054  08001598  00003054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f8  08001598  000035f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 12 .debug_info   000024f0  00000000  00000000  00003084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a62  00000000  00000000  00005574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000288  00000000  00000000  00005fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001c5  00000000  00000000  00006260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001b20  00000000  00000000  00006425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003cd0  00000000  00000000  00007f45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083044  00000000  00000000  0000bc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008ec59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ccc  00000000  00000000  0008ec9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0008f968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000054 	.word	0x20000054
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080014a8 	.word	0x080014a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000058 	.word	0x20000058
 80001dc:	080014a8 	.word	0x080014a8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <DMA2_Stream0_IRQHandler>:

}

// ===== NEW IMPROVED: Added IRQ handler
void DMA2_Stream0_IRQHandler(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
    if (DMA2->LISR & LISR_TCIF0) {
 8000294:	4b11      	ldr	r3, [pc, #68]	@ (80002dc <DMA2_Stream0_IRQHandler+0x4c>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	f003 0320 	and.w	r3, r3, #32
 800029c:	2b00      	cmp	r3, #0
 800029e:	d008      	beq.n	80002b2 <DMA2_Stream0_IRQHandler+0x22>
        g_dma_mem2mem_cmplt = 1;
 80002a0:	4b0f      	ldr	r3, [pc, #60]	@ (80002e0 <DMA2_Stream0_IRQHandler+0x50>)
 80002a2:	2201      	movs	r2, #1
 80002a4:	701a      	strb	r2, [r3, #0]
        DMA2->LIFCR |= LIFCR_CTCIF0;
 80002a6:	4b0d      	ldr	r3, [pc, #52]	@ (80002dc <DMA2_Stream0_IRQHandler+0x4c>)
 80002a8:	689b      	ldr	r3, [r3, #8]
 80002aa:	4a0c      	ldr	r2, [pc, #48]	@ (80002dc <DMA2_Stream0_IRQHandler+0x4c>)
 80002ac:	f043 0320 	orr.w	r3, r3, #32
 80002b0:	6093      	str	r3, [r2, #8]
    }
    if (DMA2->LISR & LISR_TEIF0) {
 80002b2:	4b0a      	ldr	r3, [pc, #40]	@ (80002dc <DMA2_Stream0_IRQHandler+0x4c>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	f003 0308 	and.w	r3, r3, #8
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d008      	beq.n	80002d0 <DMA2_Stream0_IRQHandler+0x40>
        g_dma_mem2mem_error = 1;
 80002be:	4b09      	ldr	r3, [pc, #36]	@ (80002e4 <DMA2_Stream0_IRQHandler+0x54>)
 80002c0:	2201      	movs	r2, #1
 80002c2:	701a      	strb	r2, [r3, #0]
        DMA2->LIFCR |= LIFCR_CTEIF0;
 80002c4:	4b05      	ldr	r3, [pc, #20]	@ (80002dc <DMA2_Stream0_IRQHandler+0x4c>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	4a04      	ldr	r2, [pc, #16]	@ (80002dc <DMA2_Stream0_IRQHandler+0x4c>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6093      	str	r3, [r2, #8]
    }
}
 80002d0:	bf00      	nop
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	40026400 	.word	0x40026400
 80002e0:	20000070 	.word	0x20000070
 80002e4:	20000071 	.word	0x20000071

080002e8 <main>:
extern char g_frame_data[256];  // ===== NEW ADDED: Use parsed frame data

char msg_buff[300];  // ===== NEW ADDED: Increased size to avoid sprintf overflow warning

int main(void)
{
 80002e8:	b598      	push	{r3, r4, r7, lr}
 80002ea:	af00      	add	r7, sp, #0
    uart2_rx_tx_init();
 80002ec:	f000 f974 	bl	80005d8 <uart2_rx_tx_init>
    dma1_init();
 80002f0:	f000 f9f4 	bl	80006dc <dma1_init>
    dma1_stream5_uart_rx_config();
 80002f4:	f000 fa0e 	bl	8000714 <dma1_stream5_uart_rx_config>

    sprintf(msg_buff,"System Ready...\r\n");
 80002f8:	492e      	ldr	r1, [pc, #184]	@ (80003b4 <main+0xcc>)
 80002fa:	482f      	ldr	r0, [pc, #188]	@ (80003b8 <main+0xd0>)
 80002fc:	f000 fc3c 	bl	8000b78 <siprintf>
    dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 8000300:	4c2d      	ldr	r4, [pc, #180]	@ (80003b8 <main+0xd0>)
 8000302:	482d      	ldr	r0, [pc, #180]	@ (80003b8 <main+0xd0>)
 8000304:	f7ff ff6c 	bl	80001e0 <strlen>
 8000308:	4603      	mov	r3, r0
 800030a:	4619      	mov	r1, r3
 800030c:	4620      	mov	r0, r4
 800030e:	f000 fa89 	bl	8000824 <dma1_stream6_uart_tx_config>
    while(!g_tx_cmplt){}
 8000312:	bf00      	nop
 8000314:	4b29      	ldr	r3, [pc, #164]	@ (80003bc <main+0xd4>)
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	b2db      	uxtb	r3, r3
 800031a:	2b00      	cmp	r3, #0
 800031c:	d0fa      	beq.n	8000314 <main+0x2c>

    while(1)
    {
        if(g_uart_error)
 800031e:	4b28      	ldr	r3, [pc, #160]	@ (80003c0 <main+0xd8>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	b2db      	uxtb	r3, r3
 8000324:	2b00      	cmp	r3, #0
 8000326:	d01a      	beq.n	800035e <main+0x76>
        {
            // ===== FIXED: Simplified for basic test
            sprintf(msg_buff,"UART ERROR: Hardware!\r\n");
 8000328:	4926      	ldr	r1, [pc, #152]	@ (80003c4 <main+0xdc>)
 800032a:	4823      	ldr	r0, [pc, #140]	@ (80003b8 <main+0xd0>)
 800032c:	f000 fc24 	bl	8000b78 <siprintf>
            g_uart_error = 0;
 8000330:	4b23      	ldr	r3, [pc, #140]	@ (80003c0 <main+0xd8>)
 8000332:	2200      	movs	r2, #0
 8000334:	701a      	strb	r2, [r3, #0]
            g_tx_cmplt = 0;
 8000336:	4b21      	ldr	r3, [pc, #132]	@ (80003bc <main+0xd4>)
 8000338:	2200      	movs	r2, #0
 800033a:	701a      	strb	r2, [r3, #0]
            dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 800033c:	4c1e      	ldr	r4, [pc, #120]	@ (80003b8 <main+0xd0>)
 800033e:	481e      	ldr	r0, [pc, #120]	@ (80003b8 <main+0xd0>)
 8000340:	f7ff ff4e 	bl	80001e0 <strlen>
 8000344:	4603      	mov	r3, r0
 8000346:	4619      	mov	r1, r3
 8000348:	4620      	mov	r0, r4
 800034a:	f000 fa6b 	bl	8000824 <dma1_stream6_uart_tx_config>
            while(!g_tx_cmplt){}
 800034e:	bf00      	nop
 8000350:	4b1a      	ldr	r3, [pc, #104]	@ (80003bc <main+0xd4>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	2b00      	cmp	r3, #0
 8000358:	d0fa      	beq.n	8000350 <main+0x68>
            // ===== NEW IMPROVED: Auto-recovery on error
            dma1_stream5_uart_rx_config();  // Re-init RX DMA
 800035a:	f000 f9db 	bl	8000714 <dma1_stream5_uart_rx_config>
        }

        if(g_rx_cmplt)
 800035e:	4b1a      	ldr	r3, [pc, #104]	@ (80003c8 <main+0xe0>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	b2db      	uxtb	r3, r3
 8000364:	2b00      	cmp	r3, #0
 8000366:	d0da      	beq.n	800031e <main+0x36>
        {
            g_frame_data[g_rx_len] = '\0';
 8000368:	4b18      	ldr	r3, [pc, #96]	@ (80003cc <main+0xe4>)
 800036a:	881b      	ldrh	r3, [r3, #0]
 800036c:	b29b      	uxth	r3, r3
 800036e:	461a      	mov	r2, r3
 8000370:	4b17      	ldr	r3, [pc, #92]	@ (80003d0 <main+0xe8>)
 8000372:	2100      	movs	r1, #0
 8000374:	5499      	strb	r1, [r3, r2]

            // ===== FIXED: No CRC check for basic test

            sprintf(msg_buff,"Received[%d]: %s\r\n",g_rx_len,g_frame_data);
 8000376:	4b15      	ldr	r3, [pc, #84]	@ (80003cc <main+0xe4>)
 8000378:	881b      	ldrh	r3, [r3, #0]
 800037a:	b29b      	uxth	r3, r3
 800037c:	461a      	mov	r2, r3
 800037e:	4b14      	ldr	r3, [pc, #80]	@ (80003d0 <main+0xe8>)
 8000380:	4914      	ldr	r1, [pc, #80]	@ (80003d4 <main+0xec>)
 8000382:	480d      	ldr	r0, [pc, #52]	@ (80003b8 <main+0xd0>)
 8000384:	f000 fbf8 	bl	8000b78 <siprintf>

            g_rx_cmplt = 0;
 8000388:	4b0f      	ldr	r3, [pc, #60]	@ (80003c8 <main+0xe0>)
 800038a:	2200      	movs	r2, #0
 800038c:	701a      	strb	r2, [r3, #0]
            g_tx_cmplt = 0;
 800038e:	4b0b      	ldr	r3, [pc, #44]	@ (80003bc <main+0xd4>)
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]

            dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 8000394:	4c08      	ldr	r4, [pc, #32]	@ (80003b8 <main+0xd0>)
 8000396:	4808      	ldr	r0, [pc, #32]	@ (80003b8 <main+0xd0>)
 8000398:	f7ff ff22 	bl	80001e0 <strlen>
 800039c:	4603      	mov	r3, r0
 800039e:	4619      	mov	r1, r3
 80003a0:	4620      	mov	r0, r4
 80003a2:	f000 fa3f 	bl	8000824 <dma1_stream6_uart_tx_config>
            while(!g_tx_cmplt){}
 80003a6:	bf00      	nop
 80003a8:	4b04      	ldr	r3, [pc, #16]	@ (80003bc <main+0xd4>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d0fa      	beq.n	80003a8 <main+0xc0>
        if(g_uart_error)
 80003b2:	e7b4      	b.n	800031e <main+0x36>
 80003b4:	080014c0 	.word	0x080014c0
 80003b8:	20000074 	.word	0x20000074
 80003bc:	200004a5 	.word	0x200004a5
 80003c0:	200004a6 	.word	0x200004a6
 80003c4:	080014d4 	.word	0x080014d4
 80003c8:	200004a4 	.word	0x200004a4
 80003cc:	200004a8 	.word	0x200004a8
 80003d0:	200003a4 	.word	0x200003a4
 80003d4:	080014ec 	.word	0x080014ec

080003d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <NMI_Handler+0x4>

080003e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <HardFault_Handler+0x4>

080003e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <MemManage_Handler+0x4>

080003f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <BusFault_Handler+0x4>

080003f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003fc:	bf00      	nop
 80003fe:	e7fd      	b.n	80003fc <UsageFault_Handler+0x4>

08000400 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr

0800040e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040e:	b480      	push	{r7}
 8000410:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000412:	bf00      	nop
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr

0800041c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000428:	4770      	bx	lr

0800042a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800042a:	b580      	push	{r7, lr}
 800042c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800042e:	f000 fb8f 	bl	8000b50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
	...

08000438 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b086      	sub	sp, #24
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000440:	4a14      	ldr	r2, [pc, #80]	@ (8000494 <_sbrk+0x5c>)
 8000442:	4b15      	ldr	r3, [pc, #84]	@ (8000498 <_sbrk+0x60>)
 8000444:	1ad3      	subs	r3, r2, r3
 8000446:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800044c:	4b13      	ldr	r3, [pc, #76]	@ (800049c <_sbrk+0x64>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d102      	bne.n	800045a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000454:	4b11      	ldr	r3, [pc, #68]	@ (800049c <_sbrk+0x64>)
 8000456:	4a12      	ldr	r2, [pc, #72]	@ (80004a0 <_sbrk+0x68>)
 8000458:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800045a:	4b10      	ldr	r3, [pc, #64]	@ (800049c <_sbrk+0x64>)
 800045c:	681a      	ldr	r2, [r3, #0]
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4413      	add	r3, r2
 8000462:	693a      	ldr	r2, [r7, #16]
 8000464:	429a      	cmp	r2, r3
 8000466:	d207      	bcs.n	8000478 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000468:	f000 fba8 	bl	8000bbc <__errno>
 800046c:	4603      	mov	r3, r0
 800046e:	220c      	movs	r2, #12
 8000470:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000472:	f04f 33ff 	mov.w	r3, #4294967295
 8000476:	e009      	b.n	800048c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000478:	4b08      	ldr	r3, [pc, #32]	@ (800049c <_sbrk+0x64>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800047e:	4b07      	ldr	r3, [pc, #28]	@ (800049c <_sbrk+0x64>)
 8000480:	681a      	ldr	r2, [r3, #0]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4413      	add	r3, r2
 8000486:	4a05      	ldr	r2, [pc, #20]	@ (800049c <_sbrk+0x64>)
 8000488:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800048a:	68fb      	ldr	r3, [r7, #12]
}
 800048c:	4618      	mov	r0, r3
 800048e:	3718      	adds	r7, #24
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	20020000 	.word	0x20020000
 8000498:	00000400 	.word	0x00000400
 800049c:	200001a0 	.word	0x200001a0
 80004a0:	200005f8 	.word	0x200005f8

080004a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004a8:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <SystemInit+0x20>)
 80004aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004ae:	4a05      	ldr	r2, [pc, #20]	@ (80004c4 <SystemInit+0x20>)
 80004b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004b8:	bf00      	nop
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	e000ed00 	.word	0xe000ed00

080004c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	4603      	mov	r3, r0
 80004d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	db0b      	blt.n	80004f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004da:	79fb      	ldrb	r3, [r7, #7]
 80004dc:	f003 021f 	and.w	r2, r3, #31
 80004e0:	4907      	ldr	r1, [pc, #28]	@ (8000500 <__NVIC_EnableIRQ+0x38>)
 80004e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004e6:	095b      	lsrs	r3, r3, #5
 80004e8:	2001      	movs	r0, #1
 80004ea:	fa00 f202 	lsl.w	r2, r0, r2
 80004ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80004f2:	bf00      	nop
 80004f4:	370c      	adds	r7, #12
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	e000e100 	.word	0xe000e100

08000504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	6039      	str	r1, [r7, #0]
 800050e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000514:	2b00      	cmp	r3, #0
 8000516:	db0a      	blt.n	800052e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	b2da      	uxtb	r2, r3
 800051c:	490c      	ldr	r1, [pc, #48]	@ (8000550 <__NVIC_SetPriority+0x4c>)
 800051e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000522:	0112      	lsls	r2, r2, #4
 8000524:	b2d2      	uxtb	r2, r2
 8000526:	440b      	add	r3, r1
 8000528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800052c:	e00a      	b.n	8000544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	b2da      	uxtb	r2, r3
 8000532:	4908      	ldr	r1, [pc, #32]	@ (8000554 <__NVIC_SetPriority+0x50>)
 8000534:	79fb      	ldrb	r3, [r7, #7]
 8000536:	f003 030f 	and.w	r3, r3, #15
 800053a:	3b04      	subs	r3, #4
 800053c:	0112      	lsls	r2, r2, #4
 800053e:	b2d2      	uxtb	r2, r2
 8000540:	440b      	add	r3, r1
 8000542:	761a      	strb	r2, [r3, #24]
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr
 8000550:	e000e100 	.word	0xe000e100
 8000554:	e000ed00 	.word	0xe000ed00

08000558 <get_apb1_clock>:
//}

/* ================= CLOCK GET REAL APB1 ================= */
// ===== NEW ADDED: clock config thực tế =====
static uint32_t get_apb1_clock(void)
{
 8000558:	b480      	push	{r7}
 800055a:	b085      	sub	sp, #20
 800055c:	af00      	add	r7, sp, #0
    uint32_t sysclk;
    uint32_t cfgr = RCC->CFGR;
 800055e:	4b11      	ldr	r3, [pc, #68]	@ (80005a4 <get_apb1_clock+0x4c>)
 8000560:	689b      	ldr	r3, [r3, #8]
 8000562:	60bb      	str	r3, [r7, #8]

    if((cfgr & (3U<<2)) == 0) sysclk = 16000000;        // HSI
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	f003 030c 	and.w	r3, r3, #12
 800056a:	2b00      	cmp	r3, #0
 800056c:	d102      	bne.n	8000574 <get_apb1_clock+0x1c>
 800056e:	4b0e      	ldr	r3, [pc, #56]	@ (80005a8 <get_apb1_clock+0x50>)
 8000570:	60fb      	str	r3, [r7, #12]
 8000572:	e001      	b.n	8000578 <get_apb1_clock+0x20>
    else sysclk = 16000000; // simplified (PLL not handled full)
 8000574:	4b0c      	ldr	r3, [pc, #48]	@ (80005a8 <get_apb1_clock+0x50>)
 8000576:	60fb      	str	r3, [r7, #12]

    uint32_t ppre1 = (cfgr >> 10) & 0x7;
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	0a9b      	lsrs	r3, r3, #10
 800057c:	f003 0307 	and.w	r3, r3, #7
 8000580:	607b      	str	r3, [r7, #4]

    if(ppre1 < 4) return sysclk;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2b03      	cmp	r3, #3
 8000586:	d801      	bhi.n	800058c <get_apb1_clock+0x34>
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	e004      	b.n	8000596 <get_apb1_clock+0x3e>
    else return sysclk >> (ppre1 - 3);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	3b03      	subs	r3, #3
 8000590:	68fa      	ldr	r2, [r7, #12]
 8000592:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000596:	4618      	mov	r0, r3
 8000598:	3714      	adds	r7, #20
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	40023800 	.word	0x40023800
 80005a8:	00f42400 	.word	0x00f42400

080005ac <uart_set_baudrate>:

/* ================= BAUD ================= */

static void uart_set_baudrate(uint32_t baudrate)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    uint32_t periph_clk = get_apb1_clock();
 80005b4:	f7ff ffd0 	bl	8000558 <get_apb1_clock>
 80005b8:	60f8      	str	r0, [r7, #12]
    USART2->BRR = (periph_clk + (baudrate/2U))/baudrate;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	085a      	lsrs	r2, r3, #1
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	441a      	add	r2, r3
 80005c2:	4904      	ldr	r1, [pc, #16]	@ (80005d4 <uart_set_baudrate+0x28>)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ca:	608b      	str	r3, [r1, #8]
}
 80005cc:	bf00      	nop
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40004400 	.word	0x40004400

080005d8 <uart2_rx_tx_init>:

/* ================= UART INIT ================= */

void uart2_rx_tx_init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
    // ===== NEW IMPROVED: Reset UART peripheral
    RCC->APB1RSTR |= (1U<<17);
 80005dc:	4b3c      	ldr	r3, [pc, #240]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 80005de:	6a1b      	ldr	r3, [r3, #32]
 80005e0:	4a3b      	ldr	r2, [pc, #236]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 80005e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005e6:	6213      	str	r3, [r2, #32]
    RCC->APB1RSTR &= ~(1U<<17);
 80005e8:	4b39      	ldr	r3, [pc, #228]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 80005ea:	6a1b      	ldr	r3, [r3, #32]
 80005ec:	4a38      	ldr	r2, [pc, #224]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 80005ee:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80005f2:	6213      	str	r3, [r2, #32]

    RCC->AHB1ENR |= GPIOAEN;
 80005f4:	4b36      	ldr	r3, [pc, #216]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 80005f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f8:	4a35      	ldr	r2, [pc, #212]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 80005fa:	f043 0301 	orr.w	r3, r3, #1
 80005fe:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~(0xF << 4);
 8000600:	4b34      	ldr	r3, [pc, #208]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a33      	ldr	r2, [pc, #204]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 8000606:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800060a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0xA << 4);
 800060c:	4b31      	ldr	r3, [pc, #196]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a30      	ldr	r2, [pc, #192]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 8000612:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000616:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] |= (7 << 8);
 8000618:	4b2e      	ldr	r3, [pc, #184]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 800061a:	6a1b      	ldr	r3, [r3, #32]
 800061c:	4a2d      	ldr	r2, [pc, #180]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 800061e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000622:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (7 << 12);
 8000624:	4b2b      	ldr	r3, [pc, #172]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 8000626:	6a1b      	ldr	r3, [r3, #32]
 8000628:	4a2a      	ldr	r2, [pc, #168]	@ (80006d4 <uart2_rx_tx_init+0xfc>)
 800062a:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800062e:	6213      	str	r3, [r2, #32]

    RCC->APB1ENR |= UART2EN;
 8000630:	4b27      	ldr	r3, [pc, #156]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000634:	4a26      	ldr	r2, [pc, #152]	@ (80006d0 <uart2_rx_tx_init+0xf8>)
 8000636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800063a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* ===== NEW ADDED: Explicit frame config ===== */

    USART2->CR1 &= ~CR1_M;        // 8-bit word length
 800063c:	4b26      	ldr	r3, [pc, #152]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	4a25      	ldr	r2, [pc, #148]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000642:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000646:	60d3      	str	r3, [r2, #12]
    USART2->CR1 &= ~CR1_PCE;      // No parity
 8000648:	4b23      	ldr	r3, [pc, #140]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	4a22      	ldr	r2, [pc, #136]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800064e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000652:	60d3      	str	r3, [r2, #12]
    USART2->CR2 &= ~(3U<<12);     // 1 stop bit
 8000654:	4b20      	ldr	r3, [pc, #128]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000656:	691b      	ldr	r3, [r3, #16]
 8000658:	4a1f      	ldr	r2, [pc, #124]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800065a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800065e:	6113      	str	r3, [r2, #16]
    USART2->CR1 &= ~CR1_OVER8;    // Oversampling 16
 8000660:	4b1d      	ldr	r3, [pc, #116]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	4a1c      	ldr	r2, [pc, #112]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000666:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800066a:	60d3      	str	r3, [r2, #12]

    uart_set_baudrate(UART_BAUDRATE);
 800066c:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000670:	f7ff ff9c 	bl	80005ac <uart_set_baudrate>

    USART2->CR3 |= CR3_DMAT | CR3_DMAR;
 8000674:	4b18      	ldr	r3, [pc, #96]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000676:	695b      	ldr	r3, [r3, #20]
 8000678:	4a17      	ldr	r2, [pc, #92]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800067a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800067e:	6153      	str	r3, [r2, #20]

    // ===== IMPROVED: Chỉ bật IDLE interrupt để detect kết thúc dòng
    USART2->CR1 |= CR1_IDLEIE;    // ===== NEW ADDED: Enable IDLE IE để detect frame end mà không cần parser phức tạp
 8000680:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	4a14      	ldr	r2, [pc, #80]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000686:	f043 0310 	orr.w	r3, r3, #16
 800068a:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= CR1_PEIE;      // ===== NEW ADDED: Parity error interrupt
 800068c:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	4a11      	ldr	r2, [pc, #68]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 8000692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000696:	60d3      	str	r3, [r2, #12]
    USART2->CR3 |= CR3_EIE;       // ===== NEW ADDED: Error interrupt enable (frame, noise, overrun)
 8000698:	4b0f      	ldr	r3, [pc, #60]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800069a:	695b      	ldr	r3, [r3, #20]
 800069c:	4a0e      	ldr	r2, [pc, #56]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 800069e:	f043 0301 	orr.w	r3, r3, #1
 80006a2:	6153      	str	r3, [r2, #20]

    USART2->CR1 |= CR1_TE | CR1_RE;
 80006a4:	4b0c      	ldr	r3, [pc, #48]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 80006a6:	68db      	ldr	r3, [r3, #12]
 80006a8:	4a0b      	ldr	r2, [pc, #44]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 80006aa:	f043 030c 	orr.w	r3, r3, #12
 80006ae:	60d3      	str	r3, [r2, #12]

    USART2->CR1 |= CR1_UE;
 80006b0:	4b09      	ldr	r3, [pc, #36]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	4a08      	ldr	r2, [pc, #32]	@ (80006d8 <uart2_rx_tx_init+0x100>)
 80006b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006ba:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(USART2_IRQn,1);  // ===== NEW ADDED: Priority config for USART IRQ
 80006bc:	2101      	movs	r1, #1
 80006be:	2026      	movs	r0, #38	@ 0x26
 80006c0:	f7ff ff20 	bl	8000504 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 80006c4:	2026      	movs	r0, #38	@ 0x26
 80006c6:	f7ff feff 	bl	80004c8 <__NVIC_EnableIRQ>
//    TIM3->PSC = 15999;  // Assuming 16MHz APB1 clock
//    TIM3->ARR = 99;     // ===== NEW ADDED: Tăng ARR để timeout dài hơn ~100ms
//    TIM3->DIER |= (1U<<0);  // Update interrupt enable
//    NVIC_SetPriority(TIM3_IRQn, 3);
//    NVIC_EnableIRQ(TIM3_IRQn);
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40020000 	.word	0x40020000
 80006d8:	40004400 	.word	0x40004400

080006dc <dma1_init>:

/* ================= DMA INIT ================= */

void dma1_init(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
    // ===== NEW IMPROVED: Reset DMA peripheral
    RCC->AHB1RSTR |= (1U<<21);
 80006e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <dma1_init+0x34>)
 80006e2:	691b      	ldr	r3, [r3, #16]
 80006e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000710 <dma1_init+0x34>)
 80006e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006ea:	6113      	str	r3, [r2, #16]
    RCC->AHB1RSTR &= ~(1U<<21);
 80006ec:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <dma1_init+0x34>)
 80006ee:	691b      	ldr	r3, [r3, #16]
 80006f0:	4a07      	ldr	r2, [pc, #28]	@ (8000710 <dma1_init+0x34>)
 80006f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80006f6:	6113      	str	r3, [r2, #16]

    RCC->AHB1ENR |= DMA1EN;
 80006f8:	4b05      	ldr	r3, [pc, #20]	@ (8000710 <dma1_init+0x34>)
 80006fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fc:	4a04      	ldr	r2, [pc, #16]	@ (8000710 <dma1_init+0x34>)
 80006fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000702:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800

08000714 <dma1_stream5_uart_rx_config>:

/* ================= RX CONFIG ================= */

void dma1_stream5_uart_rx_config(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
    DMA1_Stream5->CR &= ~DMA_SCR_EN;
 8000718:	4b3d      	ldr	r3, [pc, #244]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a3c      	ldr	r2, [pc, #240]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800071e:	f023 0301 	bic.w	r3, r3, #1
 8000722:	6013      	str	r3, [r2, #0]
    while(DMA1_Stream5->CR & DMA_SCR_EN){}
 8000724:	bf00      	nop
 8000726:	4b3a      	ldr	r3, [pc, #232]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f003 0301 	and.w	r3, r3, #1
 800072e:	2b00      	cmp	r3, #0
 8000730:	d1f9      	bne.n	8000726 <dma1_stream5_uart_rx_config+0x12>

    DMA1->HIFCR = HIFCR_CLEAR5;
 8000732:	4b38      	ldr	r3, [pc, #224]	@ (8000814 <dma1_stream5_uart_rx_config+0x100>)
 8000734:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8000738:	60da      	str	r2, [r3, #12]

    DMA1_Stream5->PAR  = (uint32_t)&USART2->DR;
 800073a:	4b35      	ldr	r3, [pc, #212]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800073c:	4a36      	ldr	r2, [pc, #216]	@ (8000818 <dma1_stream5_uart_rx_config+0x104>)
 800073e:	609a      	str	r2, [r3, #8]
    DMA1_Stream5->M0AR = (uint32_t)uart_data_buffer;
 8000740:	4b33      	ldr	r3, [pc, #204]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000742:	4a36      	ldr	r2, [pc, #216]	@ (800081c <dma1_stream5_uart_rx_config+0x108>)
 8000744:	60da      	str	r2, [r3, #12]
    DMA1_Stream5->M1AR = (uint32_t)(uart_data_buffer + HALF_BUFF_SIZE);  // ===== NEW IMPROVED: M1AR for dual buffer enabled
 8000746:	4a36      	ldr	r2, [pc, #216]	@ (8000820 <dma1_stream5_uart_rx_config+0x10c>)
 8000748:	4b31      	ldr	r3, [pc, #196]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800074a:	611a      	str	r2, [r3, #16]
    DMA1_Stream5->NDTR = HALF_BUFF_SIZE;  // ===== NEW IMPROVED: NDTR half size for DBM
 800074c:	4b30      	ldr	r3, [pc, #192]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800074e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000752:	605a      	str	r2, [r3, #4]

    DMA1_Stream5->CR |= (4<<25);  // Channel 4 for UART2 RX
 8000754:	4b2e      	ldr	r3, [pc, #184]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a2d      	ldr	r2, [pc, #180]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800075a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800075e:	6013      	str	r3, [r2, #0]

    DMA1_Stream5->CR |= DMA_SCR_MINC;
 8000760:	4b2b      	ldr	r3, [pc, #172]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a2a      	ldr	r2, [pc, #168]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000766:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800076a:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_CIRC;
 800076c:	4b28      	ldr	r3, [pc, #160]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a27      	ldr	r2, [pc, #156]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000776:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_TCIE;
 8000778:	4b25      	ldr	r3, [pc, #148]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a24      	ldr	r2, [pc, #144]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800077e:	f043 0310 	orr.w	r3, r3, #16
 8000782:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_HTIE;     // ===== NEW ADDED: Enable HTIE để process half buffer, tránh mất data
 8000784:	4b22      	ldr	r3, [pc, #136]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a21      	ldr	r2, [pc, #132]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800078a:	f043 0308 	orr.w	r3, r3, #8
 800078e:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_PL_HIGH;  // ===== NEW ADDED: DMA priority high
 8000790:	4b1f      	ldr	r3, [pc, #124]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a1e      	ldr	r2, [pc, #120]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800079a:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_TEIE;
 800079c:	4b1c      	ldr	r3, [pc, #112]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007a2:	f043 0304 	orr.w	r3, r3, #4
 80007a6:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_DBM;      // ===== NEW ADDED: Enable double buffer mode
 80007a8:	4b19      	ldr	r3, [pc, #100]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a18      	ldr	r2, [pc, #96]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007b2:	6013      	str	r3, [r2, #0]

    /* ===== NEW IMPROVED: Enabled FIFO and FEIE */
    DMA1_Stream5->FCR |= DMA_SFCR_DMDIS;
 80007b4:	4b16      	ldr	r3, [pc, #88]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007b6:	695b      	ldr	r3, [r3, #20]
 80007b8:	4a15      	ldr	r2, [pc, #84]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007ba:	f043 0304 	orr.w	r3, r3, #4
 80007be:	6153      	str	r3, [r2, #20]
    DMA1_Stream5->FCR |= DMA_SFCR_FTH_FULL;
 80007c0:	4b13      	ldr	r3, [pc, #76]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007c2:	695b      	ldr	r3, [r3, #20]
 80007c4:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007c6:	f043 0303 	orr.w	r3, r3, #3
 80007ca:	6153      	str	r3, [r2, #20]
    DMA1_Stream5->FCR |= DMA_SFCR_FEIE;
 80007cc:	4b10      	ldr	r3, [pc, #64]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007ce:	695b      	ldr	r3, [r3, #20]
 80007d0:	4a0f      	ldr	r2, [pc, #60]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d6:	6153      	str	r3, [r2, #20]

    // ===== NEW IMPROVED: Added single burst mode (default is single, but explicit)
    DMA1_Stream5->CR &= ~(3U<<23);  // MBURST single
 80007d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a0c      	ldr	r2, [pc, #48]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007de:	f023 73c0 	bic.w	r3, r3, #25165824	@ 0x1800000
 80007e2:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR &= ~(3U<<21);  // PBURST single
 80007e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a09      	ldr	r2, [pc, #36]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 80007ea:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80007ee:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(DMA1_Stream5_IRQn,2);
 80007f0:	2102      	movs	r1, #2
 80007f2:	2010      	movs	r0, #16
 80007f4:	f7ff fe86 	bl	8000504 <__NVIC_SetPriority>
    NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80007f8:	2010      	movs	r0, #16
 80007fa:	f7ff fe65 	bl	80004c8 <__NVIC_EnableIRQ>

    DMA1_Stream5->CR |= DMA_SCR_EN;
 80007fe:	4b04      	ldr	r3, [pc, #16]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a03      	ldr	r2, [pc, #12]	@ (8000810 <dma1_stream5_uart_rx_config+0xfc>)
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6013      	str	r3, [r2, #0]
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40026088 	.word	0x40026088
 8000814:	40026000 	.word	0x40026000
 8000818:	40004404 	.word	0x40004404
 800081c:	200001a4 	.word	0x200001a4
 8000820:	200002a4 	.word	0x200002a4

08000824 <dma1_stream6_uart_tx_config>:

/* ================= TX CONFIG ================= */

void dma1_stream6_uart_tx_config(uint32_t msg_to_snd, uint32_t msg_len)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	6039      	str	r1, [r7, #0]
    DMA1_Stream6->CR &= ~DMA_SCR_EN;
 800082e:	4b30      	ldr	r3, [pc, #192]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a2f      	ldr	r2, [pc, #188]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000834:	f023 0301 	bic.w	r3, r3, #1
 8000838:	6013      	str	r3, [r2, #0]
    while(DMA1_Stream6->CR & DMA_SCR_EN){}
 800083a:	bf00      	nop
 800083c:	4b2c      	ldr	r3, [pc, #176]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	2b00      	cmp	r3, #0
 8000846:	d1f9      	bne.n	800083c <dma1_stream6_uart_tx_config+0x18>

    DMA1->HIFCR = HIFCR_CLEAR6;
 8000848:	4b2a      	ldr	r3, [pc, #168]	@ (80008f4 <dma1_stream6_uart_tx_config+0xd0>)
 800084a:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 800084e:	60da      	str	r2, [r3, #12]

    DMA1_Stream6->PAR  = (uint32_t)&USART2->DR;
 8000850:	4b27      	ldr	r3, [pc, #156]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000852:	4a29      	ldr	r2, [pc, #164]	@ (80008f8 <dma1_stream6_uart_tx_config+0xd4>)
 8000854:	609a      	str	r2, [r3, #8]
    DMA1_Stream6->M0AR = msg_to_snd;
 8000856:	4a26      	ldr	r2, [pc, #152]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	60d3      	str	r3, [r2, #12]
    DMA1_Stream6->NDTR = msg_len;
 800085c:	4a24      	ldr	r2, [pc, #144]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	6053      	str	r3, [r2, #4]

    DMA1_Stream6->CR |= (4<<25);
 8000862:	4b23      	ldr	r3, [pc, #140]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a22      	ldr	r2, [pc, #136]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000868:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800086c:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= DMA_SCR_MINC;
 800086e:	4b20      	ldr	r3, [pc, #128]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a1f      	ldr	r2, [pc, #124]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000874:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000878:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= (1<<6);  // DIR memory-to-peripheral
 800087a:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a1c      	ldr	r2, [pc, #112]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000880:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000884:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= DMA_SCR_TCIE;
 8000886:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a19      	ldr	r2, [pc, #100]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 800088c:	f043 0310 	orr.w	r3, r3, #16
 8000890:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= DMA_SCR_PL_HIGH;
 8000892:	4b17      	ldr	r3, [pc, #92]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a16      	ldr	r2, [pc, #88]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 8000898:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800089c:	6013      	str	r3, [r2, #0]

    DMA1_Stream6->FCR |= DMA_SFCR_DMDIS;
 800089e:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	4a13      	ldr	r2, [pc, #76]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008a4:	f043 0304 	orr.w	r3, r3, #4
 80008a8:	6153      	str	r3, [r2, #20]
    DMA1_Stream6->FCR |= DMA_SFCR_FTH_FULL;
 80008aa:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008ac:	695b      	ldr	r3, [r3, #20]
 80008ae:	4a10      	ldr	r2, [pc, #64]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008b0:	f043 0303 	orr.w	r3, r3, #3
 80008b4:	6153      	str	r3, [r2, #20]

    // ===== NEW IMPROVED: Added single burst mode
    DMA1_Stream6->CR &= ~(3U<<23);  // MBURST single
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a0d      	ldr	r2, [pc, #52]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008bc:	f023 73c0 	bic.w	r3, r3, #25165824	@ 0x1800000
 80008c0:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR &= ~(3U<<21);  // PBURST single
 80008c2:	4b0b      	ldr	r3, [pc, #44]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a0a      	ldr	r2, [pc, #40]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008c8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80008cc:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(DMA1_Stream6_IRQn,2);
 80008ce:	2102      	movs	r1, #2
 80008d0:	2011      	movs	r0, #17
 80008d2:	f7ff fe17 	bl	8000504 <__NVIC_SetPriority>
    NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80008d6:	2011      	movs	r0, #17
 80008d8:	f7ff fdf6 	bl	80004c8 <__NVIC_EnableIRQ>

    DMA1_Stream6->CR |= DMA_SCR_EN;
 80008dc:	4b04      	ldr	r3, [pc, #16]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a03      	ldr	r2, [pc, #12]	@ (80008f0 <dma1_stream6_uart_tx_config+0xcc>)
 80008e2:	f043 0301 	orr.w	r3, r3, #1
 80008e6:	6013      	str	r3, [r2, #0]
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	400260a0 	.word	0x400260a0
 80008f4:	40026000 	.word	0x40026000
 80008f8:	40004404 	.word	0x40004404

080008fc <DMA1_Stream6_IRQHandler>:

/* ================= DMA IRQ ================= */

void DMA1_Stream6_IRQHandler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
    if(DMA1->HISR & HIFSR_TCIF6)
 8000900:	4b0f      	ldr	r3, [pc, #60]	@ (8000940 <DMA1_Stream6_IRQHandler+0x44>)
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <DMA1_Stream6_IRQHandler+0x1e>
    {
        g_tx_cmplt = 1;
 800090c:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <DMA1_Stream6_IRQHandler+0x48>)
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
        DMA1->HIFCR = HIFCR_CLEAR6;
 8000912:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <DMA1_Stream6_IRQHandler+0x44>)
 8000914:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8000918:	60da      	str	r2, [r3, #12]
    }
    if(DMA1->HISR & HIFSR_TEIF6)  // ===== NEW ADDED: Handle transfer error for TX
 800091a:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <DMA1_Stream6_IRQHandler+0x44>)
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000922:	2b00      	cmp	r3, #0
 8000924:	d006      	beq.n	8000934 <DMA1_Stream6_IRQHandler+0x38>
    {
        g_uart_error = 1;
 8000926:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <DMA1_Stream6_IRQHandler+0x4c>)
 8000928:	2201      	movs	r2, #1
 800092a:	701a      	strb	r2, [r3, #0]
        DMA1->HIFCR = (1U<<19);  // Clear TEIF6
 800092c:	4b04      	ldr	r3, [pc, #16]	@ (8000940 <DMA1_Stream6_IRQHandler+0x44>)
 800092e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000932:	60da      	str	r2, [r3, #12]
    }
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	40026000 	.word	0x40026000
 8000944:	200004a5 	.word	0x200004a5
 8000948:	200004a6 	.word	0x200004a6

0800094c <DMA1_Stream5_IRQHandler>:
//        }
//    }
//}

void DMA1_Stream5_IRQHandler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
    if(DMA1->HISR & HIFSR_HTIF5)
 8000950:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000958:	2b00      	cmp	r3, #0
 800095a:	d003      	beq.n	8000964 <DMA1_Stream5_IRQHandler+0x18>
    {
        DMA1->HIFCR = (1U<<10);  // Clear HTIF5
 800095c:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 800095e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000962:	60da      	str	r2, [r3, #12]
        // ===== FIXED: No process here for basic test, let IDLE handle
//        process_rx_buffer((uint32_t)uart_data_buffer, HALF_BUFF_SIZE);
    }

    if(DMA1->HISR & HIFSR_TCIF5)
 8000964:	4b13      	ldr	r3, [pc, #76]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800096c:	2b00      	cmp	r3, #0
 800096e:	d003      	beq.n	8000978 <DMA1_Stream5_IRQHandler+0x2c>
    {
        DMA1->HIFCR = (1U<<11);
 8000970:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 8000972:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000976:	60da      	str	r2, [r3, #12]
        // ===== FIXED: No process here for basic test
//        process_rx_buffer((uint32_t)(uart_data_buffer + HALF_BUFF_SIZE), HALF_BUFF_SIZE);
    }

    if(DMA1->HISR & HIFSR_TEIF5)  // ===== NEW ADDED: Handle transfer error for RX
 8000978:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000980:	2b00      	cmp	r3, #0
 8000982:	d006      	beq.n	8000992 <DMA1_Stream5_IRQHandler+0x46>
    {
        g_uart_error = 1;
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <DMA1_Stream5_IRQHandler+0x6c>)
 8000986:	2201      	movs	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
        DMA1->HIFCR = (1U<<9);  // Clear TEIF5
 800098a:	4b0a      	ldr	r3, [pc, #40]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 800098c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000990:	60da      	str	r2, [r3, #12]
    }

    if(DMA1->HISR & HIFSR_FEIF5)  // ===== NEW IMPROVED: Handle FIFO error
 8000992:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800099a:	2b00      	cmp	r3, #0
 800099c:	d005      	beq.n	80009aa <DMA1_Stream5_IRQHandler+0x5e>
    {
        g_uart_error = 3;  // FIFO error
 800099e:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <DMA1_Stream5_IRQHandler+0x6c>)
 80009a0:	2203      	movs	r2, #3
 80009a2:	701a      	strb	r2, [r3, #0]
        DMA1->HIFCR = (1U<<7);  // Clear FEIF5
 80009a4:	4b03      	ldr	r3, [pc, #12]	@ (80009b4 <DMA1_Stream5_IRQHandler+0x68>)
 80009a6:	2280      	movs	r2, #128	@ 0x80
 80009a8:	60da      	str	r2, [r3, #12]
    }
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr
 80009b4:	40026000 	.word	0x40026000
 80009b8:	200004a6 	.word	0x200004a6

080009bc <USART2_IRQHandler>:
//}

/* ================= USART IRQ ================= */

void USART2_IRQHandler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	b087      	sub	sp, #28
 80009c0:	af00      	add	r7, sp, #0
    uint32_t sr = USART2->SR;
 80009c2:	4b45      	ldr	r3, [pc, #276]	@ (8000ad8 <USART2_IRQHandler+0x11c>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	613b      	str	r3, [r7, #16]

    /* === ERROR HANDLING === */
    if(sr & (SR_ORE | SR_NE | SR_FE | SR_PE))  // ===== NEW ADDED: Error handling for overrun, noise, framing, parity
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	f003 030f 	and.w	r3, r3, #15
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d009      	beq.n	80009e6 <USART2_IRQHandler+0x2a>
    {
        volatile uint32_t temp = USART2->SR;  // ===== FIXED: Clear flags by reading SR (already done) and DR
 80009d2:	4b41      	ldr	r3, [pc, #260]	@ (8000ad8 <USART2_IRQHandler+0x11c>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	60bb      	str	r3, [r7, #8]
        temp = USART2 -> DR;
 80009d8:	4b3f      	ldr	r3, [pc, #252]	@ (8000ad8 <USART2_IRQHandler+0x11c>)
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	60bb      	str	r3, [r7, #8]
        (void)temp;
 80009de:	68bb      	ldr	r3, [r7, #8]
        g_uart_error = 1;  // ===== NEW ADDED: Set error flag on UART errors
 80009e0:	4b3e      	ldr	r3, [pc, #248]	@ (8000adc <USART2_IRQHandler+0x120>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	701a      	strb	r2, [r3, #0]
    }

    /* === IDLE LINE DETECTION === */
    if(sr & SR_IDLE)   // ===== NEW ADDED: Sử dụng IDLE để detect frame end
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	f003 0310 	and.w	r3, r3, #16
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d06d      	beq.n	8000acc <USART2_IRQHandler+0x110>
    {
        volatile uint32_t temp = USART2->SR;  // ===== FIXED: Clear IDLE by reading SR and DR
 80009f0:	4b39      	ldr	r3, [pc, #228]	@ (8000ad8 <USART2_IRQHandler+0x11c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	607b      	str	r3, [r7, #4]
        temp = USART2 -> DR;
 80009f6:	4b38      	ldr	r3, [pc, #224]	@ (8000ad8 <USART2_IRQHandler+0x11c>)
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	607b      	str	r3, [r7, #4]
        (void)temp;
 80009fc:	687b      	ldr	r3, [r7, #4]
//        if (g_rx_len > 0 && g_rx_len < sizeof(g_frame_data)) {
//            memcpy(g_frame_data, uart_data_buffer, g_rx_len);
//            g_frame_data[g_rx_len] = '\0';
//            g_rx_cmplt = 1;
//        }
        uint16_t received = UART_DATA_BUFF_SIZE - DMA1_Stream5->NDTR;
 80009fe:	4b38      	ldr	r3, [pc, #224]	@ (8000ae0 <USART2_IRQHandler+0x124>)
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8000a08:	81fb      	strh	r3, [r7, #14]
        if(received > 0)
 8000a0a:	89fb      	ldrh	r3, [r7, #14]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d042      	beq.n	8000a96 <USART2_IRQHandler+0xda>
        {
        	for(uint16_t i = 0; i < received; i++)
 8000a10:	2300      	movs	r3, #0
 8000a12:	82fb      	strh	r3, [r7, #22]
 8000a14:	e03b      	b.n	8000a8e <USART2_IRQHandler+0xd2>
        	{
        		char ch = uart_data_buffer[i];
 8000a16:	8afb      	ldrh	r3, [r7, #22]
 8000a18:	4a32      	ldr	r2, [pc, #200]	@ (8000ae4 <USART2_IRQHandler+0x128>)
 8000a1a:	5cd3      	ldrb	r3, [r2, r3]
 8000a1c:	737b      	strb	r3, [r7, #13]

        		if(ch == '\r' || ch == '\n')
 8000a1e:	7b7b      	ldrb	r3, [r7, #13]
 8000a20:	2b0d      	cmp	r3, #13
 8000a22:	d002      	beq.n	8000a2a <USART2_IRQHandler+0x6e>
 8000a24:	7b7b      	ldrb	r3, [r7, #13]
 8000a26:	2b0a      	cmp	r3, #10
 8000a28:	d11c      	bne.n	8000a64 <USART2_IRQHandler+0xa8>
        		{
        			if(g_rx_line_index > 0 && g_rx_cmplt == 0)   // ===== IMPROVED: chỉ xử lý khi có dữ liệu và chưa có lệnh đang chờ
 8000a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000ae8 <USART2_IRQHandler+0x12c>)
 8000a2c:	881b      	ldrh	r3, [r3, #0]
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d028      	beq.n	8000a86 <USART2_IRQHandler+0xca>
 8000a34:	4b2d      	ldr	r3, [pc, #180]	@ (8000aec <USART2_IRQHandler+0x130>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d123      	bne.n	8000a86 <USART2_IRQHandler+0xca>
        			{
        				g_frame_data[g_rx_line_index] = '\0';
 8000a3e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae8 <USART2_IRQHandler+0x12c>)
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	461a      	mov	r2, r3
 8000a46:	4b2a      	ldr	r3, [pc, #168]	@ (8000af0 <USART2_IRQHandler+0x134>)
 8000a48:	2100      	movs	r1, #0
 8000a4a:	5499      	strb	r1, [r3, r2]
        				g_rx_len = g_rx_line_index;
 8000a4c:	4b26      	ldr	r3, [pc, #152]	@ (8000ae8 <USART2_IRQHandler+0x12c>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	b29a      	uxth	r2, r3
 8000a52:	4b28      	ldr	r3, [pc, #160]	@ (8000af4 <USART2_IRQHandler+0x138>)
 8000a54:	801a      	strh	r2, [r3, #0]
        				g_rx_cmplt = 1;
 8000a56:	4b25      	ldr	r3, [pc, #148]	@ (8000aec <USART2_IRQHandler+0x130>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
        				g_rx_line_index = 0;                     // reset để nhận dòng mới
 8000a5c:	4b22      	ldr	r3, [pc, #136]	@ (8000ae8 <USART2_IRQHandler+0x12c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	801a      	strh	r2, [r3, #0]
        			if(g_rx_line_index > 0 && g_rx_cmplt == 0)   // ===== IMPROVED: chỉ xử lý khi có dữ liệu và chưa có lệnh đang chờ
 8000a62:	e010      	b.n	8000a86 <USART2_IRQHandler+0xca>
        			}
        		}
        		else if(g_rx_line_index < sizeof(g_frame_data) - 1)
 8000a64:	4b20      	ldr	r3, [pc, #128]	@ (8000ae8 <USART2_IRQHandler+0x12c>)
 8000a66:	881b      	ldrh	r3, [r3, #0]
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	2bfe      	cmp	r3, #254	@ 0xfe
 8000a6c:	d80c      	bhi.n	8000a88 <USART2_IRQHandler+0xcc>
        		{
        			g_frame_data[g_rx_line_index++] = ch;
 8000a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae8 <USART2_IRQHandler+0x12c>)
 8000a70:	881b      	ldrh	r3, [r3, #0]
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	1c5a      	adds	r2, r3, #1
 8000a76:	b291      	uxth	r1, r2
 8000a78:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae8 <USART2_IRQHandler+0x12c>)
 8000a7a:	8011      	strh	r1, [r2, #0]
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000af0 <USART2_IRQHandler+0x134>)
 8000a80:	7b7b      	ldrb	r3, [r7, #13]
 8000a82:	5453      	strb	r3, [r2, r1]
 8000a84:	e000      	b.n	8000a88 <USART2_IRQHandler+0xcc>
        			if(g_rx_line_index > 0 && g_rx_cmplt == 0)   // ===== IMPROVED: chỉ xử lý khi có dữ liệu và chưa có lệnh đang chờ
 8000a86:	bf00      	nop
        	for(uint16_t i = 0; i < received; i++)
 8000a88:	8afb      	ldrh	r3, [r7, #22]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	82fb      	strh	r3, [r7, #22]
 8000a8e:	8afa      	ldrh	r2, [r7, #22]
 8000a90:	89fb      	ldrh	r3, [r7, #14]
 8000a92:	429a      	cmp	r2, r3
 8000a94:	d3bf      	bcc.n	8000a16 <USART2_IRQHandler+0x5a>
        		}
        	}
        }

        // Reset NDTR to restart DMA - Improved: Reset DMA an toàn để nhận dòng tiếp theo
        DMA1_Stream5->CR &= ~DMA_SCR_EN;
 8000a96:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <USART2_IRQHandler+0x124>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a11      	ldr	r2, [pc, #68]	@ (8000ae0 <USART2_IRQHandler+0x124>)
 8000a9c:	f023 0301 	bic.w	r3, r3, #1
 8000aa0:	6013      	str	r3, [r2, #0]
        while(DMA1_Stream5->CR & DMA_SCR_EN){}
 8000aa2:	bf00      	nop
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <USART2_IRQHandler+0x124>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d1f9      	bne.n	8000aa4 <USART2_IRQHandler+0xe8>
        DMA1_Stream5->NDTR = UART_DATA_BUFF_SIZE;
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <USART2_IRQHandler+0x124>)
 8000ab2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ab6:	605a      	str	r2, [r3, #4]
        DMA1->HIFCR = HIFCR_CLEAR5;  // Clear flags
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <USART2_IRQHandler+0x13c>)
 8000aba:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8000abe:	60da      	str	r2, [r3, #12]
        DMA1_Stream5->CR |= DMA_SCR_EN;
 8000ac0:	4b07      	ldr	r3, [pc, #28]	@ (8000ae0 <USART2_IRQHandler+0x124>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a06      	ldr	r2, [pc, #24]	@ (8000ae0 <USART2_IRQHandler+0x124>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	6013      	str	r3, [r2, #0]
//            g_uart_error = 5;  // IDLE reset
//            g_state = WAIT_START;
//            TIM3->CR1 &= ~(1U << 0);
//        }
    }
}
 8000acc:	bf00      	nop
 8000ace:	371c      	adds	r7, #28
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	40004400 	.word	0x40004400
 8000adc:	200004a6 	.word	0x200004a6
 8000ae0:	40026088 	.word	0x40026088
 8000ae4:	200001a4 	.word	0x200001a4
 8000ae8:	200004aa 	.word	0x200004aa
 8000aec:	200004a4 	.word	0x200004a4
 8000af0:	200003a4 	.word	0x200003a4
 8000af4:	200004a8 	.word	0x200004a8
 8000af8:	40026000 	.word	0x40026000

08000afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000afc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b00:	f7ff fcd0 	bl	80004a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b04:	480c      	ldr	r0, [pc, #48]	@ (8000b38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b06:	490d      	ldr	r1, [pc, #52]	@ (8000b3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b08:	4a0d      	ldr	r2, [pc, #52]	@ (8000b40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b0c:	e002      	b.n	8000b14 <LoopCopyDataInit>

08000b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b12:	3304      	adds	r3, #4

08000b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b18:	d3f9      	bcc.n	8000b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b20:	e001      	b.n	8000b26 <LoopFillZerobss>

08000b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b24:	3204      	adds	r2, #4

08000b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b28:	d3fb      	bcc.n	8000b22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b2a:	f000 f84d 	bl	8000bc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b2e:	f7ff fbdb 	bl	80002e8 <main>
  bx  lr    
 8000b32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b3c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000b40:	08001544 	.word	0x08001544
  ldr r2, =_sbss
 8000b44:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000b48:	200005f8 	.word	0x200005f8

08000b4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b4c:	e7fe      	b.n	8000b4c <ADC_IRQHandler>
	...

08000b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <HAL_IncTick+0x20>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <HAL_IncTick+0x24>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4413      	add	r3, r2
 8000b60:	4a04      	ldr	r2, [pc, #16]	@ (8000b74 <HAL_IncTick+0x24>)
 8000b62:	6013      	str	r3, [r2, #0]
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	20000000 	.word	0x20000000
 8000b74:	200004ac 	.word	0x200004ac

08000b78 <siprintf>:
 8000b78:	b40e      	push	{r1, r2, r3}
 8000b7a:	b510      	push	{r4, lr}
 8000b7c:	b09d      	sub	sp, #116	@ 0x74
 8000b7e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000b80:	9002      	str	r0, [sp, #8]
 8000b82:	9006      	str	r0, [sp, #24]
 8000b84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000b88:	480a      	ldr	r0, [pc, #40]	@ (8000bb4 <siprintf+0x3c>)
 8000b8a:	9107      	str	r1, [sp, #28]
 8000b8c:	9104      	str	r1, [sp, #16]
 8000b8e:	490a      	ldr	r1, [pc, #40]	@ (8000bb8 <siprintf+0x40>)
 8000b90:	f853 2b04 	ldr.w	r2, [r3], #4
 8000b94:	9105      	str	r1, [sp, #20]
 8000b96:	2400      	movs	r4, #0
 8000b98:	a902      	add	r1, sp, #8
 8000b9a:	6800      	ldr	r0, [r0, #0]
 8000b9c:	9301      	str	r3, [sp, #4]
 8000b9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000ba0:	f000 f98c 	bl	8000ebc <_svfiprintf_r>
 8000ba4:	9b02      	ldr	r3, [sp, #8]
 8000ba6:	701c      	strb	r4, [r3, #0]
 8000ba8:	b01d      	add	sp, #116	@ 0x74
 8000baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000bae:	b003      	add	sp, #12
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	20000004 	.word	0x20000004
 8000bb8:	ffff0208 	.word	0xffff0208

08000bbc <__errno>:
 8000bbc:	4b01      	ldr	r3, [pc, #4]	@ (8000bc4 <__errno+0x8>)
 8000bbe:	6818      	ldr	r0, [r3, #0]
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20000004 	.word	0x20000004

08000bc8 <__libc_init_array>:
 8000bc8:	b570      	push	{r4, r5, r6, lr}
 8000bca:	4d0d      	ldr	r5, [pc, #52]	@ (8000c00 <__libc_init_array+0x38>)
 8000bcc:	4c0d      	ldr	r4, [pc, #52]	@ (8000c04 <__libc_init_array+0x3c>)
 8000bce:	1b64      	subs	r4, r4, r5
 8000bd0:	10a4      	asrs	r4, r4, #2
 8000bd2:	2600      	movs	r6, #0
 8000bd4:	42a6      	cmp	r6, r4
 8000bd6:	d109      	bne.n	8000bec <__libc_init_array+0x24>
 8000bd8:	4d0b      	ldr	r5, [pc, #44]	@ (8000c08 <__libc_init_array+0x40>)
 8000bda:	4c0c      	ldr	r4, [pc, #48]	@ (8000c0c <__libc_init_array+0x44>)
 8000bdc:	f000 fc64 	bl	80014a8 <_init>
 8000be0:	1b64      	subs	r4, r4, r5
 8000be2:	10a4      	asrs	r4, r4, #2
 8000be4:	2600      	movs	r6, #0
 8000be6:	42a6      	cmp	r6, r4
 8000be8:	d105      	bne.n	8000bf6 <__libc_init_array+0x2e>
 8000bea:	bd70      	pop	{r4, r5, r6, pc}
 8000bec:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bf0:	4798      	blx	r3
 8000bf2:	3601      	adds	r6, #1
 8000bf4:	e7ee      	b.n	8000bd4 <__libc_init_array+0xc>
 8000bf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bfa:	4798      	blx	r3
 8000bfc:	3601      	adds	r6, #1
 8000bfe:	e7f2      	b.n	8000be6 <__libc_init_array+0x1e>
 8000c00:	0800153c 	.word	0x0800153c
 8000c04:	0800153c 	.word	0x0800153c
 8000c08:	0800153c 	.word	0x0800153c
 8000c0c:	08001540 	.word	0x08001540

08000c10 <__retarget_lock_acquire_recursive>:
 8000c10:	4770      	bx	lr

08000c12 <__retarget_lock_release_recursive>:
 8000c12:	4770      	bx	lr

08000c14 <_free_r>:
 8000c14:	b538      	push	{r3, r4, r5, lr}
 8000c16:	4605      	mov	r5, r0
 8000c18:	2900      	cmp	r1, #0
 8000c1a:	d041      	beq.n	8000ca0 <_free_r+0x8c>
 8000c1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000c20:	1f0c      	subs	r4, r1, #4
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	bfb8      	it	lt
 8000c26:	18e4      	addlt	r4, r4, r3
 8000c28:	f000 f8e0 	bl	8000dec <__malloc_lock>
 8000c2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ca4 <_free_r+0x90>)
 8000c2e:	6813      	ldr	r3, [r2, #0]
 8000c30:	b933      	cbnz	r3, 8000c40 <_free_r+0x2c>
 8000c32:	6063      	str	r3, [r4, #4]
 8000c34:	6014      	str	r4, [r2, #0]
 8000c36:	4628      	mov	r0, r5
 8000c38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c3c:	f000 b8dc 	b.w	8000df8 <__malloc_unlock>
 8000c40:	42a3      	cmp	r3, r4
 8000c42:	d908      	bls.n	8000c56 <_free_r+0x42>
 8000c44:	6820      	ldr	r0, [r4, #0]
 8000c46:	1821      	adds	r1, r4, r0
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	bf01      	itttt	eq
 8000c4c:	6819      	ldreq	r1, [r3, #0]
 8000c4e:	685b      	ldreq	r3, [r3, #4]
 8000c50:	1809      	addeq	r1, r1, r0
 8000c52:	6021      	streq	r1, [r4, #0]
 8000c54:	e7ed      	b.n	8000c32 <_free_r+0x1e>
 8000c56:	461a      	mov	r2, r3
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	b10b      	cbz	r3, 8000c60 <_free_r+0x4c>
 8000c5c:	42a3      	cmp	r3, r4
 8000c5e:	d9fa      	bls.n	8000c56 <_free_r+0x42>
 8000c60:	6811      	ldr	r1, [r2, #0]
 8000c62:	1850      	adds	r0, r2, r1
 8000c64:	42a0      	cmp	r0, r4
 8000c66:	d10b      	bne.n	8000c80 <_free_r+0x6c>
 8000c68:	6820      	ldr	r0, [r4, #0]
 8000c6a:	4401      	add	r1, r0
 8000c6c:	1850      	adds	r0, r2, r1
 8000c6e:	4283      	cmp	r3, r0
 8000c70:	6011      	str	r1, [r2, #0]
 8000c72:	d1e0      	bne.n	8000c36 <_free_r+0x22>
 8000c74:	6818      	ldr	r0, [r3, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	6053      	str	r3, [r2, #4]
 8000c7a:	4408      	add	r0, r1
 8000c7c:	6010      	str	r0, [r2, #0]
 8000c7e:	e7da      	b.n	8000c36 <_free_r+0x22>
 8000c80:	d902      	bls.n	8000c88 <_free_r+0x74>
 8000c82:	230c      	movs	r3, #12
 8000c84:	602b      	str	r3, [r5, #0]
 8000c86:	e7d6      	b.n	8000c36 <_free_r+0x22>
 8000c88:	6820      	ldr	r0, [r4, #0]
 8000c8a:	1821      	adds	r1, r4, r0
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	bf04      	itt	eq
 8000c90:	6819      	ldreq	r1, [r3, #0]
 8000c92:	685b      	ldreq	r3, [r3, #4]
 8000c94:	6063      	str	r3, [r4, #4]
 8000c96:	bf04      	itt	eq
 8000c98:	1809      	addeq	r1, r1, r0
 8000c9a:	6021      	streq	r1, [r4, #0]
 8000c9c:	6054      	str	r4, [r2, #4]
 8000c9e:	e7ca      	b.n	8000c36 <_free_r+0x22>
 8000ca0:	bd38      	pop	{r3, r4, r5, pc}
 8000ca2:	bf00      	nop
 8000ca4:	200005f4 	.word	0x200005f4

08000ca8 <sbrk_aligned>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	4e0f      	ldr	r6, [pc, #60]	@ (8000ce8 <sbrk_aligned+0x40>)
 8000cac:	460c      	mov	r4, r1
 8000cae:	6831      	ldr	r1, [r6, #0]
 8000cb0:	4605      	mov	r5, r0
 8000cb2:	b911      	cbnz	r1, 8000cba <sbrk_aligned+0x12>
 8000cb4:	f000 fba4 	bl	8001400 <_sbrk_r>
 8000cb8:	6030      	str	r0, [r6, #0]
 8000cba:	4621      	mov	r1, r4
 8000cbc:	4628      	mov	r0, r5
 8000cbe:	f000 fb9f 	bl	8001400 <_sbrk_r>
 8000cc2:	1c43      	adds	r3, r0, #1
 8000cc4:	d103      	bne.n	8000cce <sbrk_aligned+0x26>
 8000cc6:	f04f 34ff 	mov.w	r4, #4294967295
 8000cca:	4620      	mov	r0, r4
 8000ccc:	bd70      	pop	{r4, r5, r6, pc}
 8000cce:	1cc4      	adds	r4, r0, #3
 8000cd0:	f024 0403 	bic.w	r4, r4, #3
 8000cd4:	42a0      	cmp	r0, r4
 8000cd6:	d0f8      	beq.n	8000cca <sbrk_aligned+0x22>
 8000cd8:	1a21      	subs	r1, r4, r0
 8000cda:	4628      	mov	r0, r5
 8000cdc:	f000 fb90 	bl	8001400 <_sbrk_r>
 8000ce0:	3001      	adds	r0, #1
 8000ce2:	d1f2      	bne.n	8000cca <sbrk_aligned+0x22>
 8000ce4:	e7ef      	b.n	8000cc6 <sbrk_aligned+0x1e>
 8000ce6:	bf00      	nop
 8000ce8:	200005f0 	.word	0x200005f0

08000cec <_malloc_r>:
 8000cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000cf0:	1ccd      	adds	r5, r1, #3
 8000cf2:	f025 0503 	bic.w	r5, r5, #3
 8000cf6:	3508      	adds	r5, #8
 8000cf8:	2d0c      	cmp	r5, #12
 8000cfa:	bf38      	it	cc
 8000cfc:	250c      	movcc	r5, #12
 8000cfe:	2d00      	cmp	r5, #0
 8000d00:	4606      	mov	r6, r0
 8000d02:	db01      	blt.n	8000d08 <_malloc_r+0x1c>
 8000d04:	42a9      	cmp	r1, r5
 8000d06:	d904      	bls.n	8000d12 <_malloc_r+0x26>
 8000d08:	230c      	movs	r3, #12
 8000d0a:	6033      	str	r3, [r6, #0]
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000d12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000de8 <_malloc_r+0xfc>
 8000d16:	f000 f869 	bl	8000dec <__malloc_lock>
 8000d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8000d1e:	461c      	mov	r4, r3
 8000d20:	bb44      	cbnz	r4, 8000d74 <_malloc_r+0x88>
 8000d22:	4629      	mov	r1, r5
 8000d24:	4630      	mov	r0, r6
 8000d26:	f7ff ffbf 	bl	8000ca8 <sbrk_aligned>
 8000d2a:	1c43      	adds	r3, r0, #1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	d158      	bne.n	8000de2 <_malloc_r+0xf6>
 8000d30:	f8d8 4000 	ldr.w	r4, [r8]
 8000d34:	4627      	mov	r7, r4
 8000d36:	2f00      	cmp	r7, #0
 8000d38:	d143      	bne.n	8000dc2 <_malloc_r+0xd6>
 8000d3a:	2c00      	cmp	r4, #0
 8000d3c:	d04b      	beq.n	8000dd6 <_malloc_r+0xea>
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	4639      	mov	r1, r7
 8000d42:	4630      	mov	r0, r6
 8000d44:	eb04 0903 	add.w	r9, r4, r3
 8000d48:	f000 fb5a 	bl	8001400 <_sbrk_r>
 8000d4c:	4581      	cmp	r9, r0
 8000d4e:	d142      	bne.n	8000dd6 <_malloc_r+0xea>
 8000d50:	6821      	ldr	r1, [r4, #0]
 8000d52:	1a6d      	subs	r5, r5, r1
 8000d54:	4629      	mov	r1, r5
 8000d56:	4630      	mov	r0, r6
 8000d58:	f7ff ffa6 	bl	8000ca8 <sbrk_aligned>
 8000d5c:	3001      	adds	r0, #1
 8000d5e:	d03a      	beq.n	8000dd6 <_malloc_r+0xea>
 8000d60:	6823      	ldr	r3, [r4, #0]
 8000d62:	442b      	add	r3, r5
 8000d64:	6023      	str	r3, [r4, #0]
 8000d66:	f8d8 3000 	ldr.w	r3, [r8]
 8000d6a:	685a      	ldr	r2, [r3, #4]
 8000d6c:	bb62      	cbnz	r2, 8000dc8 <_malloc_r+0xdc>
 8000d6e:	f8c8 7000 	str.w	r7, [r8]
 8000d72:	e00f      	b.n	8000d94 <_malloc_r+0xa8>
 8000d74:	6822      	ldr	r2, [r4, #0]
 8000d76:	1b52      	subs	r2, r2, r5
 8000d78:	d420      	bmi.n	8000dbc <_malloc_r+0xd0>
 8000d7a:	2a0b      	cmp	r2, #11
 8000d7c:	d917      	bls.n	8000dae <_malloc_r+0xc2>
 8000d7e:	1961      	adds	r1, r4, r5
 8000d80:	42a3      	cmp	r3, r4
 8000d82:	6025      	str	r5, [r4, #0]
 8000d84:	bf18      	it	ne
 8000d86:	6059      	strne	r1, [r3, #4]
 8000d88:	6863      	ldr	r3, [r4, #4]
 8000d8a:	bf08      	it	eq
 8000d8c:	f8c8 1000 	streq.w	r1, [r8]
 8000d90:	5162      	str	r2, [r4, r5]
 8000d92:	604b      	str	r3, [r1, #4]
 8000d94:	4630      	mov	r0, r6
 8000d96:	f000 f82f 	bl	8000df8 <__malloc_unlock>
 8000d9a:	f104 000b 	add.w	r0, r4, #11
 8000d9e:	1d23      	adds	r3, r4, #4
 8000da0:	f020 0007 	bic.w	r0, r0, #7
 8000da4:	1ac2      	subs	r2, r0, r3
 8000da6:	bf1c      	itt	ne
 8000da8:	1a1b      	subne	r3, r3, r0
 8000daa:	50a3      	strne	r3, [r4, r2]
 8000dac:	e7af      	b.n	8000d0e <_malloc_r+0x22>
 8000dae:	6862      	ldr	r2, [r4, #4]
 8000db0:	42a3      	cmp	r3, r4
 8000db2:	bf0c      	ite	eq
 8000db4:	f8c8 2000 	streq.w	r2, [r8]
 8000db8:	605a      	strne	r2, [r3, #4]
 8000dba:	e7eb      	b.n	8000d94 <_malloc_r+0xa8>
 8000dbc:	4623      	mov	r3, r4
 8000dbe:	6864      	ldr	r4, [r4, #4]
 8000dc0:	e7ae      	b.n	8000d20 <_malloc_r+0x34>
 8000dc2:	463c      	mov	r4, r7
 8000dc4:	687f      	ldr	r7, [r7, #4]
 8000dc6:	e7b6      	b.n	8000d36 <_malloc_r+0x4a>
 8000dc8:	461a      	mov	r2, r3
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	42a3      	cmp	r3, r4
 8000dce:	d1fb      	bne.n	8000dc8 <_malloc_r+0xdc>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	6053      	str	r3, [r2, #4]
 8000dd4:	e7de      	b.n	8000d94 <_malloc_r+0xa8>
 8000dd6:	230c      	movs	r3, #12
 8000dd8:	6033      	str	r3, [r6, #0]
 8000dda:	4630      	mov	r0, r6
 8000ddc:	f000 f80c 	bl	8000df8 <__malloc_unlock>
 8000de0:	e794      	b.n	8000d0c <_malloc_r+0x20>
 8000de2:	6005      	str	r5, [r0, #0]
 8000de4:	e7d6      	b.n	8000d94 <_malloc_r+0xa8>
 8000de6:	bf00      	nop
 8000de8:	200005f4 	.word	0x200005f4

08000dec <__malloc_lock>:
 8000dec:	4801      	ldr	r0, [pc, #4]	@ (8000df4 <__malloc_lock+0x8>)
 8000dee:	f7ff bf0f 	b.w	8000c10 <__retarget_lock_acquire_recursive>
 8000df2:	bf00      	nop
 8000df4:	200005ec 	.word	0x200005ec

08000df8 <__malloc_unlock>:
 8000df8:	4801      	ldr	r0, [pc, #4]	@ (8000e00 <__malloc_unlock+0x8>)
 8000dfa:	f7ff bf0a 	b.w	8000c12 <__retarget_lock_release_recursive>
 8000dfe:	bf00      	nop
 8000e00:	200005ec 	.word	0x200005ec

08000e04 <__ssputs_r>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	688e      	ldr	r6, [r1, #8]
 8000e0a:	461f      	mov	r7, r3
 8000e0c:	42be      	cmp	r6, r7
 8000e0e:	680b      	ldr	r3, [r1, #0]
 8000e10:	4682      	mov	sl, r0
 8000e12:	460c      	mov	r4, r1
 8000e14:	4690      	mov	r8, r2
 8000e16:	d82d      	bhi.n	8000e74 <__ssputs_r+0x70>
 8000e18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000e1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000e20:	d026      	beq.n	8000e70 <__ssputs_r+0x6c>
 8000e22:	6965      	ldr	r5, [r4, #20]
 8000e24:	6909      	ldr	r1, [r1, #16]
 8000e26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000e2a:	eba3 0901 	sub.w	r9, r3, r1
 8000e2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000e32:	1c7b      	adds	r3, r7, #1
 8000e34:	444b      	add	r3, r9
 8000e36:	106d      	asrs	r5, r5, #1
 8000e38:	429d      	cmp	r5, r3
 8000e3a:	bf38      	it	cc
 8000e3c:	461d      	movcc	r5, r3
 8000e3e:	0553      	lsls	r3, r2, #21
 8000e40:	d527      	bpl.n	8000e92 <__ssputs_r+0x8e>
 8000e42:	4629      	mov	r1, r5
 8000e44:	f7ff ff52 	bl	8000cec <_malloc_r>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	b360      	cbz	r0, 8000ea6 <__ssputs_r+0xa2>
 8000e4c:	6921      	ldr	r1, [r4, #16]
 8000e4e:	464a      	mov	r2, r9
 8000e50:	f000 fae6 	bl	8001420 <memcpy>
 8000e54:	89a3      	ldrh	r3, [r4, #12]
 8000e56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000e5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e5e:	81a3      	strh	r3, [r4, #12]
 8000e60:	6126      	str	r6, [r4, #16]
 8000e62:	6165      	str	r5, [r4, #20]
 8000e64:	444e      	add	r6, r9
 8000e66:	eba5 0509 	sub.w	r5, r5, r9
 8000e6a:	6026      	str	r6, [r4, #0]
 8000e6c:	60a5      	str	r5, [r4, #8]
 8000e6e:	463e      	mov	r6, r7
 8000e70:	42be      	cmp	r6, r7
 8000e72:	d900      	bls.n	8000e76 <__ssputs_r+0x72>
 8000e74:	463e      	mov	r6, r7
 8000e76:	6820      	ldr	r0, [r4, #0]
 8000e78:	4632      	mov	r2, r6
 8000e7a:	4641      	mov	r1, r8
 8000e7c:	f000 faa6 	bl	80013cc <memmove>
 8000e80:	68a3      	ldr	r3, [r4, #8]
 8000e82:	1b9b      	subs	r3, r3, r6
 8000e84:	60a3      	str	r3, [r4, #8]
 8000e86:	6823      	ldr	r3, [r4, #0]
 8000e88:	4433      	add	r3, r6
 8000e8a:	6023      	str	r3, [r4, #0]
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	462a      	mov	r2, r5
 8000e94:	f000 fad2 	bl	800143c <_realloc_r>
 8000e98:	4606      	mov	r6, r0
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d1e0      	bne.n	8000e60 <__ssputs_r+0x5c>
 8000e9e:	6921      	ldr	r1, [r4, #16]
 8000ea0:	4650      	mov	r0, sl
 8000ea2:	f7ff feb7 	bl	8000c14 <_free_r>
 8000ea6:	230c      	movs	r3, #12
 8000ea8:	f8ca 3000 	str.w	r3, [sl]
 8000eac:	89a3      	ldrh	r3, [r4, #12]
 8000eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eb2:	81a3      	strh	r3, [r4, #12]
 8000eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb8:	e7e9      	b.n	8000e8e <__ssputs_r+0x8a>
	...

08000ebc <_svfiprintf_r>:
 8000ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ec0:	4698      	mov	r8, r3
 8000ec2:	898b      	ldrh	r3, [r1, #12]
 8000ec4:	061b      	lsls	r3, r3, #24
 8000ec6:	b09d      	sub	sp, #116	@ 0x74
 8000ec8:	4607      	mov	r7, r0
 8000eca:	460d      	mov	r5, r1
 8000ecc:	4614      	mov	r4, r2
 8000ece:	d510      	bpl.n	8000ef2 <_svfiprintf_r+0x36>
 8000ed0:	690b      	ldr	r3, [r1, #16]
 8000ed2:	b973      	cbnz	r3, 8000ef2 <_svfiprintf_r+0x36>
 8000ed4:	2140      	movs	r1, #64	@ 0x40
 8000ed6:	f7ff ff09 	bl	8000cec <_malloc_r>
 8000eda:	6028      	str	r0, [r5, #0]
 8000edc:	6128      	str	r0, [r5, #16]
 8000ede:	b930      	cbnz	r0, 8000eee <_svfiprintf_r+0x32>
 8000ee0:	230c      	movs	r3, #12
 8000ee2:	603b      	str	r3, [r7, #0]
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	b01d      	add	sp, #116	@ 0x74
 8000eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000eee:	2340      	movs	r3, #64	@ 0x40
 8000ef0:	616b      	str	r3, [r5, #20]
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000ef6:	2320      	movs	r3, #32
 8000ef8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000efc:	f8cd 800c 	str.w	r8, [sp, #12]
 8000f00:	2330      	movs	r3, #48	@ 0x30
 8000f02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80010a0 <_svfiprintf_r+0x1e4>
 8000f06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000f0a:	f04f 0901 	mov.w	r9, #1
 8000f0e:	4623      	mov	r3, r4
 8000f10:	469a      	mov	sl, r3
 8000f12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000f16:	b10a      	cbz	r2, 8000f1c <_svfiprintf_r+0x60>
 8000f18:	2a25      	cmp	r2, #37	@ 0x25
 8000f1a:	d1f9      	bne.n	8000f10 <_svfiprintf_r+0x54>
 8000f1c:	ebba 0b04 	subs.w	fp, sl, r4
 8000f20:	d00b      	beq.n	8000f3a <_svfiprintf_r+0x7e>
 8000f22:	465b      	mov	r3, fp
 8000f24:	4622      	mov	r2, r4
 8000f26:	4629      	mov	r1, r5
 8000f28:	4638      	mov	r0, r7
 8000f2a:	f7ff ff6b 	bl	8000e04 <__ssputs_r>
 8000f2e:	3001      	adds	r0, #1
 8000f30:	f000 80a7 	beq.w	8001082 <_svfiprintf_r+0x1c6>
 8000f34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000f36:	445a      	add	r2, fp
 8000f38:	9209      	str	r2, [sp, #36]	@ 0x24
 8000f3a:	f89a 3000 	ldrb.w	r3, [sl]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	f000 809f 	beq.w	8001082 <_svfiprintf_r+0x1c6>
 8000f44:	2300      	movs	r3, #0
 8000f46:	f04f 32ff 	mov.w	r2, #4294967295
 8000f4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000f4e:	f10a 0a01 	add.w	sl, sl, #1
 8000f52:	9304      	str	r3, [sp, #16]
 8000f54:	9307      	str	r3, [sp, #28]
 8000f56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000f5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8000f5c:	4654      	mov	r4, sl
 8000f5e:	2205      	movs	r2, #5
 8000f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000f64:	484e      	ldr	r0, [pc, #312]	@ (80010a0 <_svfiprintf_r+0x1e4>)
 8000f66:	f7ff f943 	bl	80001f0 <memchr>
 8000f6a:	9a04      	ldr	r2, [sp, #16]
 8000f6c:	b9d8      	cbnz	r0, 8000fa6 <_svfiprintf_r+0xea>
 8000f6e:	06d0      	lsls	r0, r2, #27
 8000f70:	bf44      	itt	mi
 8000f72:	2320      	movmi	r3, #32
 8000f74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000f78:	0711      	lsls	r1, r2, #28
 8000f7a:	bf44      	itt	mi
 8000f7c:	232b      	movmi	r3, #43	@ 0x2b
 8000f7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000f82:	f89a 3000 	ldrb.w	r3, [sl]
 8000f86:	2b2a      	cmp	r3, #42	@ 0x2a
 8000f88:	d015      	beq.n	8000fb6 <_svfiprintf_r+0xfa>
 8000f8a:	9a07      	ldr	r2, [sp, #28]
 8000f8c:	4654      	mov	r4, sl
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f04f 0c0a 	mov.w	ip, #10
 8000f94:	4621      	mov	r1, r4
 8000f96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000f9a:	3b30      	subs	r3, #48	@ 0x30
 8000f9c:	2b09      	cmp	r3, #9
 8000f9e:	d94b      	bls.n	8001038 <_svfiprintf_r+0x17c>
 8000fa0:	b1b0      	cbz	r0, 8000fd0 <_svfiprintf_r+0x114>
 8000fa2:	9207      	str	r2, [sp, #28]
 8000fa4:	e014      	b.n	8000fd0 <_svfiprintf_r+0x114>
 8000fa6:	eba0 0308 	sub.w	r3, r0, r8
 8000faa:	fa09 f303 	lsl.w	r3, r9, r3
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	9304      	str	r3, [sp, #16]
 8000fb2:	46a2      	mov	sl, r4
 8000fb4:	e7d2      	b.n	8000f5c <_svfiprintf_r+0xa0>
 8000fb6:	9b03      	ldr	r3, [sp, #12]
 8000fb8:	1d19      	adds	r1, r3, #4
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	9103      	str	r1, [sp, #12]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	bfbb      	ittet	lt
 8000fc2:	425b      	neglt	r3, r3
 8000fc4:	f042 0202 	orrlt.w	r2, r2, #2
 8000fc8:	9307      	strge	r3, [sp, #28]
 8000fca:	9307      	strlt	r3, [sp, #28]
 8000fcc:	bfb8      	it	lt
 8000fce:	9204      	strlt	r2, [sp, #16]
 8000fd0:	7823      	ldrb	r3, [r4, #0]
 8000fd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8000fd4:	d10a      	bne.n	8000fec <_svfiprintf_r+0x130>
 8000fd6:	7863      	ldrb	r3, [r4, #1]
 8000fd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8000fda:	d132      	bne.n	8001042 <_svfiprintf_r+0x186>
 8000fdc:	9b03      	ldr	r3, [sp, #12]
 8000fde:	1d1a      	adds	r2, r3, #4
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	9203      	str	r2, [sp, #12]
 8000fe4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000fe8:	3402      	adds	r4, #2
 8000fea:	9305      	str	r3, [sp, #20]
 8000fec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80010b0 <_svfiprintf_r+0x1f4>
 8000ff0:	7821      	ldrb	r1, [r4, #0]
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	4650      	mov	r0, sl
 8000ff6:	f7ff f8fb 	bl	80001f0 <memchr>
 8000ffa:	b138      	cbz	r0, 800100c <_svfiprintf_r+0x150>
 8000ffc:	9b04      	ldr	r3, [sp, #16]
 8000ffe:	eba0 000a 	sub.w	r0, r0, sl
 8001002:	2240      	movs	r2, #64	@ 0x40
 8001004:	4082      	lsls	r2, r0
 8001006:	4313      	orrs	r3, r2
 8001008:	3401      	adds	r4, #1
 800100a:	9304      	str	r3, [sp, #16]
 800100c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001010:	4824      	ldr	r0, [pc, #144]	@ (80010a4 <_svfiprintf_r+0x1e8>)
 8001012:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001016:	2206      	movs	r2, #6
 8001018:	f7ff f8ea 	bl	80001f0 <memchr>
 800101c:	2800      	cmp	r0, #0
 800101e:	d036      	beq.n	800108e <_svfiprintf_r+0x1d2>
 8001020:	4b21      	ldr	r3, [pc, #132]	@ (80010a8 <_svfiprintf_r+0x1ec>)
 8001022:	bb1b      	cbnz	r3, 800106c <_svfiprintf_r+0x1b0>
 8001024:	9b03      	ldr	r3, [sp, #12]
 8001026:	3307      	adds	r3, #7
 8001028:	f023 0307 	bic.w	r3, r3, #7
 800102c:	3308      	adds	r3, #8
 800102e:	9303      	str	r3, [sp, #12]
 8001030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001032:	4433      	add	r3, r6
 8001034:	9309      	str	r3, [sp, #36]	@ 0x24
 8001036:	e76a      	b.n	8000f0e <_svfiprintf_r+0x52>
 8001038:	fb0c 3202 	mla	r2, ip, r2, r3
 800103c:	460c      	mov	r4, r1
 800103e:	2001      	movs	r0, #1
 8001040:	e7a8      	b.n	8000f94 <_svfiprintf_r+0xd8>
 8001042:	2300      	movs	r3, #0
 8001044:	3401      	adds	r4, #1
 8001046:	9305      	str	r3, [sp, #20]
 8001048:	4619      	mov	r1, r3
 800104a:	f04f 0c0a 	mov.w	ip, #10
 800104e:	4620      	mov	r0, r4
 8001050:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001054:	3a30      	subs	r2, #48	@ 0x30
 8001056:	2a09      	cmp	r2, #9
 8001058:	d903      	bls.n	8001062 <_svfiprintf_r+0x1a6>
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0c6      	beq.n	8000fec <_svfiprintf_r+0x130>
 800105e:	9105      	str	r1, [sp, #20]
 8001060:	e7c4      	b.n	8000fec <_svfiprintf_r+0x130>
 8001062:	fb0c 2101 	mla	r1, ip, r1, r2
 8001066:	4604      	mov	r4, r0
 8001068:	2301      	movs	r3, #1
 800106a:	e7f0      	b.n	800104e <_svfiprintf_r+0x192>
 800106c:	ab03      	add	r3, sp, #12
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	462a      	mov	r2, r5
 8001072:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <_svfiprintf_r+0x1f0>)
 8001074:	a904      	add	r1, sp, #16
 8001076:	4638      	mov	r0, r7
 8001078:	f3af 8000 	nop.w
 800107c:	1c42      	adds	r2, r0, #1
 800107e:	4606      	mov	r6, r0
 8001080:	d1d6      	bne.n	8001030 <_svfiprintf_r+0x174>
 8001082:	89ab      	ldrh	r3, [r5, #12]
 8001084:	065b      	lsls	r3, r3, #25
 8001086:	f53f af2d 	bmi.w	8000ee4 <_svfiprintf_r+0x28>
 800108a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800108c:	e72c      	b.n	8000ee8 <_svfiprintf_r+0x2c>
 800108e:	ab03      	add	r3, sp, #12
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	462a      	mov	r2, r5
 8001094:	4b05      	ldr	r3, [pc, #20]	@ (80010ac <_svfiprintf_r+0x1f0>)
 8001096:	a904      	add	r1, sp, #16
 8001098:	4638      	mov	r0, r7
 800109a:	f000 f879 	bl	8001190 <_printf_i>
 800109e:	e7ed      	b.n	800107c <_svfiprintf_r+0x1c0>
 80010a0:	080014ff 	.word	0x080014ff
 80010a4:	08001509 	.word	0x08001509
 80010a8:	00000000 	.word	0x00000000
 80010ac:	08000e05 	.word	0x08000e05
 80010b0:	08001505 	.word	0x08001505

080010b4 <_printf_common>:
 80010b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010b8:	4616      	mov	r6, r2
 80010ba:	4698      	mov	r8, r3
 80010bc:	688a      	ldr	r2, [r1, #8]
 80010be:	690b      	ldr	r3, [r1, #16]
 80010c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80010c4:	4293      	cmp	r3, r2
 80010c6:	bfb8      	it	lt
 80010c8:	4613      	movlt	r3, r2
 80010ca:	6033      	str	r3, [r6, #0]
 80010cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80010d0:	4607      	mov	r7, r0
 80010d2:	460c      	mov	r4, r1
 80010d4:	b10a      	cbz	r2, 80010da <_printf_common+0x26>
 80010d6:	3301      	adds	r3, #1
 80010d8:	6033      	str	r3, [r6, #0]
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	0699      	lsls	r1, r3, #26
 80010de:	bf42      	ittt	mi
 80010e0:	6833      	ldrmi	r3, [r6, #0]
 80010e2:	3302      	addmi	r3, #2
 80010e4:	6033      	strmi	r3, [r6, #0]
 80010e6:	6825      	ldr	r5, [r4, #0]
 80010e8:	f015 0506 	ands.w	r5, r5, #6
 80010ec:	d106      	bne.n	80010fc <_printf_common+0x48>
 80010ee:	f104 0a19 	add.w	sl, r4, #25
 80010f2:	68e3      	ldr	r3, [r4, #12]
 80010f4:	6832      	ldr	r2, [r6, #0]
 80010f6:	1a9b      	subs	r3, r3, r2
 80010f8:	42ab      	cmp	r3, r5
 80010fa:	dc26      	bgt.n	800114a <_printf_common+0x96>
 80010fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001100:	6822      	ldr	r2, [r4, #0]
 8001102:	3b00      	subs	r3, #0
 8001104:	bf18      	it	ne
 8001106:	2301      	movne	r3, #1
 8001108:	0692      	lsls	r2, r2, #26
 800110a:	d42b      	bmi.n	8001164 <_printf_common+0xb0>
 800110c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001110:	4641      	mov	r1, r8
 8001112:	4638      	mov	r0, r7
 8001114:	47c8      	blx	r9
 8001116:	3001      	adds	r0, #1
 8001118:	d01e      	beq.n	8001158 <_printf_common+0xa4>
 800111a:	6823      	ldr	r3, [r4, #0]
 800111c:	6922      	ldr	r2, [r4, #16]
 800111e:	f003 0306 	and.w	r3, r3, #6
 8001122:	2b04      	cmp	r3, #4
 8001124:	bf02      	ittt	eq
 8001126:	68e5      	ldreq	r5, [r4, #12]
 8001128:	6833      	ldreq	r3, [r6, #0]
 800112a:	1aed      	subeq	r5, r5, r3
 800112c:	68a3      	ldr	r3, [r4, #8]
 800112e:	bf0c      	ite	eq
 8001130:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001134:	2500      	movne	r5, #0
 8001136:	4293      	cmp	r3, r2
 8001138:	bfc4      	itt	gt
 800113a:	1a9b      	subgt	r3, r3, r2
 800113c:	18ed      	addgt	r5, r5, r3
 800113e:	2600      	movs	r6, #0
 8001140:	341a      	adds	r4, #26
 8001142:	42b5      	cmp	r5, r6
 8001144:	d11a      	bne.n	800117c <_printf_common+0xc8>
 8001146:	2000      	movs	r0, #0
 8001148:	e008      	b.n	800115c <_printf_common+0xa8>
 800114a:	2301      	movs	r3, #1
 800114c:	4652      	mov	r2, sl
 800114e:	4641      	mov	r1, r8
 8001150:	4638      	mov	r0, r7
 8001152:	47c8      	blx	r9
 8001154:	3001      	adds	r0, #1
 8001156:	d103      	bne.n	8001160 <_printf_common+0xac>
 8001158:	f04f 30ff 	mov.w	r0, #4294967295
 800115c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001160:	3501      	adds	r5, #1
 8001162:	e7c6      	b.n	80010f2 <_printf_common+0x3e>
 8001164:	18e1      	adds	r1, r4, r3
 8001166:	1c5a      	adds	r2, r3, #1
 8001168:	2030      	movs	r0, #48	@ 0x30
 800116a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800116e:	4422      	add	r2, r4
 8001170:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001174:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001178:	3302      	adds	r3, #2
 800117a:	e7c7      	b.n	800110c <_printf_common+0x58>
 800117c:	2301      	movs	r3, #1
 800117e:	4622      	mov	r2, r4
 8001180:	4641      	mov	r1, r8
 8001182:	4638      	mov	r0, r7
 8001184:	47c8      	blx	r9
 8001186:	3001      	adds	r0, #1
 8001188:	d0e6      	beq.n	8001158 <_printf_common+0xa4>
 800118a:	3601      	adds	r6, #1
 800118c:	e7d9      	b.n	8001142 <_printf_common+0x8e>
	...

08001190 <_printf_i>:
 8001190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001194:	7e0f      	ldrb	r7, [r1, #24]
 8001196:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001198:	2f78      	cmp	r7, #120	@ 0x78
 800119a:	4691      	mov	r9, r2
 800119c:	4680      	mov	r8, r0
 800119e:	460c      	mov	r4, r1
 80011a0:	469a      	mov	sl, r3
 80011a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80011a6:	d807      	bhi.n	80011b8 <_printf_i+0x28>
 80011a8:	2f62      	cmp	r7, #98	@ 0x62
 80011aa:	d80a      	bhi.n	80011c2 <_printf_i+0x32>
 80011ac:	2f00      	cmp	r7, #0
 80011ae:	f000 80d1 	beq.w	8001354 <_printf_i+0x1c4>
 80011b2:	2f58      	cmp	r7, #88	@ 0x58
 80011b4:	f000 80b8 	beq.w	8001328 <_printf_i+0x198>
 80011b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80011bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80011c0:	e03a      	b.n	8001238 <_printf_i+0xa8>
 80011c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80011c6:	2b15      	cmp	r3, #21
 80011c8:	d8f6      	bhi.n	80011b8 <_printf_i+0x28>
 80011ca:	a101      	add	r1, pc, #4	@ (adr r1, 80011d0 <_printf_i+0x40>)
 80011cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80011d0:	08001229 	.word	0x08001229
 80011d4:	0800123d 	.word	0x0800123d
 80011d8:	080011b9 	.word	0x080011b9
 80011dc:	080011b9 	.word	0x080011b9
 80011e0:	080011b9 	.word	0x080011b9
 80011e4:	080011b9 	.word	0x080011b9
 80011e8:	0800123d 	.word	0x0800123d
 80011ec:	080011b9 	.word	0x080011b9
 80011f0:	080011b9 	.word	0x080011b9
 80011f4:	080011b9 	.word	0x080011b9
 80011f8:	080011b9 	.word	0x080011b9
 80011fc:	0800133b 	.word	0x0800133b
 8001200:	08001267 	.word	0x08001267
 8001204:	080012f5 	.word	0x080012f5
 8001208:	080011b9 	.word	0x080011b9
 800120c:	080011b9 	.word	0x080011b9
 8001210:	0800135d 	.word	0x0800135d
 8001214:	080011b9 	.word	0x080011b9
 8001218:	08001267 	.word	0x08001267
 800121c:	080011b9 	.word	0x080011b9
 8001220:	080011b9 	.word	0x080011b9
 8001224:	080012fd 	.word	0x080012fd
 8001228:	6833      	ldr	r3, [r6, #0]
 800122a:	1d1a      	adds	r2, r3, #4
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	6032      	str	r2, [r6, #0]
 8001230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001234:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001238:	2301      	movs	r3, #1
 800123a:	e09c      	b.n	8001376 <_printf_i+0x1e6>
 800123c:	6833      	ldr	r3, [r6, #0]
 800123e:	6820      	ldr	r0, [r4, #0]
 8001240:	1d19      	adds	r1, r3, #4
 8001242:	6031      	str	r1, [r6, #0]
 8001244:	0606      	lsls	r6, r0, #24
 8001246:	d501      	bpl.n	800124c <_printf_i+0xbc>
 8001248:	681d      	ldr	r5, [r3, #0]
 800124a:	e003      	b.n	8001254 <_printf_i+0xc4>
 800124c:	0645      	lsls	r5, r0, #25
 800124e:	d5fb      	bpl.n	8001248 <_printf_i+0xb8>
 8001250:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001254:	2d00      	cmp	r5, #0
 8001256:	da03      	bge.n	8001260 <_printf_i+0xd0>
 8001258:	232d      	movs	r3, #45	@ 0x2d
 800125a:	426d      	negs	r5, r5
 800125c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001260:	4858      	ldr	r0, [pc, #352]	@ (80013c4 <_printf_i+0x234>)
 8001262:	230a      	movs	r3, #10
 8001264:	e011      	b.n	800128a <_printf_i+0xfa>
 8001266:	6821      	ldr	r1, [r4, #0]
 8001268:	6833      	ldr	r3, [r6, #0]
 800126a:	0608      	lsls	r0, r1, #24
 800126c:	f853 5b04 	ldr.w	r5, [r3], #4
 8001270:	d402      	bmi.n	8001278 <_printf_i+0xe8>
 8001272:	0649      	lsls	r1, r1, #25
 8001274:	bf48      	it	mi
 8001276:	b2ad      	uxthmi	r5, r5
 8001278:	2f6f      	cmp	r7, #111	@ 0x6f
 800127a:	4852      	ldr	r0, [pc, #328]	@ (80013c4 <_printf_i+0x234>)
 800127c:	6033      	str	r3, [r6, #0]
 800127e:	bf14      	ite	ne
 8001280:	230a      	movne	r3, #10
 8001282:	2308      	moveq	r3, #8
 8001284:	2100      	movs	r1, #0
 8001286:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800128a:	6866      	ldr	r6, [r4, #4]
 800128c:	60a6      	str	r6, [r4, #8]
 800128e:	2e00      	cmp	r6, #0
 8001290:	db05      	blt.n	800129e <_printf_i+0x10e>
 8001292:	6821      	ldr	r1, [r4, #0]
 8001294:	432e      	orrs	r6, r5
 8001296:	f021 0104 	bic.w	r1, r1, #4
 800129a:	6021      	str	r1, [r4, #0]
 800129c:	d04b      	beq.n	8001336 <_printf_i+0x1a6>
 800129e:	4616      	mov	r6, r2
 80012a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80012a4:	fb03 5711 	mls	r7, r3, r1, r5
 80012a8:	5dc7      	ldrb	r7, [r0, r7]
 80012aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80012ae:	462f      	mov	r7, r5
 80012b0:	42bb      	cmp	r3, r7
 80012b2:	460d      	mov	r5, r1
 80012b4:	d9f4      	bls.n	80012a0 <_printf_i+0x110>
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d10b      	bne.n	80012d2 <_printf_i+0x142>
 80012ba:	6823      	ldr	r3, [r4, #0]
 80012bc:	07df      	lsls	r7, r3, #31
 80012be:	d508      	bpl.n	80012d2 <_printf_i+0x142>
 80012c0:	6923      	ldr	r3, [r4, #16]
 80012c2:	6861      	ldr	r1, [r4, #4]
 80012c4:	4299      	cmp	r1, r3
 80012c6:	bfde      	ittt	le
 80012c8:	2330      	movle	r3, #48	@ 0x30
 80012ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80012ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80012d2:	1b92      	subs	r2, r2, r6
 80012d4:	6122      	str	r2, [r4, #16]
 80012d6:	f8cd a000 	str.w	sl, [sp]
 80012da:	464b      	mov	r3, r9
 80012dc:	aa03      	add	r2, sp, #12
 80012de:	4621      	mov	r1, r4
 80012e0:	4640      	mov	r0, r8
 80012e2:	f7ff fee7 	bl	80010b4 <_printf_common>
 80012e6:	3001      	adds	r0, #1
 80012e8:	d14a      	bne.n	8001380 <_printf_i+0x1f0>
 80012ea:	f04f 30ff 	mov.w	r0, #4294967295
 80012ee:	b004      	add	sp, #16
 80012f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f4:	6823      	ldr	r3, [r4, #0]
 80012f6:	f043 0320 	orr.w	r3, r3, #32
 80012fa:	6023      	str	r3, [r4, #0]
 80012fc:	4832      	ldr	r0, [pc, #200]	@ (80013c8 <_printf_i+0x238>)
 80012fe:	2778      	movs	r7, #120	@ 0x78
 8001300:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001304:	6823      	ldr	r3, [r4, #0]
 8001306:	6831      	ldr	r1, [r6, #0]
 8001308:	061f      	lsls	r7, r3, #24
 800130a:	f851 5b04 	ldr.w	r5, [r1], #4
 800130e:	d402      	bmi.n	8001316 <_printf_i+0x186>
 8001310:	065f      	lsls	r7, r3, #25
 8001312:	bf48      	it	mi
 8001314:	b2ad      	uxthmi	r5, r5
 8001316:	6031      	str	r1, [r6, #0]
 8001318:	07d9      	lsls	r1, r3, #31
 800131a:	bf44      	itt	mi
 800131c:	f043 0320 	orrmi.w	r3, r3, #32
 8001320:	6023      	strmi	r3, [r4, #0]
 8001322:	b11d      	cbz	r5, 800132c <_printf_i+0x19c>
 8001324:	2310      	movs	r3, #16
 8001326:	e7ad      	b.n	8001284 <_printf_i+0xf4>
 8001328:	4826      	ldr	r0, [pc, #152]	@ (80013c4 <_printf_i+0x234>)
 800132a:	e7e9      	b.n	8001300 <_printf_i+0x170>
 800132c:	6823      	ldr	r3, [r4, #0]
 800132e:	f023 0320 	bic.w	r3, r3, #32
 8001332:	6023      	str	r3, [r4, #0]
 8001334:	e7f6      	b.n	8001324 <_printf_i+0x194>
 8001336:	4616      	mov	r6, r2
 8001338:	e7bd      	b.n	80012b6 <_printf_i+0x126>
 800133a:	6833      	ldr	r3, [r6, #0]
 800133c:	6825      	ldr	r5, [r4, #0]
 800133e:	6961      	ldr	r1, [r4, #20]
 8001340:	1d18      	adds	r0, r3, #4
 8001342:	6030      	str	r0, [r6, #0]
 8001344:	062e      	lsls	r6, r5, #24
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	d501      	bpl.n	800134e <_printf_i+0x1be>
 800134a:	6019      	str	r1, [r3, #0]
 800134c:	e002      	b.n	8001354 <_printf_i+0x1c4>
 800134e:	0668      	lsls	r0, r5, #25
 8001350:	d5fb      	bpl.n	800134a <_printf_i+0x1ba>
 8001352:	8019      	strh	r1, [r3, #0]
 8001354:	2300      	movs	r3, #0
 8001356:	6123      	str	r3, [r4, #16]
 8001358:	4616      	mov	r6, r2
 800135a:	e7bc      	b.n	80012d6 <_printf_i+0x146>
 800135c:	6833      	ldr	r3, [r6, #0]
 800135e:	1d1a      	adds	r2, r3, #4
 8001360:	6032      	str	r2, [r6, #0]
 8001362:	681e      	ldr	r6, [r3, #0]
 8001364:	6862      	ldr	r2, [r4, #4]
 8001366:	2100      	movs	r1, #0
 8001368:	4630      	mov	r0, r6
 800136a:	f7fe ff41 	bl	80001f0 <memchr>
 800136e:	b108      	cbz	r0, 8001374 <_printf_i+0x1e4>
 8001370:	1b80      	subs	r0, r0, r6
 8001372:	6060      	str	r0, [r4, #4]
 8001374:	6863      	ldr	r3, [r4, #4]
 8001376:	6123      	str	r3, [r4, #16]
 8001378:	2300      	movs	r3, #0
 800137a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800137e:	e7aa      	b.n	80012d6 <_printf_i+0x146>
 8001380:	6923      	ldr	r3, [r4, #16]
 8001382:	4632      	mov	r2, r6
 8001384:	4649      	mov	r1, r9
 8001386:	4640      	mov	r0, r8
 8001388:	47d0      	blx	sl
 800138a:	3001      	adds	r0, #1
 800138c:	d0ad      	beq.n	80012ea <_printf_i+0x15a>
 800138e:	6823      	ldr	r3, [r4, #0]
 8001390:	079b      	lsls	r3, r3, #30
 8001392:	d413      	bmi.n	80013bc <_printf_i+0x22c>
 8001394:	68e0      	ldr	r0, [r4, #12]
 8001396:	9b03      	ldr	r3, [sp, #12]
 8001398:	4298      	cmp	r0, r3
 800139a:	bfb8      	it	lt
 800139c:	4618      	movlt	r0, r3
 800139e:	e7a6      	b.n	80012ee <_printf_i+0x15e>
 80013a0:	2301      	movs	r3, #1
 80013a2:	4632      	mov	r2, r6
 80013a4:	4649      	mov	r1, r9
 80013a6:	4640      	mov	r0, r8
 80013a8:	47d0      	blx	sl
 80013aa:	3001      	adds	r0, #1
 80013ac:	d09d      	beq.n	80012ea <_printf_i+0x15a>
 80013ae:	3501      	adds	r5, #1
 80013b0:	68e3      	ldr	r3, [r4, #12]
 80013b2:	9903      	ldr	r1, [sp, #12]
 80013b4:	1a5b      	subs	r3, r3, r1
 80013b6:	42ab      	cmp	r3, r5
 80013b8:	dcf2      	bgt.n	80013a0 <_printf_i+0x210>
 80013ba:	e7eb      	b.n	8001394 <_printf_i+0x204>
 80013bc:	2500      	movs	r5, #0
 80013be:	f104 0619 	add.w	r6, r4, #25
 80013c2:	e7f5      	b.n	80013b0 <_printf_i+0x220>
 80013c4:	08001510 	.word	0x08001510
 80013c8:	08001521 	.word	0x08001521

080013cc <memmove>:
 80013cc:	4288      	cmp	r0, r1
 80013ce:	b510      	push	{r4, lr}
 80013d0:	eb01 0402 	add.w	r4, r1, r2
 80013d4:	d902      	bls.n	80013dc <memmove+0x10>
 80013d6:	4284      	cmp	r4, r0
 80013d8:	4623      	mov	r3, r4
 80013da:	d807      	bhi.n	80013ec <memmove+0x20>
 80013dc:	1e43      	subs	r3, r0, #1
 80013de:	42a1      	cmp	r1, r4
 80013e0:	d008      	beq.n	80013f4 <memmove+0x28>
 80013e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80013e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80013ea:	e7f8      	b.n	80013de <memmove+0x12>
 80013ec:	4402      	add	r2, r0
 80013ee:	4601      	mov	r1, r0
 80013f0:	428a      	cmp	r2, r1
 80013f2:	d100      	bne.n	80013f6 <memmove+0x2a>
 80013f4:	bd10      	pop	{r4, pc}
 80013f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80013fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80013fe:	e7f7      	b.n	80013f0 <memmove+0x24>

08001400 <_sbrk_r>:
 8001400:	b538      	push	{r3, r4, r5, lr}
 8001402:	4d06      	ldr	r5, [pc, #24]	@ (800141c <_sbrk_r+0x1c>)
 8001404:	2300      	movs	r3, #0
 8001406:	4604      	mov	r4, r0
 8001408:	4608      	mov	r0, r1
 800140a:	602b      	str	r3, [r5, #0]
 800140c:	f7ff f814 	bl	8000438 <_sbrk>
 8001410:	1c43      	adds	r3, r0, #1
 8001412:	d102      	bne.n	800141a <_sbrk_r+0x1a>
 8001414:	682b      	ldr	r3, [r5, #0]
 8001416:	b103      	cbz	r3, 800141a <_sbrk_r+0x1a>
 8001418:	6023      	str	r3, [r4, #0]
 800141a:	bd38      	pop	{r3, r4, r5, pc}
 800141c:	200005e8 	.word	0x200005e8

08001420 <memcpy>:
 8001420:	440a      	add	r2, r1
 8001422:	4291      	cmp	r1, r2
 8001424:	f100 33ff 	add.w	r3, r0, #4294967295
 8001428:	d100      	bne.n	800142c <memcpy+0xc>
 800142a:	4770      	bx	lr
 800142c:	b510      	push	{r4, lr}
 800142e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001432:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001436:	4291      	cmp	r1, r2
 8001438:	d1f9      	bne.n	800142e <memcpy+0xe>
 800143a:	bd10      	pop	{r4, pc}

0800143c <_realloc_r>:
 800143c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001440:	4607      	mov	r7, r0
 8001442:	4614      	mov	r4, r2
 8001444:	460d      	mov	r5, r1
 8001446:	b921      	cbnz	r1, 8001452 <_realloc_r+0x16>
 8001448:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800144c:	4611      	mov	r1, r2
 800144e:	f7ff bc4d 	b.w	8000cec <_malloc_r>
 8001452:	b92a      	cbnz	r2, 8001460 <_realloc_r+0x24>
 8001454:	f7ff fbde 	bl	8000c14 <_free_r>
 8001458:	4625      	mov	r5, r4
 800145a:	4628      	mov	r0, r5
 800145c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001460:	f000 f81a 	bl	8001498 <_malloc_usable_size_r>
 8001464:	4284      	cmp	r4, r0
 8001466:	4606      	mov	r6, r0
 8001468:	d802      	bhi.n	8001470 <_realloc_r+0x34>
 800146a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800146e:	d8f4      	bhi.n	800145a <_realloc_r+0x1e>
 8001470:	4621      	mov	r1, r4
 8001472:	4638      	mov	r0, r7
 8001474:	f7ff fc3a 	bl	8000cec <_malloc_r>
 8001478:	4680      	mov	r8, r0
 800147a:	b908      	cbnz	r0, 8001480 <_realloc_r+0x44>
 800147c:	4645      	mov	r5, r8
 800147e:	e7ec      	b.n	800145a <_realloc_r+0x1e>
 8001480:	42b4      	cmp	r4, r6
 8001482:	4622      	mov	r2, r4
 8001484:	4629      	mov	r1, r5
 8001486:	bf28      	it	cs
 8001488:	4632      	movcs	r2, r6
 800148a:	f7ff ffc9 	bl	8001420 <memcpy>
 800148e:	4629      	mov	r1, r5
 8001490:	4638      	mov	r0, r7
 8001492:	f7ff fbbf 	bl	8000c14 <_free_r>
 8001496:	e7f1      	b.n	800147c <_realloc_r+0x40>

08001498 <_malloc_usable_size_r>:
 8001498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800149c:	1f18      	subs	r0, r3, #4
 800149e:	2b00      	cmp	r3, #0
 80014a0:	bfbc      	itt	lt
 80014a2:	580b      	ldrlt	r3, [r1, r0]
 80014a4:	18c0      	addlt	r0, r0, r3
 80014a6:	4770      	bx	lr

080014a8 <_init>:
 80014a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014aa:	bf00      	nop
 80014ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014ae:	bc08      	pop	{r3}
 80014b0:	469e      	mov	lr, r3
 80014b2:	4770      	bx	lr

080014b4 <_fini>:
 80014b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014b6:	bf00      	nop
 80014b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014ba:	bc08      	pop	{r3}
 80014bc:	469e      	mov	lr, r3
 80014be:	4770      	bx	lr
