<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/85037682176</prism:url><dc:identifier>SCOPUS_ID:85037682176</dc:identifier><eid>2-s2.0-85037682176</eid><dc:title>FPGA-based SIC/XE processor and supporting toolchain</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>1</citedby-count><prism:publicationName>International Journal of Engineering Education</prism:publicationName><dc:publisher> Tempus Publications ijee@eircom.net  </dc:publisher><source-id>12345</source-id><prism:issn>0949149X</prism:issn><prism:volume>33</prism:volume><prism:issueIdentifier>6</prism:issueIdentifier><prism:startingPage>1927</prism:startingPage><prism:endingPage>1939</prism:endingPage><prism:pageRange>1927-1939</prism:pageRange><prism:coverDate>2017-01-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="57199242661"><ce:initials>K.</ce:initials><ce:indexed-name>Kloboves K.</ce:indexed-name><ce:surname>Kloboves</ce:surname><preferred-name><ce:initials>K.</ce:initials><ce:indexed-name>Kloboves K.</ce:indexed-name><ce:surname>Kloboves</ce:surname><ce:given-name>K.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/57199242661</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"> <publishercopyright>© 2017 TEMPUS Publications.</publishercopyright> <ce:para>SIC/XE is a well-known educational computer architecture designed and widely used for teaching system-software concepts and programming. In this paper, we present a design and implementation of SIC/XE computer, which we implemented using a field-programmable gate-array development board. The system consists of a processor, device controllers, and other auxiliary components. Additionally, we developed a suite of system software utilities (a simple toolchain) for use with our system. The suite includes assembler, linker, and simulator utilities, used to develop and run SIC/XE programs. Programs can be transferred from a personal computer to the board over a serial connection using a provided software tool. The presented hardware and software components have proven to be a convenient tool for teaching both, System-Software and Hardware design course on the undergraduate level.</ce:para> </abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/85037682176" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=85037682176&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=85037682176&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="57199242661"><ce:initials>K.</ce:initials><ce:indexed-name>Kloboves K.</ce:indexed-name><ce:surname>Kloboves</ce:surname><preferred-name><ce:initials>K.</ce:initials><ce:indexed-name>Kloboves K.</ce:indexed-name><ce:surname>Kloboves</ce:surname><ce:given-name>K.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/57199242661</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="7801483569"><ce:initials>J.</ce:initials><ce:indexed-name>Mihelic J.</ce:indexed-name><ce:degrees>Dr. Prof.</ce:degrees><ce:surname>Mihelič</ce:surname><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Mihelič J.</ce:indexed-name><ce:surname>Mihelič</ce:surname><ce:given-name>J.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7801483569</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="3" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:degrees>Prof.</ce:degrees><ce:surname>Bulić</ce:surname><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>P.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="4" auid="6508356094"><ce:initials>T.</ce:initials><ce:indexed-name>Dobravec T.</ce:indexed-name><ce:degrees>Prof.</ce:degrees><ce:surname>Dobravec</ce:surname><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Dobravec T.</ce:indexed-name><ce:surname>Dobravec</ce:surname><ce:given-name>T.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6508356094</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>FPGA implementation</author-keyword><author-keyword>Hardware design</author-keyword><author-keyword>SIC/XE educational computer</author-keyword><author-keyword>Software toolchain</author-keyword><author-keyword>System software</author-keyword><author-keyword>Teaching concepts</author-keyword></authkeywords><idxterms><mainterm weight="b" candidate="n">Design and implementations</mainterm><mainterm weight="b" candidate="n">Device controller</mainterm><mainterm weight="b" candidate="n">FPGA implementations</mainterm><mainterm weight="b" candidate="n">Hardware and software components</mainterm><mainterm weight="b" candidate="n">Hardware design</mainterm><mainterm weight="b" candidate="n">Serial connection</mainterm><mainterm weight="b" candidate="n">System softwares</mainterm><mainterm weight="b" candidate="n">Teaching concepts</mainterm></idxterms><subject-areas><subject-area code="3304" abbrev="SOCI">Education</subject-area><subject-area code="2200" abbrev="ENGI">Engineering (all)</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-addon-generated-timestamp>2017-12-20T14:17:24.373Z</xocs:funding-addon-generated-timestamp></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered day="18" month="12" timestamp="2017-12-18T22:48:45.000045-05:00" year="2017"/><ait:date-sort day="01" month="01" year="2017"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2017 Elsevier B.V., All rights reserved.</copyright><itemidlist> <itemid idtype="PUI">619671558</itemid> <itemid idtype="CAR-ID">851673999</itemid> <itemid idtype="CPX">20175004538939</itemid> <itemid idtype="REAXYSCAR">20172195704</itemid> <itemid idtype="SCOPUS">20171209690</itemid> <itemid idtype="SCP">85037682176</itemid> <itemid idtype="SGR">85037682176</itemid> </itemidlist><history> <date-created day="15" month="12" timestamp="BST 05:52:27" year="2017"/> </history><dbcollection>CPX</dbcollection><dbcollection>REAXYSCAR</dbcollection><dbcollection>SCOPUS</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords> <author-keyword>FPGA implementation</author-keyword> <author-keyword>Hardware design</author-keyword> <author-keyword>SIC/XE educational computer</author-keyword> <author-keyword>Software toolchain</author-keyword> <author-keyword>System software</author-keyword> <author-keyword>Teaching concepts</author-keyword> </author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">FPGA-based SIC/XE processor and supporting toolchain</titletext></citation-title><author-group><author auid="57199242661" seq="1" type="auth"><ce:initials>K.</ce:initials><ce:indexed-name>Kloboves K.</ce:indexed-name><ce:surname>Kloboves</ce:surname><preferred-name> <ce:initials>K.</ce:initials> <ce:indexed-name>Kloboves K.</ce:indexed-name> <ce:surname>Kloboves</ce:surname> <ce:given-name>K.</ce:given-name> </preferred-name></author><author auid="7801483569" seq="2" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Mihelic J.</ce:indexed-name><ce:degrees>Dr. Prof.</ce:degrees><ce:surname>Mihelič</ce:surname><preferred-name> <ce:initials>J.</ce:initials> <ce:indexed-name>Mihelič J.</ce:indexed-name> <ce:surname>Mihelič</ce:surname> <ce:given-name>J.</ce:given-name> </preferred-name></author><author auid="6603205527" seq="3" type="auth"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:degrees>Prof.</ce:degrees><ce:surname>Bulić</ce:surname><preferred-name> <ce:initials>P.</ce:initials> <ce:indexed-name>Bulić P.</ce:indexed-name> <ce:surname>Bulić</ce:surname> <ce:given-name>P.</ce:given-name> </preferred-name></author><author auid="6508356094" seq="4" type="auth"><ce:initials>T.</ce:initials><ce:indexed-name>Dobravec T.</ce:indexed-name><ce:degrees>Prof.</ce:degrees><ce:surname>Dobravec</ce:surname><preferred-name> <ce:initials>T.</ce:initials> <ce:indexed-name>Dobravec T.</ce:indexed-name> <ce:surname>Dobravec</ce:surname> <ce:given-name>T.</ce:given-name> </preferred-name></author><affiliation afid="60031106" country="svn" dptid="104580834"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><affiliation-id afid="60031106" dptid="104580834"/><country>Slovenia</country></affiliation></author-group><correspondence><person> <ce:initials>T.</ce:initials> <ce:indexed-name>Dobravec T.</ce:indexed-name> <ce:degrees>Prof.</ce:degrees> <ce:surname>Dobravec</ce:surname> </person><affiliation country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"> <publishercopyright>© 2017 TEMPUS Publications.</publishercopyright> <ce:para>SIC/XE is a well-known educational computer architecture designed and widely used for teaching system-software concepts and programming. In this paper, we present a design and implementation of SIC/XE computer, which we implemented using a field-programmable gate-array development board. The system consists of a processor, device controllers, and other auxiliary components. Additionally, we developed a suite of system software utilities (a simple toolchain) for use with our system. The suite includes assembler, linker, and simulator utilities, used to develop and run SIC/XE programs. Programs can be transferred from a personal computer to the board over a serial connection using a provided software tool. The presented hardware and software components have proven to be a convenient tool for teaching both, System-Software and Hardware design course on the undergraduate level.</ce:para> </abstract></abstracts><source country="irl" srcid="12345" type="j"><sourcetitle>International Journal of Engineering Education</sourcetitle><sourcetitle-abbrev>Int. J. Eng. Educ.</sourcetitle-abbrev><translated-sourcetitle xml:lang="eng">International Journal of Engineering Education</translated-sourcetitle><issn type="print">0949149X</issn><part>Part A</part><volisspag> <voliss issue="6" volume="33"/> <pagerange first="1927" last="1939"/> </volisspag><publicationyear first="2017"/><publicationdate> <year>2017</year> <date-text xfab-added="true">2017</date-text></publicationdate><website> <ce:e-address type="email">https://www.ijee.ie/latestissues/Vol33-6A/21_ijee3500ns.pdf</ce:e-address> </website><publisher> <publishername>Tempus Publications</publishername> <ce:e-address type="email">ijee@eircom.net </ce:e-address> </publisher></source><enhancement><classificationgroup><classifications type="CPXCLASS"> <classification> <classification-code>605</classification-code> <classification-description>Small Tools and Hardware</classification-description> </classification> <classification> <classification-code>714.2</classification-code> <classification-description>Semiconductor Devices and Integrated Circuits</classification-description> </classification> <classification> <classification-code>721.2</classification-code> <classification-description>Logic Elements</classification-description> </classification> <classification> <classification-code>722</classification-code> <classification-description>Computer Hardware</classification-description> </classification> <classification> <classification-code>722.4</classification-code> <classification-description>Digital Computers and Systems</classification-description> </classification> <classification> <classification-code>723</classification-code> <classification-description>Computer Software, Data Handling and Applications</classification-description> </classification> <classification> <classification-code>723.1</classification-code> <classification-description>Computer Programming</classification-description> </classification> <classification> <classification-code>901.2</classification-code> <classification-description>Education</classification-description> </classification> </classifications><classifications type="FLXCLASS"> <classification> <classification-code>902</classification-code> <classification-description>FLUIDEX; Related Topics</classification-description> </classification> </classifications><classifications type="ASJC"> <classification>3304</classification> <classification>2200</classification> </classifications><classifications type="SUBJABBR"><classification>SOCI</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="22"> <reference id="1"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85037683668</itemid> </refd-itemidlist> <ref-website> <websitename>Raspberry Pi</websitename> <ce:e-address type="email">http://www.raspberrypi.org/</ce:e-address> </ref-website> <ref-text>Accessed May, 2015</ref-text> </ref-info> <ref-fulltext>Raspberry Pi, http://www. raspberrypi.org/, Accessed May, 2015.</ref-fulltext> </reference> <reference id="2"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85037694499</itemid> </refd-itemidlist> <ref-website> <websitename>Arduino</websitename> <ce:e-address type="email">http://www.arduino.cc/</ce:e-address> </ref-website> <ref-text>Accessed April, 2015</ref-text> </ref-info> <ref-fulltext>Arduino, http://www.arduino. cc/, Accessed April, 2015.</ref-fulltext> </reference> <reference id="3"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85037699858</itemid> </refd-itemidlist> <ref-website> <websitename>Galileo</websitename> <ce:e-address type="email">http://www.arduino.cc/en/ArduinoCertified/Intel-Galileo</ce:e-address> </ref-website> <ref-text>Accessed May, 2015</ref-text> </ref-info> <ref-fulltext>Galileo, http://www.arduino.cc/en/ArduinoCertified/Intel-Galileo, Accessed May, 2015.</ref-fulltext> </reference> <reference id="4"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">12744282202</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>L.L.</ce:initials> <ce:indexed-name>Beck L.L.</ce:indexed-name> <ce:surname>Beck</ce:surname> </author> </ref-authors> <ref-sourcetitle>System Software: An Introduction to Systems Programming</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-text>Addison Wesley</ref-text> </ref-info> <ref-fulltext>L. L. Beck, System Software: An Introduction To Systems Programming, Addison Wesley, 1997.</ref-fulltext> </reference> <reference id="5"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">0004302191</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.L.</ce:initials> <ce:indexed-name>Hennessy J.L.</ce:indexed-name> <ce:surname>Hennessy</ce:surname> </author> <author seq="2"> <ce:initials>D.A.</ce:initials> <ce:indexed-name>Patterson D.A.</ce:indexed-name> <ce:surname>Patterson</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer Architecture: A Quantitative Approach</ref-sourcetitle> <ref-publicationyear first="2007"/> <ref-text>4th edition, Morgan Kaufmann Publishers</ref-text> </ref-info> <ref-fulltext>J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 4th edition, Morgan Kaufmann Publishers, 2007.</ref-fulltext> </reference> <reference id="6"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">0003846356</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.S.</ce:initials> <ce:indexed-name>Tanenbaum A.S.</ce:indexed-name> <ce:surname>Tanenbaum</ce:surname> </author> <author seq="2"> <ce:initials>J.R.</ce:initials> <ce:indexed-name>Goodman J.R.</ce:indexed-name> <ce:surname>Goodman</ce:surname> </author> </ref-authors> <ref-sourcetitle>Structured Computer Organization</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-text>4th edition, Prentice Hall PTR</ref-text> </ref-info> <ref-fulltext>A. S. Tanenbaum and J. R. Goodman, Structured Computer Organization, 4th edition, Prentice Hall PTR, 1998.</ref-fulltext> </reference> <reference id="7"> <ref-info> <ref-title> <ref-titletext>Introducing computer concepts by simulating a simple computer</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0002665675</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>R.A.</ce:initials> <ce:indexed-name>Campbell R.A.</ce:indexed-name> <ce:surname>Campbell</ce:surname> </author> </ref-authors> <ref-sourcetitle>SIGCSE Bull.</ref-sourcetitle> <ref-publicationyear first="1996"/> <ref-volisspag> <voliss issue="3" volume="28"/> <pagerange first="9" last="11"/> </ref-volisspag> </ref-info> <ref-fulltext>R. A. Campbell, Introducing computer concepts by simulating a simple computer, SIGCSE Bull., 28(3), 1996, pp. 9-11.</ref-fulltext> </reference> <reference id="8"> <ref-info> <ref-title> <ref-titletext>SIMDE: An educational simulator of ILP architectures with dynamic and static scheduling</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">34948874309</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>I.</ce:initials> <ce:indexed-name>Castilla I.</ce:indexed-name> <ce:surname>Castilla</ce:surname> </author> <author seq="2"> <ce:initials>L.</ce:initials> <ce:indexed-name>Moreno L.</ce:indexed-name> <ce:surname>Moreno</ce:surname> </author> <author seq="3"> <ce:initials>C.</ce:initials> <ce:indexed-name>Gonzalez C.</ce:indexed-name> <ce:surname>Gonzalez</ce:surname> </author> <author seq="4"> <ce:initials>J.</ce:initials> <ce:indexed-name>Sigut J.</ce:indexed-name> <ce:surname>Sigut</ce:surname> </author> <author seq="5"> <ce:initials>E.</ce:initials> <ce:indexed-name>Gonzalez E.</ce:indexed-name> <ce:surname>Gonzalez</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer Applications in Engineering Education</ref-sourcetitle> <ref-publicationyear first="2007"/> <ref-volisspag> <voliss issue="3" volume="15"/> <pagerange first="226" last="239"/> </ref-volisspag> </ref-info> <ref-fulltext>I. Castilla, L. Moreno, C. Gonzalez, J. Sigut and E. Gonzalez, SIMDE: An educational simulator of ILP architectures with dynamic and static scheduling, Computer Applications in Engineering Education, 15(3), 2007, pp. 226-239.</ref-fulltext> </reference> <reference id="9"> <ref-info> <ref-title> <ref-titletext>MNEME: A memory hierarchy simulator for an engineering computer architecture course</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">79955376499</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>L.</ce:initials> <ce:indexed-name>Moreno L.</ce:indexed-name> <ce:surname>Moreno</ce:surname> </author> <author seq="2"> <ce:initials>E.J.</ce:initials> <ce:indexed-name>Gonzalez E.J.</ce:indexed-name> <ce:surname>Gonzalez</ce:surname> </author> <author seq="3"> <ce:initials>B.</ce:initials> <ce:indexed-name>Popescu B.</ce:indexed-name> <ce:surname>Popescu</ce:surname> </author> <author seq="4"> <ce:initials>J.</ce:initials> <ce:indexed-name>Toledo J.</ce:indexed-name> <ce:surname>Toledo</ce:surname> </author> <author seq="5"> <ce:initials>J.</ce:initials> <ce:indexed-name>Torres J.</ce:indexed-name> <ce:surname>Torres</ce:surname> </author> <author seq="6"> <ce:initials>C.</ce:initials> <ce:indexed-name>Gonzalez C.</ce:indexed-name> <ce:surname>Gonzalez</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer Applications in Engineering Education</ref-sourcetitle> <ref-publicationyear first="2011"/> <ref-volisspag> <voliss issue="2" volume="19"/> <pagerange first="358" last="364"/> </ref-volisspag> </ref-info> <ref-fulltext>L. Moreno, E. J. Gonzalez, B. Popescu, J. Toledo, J. Torres and C. Gonzalez, MNEME: A memory hierarchy simulator for an engineering computer architecture course, Computer Applications in Engineering Education, 19(2), 2011, pp. 358-364.</ref-fulltext> </reference> <reference id="10"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85037673954</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.</ce:initials> <ce:indexed-name>Sultan S.</ce:indexed-name> <ce:surname>Sultan</ce:surname> </author> <et-al/> </ref-authors> <ref-sourcetitle>SIC/XE Simulator and Assembler</ref-sourcetitle> <ref-website> <ce:e-address type="email">http://sourceforge.net/projects/sicxesimcpp</ce:e-address> </ref-website> <ref-text>Accessed May, 2012</ref-text> </ref-info> <ref-fulltext>Sari Sultan et al., SIC/XE Simulator and Assembler, http:// sourceforge.net/projects/sicxesimcpp, Accessed May, 2012.</ref-fulltext> </reference> <reference id="11"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85037697290</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.</ce:initials> <ce:indexed-name>Fox G.</ce:indexed-name> <ce:surname>Fox</ce:surname> </author> </ref-authors> <ref-sourcetitle>SICvm - A SIC Based Virtual Machine</ref-sourcetitle> <ref-website> <ce:e-address type="email">http://goo.gl/nQbwp</ce:e-address> </ref-website> <ref-text>Accessed May, 2015</ref-text> </ref-info> <ref-fulltext>G. Fox, SICvm - a SIC based virtual machine, http://goo.gl/ nQbwp, Accessed May, 2015.</ref-fulltext> </reference> <reference id="12"> <ref-info> <ref-title> <ref-titletext>SicSim: A simulator of the educational SIC/XE computer for a system-software course</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84920934317</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.</ce:initials> <ce:indexed-name>Mihelic J.</ce:indexed-name> <ce:surname>Mihelič</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Dobravec T.</ce:indexed-name> <ce:surname>Dobravec</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer Applications in Engineering Education</ref-sourcetitle> <ref-publicationyear first="2015"/> <ref-volisspag> <voliss issue="1" volume="23"/> <pagerange first="137" last="146"/> </ref-volisspag> </ref-info> <ref-fulltext>J. Mihelič and T. Dobravec, SicSim: A simulator of the educational SIC/XE computer for a system-software course, Computer Applications in Engineering Education, 23(1), 2015, pp. 137-146.</ref-fulltext> </reference> <reference id="13"> <ref-info> <ref-title> <ref-titletext>The undergraduate curriculum in computer architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0033737618</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.</ce:initials> <ce:indexed-name>Clements A.</ce:indexed-name> <ce:surname>Clements</ce:surname> </author> </ref-authors> <ref-sourcetitle>Micro, IEEE</ref-sourcetitle> <ref-publicationyear first="2000"/> <ref-volisspag> <voliss issue="3" volume="20"/> <pagerange first="3" last="21"/> </ref-volisspag> </ref-info> <ref-fulltext>A. Clements, The undergraduate curriculum in computer architecture, Micro, IEEE, 20(3), 2000, pp. 3-21.</ref-fulltext> </reference> <reference id="14"> <ref-info> <ref-title> <ref-titletext>An experimental study of the inclusion of technology in higher education</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">61449141048</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>H.</ce:initials> <ce:indexed-name>Bustos Andreu H.</ce:indexed-name> <ce:surname>Bustos Andreu</ce:surname> </author> <author seq="2"> <ce:initials>M.</ce:initials> <ce:indexed-name>Nussbaum M.</ce:indexed-name> <ce:surname>Nussbaum</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer Applications in Engineering Education</ref-sourcetitle> <ref-publicationyear first="2009"/> <ref-volisspag> <voliss issue="1" volume="17"/> <pagerange first="100" last="107"/> </ref-volisspag> </ref-info> <ref-fulltext>H. Bustos Andreu andM.Nussbaum,Anexperimental study of the inclusion of technology in higher education, Computer Applications in Engineering Education, 17(1), 2009, pp. 100-107.</ref-fulltext> </reference> <reference id="15"> <ref-info> <ref-title> <ref-titletext>An FPGA based integrated environment for computer architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84857304277</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>P.</ce:initials> <ce:indexed-name>Bulic P.</ce:indexed-name> <ce:surname>Bulić</ce:surname> </author> <author seq="2"> <ce:initials>V.</ce:initials> <ce:indexed-name>Gustin V.</ce:indexed-name> <ce:surname>Guštin</ce:surname> </author> <author seq="3"> <ce:initials>D.</ce:initials> <ce:indexed-name>Sonc D.</ce:indexed-name> <ce:surname>Šonc</ce:surname> </author> <author seq="4"> <ce:initials>A.</ce:initials> <ce:indexed-name>Strancar A.</ce:indexed-name> <ce:surname>Štrancar</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer Applications in Engineering Education</ref-sourcetitle> <ref-publicationyear first="2013"/> <ref-volisspag> <voliss issue="1" volume="21"/> <pagerange first="26" last="35"/> </ref-volisspag> </ref-info> <ref-fulltext>P. Bulić, V. Guštin, D. Šonc and A. Štrancar, An FPGAbased integrated environment for computer architecture, Computer Applications in Engineering Education, 21(1), 2013, pp. 26-35.</ref-fulltext> </reference> <reference id="16"> <ref-info> <ref-title> <ref-titletext>An integrated laboratory for processor organization, compiler design, and computer networking</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">4344716087</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>K.</ce:initials> <ce:indexed-name>Abe K.</ce:indexed-name> <ce:surname>Abe</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Tateoka T.</ce:indexed-name> <ce:surname>Tateoka</ce:surname> </author> <author seq="3"> <ce:initials>M.</ce:initials> <ce:indexed-name>Suzuki M.</ce:indexed-name> <ce:surname>Suzuki</ce:surname> </author> <author seq="4"> <ce:initials>Y.</ce:initials> <ce:indexed-name>Maeda Y.</ce:indexed-name> <ce:surname>Maeda</ce:surname> </author> <author seq="5"> <ce:initials>K.</ce:initials> <ce:indexed-name>Kono K.</ce:indexed-name> <ce:surname>Kono</ce:surname> </author> <author seq="6"> <ce:initials>T.</ce:initials> <ce:indexed-name>Watanabe T.</ce:indexed-name> <ce:surname>Watanabe</ce:surname> </author> </ref-authors> <ref-sourcetitle>IEEE Transactions on Education</ref-sourcetitle> <ref-publicationyear first="2004"/> <ref-volisspag> <voliss issue="3" volume="47"/> <pagerange first="311" last="320"/> </ref-volisspag> </ref-info> <ref-fulltext>K. Abe, T. Tateoka, M. Suzuki, Y. Maeda, K. Kono and T. Watanabe, An integrated laboratory for processor organization, compiler design, and computer networking, IEEE Transactions on Education, 47(3), 2004, pp. 311-320.</ref-fulltext> </reference> <reference id="17"> <ref-info> <ref-title> <ref-titletext>Pipelined CPU design with FPGA in teaching computer architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84864681684</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.H.</ce:initials> <ce:indexed-name>Lee J.H.</ce:indexed-name> <ce:surname>Lee</ce:surname> </author> <author seq="2"> <ce:initials>S.E.</ce:initials> <ce:indexed-name>Lee S.E.</ce:indexed-name> <ce:surname>Lee</ce:surname> </author> <author seq="3"> <ce:initials>H.C.</ce:initials> <ce:indexed-name>Yu H.C.</ce:indexed-name> <ce:surname>Yu</ce:surname> </author> <author seq="4"> <ce:initials>T.</ce:initials> <ce:indexed-name>Suh T.</ce:indexed-name> <ce:surname>Suh</ce:surname> </author> </ref-authors> <ref-sourcetitle>IEEE Transactions on Education</ref-sourcetitle> <ref-publicationyear first="2012"/> <ref-volisspag> <voliss issue="3" volume="55"/> <pagerange first="341" last="348"/> </ref-volisspag> </ref-info> <ref-fulltext>J. H. Lee, S. E. Lee, H. C. Yu and T. Suh, Pipelined CPU design with FPGA in teaching computer architecture, IEEE Transactions on Education, 55(3), 2012, pp. 341-348.</ref-fulltext> </reference> <reference id="18"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85037691768</itemid> </refd-itemidlist> <ref-sourcetitle>Nexys 2 Reference Manual</ref-sourcetitle> <ref-website> <ce:e-address type="email">http://goo.gl/JqV2oP</ce:e-address> </ref-website> <ref-text>Digilent Inc., Accessed June, 2015</ref-text> </ref-info> <ref-fulltext>Digilent Inc., Nexys 2 Reference Manual, http://goo.gl/ JqV2oP, Accessed June, 2015.</ref-fulltext> </reference> <reference id="19"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85037680095</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>K.</ce:initials> <ce:indexed-name>Kloboves K.</ce:indexed-name> <ce:surname>Kloboves</ce:surname> </author> </ref-authors> <ref-sourcetitle>VHDLimplementation and System Utilities for SIC/XE</ref-sourcetitle> <ref-website> <ce:e-address type="email">https://github.com/kloboves/sicxe</ce:e-address> </ref-website> <ref-text>Accessed May, 2015</ref-text> </ref-info> <ref-fulltext>K. Kloboves,VHDLimplementation and system utilities for SIC/XE, https://github.com/kloboves/sicxe, Accessed May, 2015.</ref-fulltext> </reference> <reference id="20"> <ref-info> <ref-title> <ref-titletext>Computing curricula 2005: The overview report</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">79956284543</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>R.</ce:initials> <ce:indexed-name>Shackelford R.</ce:indexed-name> <ce:surname>Shackelford</ce:surname> </author> <author seq="2"> <ce:initials>A.</ce:initials> <ce:indexed-name>McGettrick A.</ce:indexed-name> <ce:surname>McGettrick</ce:surname> </author> <author seq="3"> <ce:initials>R.</ce:initials> <ce:indexed-name>Sloan R.</ce:indexed-name> <ce:surname>Sloan</ce:surname> </author> <author seq="4"> <ce:initials>H.</ce:initials> <ce:indexed-name>Topi H.</ce:indexed-name> <ce:surname>Topi</ce:surname> </author> <author seq="5"> <ce:initials>G.</ce:initials> <ce:indexed-name>Davies G.</ce:indexed-name> <ce:surname>Davies</ce:surname> </author> <author seq="6"> <ce:initials>R.</ce:initials> <ce:indexed-name>Kamali R.</ce:indexed-name> <ce:surname>Kamali</ce:surname> </author> <author seq="7"> <ce:initials>J.</ce:initials> <ce:indexed-name>Cross J.</ce:indexed-name> <ce:surname>Cross</ce:surname> </author> <author seq="8"> <ce:initials>J.</ce:initials> <ce:indexed-name>Impagliazzo J.</ce:indexed-name> <ce:surname>Impagliazzo</ce:surname> </author> <author seq="9"> <ce:initials>R.</ce:initials> <ce:indexed-name>LeBlanc R.</ce:indexed-name> <ce:surname>LeBlanc</ce:surname> </author> <author seq="10"> <ce:initials>B.</ce:initials> <ce:indexed-name>Lunt B.</ce:indexed-name> <ce:surname>Lunt</ce:surname> </author> </ref-authors> <ref-sourcetitle>SIGCSE Bulletin</ref-sourcetitle> <ref-publicationyear first="2006"/> <ref-volisspag> <voliss issue="1" volume="38"/> </ref-volisspag> <ref-text>ACM</ref-text> </ref-info> <ref-fulltext>R. Shackelford, A. McGettrick, R. Sloan, H. Topi, G. Davies, R. Kamali, J. Cross, J. Impagliazzo, R. LeBlanc and B. Lunt, Computing Curricula 2005: The Overview Report, SIGCSE Bulletin, 38(1), ACM, 2006.</ref-fulltext> </reference> <reference id="21"> <ref-info> <ref-title> <ref-titletext>Information technology literacy: Implications on teaching and learning</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">44949254010</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>Z.</ce:initials> <ce:indexed-name>Ezziane Z.</ce:indexed-name> <ce:surname>Ezziane</ce:surname> </author> </ref-authors> <ref-sourcetitle>Educational Technology &amp; Society</ref-sourcetitle> <ref-publicationyear first="2007"/> <ref-volisspag> <voliss issue="3" volume="10"/> <pagerange first="175" last="191"/> </ref-volisspag> </ref-info> <ref-fulltext>Z. Ezziane, Information Technology Literacy: Implications on Teaching and Learning, Educational Technology &amp; Society, 10(3), 2007, pp. 175-191.</ref-fulltext> </reference> <reference id="22"> <ref-info> <ref-title> <ref-titletext>Use of a model for information technology education</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">44949172974</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>P.</ce:initials> <ce:indexed-name>Trkman P.</ce:indexed-name> <ce:surname>Trkman</ce:surname> </author> <author seq="2"> <ce:initials>P.</ce:initials> <ce:indexed-name>Baloh P.</ce:indexed-name> <ce:surname>Baloh</ce:surname> </author> </ref-authors> <ref-sourcetitle>Journal of Information Technology Education</ref-sourcetitle> <ref-publicationyear first="2003"/> <ref-volisspag> <voliss volume="2"/> </ref-volisspag> </ref-info> <ref-fulltext>P. Trkman and P. Baloh, Use of a Model for Information Technology Education, Journal of Information Technology Education, 2, 2003.</ref-fulltext> </reference> </bibliography></tail></bibrecord></item></abstracts-retrieval-response>