library ieee;
use iee.std_logic_1164.all;

entity mem_unit is
	generic(
		n: integer := 3; --2^n bits in a row
		m: integer := 5; --2^m rows
	);
	port(
		clk: in std_logic;
		d: in std_logic_vector(n-1 downto 0);
		q: out std_logic_vector(n-1 downto 0);
		en: in std_logic
	);
end reg_nb;

architecture structural of mem_unit is
	component reg_1b port (
		d: in std_logic;
		e: in std_logic;
		clk: in std_logic;
		q: out std_logic
	);
	end component;
	
end reg_1b;