In archive rustlib.a:

aligned-c9df4b2a7b2c8bd1.aligned.17hrrex5-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 aligned.17hrrex5-cgu.0



app-f1b560250e7c1912.1100txxf3br1xj2k.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1100txxf3br1xj2k
00001fac l       .debug_str	00000000 
00002898 l       .debug_str	00000000 
0000289c l       .debug_str	00000000 
000028a4 l       .debug_str	00000000 
000028ad l       .debug_str	00000000 
000028b4 l       .debug_str	00000000 
000028ba l       .debug_str	00000000 
000028c0 l       .debug_str	00000000 
000028c5 l       .debug_str	00000000 
000028cd l       .debug_str	00000000 
000028d2 l       .debug_str	00000000 
00002942 l       .debug_str	00000000 
00002978 l       .debug_str	00000000 
000029aa l       .debug_str	00000000 
000029ae l       .debug_str	00000000 
000029b3 l       .debug_str	00000000 
000029b5 l       .debug_str	00000000 
000029b7 l       .debug_str	00000000 
000029bc l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008a l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000ae l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000c0 l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000de l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002e8 l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000423 l       .debug_str	00000000 
00000431 l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
00000458 l       .debug_str	00000000 
00000462 l       .debug_str	00000000 
00000478 l       .debug_str	00000000 
00000482 l       .debug_str	00000000 
0000048b l       .debug_str	00000000 
00000494 l       .debug_str	00000000 
000004ba l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004f1 l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
00000523 l       .debug_str	00000000 
0000052c l       .debug_str	00000000 
00000537 l       .debug_str	00000000 
00000541 l       .debug_str	00000000 
00000547 l       .debug_str	00000000 
0000057f l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
000005c6 l       .debug_str	00000000 
000005ce l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
000005ee l       .debug_str	00000000 
00000610 l       .debug_str	00000000 
0000061a l       .debug_str	00000000 
00000641 l       .debug_str	00000000 
00000659 l       .debug_str	00000000 
00000663 l       .debug_str	00000000 
00000686 l       .debug_str	00000000 
00000688 l       .debug_str	00000000 
0000068c l       .debug_str	00000000 
000006d4 l       .debug_str	00000000 
000006dd l       .debug_str	00000000 
0000071d l       .debug_str	00000000 
00000764 l       .debug_str	00000000 
00000767 l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
00000801 l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
0000083c l       .debug_str	00000000 
00000842 l       .debug_str	00000000 
0000084e l       .debug_str	00000000 
00000856 l       .debug_str	00000000 
000008b0 l       .debug_str	00000000 
00000912 l       .debug_str	00000000 
0000091d l       .debug_str	00000000 
00000964 l       .debug_str	00000000 
000009b3 l       .debug_str	00000000 
000009bd l       .debug_str	00000000 
000009fa l       .debug_str	00000000 
00000a3f l       .debug_str	00000000 
00000a48 l       .debug_str	00000000 
00000a58 l       .debug_str	00000000 
00000a60 l       .debug_str	00000000 
00000ab5 l       .debug_str	00000000 
00000b12 l       .debug_str	00000000 
00000b1e l       .debug_str	00000000 
00000b27 l       .debug_str	00000000 
00000b33 l       .debug_str	00000000 
00000b3f l       .debug_str	00000000 
00000b48 l       .debug_str	00000000 
00000b50 l       .debug_str	00000000 
00000b58 l       .debug_str	00000000 
00000b6d l       .debug_str	00000000 
00000b74 l       .debug_str	00000000 
00000b94 l       .debug_str	00000000 
00000b9b l       .debug_str	00000000 
00000ba3 l       .debug_str	00000000 
00000bad l       .debug_str	00000000 
00000bc4 l       .debug_str	00000000 
00000bc9 l       .debug_str	00000000 
00000bd1 l       .debug_str	00000000 
00000bda l       .debug_str	00000000 
00000be3 l       .debug_str	00000000 
00000bec l       .debug_str	00000000 
00000bf4 l       .debug_str	00000000 
00000bf8 l       .debug_str	00000000 
00000bff l       .debug_str	00000000 
00000c0b l       .debug_str	00000000 
00000c16 l       .debug_str	00000000 
00000c1e l       .debug_str	00000000 
00000c26 l       .debug_str	00000000 
00000ca2 l       .debug_str	00000000 
00000d26 l       .debug_str	00000000 
00000e22 l       .debug_str	00000000 
00000f26 l       .debug_str	00000000 
00000f34 l       .debug_str	00000000 
00000f3f l       .debug_str	00000000 
00000f49 l       .debug_str	00000000 
00000f5d l       .debug_str	00000000 
00000f68 l       .debug_str	00000000 
00000f96 l       .debug_str	00000000 
00001011 l       .debug_str	00000000 
00001094 l       .debug_str	00000000 
000010a2 l       .debug_str	00000000 
00001101 l       .debug_str	00000000 
00001168 l       .debug_str	00000000 
0000117e l       .debug_str	00000000 
0000118e l       .debug_str	00000000 
0000119d l       .debug_str	00000000 
000011a1 l       .debug_str	00000000 
000011a8 l       .debug_str	00000000 
000011ae l       .debug_str	00000000 
000011b2 l       .debug_str	00000000 
000011b8 l       .debug_str	00000000 
000011be l       .debug_str	00000000 
000011ca l       .debug_str	00000000 
000011d2 l       .debug_str	00000000 
000011d8 l       .debug_str	00000000 
000011e0 l       .debug_str	00000000 
000011e6 l       .debug_str	00000000 
00001209 l       .debug_str	00000000 
00001219 l       .debug_str	00000000 
0000124c l       .debug_str	00000000 
0000128c l       .debug_str	00000000 
000012d4 l       .debug_str	00000000 
000012d8 l       .debug_str	00000000 
000012de l       .debug_str	00000000 
000012e4 l       .debug_str	00000000 
000012ea l       .debug_str	00000000 
000012fc l       .debug_str	00000000 
00001331 l       .debug_str	00000000 
00001373 l       .debug_str	00000000 
000013bd l       .debug_str	00000000 
000013c1 l       .debug_str	00000000 
000013c7 l       .debug_str	00000000 
000013cd l       .debug_str	00000000 
000013d3 l       .debug_str	00000000 
000013e5 l       .debug_str	00000000 
0000141a l       .debug_str	00000000 
0000145c l       .debug_str	00000000 
000014a6 l       .debug_str	00000000 
000014aa l       .debug_str	00000000 
000014b0 l       .debug_str	00000000 
000014b6 l       .debug_str	00000000 
000014bc l       .debug_str	00000000 
000014c2 l       .debug_str	00000000 
000014d3 l       .debug_str	00000000 
00001507 l       .debug_str	00000000 
00001548 l       .debug_str	00000000 
00001591 l       .debug_str	00000000 
00001596 l       .debug_str	00000000 
0000159b l       .debug_str	00000000 
0000159f l       .debug_str	00000000 
000015a5 l       .debug_str	00000000 
000015ab l       .debug_str	00000000 
000015b1 l       .debug_str	00000000 
000015c2 l       .debug_str	00000000 
000015f6 l       .debug_str	00000000 
00001637 l       .debug_str	00000000 
00001680 l       .debug_str	00000000 
00001684 l       .debug_str	00000000 
0000168d l       .debug_str	00000000 
0000169e l       .debug_str	00000000 
000016d2 l       .debug_str	00000000 
00001713 l       .debug_str	00000000 
0000175c l       .debug_str	00000000 
00001761 l       .debug_str	00000000 
00001765 l       .debug_str	00000000 
0000176e l       .debug_str	00000000 
00001775 l       .debug_str	00000000 
0000177d l       .debug_str	00000000 
0000178f l       .debug_str	00000000 
000017c4 l       .debug_str	00000000 
00001806 l       .debug_str	00000000 
00001850 l       .debug_str	00000000 
00001854 l       .debug_str	00000000 
0000185a l       .debug_str	00000000 
00001860 l       .debug_str	00000000 
00001866 l       .debug_str	00000000 
0000186c l       .debug_str	00000000 
00001874 l       .debug_str	00000000 
00001882 l       .debug_str	00000000 
00001891 l       .debug_str	00000000 
000018a2 l       .debug_str	00000000 
000018ad l       .debug_str	00000000 
000018b8 l       .debug_str	00000000 
000018c3 l       .debug_str	00000000 
000018ca l       .debug_str	00000000 
000018ed l       .debug_str	00000000 
000018ff l       .debug_str	00000000 
00001934 l       .debug_str	00000000 
00001976 l       .debug_str	00000000 
000019c0 l       .debug_str	00000000 
000019c4 l       .debug_str	00000000 
000019ce l       .debug_str	00000000 
000019e0 l       .debug_str	00000000 
00001a15 l       .debug_str	00000000 
00001a57 l       .debug_str	00000000 
00001aa1 l       .debug_str	00000000 
00001aa6 l       .debug_str	00000000 
00001ab0 l       .debug_str	00000000 
00001ac2 l       .debug_str	00000000 
00001af7 l       .debug_str	00000000 
00001b39 l       .debug_str	00000000 
00001b83 l       .debug_str	00000000 
00001b97 l       .debug_str	00000000 
00001b9b l       .debug_str	00000000 
00001ba9 l       .debug_str	00000000 
00001bb9 l       .debug_str	00000000 
00001bc2 l       .debug_str	00000000 
00001bcd l       .debug_str	00000000 
00001bdc l       .debug_str	00000000 
00001bf1 l       .debug_str	00000000 
00001c22 l       .debug_str	00000000 
00001cbf l       .debug_str	00000000 
00001d64 l       .debug_str	00000000 
00001d6f l       .debug_str	00000000 
00001d78 l       .debug_str	00000000 
00001d99 l       .debug_str	00000000 
00001dac l       .debug_str	00000000 
00001de2 l       .debug_str	00000000 
00001e65 l       .debug_str	00000000 
00001ef0 l       .debug_str	00000000 
00001f0c l       .debug_str	00000000 
00001f58 l       .debug_str	00000000 
00001fc9 l       .debug_str	00000000 
00001fdd l       .debug_str	00000000 
00002029 l       .debug_str	00000000 
0000207d l       .debug_str	00000000 
00002093 l       .debug_str	00000000 
000020a7 l       .debug_str	00000000 
000020ee l       .debug_str	00000000 
0000213d l       .debug_str	00000000 
00002146 l       .debug_str	00000000 
00002154 l       .debug_str	00000000 
00002185 l       .debug_str	00000000 
0000218b l       .debug_str	00000000 
00002193 l       .debug_str	00000000 
0000219a l       .debug_str	00000000 
000021a2 l       .debug_str	00000000 
000021ad l       .debug_str	00000000 
000021b5 l       .debug_str	00000000 
000021c4 l       .debug_str	00000000 
000021c8 l       .debug_str	00000000 
000021d3 l       .debug_str	00000000 
000021df l       .debug_str	00000000 
000021ea l       .debug_str	00000000 
000021fb l       .debug_str	00000000 
00002201 l       .debug_str	00000000 
00002209 l       .debug_str	00000000 
00002210 l       .debug_str	00000000 
0000221a l       .debug_str	00000000 
00002222 l       .debug_str	00000000 
0000222a l       .debug_str	00000000 
0000224c l       .debug_str	00000000 
00002257 l       .debug_str	00000000 
00002263 l       .debug_str	00000000 
0000226b l       .debug_str	00000000 
00002274 l       .debug_str	00000000 
0000227f l       .debug_str	00000000 
00002286 l       .debug_str	00000000 
00002291 l       .debug_str	00000000 
0000229c l       .debug_str	00000000 
000022ac l       .debug_str	00000000 
000022bc l       .debug_str	00000000 
000022cb l       .debug_str	00000000 
000022d3 l       .debug_str	00000000 
000022da l       .debug_str	00000000 
000022e2 l       .debug_str	00000000 
00002300 l       .debug_str	00000000 
00002310 l       .debug_str	00000000 
00002343 l       .debug_str	00000000 
00002358 l       .debug_str	00000000 
00002361 l       .debug_str	00000000 
000023be l       .debug_str	00000000 
00002423 l       .debug_str	00000000 
0000242d l       .debug_str	00000000 
0000243d l       .debug_str	00000000 
00002452 l       .debug_str	00000000 
0000245a l       .debug_str	00000000 
000024be l       .debug_str	00000000 
0000252a l       .debug_str	00000000 
00002531 l       .debug_str	00000000 
00002539 l       .debug_str	00000000 
00002557 l       .debug_str	00000000 
00002567 l       .debug_str	00000000 
0000259a l       .debug_str	00000000 
000025af l       .debug_str	00000000 
000025c2 l       .debug_str	00000000 
000025d7 l       .debug_str	00000000 
000025de l       .debug_str	00000000 
000025f3 l       .debug_str	00000000 
0000261d l       .debug_str	00000000 
0000268d l       .debug_str	00000000 
000026e0 l       .debug_str	00000000 
0000272f l       .debug_str	00000000 
00002734 l       .debug_str	00000000 
000027a4 l       .debug_str	00000000 
000027d2 l       .debug_str	00000000 
000027fc l       .debug_str	00000000 
0000286c l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h2fff601934191de6E	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h2fff601934191de6E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h01f54dfdd396312fE	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h01f54dfdd396312fE
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h3db1ad3c3d82dc49E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h3db1ad3c3d82dc49E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h91dd7052b6c9bbf8E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h91dd7052b6c9bbf8E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hb671b49d1f1f4fa3E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hb671b49d1f1f4fa3E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hfc1ab05964340f6bE	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hfc1ab05964340f6bE
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::result::unwrap_failed
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h2fff601934191de6E	0000005a core::result::Result<T,E>::expect
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h01f54dfdd396312fE	00000012 <core::result::Result<T,E> as core::ops::try::Try>::from_error
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h3db1ad3c3d82dc49E	0000001a <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h91dd7052b6c9bbf8E	0000001a <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hb671b49d1f1f4fa3E	0000000e <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hfc1ab05964340f6bE	00000028 <core::result::Result<T,E> as core::ops::try::Try>::into_result



Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h2fff601934191de6E:

00000000 <core::result::Result<T,E>::expect>:
_ZN4core6result19Result$LT$T$C$E$GT$6expect17h2fff601934191de6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:824
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9106      	str	r1, [sp, #24]
   c:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:826
   e:	6800      	ldr	r0, [r0, #0]
  10:	2800      	cmp	r0, #0
  12:	9305      	str	r3, [sp, #20]
  14:	f8cd c010 	str.w	ip, [sp, #16]
  18:	f8cd e00c 	str.w	lr, [sp, #12]
  1c:	9002      	str	r0, [sp, #8]
  1e:	d005      	beq.n	2c <core::result::Result<T,E>::expect+0x2c>
  20:	e7ff      	b.n	22 <core::result::Result<T,E>::expect+0x22>
  22:	9802      	ldr	r0, [sp, #8]
  24:	2801      	cmp	r0, #1
  26:	d00b      	beq.n	40 <core::result::Result<T,E>::expect+0x40>
  28:	e7ff      	b.n	2a <core::result::Result<T,E>::expect+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:829
  2a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:826
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	6841      	ldr	r1, [r0, #4]
  30:	9108      	str	r1, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:829
  34:	9903      	ldr	r1, [sp, #12]
  36:	680a      	ldr	r2, [r1, #0]
  38:	2a00      	cmp	r2, #0
  3a:	9001      	str	r0, [sp, #4]
  3c:	d009      	beq.n	52 <core::result::Result<T,E>::expect+0x52>
  3e:	e00b      	b.n	58 <core::result::Result<T,E>::expect+0x58>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:827
  40:	9803      	ldr	r0, [sp, #12]
  42:	6841      	ldr	r1, [r0, #4]
  44:	9109      	str	r1, [sp, #36]	; 0x24
  46:	9806      	ldr	r0, [sp, #24]
  48:	9907      	ldr	r1, [sp, #28]
  4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4c:	f7ff fffe 	bl	0 <core::result::unwrap_failed>
  50:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:829
  52:	9801      	ldr	r0, [sp, #4]
  54:	b00a      	add	sp, #40	; 0x28
  56:	bd80      	pop	{r7, pc}
  58:	e7fb      	b.n	52 <core::result::Result<T,E>::expect+0x52>

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h01f54dfdd396312fE:

00000000 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h01f54dfdd396312fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1292
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1293
   6:	9801      	ldr	r0, [sp, #4]
   8:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1294
   a:	9802      	ldr	r0, [sp, #8]
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h3db1ad3c3d82dc49E:

00000000 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h3db1ad3c3d82dc49E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1282
   0:	b082      	sub	sp, #8
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1283
   6:	f8d1 c000 	ldr.w	ip, [r1]
   a:	6849      	ldr	r1, [r1, #4]
   c:	6041      	str	r1, [r0, #4]
   e:	f8c0 c000 	str.w	ip, [r0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1284
  12:	9201      	str	r2, [sp, #4]
  14:	9300      	str	r3, [sp, #0]
  16:	b002      	add	sp, #8
  18:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h91dd7052b6c9bbf8E:

00000000 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h91dd7052b6c9bbf8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1282
   0:	b082      	sub	sp, #8
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1283
   6:	f8d1 c000 	ldr.w	ip, [r1]
   a:	6849      	ldr	r1, [r1, #4]
   c:	6041      	str	r1, [r0, #4]
   e:	f8c0 c000 	str.w	ip, [r0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1284
  12:	9201      	str	r2, [sp, #4]
  14:	9300      	str	r3, [sp, #0]
  16:	b002      	add	sp, #8
  18:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hb671b49d1f1f4fa3E:

00000000 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hb671b49d1f1f4fa3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1282
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1283
   6:	9801      	ldr	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1284
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hfc1ab05964340f6bE:

00000000 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hfc1ab05964340f6bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1282
   0:	b510      	push	{r4, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1283
   8:	f8d1 c000 	ldr.w	ip, [r1]
   c:	f8d1 e004 	ldr.w	lr, [r1, #4]
  10:	688c      	ldr	r4, [r1, #8]
  12:	68c9      	ldr	r1, [r1, #12]
  14:	60c1      	str	r1, [r0, #12]
  16:	6084      	str	r4, [r0, #8]
  18:	f8c0 e004 	str.w	lr, [r0, #4]
  1c:	f8c0 c000 	str.w	ip, [r0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1284
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b002      	add	sp, #8
  26:	bd10      	pop	{r4, pc}

app-f1b560250e7c1912.17tgp8w0b8msekkh.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 17tgp8w0b8msekkh
000002bb l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002d3 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
0000032b l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
00000381 l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000cd l       .debug_str	00000000 
000000d5 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
0000028f l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002ae l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.0	00000016 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.0
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.1	00000001 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.1
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.12	0000000d .Lanon.38b6a0482bdf16d8b3aff532564e3b37.12
00000000 l     O .rodata.cst4	00000004 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.14
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.15	00000007 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.15
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.17	00000006 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.17
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.26	00000003 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.26
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.28	00000005 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.28
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.34	00000048 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.34
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.35	00000001 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.35
00000000 l     O .rodata..Lanon.38b6a0482bdf16d8b3aff532564e3b37.6	00000007 .Lanon.38b6a0482bdf16d8b3aff532564e3b37.6
00000000 l    d  .text._ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E	00000000 .text._ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E	000004fa .hidden app::app_network::send_sensor_data
00000000         *UND*	00000000 <T as core::convert::From<T>>::from
00000000         *UND*	00000000 mynewt::sys::console::print_strn
00000000         *UND*	00000000 mynewt::sys::console::print
00000000         *UND*	00000000 mynewt::Strn::new
00000000         *UND*	00000000 mynewt::libs::sensor_network::prepare_post
00000000         *UND*	00000000 mynewt::libs::sensor_network::get_device_id
00000000         *UND*	00000000 mynewt::libs::sensor_network::do_server_post
00000000         *UND*	00000000 mynewt::libs::sensor_network::init_server_post
00000000         *UND*	00000000 mynewt::encoding::coap_context::CoapContext::key_to_cstr
00000000         *UND*	00000000 mynewt::encoding::coap_context::CoapContext::to_void_ptr
00000000         *UND*	00000000 mynewt::encoding::coap_context::CoapContext::value_to_cstr
00000000         *UND*	00000000 mynewt::encoding::coap_context::CoapContext::json_set_text_string
00000000         *UND*	00000000 mynewt::encoding::coap_context::CoapContext::fail
00000000         *UND*	00000000 mynewt::encoding::coap_context::COAP_CONTEXT
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::from_error
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000         *UND*	00000000 <str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul
00000000         *UND*	00000000 <mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul
00000000         *UND*	00000000 json_helper_close_array
00000000         *UND*	00000000 json_helper_object_array_end_item
00000000         *UND*	00000000 json_helper_object_array_start_item
00000000         *UND*	00000000 json_helper_set_array
00000000         *UND*	00000000 json_helper_set_int
00000000         *UND*	00000000 json_helper_set_text_string
00000000         *UND*	00000000 json_rep_end_root_object
00000000         *UND*	00000000 json_rep_start_root_object



Disassembly of section .text._ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E:

00000000 <app::app_network::send_sensor_data>:
_ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:50
/// {"values":[
///   {"key":"device", "value":"0102030405060708090a0b0c0d0e0f10"},
///   {"key":"t",      "value":1715}
/// ]}
/// ```
pub fn send_sensor_data(val: &SensorValue) -> MynewtResult<()>  {  //  Returns an error code upon error.
   0:	b580      	push	{r7, lr}
   2:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
   6:	4601      	mov	r1, r0
   8:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:51
    console::print("Rust send_sensor_data\n");
   a:	f240 0000 	movw	r0, #0
   e:	f2c0 0000 	movt	r0, #0
  12:	2216      	movs	r2, #22
  14:	9128      	str	r1, [sp, #160]	; 0xa0
  16:	4611      	mov	r1, r2
  18:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  1c:	e7ff      	b.n	1e <app::app_network::send_sensor_data+0x1e>
  1e:	a832      	add	r0, sp, #200	; 0xc8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:53
    //  Get a randomly-generated device ID that changes each time we restart the device.
    let device_id = sensor_network::get_device_id() ? ;
  20:	f7ff fffe 	bl	0 <mynewt::libs::sensor_network::get_device_id>
  24:	e7ff      	b.n	26 <app::app_network::send_sensor_data+0x26>
  26:	a82e      	add	r0, sp, #184	; 0xb8
  28:	a932      	add	r1, sp, #200	; 0xc8
  2a:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
  2e:	e7ff      	b.n	30 <app::app_network::send_sensor_data+0x30>
  30:	982e      	ldr	r0, [sp, #184]	; 0xb8
  32:	2800      	cmp	r0, #0
  34:	9027      	str	r0, [sp, #156]	; 0x9c
  36:	d017      	beq.n	68 <app::app_network::send_sensor_data+0x68>
  38:	e7ff      	b.n	3a <app::app_network::send_sensor_data+0x3a>
  3a:	9827      	ldr	r0, [sp, #156]	; 0x9c
  3c:	2801      	cmp	r0, #1
  3e:	d001      	beq.n	44 <app::app_network::send_sensor_data+0x44>
  40:	e7ff      	b.n	42 <app::app_network::send_sensor_data+0x42>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:88
    console::print("NET view your sensor at \nhttps://blue-pill-geolocate.appspot.com?device=");
    console::print_strn(&device_id); console::print("\n");

    //  The CoAP Background Task will transmit the message in the background.
    Ok(())
  42:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:53
    let device_id = sensor_network::get_device_id() ? ;
  44:	982f      	ldr	r0, [sp, #188]	; 0xbc
  46:	9036      	str	r0, [sp, #216]	; 0xd8
  48:	9836      	ldr	r0, [sp, #216]	; 0xd8
  4a:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  4e:	9026      	str	r0, [sp, #152]	; 0x98
  50:	e7ff      	b.n	52 <app::app_network::send_sensor_data+0x52>
  52:	9826      	ldr	r0, [sp, #152]	; 0x98
  54:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
  58:	902a      	str	r0, [sp, #168]	; 0xa8
  5a:	e7ff      	b.n	5c <app::app_network::send_sensor_data+0x5c>
  5c:	e003      	b.n	66 <app::app_network::send_sensor_data+0x66>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:88
  5e:	982a      	ldr	r0, [sp, #168]	; 0xa8
  60:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
  64:	bd80      	pop	{r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:53
    let device_id = sensor_network::get_device_id() ? ;
  66:	e7fa      	b.n	5e <app::app_network::send_sensor_data+0x5e>
  68:	982f      	ldr	r0, [sp, #188]	; 0xbc
  6a:	9930      	ldr	r1, [sp, #192]	; 0xc0
  6c:	9a31      	ldr	r2, [sp, #196]	; 0xc4
  6e:	9239      	str	r2, [sp, #228]	; 0xe4
  70:	9138      	str	r1, [sp, #224]	; 0xe0
  72:	9037      	str	r0, [sp, #220]	; 0xdc
  74:	9837      	ldr	r0, [sp, #220]	; 0xdc
  76:	9938      	ldr	r1, [sp, #224]	; 0xe0
  78:	9a39      	ldr	r2, [sp, #228]	; 0xe4
  7a:	922d      	str	r2, [sp, #180]	; 0xb4
  7c:	912c      	str	r1, [sp, #176]	; 0xb0
  7e:	902b      	str	r0, [sp, #172]	; 0xac
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:58
    let rc = sensor_network::init_server_post( strn!(()) ) ? ;  //  `strn!(())` means use default CoAP URI in `syscfg.yml`
  80:	f240 0100 	movw	r1, #0
  84:	f2c0 0100 	movt	r1, #0
  88:	a83f      	add	r0, sp, #252	; 0xfc
  8a:	2201      	movs	r2, #1
  8c:	f7ff fffe 	bl	0 <mynewt::Strn::new>
  90:	e7ff      	b.n	92 <app::app_network::send_sensor_data+0x92>
  92:	a83d      	add	r0, sp, #244	; 0xf4
  94:	a93f      	add	r1, sp, #252	; 0xfc
  96:	f7ff fffe 	bl	0 <mynewt::libs::sensor_network::init_server_post>
  9a:	e7ff      	b.n	9c <app::app_network::send_sensor_data+0x9c>
  9c:	a83b      	add	r0, sp, #236	; 0xec
  9e:	a93d      	add	r1, sp, #244	; 0xf4
  a0:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
  a4:	e7ff      	b.n	a6 <app::app_network::send_sensor_data+0xa6>
  a6:	f89d 00ec 	ldrb.w	r0, [sp, #236]	; 0xec
  aa:	07c1      	lsls	r1, r0, #31
  ac:	2900      	cmp	r1, #0
  ae:	9025      	str	r0, [sp, #148]	; 0x94
  b0:	d012      	beq.n	d8 <app::app_network::send_sensor_data+0xd8>
  b2:	e7ff      	b.n	b4 <app::app_network::send_sensor_data+0xb4>
  b4:	9825      	ldr	r0, [sp, #148]	; 0x94
  b6:	2801      	cmp	r0, #1
  b8:	d1c3      	bne.n	42 <app::app_network::send_sensor_data+0x42>
  ba:	e7ff      	b.n	bc <app::app_network::send_sensor_data+0xbc>
  bc:	983c      	ldr	r0, [sp, #240]	; 0xf0
  be:	9042      	str	r0, [sp, #264]	; 0x108
  c0:	9842      	ldr	r0, [sp, #264]	; 0x108
  c2:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  c6:	9024      	str	r0, [sp, #144]	; 0x90
  c8:	e7ff      	b.n	ca <app::app_network::send_sensor_data+0xca>
  ca:	9824      	ldr	r0, [sp, #144]	; 0x90
  cc:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
  d0:	902a      	str	r0, [sp, #168]	; 0xa8
  d2:	e7ff      	b.n	d4 <app::app_network::send_sensor_data+0xd4>
  d4:	e7ff      	b.n	d6 <app::app_network::send_sensor_data+0xd6>
  d6:	e7c6      	b.n	66 <app::app_network::send_sensor_data+0x66>
  d8:	f89d 00ed 	ldrb.w	r0, [sp, #237]	; 0xed
  dc:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
  e0:	f89d 010f 	ldrb.w	r0, [sp, #271]	; 0x10f
  e4:	f88d 00eb 	strb.w	r0, [sp, #235]	; 0xeb
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:61
    if !rc { return Err(MynewtError::SYS_EAGAIN); }
  e8:	f89d 00eb 	ldrb.w	r0, [sp, #235]	; 0xeb
  ec:	07c0      	lsls	r0, r0, #31
  ee:	2800      	cmp	r0, #0
  f0:	d106      	bne.n	100 <app::app_network::send_sensor_data+0x100>
  f2:	e7ff      	b.n	f4 <app::app_network::send_sensor_data+0xf4>
  f4:	f06f 0005 	mvn.w	r0, #5
  f8:	9044      	str	r0, [sp, #272]	; 0x110
  fa:	9844      	ldr	r0, [sp, #272]	; 0x110
  fc:	902a      	str	r0, [sp, #168]	; 0xa8
  fe:	e7ea      	b.n	d6 <app::app_network::send_sensor_data+0xd6>
 100:	a848      	add	r0, sp, #288	; 0x120
 102:	2132      	movs	r1, #50	; 0x32
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
    let _payload = coap!( @json {        
 104:	f7ff fffe 	bl	0 <mynewt::libs::sensor_network::prepare_post>
 108:	e7ff      	b.n	10a <app::app_network::send_sensor_data+0x10a>
 10a:	a846      	add	r0, sp, #280	; 0x118
 10c:	a948      	add	r1, sp, #288	; 0x120
 10e:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
 112:	e7ff      	b.n	114 <app::app_network::send_sensor_data+0x114>
 114:	f89d 0118 	ldrb.w	r0, [sp, #280]	; 0x118
 118:	07c1      	lsls	r1, r0, #31
 11a:	2900      	cmp	r1, #0
 11c:	9023      	str	r0, [sp, #140]	; 0x8c
 11e:	d013      	beq.n	148 <app::app_network::send_sensor_data+0x148>
 120:	e7ff      	b.n	122 <app::app_network::send_sensor_data+0x122>
 122:	9823      	ldr	r0, [sp, #140]	; 0x8c
 124:	2801      	cmp	r0, #1
 126:	f47f af8c 	bne.w	42 <app::app_network::send_sensor_data+0x42>
 12a:	e7ff      	b.n	12c <app::app_network::send_sensor_data+0x12c>
 12c:	9847      	ldr	r0, [sp, #284]	; 0x11c
 12e:	904a      	str	r0, [sp, #296]	; 0x128
 130:	984a      	ldr	r0, [sp, #296]	; 0x128
 132:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
 136:	9022      	str	r0, [sp, #136]	; 0x88
 138:	e7ff      	b.n	13a <app::app_network::send_sensor_data+0x13a>
 13a:	9822      	ldr	r0, [sp, #136]	; 0x88
 13c:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
 140:	902a      	str	r0, [sp, #168]	; 0xa8
 142:	e7ff      	b.n	144 <app::app_network::send_sensor_data+0x144>
 144:	e7ff      	b.n	146 <app::app_network::send_sensor_data+0x146>
 146:	e7c6      	b.n	d6 <app::app_network::send_sensor_data+0xd6>
 148:	f89d 0119 	ldrb.w	r0, [sp, #281]	; 0x119
 14c:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 150:	f7ff fffe 	bl	0 <json_rep_start_root_object>
 154:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 156:	f240 0000 	movw	r0, #0
 15a:	f2c0 0000 	movt	r0, #0
 15e:	904c      	str	r0, [sp, #304]	; 0x130
 160:	2007      	movs	r0, #7
 162:	904d      	str	r0, [sp, #308]	; 0x134
 164:	f240 0000 	movw	r0, #0
 168:	f2c0 0000 	movt	r0, #0
 16c:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::to_void_ptr>
 170:	9021      	str	r0, [sp, #132]	; 0x84
 172:	e7ff      	b.n	174 <app::app_network::send_sensor_data+0x174>
 174:	984c      	ldr	r0, [sp, #304]	; 0x130
 176:	994d      	ldr	r1, [sp, #308]	; 0x134
 178:	9076      	str	r0, [sp, #472]	; 0x1d8
 17a:	9177      	str	r1, [sp, #476]	; 0x1dc
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
 17c:	9876      	ldr	r0, [sp, #472]	; 0x1d8
 17e:	9977      	ldr	r1, [sp, #476]	; 0x1dc
 180:	9078      	str	r0, [sp, #480]	; 0x1e0
 182:	9179      	str	r1, [sp, #484]	; 0x1e4
 184:	9978      	ldr	r1, [sp, #480]	; 0x1e0
 186:	9a79      	ldr	r2, [sp, #484]	; 0x1e4
_ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
 188:	9120      	str	r1, [sp, #128]	; 0x80
 18a:	921f      	str	r2, [sp, #124]	; 0x7c
 18c:	e7ff      	b.n	18e <app::app_network::send_sensor_data+0x18e>
 18e:	f240 0000 	movw	r0, #0
 192:	f2c0 0000 	movt	r0, #0
 196:	9920      	ldr	r1, [sp, #128]	; 0x80
 198:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 19a:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 19e:	901e      	str	r0, [sp, #120]	; 0x78
 1a0:	e7ff      	b.n	1a2 <app::app_network::send_sensor_data+0x1a2>
 1a2:	9821      	ldr	r0, [sp, #132]	; 0x84
 1a4:	991e      	ldr	r1, [sp, #120]	; 0x78
 1a6:	f7ff fffe 	bl	0 <json_helper_set_array>
 1aa:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 1ac:	f240 0000 	movw	r0, #0
 1b0:	f2c0 0000 	movt	r0, #0
 1b4:	904e      	str	r0, [sp, #312]	; 0x138
 1b6:	200d      	movs	r0, #13
 1b8:	904f      	str	r0, [sp, #316]	; 0x13c
 1ba:	984e      	ldr	r0, [sp, #312]	; 0x138
 1bc:	994f      	ldr	r1, [sp, #316]	; 0x13c
 1be:	908a      	str	r0, [sp, #552]	; 0x228
 1c0:	918b      	str	r1, [sp, #556]	; 0x22c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
 1c2:	988a      	ldr	r0, [sp, #552]	; 0x228
 1c4:	998b      	ldr	r1, [sp, #556]	; 0x22c
 1c6:	908c      	str	r0, [sp, #560]	; 0x230
 1c8:	918d      	str	r1, [sp, #564]	; 0x234
 1ca:	998c      	ldr	r1, [sp, #560]	; 0x230
 1cc:	9a8d      	ldr	r2, [sp, #564]	; 0x234
_ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
 1ce:	911d      	str	r1, [sp, #116]	; 0x74
 1d0:	921c      	str	r2, [sp, #112]	; 0x70
 1d2:	e7ff      	b.n	1d4 <app::app_network::send_sensor_data+0x1d4>
 1d4:	f240 0000 	movw	r0, #0
 1d8:	f2c0 0000 	movt	r0, #0
 1dc:	991d      	ldr	r1, [sp, #116]	; 0x74
 1de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1e0:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 1e4:	901b      	str	r0, [sp, #108]	; 0x6c
 1e6:	e7ff      	b.n	1e8 <app::app_network::send_sensor_data+0x1e8>
 1e8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 1ea:	f7ff fffe 	bl	0 <json_helper_object_array_start_item>
 1ee:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 1f0:	f240 0100 	movw	r1, #0
 1f4:	f2c0 0100 	movt	r1, #0
 1f8:	a851      	add	r0, sp, #324	; 0x144
 1fa:	2204      	movs	r2, #4
 1fc:	f7ff fffe 	bl	0 <mynewt::Strn::new>
 200:	e7ff      	b.n	202 <app::app_network::send_sensor_data+0x202>
 202:	a851      	add	r0, sp, #324	; 0x144
 204:	9050      	str	r0, [sp, #320]	; 0x140
 206:	f240 0100 	movw	r1, #0
 20a:	f2c0 0100 	movt	r1, #0
 20e:	a855      	add	r0, sp, #340	; 0x154
 210:	2207      	movs	r2, #7
 212:	f7ff fffe 	bl	0 <mynewt::Strn::new>
 216:	e7ff      	b.n	218 <app::app_network::send_sensor_data+0x218>
 218:	a855      	add	r0, sp, #340	; 0x154
 21a:	9054      	str	r0, [sp, #336]	; 0x150
 21c:	9950      	ldr	r1, [sp, #320]	; 0x140
 21e:	9a54      	ldr	r2, [sp, #336]	; 0x150
 220:	f240 0000 	movw	r0, #0
 224:	f2c0 0000 	movt	r0, #0
 228:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::json_set_text_string>
 22c:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 22e:	f240 0100 	movw	r1, #0
 232:	f2c0 0100 	movt	r1, #0
 236:	a859      	add	r0, sp, #356	; 0x164
 238:	2206      	movs	r2, #6
 23a:	f7ff fffe 	bl	0 <mynewt::Strn::new>
 23e:	e7ff      	b.n	240 <app::app_network::send_sensor_data+0x240>
 240:	a859      	add	r0, sp, #356	; 0x164
 242:	9058      	str	r0, [sp, #352]	; 0x160
 244:	a82b      	add	r0, sp, #172	; 0xac
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:69
        "device": &device_id,
 246:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
    let _payload = coap!( @json {        
 248:	9958      	ldr	r1, [sp, #352]	; 0x160
 24a:	9a5c      	ldr	r2, [sp, #368]	; 0x170
 24c:	f240 0000 	movw	r0, #0
 250:	f2c0 0000 	movt	r0, #0
 254:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::json_set_text_string>
 258:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 25a:	f240 0000 	movw	r0, #0
 25e:	f2c0 0000 	movt	r0, #0
 262:	905d      	str	r0, [sp, #372]	; 0x174
 264:	200d      	movs	r0, #13
 266:	905e      	str	r0, [sp, #376]	; 0x178
 268:	985d      	ldr	r0, [sp, #372]	; 0x174
 26a:	995e      	ldr	r1, [sp, #376]	; 0x178
 26c:	9086      	str	r0, [sp, #536]	; 0x218
 26e:	9187      	str	r1, [sp, #540]	; 0x21c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
 270:	9886      	ldr	r0, [sp, #536]	; 0x218
 272:	9987      	ldr	r1, [sp, #540]	; 0x21c
 274:	9088      	str	r0, [sp, #544]	; 0x220
 276:	9189      	str	r1, [sp, #548]	; 0x224
 278:	9988      	ldr	r1, [sp, #544]	; 0x220
 27a:	9a89      	ldr	r2, [sp, #548]	; 0x224
_ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
 27c:	911a      	str	r1, [sp, #104]	; 0x68
 27e:	9219      	str	r2, [sp, #100]	; 0x64
 280:	e7ff      	b.n	282 <app::app_network::send_sensor_data+0x282>
 282:	f240 0000 	movw	r0, #0
 286:	f2c0 0000 	movt	r0, #0
 28a:	991a      	ldr	r1, [sp, #104]	; 0x68
 28c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 28e:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 292:	9018      	str	r0, [sp, #96]	; 0x60
 294:	e7ff      	b.n	296 <app::app_network::send_sensor_data+0x296>
 296:	9818      	ldr	r0, [sp, #96]	; 0x60
 298:	f7ff fffe 	bl	0 <json_helper_object_array_end_item>
 29c:	e7ff      	b.n	29e <app::app_network::send_sensor_data+0x29e>
 29e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 2a0:	6840      	ldr	r0, [r0, #4]
 2a2:	2801      	cmp	r0, #1
 2a4:	f040 80af 	bne.w	406 <app::app_network::send_sensor_data+0x406>
 2a8:	e7ff      	b.n	2aa <app::app_network::send_sensor_data+0x2aa>
 2aa:	9829      	ldr	r0, [sp, #164]	; 0xa4
 2ac:	6880      	ldr	r0, [r0, #8]
 2ae:	905f      	str	r0, [sp, #380]	; 0x17c
 2b0:	f240 0000 	movw	r0, #0
 2b4:	f2c0 0000 	movt	r0, #0
 2b8:	9060      	str	r0, [sp, #384]	; 0x180
 2ba:	200d      	movs	r0, #13
 2bc:	9061      	str	r0, [sp, #388]	; 0x184
 2be:	9860      	ldr	r0, [sp, #384]	; 0x180
 2c0:	9961      	ldr	r1, [sp, #388]	; 0x184
 2c2:	9082      	str	r0, [sp, #520]	; 0x208
 2c4:	9183      	str	r1, [sp, #524]	; 0x20c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
 2c6:	9882      	ldr	r0, [sp, #520]	; 0x208
 2c8:	9983      	ldr	r1, [sp, #524]	; 0x20c
 2ca:	9084      	str	r0, [sp, #528]	; 0x210
 2cc:	9185      	str	r1, [sp, #532]	; 0x214
 2ce:	9984      	ldr	r1, [sp, #528]	; 0x210
 2d0:	9a85      	ldr	r2, [sp, #532]	; 0x214
_ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
 2d2:	9117      	str	r1, [sp, #92]	; 0x5c
 2d4:	9216      	str	r2, [sp, #88]	; 0x58
 2d6:	e7ff      	b.n	2d8 <app::app_network::send_sensor_data+0x2d8>
 2d8:	f240 0000 	movw	r0, #0
 2dc:	f2c0 0000 	movt	r0, #0
 2e0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 2e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 2e4:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 2e8:	9015      	str	r0, [sp, #84]	; 0x54
 2ea:	e7ff      	b.n	2ec <app::app_network::send_sensor_data+0x2ec>
 2ec:	9815      	ldr	r0, [sp, #84]	; 0x54
 2ee:	f7ff fffe 	bl	0 <json_helper_object_array_start_item>
 2f2:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 2f4:	f240 0000 	movw	r0, #0
 2f8:	f2c0 0000 	movt	r0, #0
 2fc:	2103      	movs	r1, #3
 2fe:	f7ff fffe 	bl	0 <<str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>
 302:	9014      	str	r0, [sp, #80]	; 0x50
 304:	9113      	str	r1, [sp, #76]	; 0x4c
 306:	e7ff      	b.n	308 <app::app_network::send_sensor_data+0x308>
 308:	9814      	ldr	r0, [sp, #80]	; 0x50
 30a:	9062      	str	r0, [sp, #392]	; 0x188
 30c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 30e:	9163      	str	r1, [sp, #396]	; 0x18c
 310:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 312:	6810      	ldr	r0, [r2, #0]
 314:	f7ff fffe 	bl	0 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>
 318:	9012      	str	r0, [sp, #72]	; 0x48
 31a:	9111      	str	r1, [sp, #68]	; 0x44
 31c:	e7ff      	b.n	31e <app::app_network::send_sensor_data+0x31e>
 31e:	9812      	ldr	r0, [sp, #72]	; 0x48
 320:	9064      	str	r0, [sp, #400]	; 0x190
 322:	9911      	ldr	r1, [sp, #68]	; 0x44
 324:	9165      	str	r1, [sp, #404]	; 0x194
 326:	f240 0000 	movw	r0, #0
 32a:	f2c0 0000 	movt	r0, #0
 32e:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::to_void_ptr>
 332:	9010      	str	r0, [sp, #64]	; 0x40
 334:	e7ff      	b.n	336 <app::app_network::send_sensor_data+0x336>
 336:	9962      	ldr	r1, [sp, #392]	; 0x188
 338:	9a63      	ldr	r2, [sp, #396]	; 0x18c
 33a:	f240 0000 	movw	r0, #0
 33e:	f2c0 0000 	movt	r0, #0
 342:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 346:	900f      	str	r0, [sp, #60]	; 0x3c
 348:	e7ff      	b.n	34a <app::app_network::send_sensor_data+0x34a>
 34a:	9964      	ldr	r1, [sp, #400]	; 0x190
 34c:	9a65      	ldr	r2, [sp, #404]	; 0x194
 34e:	f240 0000 	movw	r0, #0
 352:	f2c0 0000 	movt	r0, #0
 356:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::value_to_cstr>
 35a:	900e      	str	r0, [sp, #56]	; 0x38
 35c:	e7ff      	b.n	35e <app::app_network::send_sensor_data+0x35e>
 35e:	9810      	ldr	r0, [sp, #64]	; 0x40
 360:	990f      	ldr	r1, [sp, #60]	; 0x3c
 362:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 364:	f7ff fffe 	bl	0 <json_helper_set_text_string>
 368:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 36a:	f240 0000 	movw	r0, #0
 36e:	f2c0 0000 	movt	r0, #0
 372:	2105      	movs	r1, #5
 374:	f7ff fffe 	bl	0 <<str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>
 378:	900d      	str	r0, [sp, #52]	; 0x34
 37a:	910c      	str	r1, [sp, #48]	; 0x30
 37c:	e7ff      	b.n	37e <app::app_network::send_sensor_data+0x37e>
 37e:	980d      	ldr	r0, [sp, #52]	; 0x34
 380:	9066      	str	r0, [sp, #408]	; 0x198
 382:	990c      	ldr	r1, [sp, #48]	; 0x30
 384:	9167      	str	r1, [sp, #412]	; 0x19c
 386:	9a5f      	ldr	r2, [sp, #380]	; 0x17c
 388:	2300      	movs	r3, #0
 38a:	9369      	str	r3, [sp, #420]	; 0x1a4
 38c:	9268      	str	r2, [sp, #416]	; 0x1a0
 38e:	f240 0000 	movw	r0, #0
 392:	f2c0 0000 	movt	r0, #0
 396:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::to_void_ptr>
 39a:	900b      	str	r0, [sp, #44]	; 0x2c
 39c:	e7ff      	b.n	39e <app::app_network::send_sensor_data+0x39e>
 39e:	9966      	ldr	r1, [sp, #408]	; 0x198
 3a0:	9a67      	ldr	r2, [sp, #412]	; 0x19c
 3a2:	f240 0000 	movw	r0, #0
 3a6:	f2c0 0000 	movt	r0, #0
 3aa:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 3ae:	900a      	str	r0, [sp, #40]	; 0x28
 3b0:	e7ff      	b.n	3b2 <app::app_network::send_sensor_data+0x3b2>
 3b2:	9a68      	ldr	r2, [sp, #416]	; 0x1a0
 3b4:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 3b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 3b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 3ba:	f7ff fffe 	bl	0 <json_helper_set_int>
 3be:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 3c0:	f240 0000 	movw	r0, #0
 3c4:	f2c0 0000 	movt	r0, #0
 3c8:	906a      	str	r0, [sp, #424]	; 0x1a8
 3ca:	200d      	movs	r0, #13
 3cc:	906b      	str	r0, [sp, #428]	; 0x1ac
 3ce:	986a      	ldr	r0, [sp, #424]	; 0x1a8
 3d0:	996b      	ldr	r1, [sp, #428]	; 0x1ac
 3d2:	907e      	str	r0, [sp, #504]	; 0x1f8
 3d4:	917f      	str	r1, [sp, #508]	; 0x1fc
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
 3d6:	987e      	ldr	r0, [sp, #504]	; 0x1f8
 3d8:	997f      	ldr	r1, [sp, #508]	; 0x1fc
 3da:	9080      	str	r0, [sp, #512]	; 0x200
 3dc:	9181      	str	r1, [sp, #516]	; 0x204
 3de:	9980      	ldr	r1, [sp, #512]	; 0x200
 3e0:	9a81      	ldr	r2, [sp, #516]	; 0x204
_ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
 3e2:	9109      	str	r1, [sp, #36]	; 0x24
 3e4:	9208      	str	r2, [sp, #32]
 3e6:	e7ff      	b.n	3e8 <app::app_network::send_sensor_data+0x3e8>
 3e8:	f240 0000 	movw	r0, #0
 3ec:	f2c0 0000 	movt	r0, #0
 3f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 3f2:	9a08      	ldr	r2, [sp, #32]
 3f4:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 3f8:	9007      	str	r0, [sp, #28]
 3fa:	e7ff      	b.n	3fc <app::app_network::send_sensor_data+0x3fc>
 3fc:	9807      	ldr	r0, [sp, #28]
 3fe:	f7ff fffe 	bl	0 <json_helper_object_array_end_item>
 402:	e7ff      	b.n	404 <app::app_network::send_sensor_data+0x404>
 404:	e00c      	b.n	420 <app::app_network::send_sensor_data+0x420>
 406:	2001      	movs	r0, #1
 408:	f88d 01b3 	strb.w	r0, [sp, #435]	; 0x1b3
 40c:	f89d 11b3 	ldrb.w	r1, [sp, #435]	; 0x1b3
 410:	f240 0000 	movw	r0, #0
 414:	f2c0 0000 	movt	r0, #0
 418:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::fail>
 41c:	e7ff      	b.n	41e <app::app_network::send_sensor_data+0x41e>
 41e:	e7ff      	b.n	420 <app::app_network::send_sensor_data+0x420>
 420:	f240 0000 	movw	r0, #0
 424:	f2c0 0000 	movt	r0, #0
 428:	906d      	str	r0, [sp, #436]	; 0x1b4
 42a:	2007      	movs	r0, #7
 42c:	906e      	str	r0, [sp, #440]	; 0x1b8
 42e:	f240 0000 	movw	r0, #0
 432:	f2c0 0000 	movt	r0, #0
 436:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::to_void_ptr>
 43a:	9006      	str	r0, [sp, #24]
 43c:	e7ff      	b.n	43e <app::app_network::send_sensor_data+0x43e>
 43e:	986d      	ldr	r0, [sp, #436]	; 0x1b4
 440:	996e      	ldr	r1, [sp, #440]	; 0x1b8
 442:	907a      	str	r0, [sp, #488]	; 0x1e8
 444:	917b      	str	r1, [sp, #492]	; 0x1ec
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
 446:	987a      	ldr	r0, [sp, #488]	; 0x1e8
 448:	997b      	ldr	r1, [sp, #492]	; 0x1ec
 44a:	907c      	str	r0, [sp, #496]	; 0x1f0
 44c:	917d      	str	r1, [sp, #500]	; 0x1f4
 44e:	997c      	ldr	r1, [sp, #496]	; 0x1f0
 450:	9a7d      	ldr	r2, [sp, #500]	; 0x1f4
_ZN3app11app_network16send_sensor_data17h6637fc0fb2624307E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:65
 452:	9105      	str	r1, [sp, #20]
 454:	9204      	str	r2, [sp, #16]
 456:	e7ff      	b.n	458 <app::app_network::send_sensor_data+0x458>
 458:	f240 0000 	movw	r0, #0
 45c:	f2c0 0000 	movt	r0, #0
 460:	9905      	ldr	r1, [sp, #20]
 462:	9a04      	ldr	r2, [sp, #16]
 464:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>
 468:	9003      	str	r0, [sp, #12]
 46a:	e7ff      	b.n	46c <app::app_network::send_sensor_data+0x46c>
 46c:	9806      	ldr	r0, [sp, #24]
 46e:	9903      	ldr	r1, [sp, #12]
 470:	f7ff fffe 	bl	0 <json_helper_close_array>
 474:	e7ff      	b.n	2 <json_rep_end_root_object+0x2>
 476:	f7ff fffe 	bl	0 <json_rep_end_root_object>
 47a:	e7ff      	b.n	47c <app::app_network::send_sensor_data+0x47c>
 47c:	a871      	add	r0, sp, #452	; 0x1c4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:80
    sensor_network::do_server_post() ? ;
 47e:	f7ff fffe 	bl	0 <mynewt::libs::sensor_network::do_server_post>
 482:	e7ff      	b.n	484 <app::app_network::send_sensor_data+0x484>
 484:	a86f      	add	r0, sp, #444	; 0x1bc
 486:	a971      	add	r1, sp, #452	; 0x1c4
 488:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
 48c:	e7ff      	b.n	48e <app::app_network::send_sensor_data+0x48e>
 48e:	f89d 01bc 	ldrb.w	r0, [sp, #444]	; 0x1bc
 492:	07c1      	lsls	r1, r0, #31
 494:	2900      	cmp	r1, #0
 496:	9002      	str	r0, [sp, #8]
 498:	d012      	beq.n	4c0 <app::app_network::send_sensor_data+0x4c0>
 49a:	e7ff      	b.n	49c <app::app_network::send_sensor_data+0x49c>
 49c:	9802      	ldr	r0, [sp, #8]
 49e:	2801      	cmp	r0, #1
 4a0:	f47f adcf 	bne.w	42 <app::app_network::send_sensor_data+0x42>
 4a4:	e7ff      	b.n	4a6 <app::app_network::send_sensor_data+0x4a6>
 4a6:	9870      	ldr	r0, [sp, #448]	; 0x1c0
 4a8:	9073      	str	r0, [sp, #460]	; 0x1cc
 4aa:	9873      	ldr	r0, [sp, #460]	; 0x1cc
 4ac:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
 4b0:	9001      	str	r0, [sp, #4]
 4b2:	e7ff      	b.n	4b4 <app::app_network::send_sensor_data+0x4b4>
 4b4:	9801      	ldr	r0, [sp, #4]
 4b6:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
 4ba:	902a      	str	r0, [sp, #168]	; 0xa8
 4bc:	e7ff      	b.n	4be <app::app_network::send_sensor_data+0x4be>
 4be:	e642      	b.n	146 <app::app_network::send_sensor_data+0x146>
 4c0:	f89d 01bd 	ldrb.w	r0, [sp, #445]	; 0x1bd
 4c4:	f88d 01d3 	strb.w	r0, [sp, #467]	; 0x1d3
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:83
    console::print("NET view your sensor at \nhttps://blue-pill-geolocate.appspot.com?device=");
 4c8:	f240 0000 	movw	r0, #0
 4cc:	f2c0 0000 	movt	r0, #0
 4d0:	2148      	movs	r1, #72	; 0x48
 4d2:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
 4d6:	e7ff      	b.n	4d8 <app::app_network::send_sensor_data+0x4d8>
 4d8:	a82b      	add	r0, sp, #172	; 0xac
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:84
    console::print_strn(&device_id); console::print("\n");
 4da:	f7ff fffe 	bl	0 <mynewt::sys::console::print_strn>
 4de:	e7ff      	b.n	2 <app::app_network::send_sensor_data+0x2>
 4e0:	f240 0000 	movw	r0, #0
 4e4:	f2c0 0000 	movt	r0, #0
 4e8:	2101      	movs	r1, #1
 4ea:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
 4ee:	e7ff      	b.n	4f0 <app::app_network::send_sensor_data+0x4f0>
 4f0:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:87
    Ok(())
 4f2:	902a      	str	r0, [sp, #168]	; 0xa8
 4f4:	2001      	movs	r0, #1
 4f6:	902a      	str	r0, [sp, #168]	; 0xa8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_network.rs:88
 4f8:	e5b1      	b.n	5e <app::app_network::send_sensor_data+0x5e>

app-f1b560250e7c1912.1r25n1asbsmlozr4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1r25n1asbsmlozr4
000001fc l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
000000cd l       .debug_str	00000000 
000000d5 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
00000000 l    d  .text._ZN68_$LT$mynewt..result..MynewtError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4eb0375cc16f0456E	00000000 .text._ZN68_$LT$mynewt..result..MynewtError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4eb0375cc16f0456E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN68_$LT$mynewt..result..MynewtError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4eb0375cc16f0456E	00000068 .hidden <mynewt::result::MynewtError as core::cmp::PartialEq>::eq



Disassembly of section .text._ZN68_$LT$mynewt..result..MynewtError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4eb0375cc16f0456E:

00000000 <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq>:
_ZN68_$LT$mynewt..result..MynewtError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4eb0375cc16f0456E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:52
    /// Upon error, returns `Err(err)` where err is the MynewtError error code.
    pub type MynewtResult<T> = ::core::result::Result<T, MynewtError>;

    /// Error codes for Mynewt API
    #[repr(i32)]
    #[derive(Debug, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	6800      	ldr	r0, [r0, #0]
   e:	17c1      	asrs	r1, r0, #31
  10:	900e      	str	r0, [sp, #56]	; 0x38
  12:	910f      	str	r1, [sp, #60]	; 0x3c
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	6809      	ldr	r1, [r1, #0]
  2a:	17ca      	asrs	r2, r1, #31
  2c:	9110      	str	r1, [sp, #64]	; 0x40
  2e:	9211      	str	r2, [sp, #68]	; 0x44
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq+0x58>
  46:	e7ff      	b.n	48 <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

app-f1b560250e7c1912.3kxuqob6slyisrfp.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3kxuqob6slyisrfp
000021c4 l       .debug_str	00000000 
00002775 l       .debug_str	00000000 
0000277f l       .debug_str	00000000 
00002782 l       .debug_str	00000000 
00002788 l       .debug_str	00000000 
00002792 l       .debug_str	00000000 
0000279a l       .debug_str	00000000 
000027a0 l       .debug_str	00000000 
000027a6 l       .debug_str	00000000 
000027b1 l       .debug_str	00000000 
000027ba l       .debug_str	00000000 
000027dd l       .debug_str	00000000 
000027fc l       .debug_str	00000000 
00002823 l       .debug_str	00000000 
00002828 l       .debug_str	00000000 
0000282e l       .debug_str	00000000 
00002834 l       .debug_str	00000000 
00002843 l       .debug_str	00000000 
00002847 l       .debug_str	00000000 
00002850 l       .debug_str	00000000 
00002858 l       .debug_str	00000000 
00002860 l       .debug_str	00000000 
00002867 l       .debug_str	00000000 
00002873 l       .debug_str	00000000 
0000287f l       .debug_str	00000000 
00002898 l       .debug_str	00000000 
0000289d l       .debug_str	00000000 
000028ae l       .debug_str	00000000 
000028b8 l       .debug_str	00000000 
000028c6 l       .debug_str	00000000 
000028ca l       .debug_str	00000000 
000028d5 l       .debug_str	00000000 
000028dc l       .debug_str	00000000 
000028e2 l       .debug_str	00000000 
000028e6 l       .debug_str	00000000 
000028ea l       .debug_str	00000000 
000028f2 l       .debug_str	00000000 
00002909 l       .debug_str	00000000 
0000292d l       .debug_str	00000000 
00002949 l       .debug_str	00000000 
00002953 l       .debug_str	00000000 
0000296d l       .debug_str	00000000 
000029cb l       .debug_str	00000000 
000029d6 l       .debug_str	00000000 
000029f3 l       .debug_str	00000000 
00002a0c l       .debug_str	00000000 
00002a16 l       .debug_str	00000000 
00002a2c l       .debug_str	00000000 
00002a30 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000a2 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000ad l       .debug_str	00000000 
000000b0 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d6 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002c1 l       .debug_str	00000000 
000002c3 l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000033a l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
0000038b l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a7 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b0 l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003cf l       .debug_str	00000000 
000003db l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000422 l       .debug_str	00000000 
00000427 l       .debug_str	00000000 
00000430 l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
0000043d l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
0000044c l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000472 l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
000004d1 l       .debug_str	00000000 
00000533 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000585 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005de l       .debug_str	00000000 
0000061b l       .debug_str	00000000 
00000660 l       .debug_str	00000000 
00000669 l       .debug_str	00000000 
00000679 l       .debug_str	00000000 
00000681 l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
00000733 l       .debug_str	00000000 
0000073f l       .debug_str	00000000 
00000748 l       .debug_str	00000000 
00000754 l       .debug_str	00000000 
00000760 l       .debug_str	00000000 
00000769 l       .debug_str	00000000 
00000771 l       .debug_str	00000000 
00000779 l       .debug_str	00000000 
00000783 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
0000079f l       .debug_str	00000000 
000007bf l       .debug_str	00000000 
000007c6 l       .debug_str	00000000 
000007ce l       .debug_str	00000000 
000007d8 l       .debug_str	00000000 
000007e3 l       .debug_str	00000000 
000007ec l       .debug_str	00000000 
000007f7 l       .debug_str	00000000 
00000803 l       .debug_str	00000000 
00000807 l       .debug_str	00000000 
00000810 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
00000827 l       .debug_str	00000000 
00000831 l       .debug_str	00000000 
00000837 l       .debug_str	00000000 
0000083e l       .debug_str	00000000 
00000845 l       .debug_str	00000000 
00000872 l       .debug_str	00000000 
000008a7 l       .debug_str	00000000 
000008ad l       .debug_str	00000000 
000008b3 l       .debug_str	00000000 
000008c2 l       .debug_str	00000000 
000008d2 l       .debug_str	00000000 
000008e2 l       .debug_str	00000000 
000008ea l       .debug_str	00000000 
00000913 l       .debug_str	00000000 
00000971 l       .debug_str	00000000 
000009d7 l       .debug_str	00000000 
000009de l       .debug_str	00000000 
000009e6 l       .debug_str	00000000 
000009ef l       .debug_str	00000000 
00000a0d l       .debug_str	00000000 
00000a1d l       .debug_str	00000000 
00000a2b l       .debug_str	00000000 
00000a36 l       .debug_str	00000000 
00000a43 l       .debug_str	00000000 
00000a52 l       .debug_str	00000000 
00000a68 l       .debug_str	00000000 
00000a72 l       .debug_str	00000000 
00000a7b l       .debug_str	00000000 
00000a84 l       .debug_str	00000000 
00000aaa l       .debug_str	00000000 
00000ac0 l       .debug_str	00000000 
00000acb l       .debug_str	00000000 
00000ae1 l       .debug_str	00000000 
00000ae9 l       .debug_str	00000000 
00000b0a l       .debug_str	00000000 
00000b21 l       .debug_str	00000000 
00000b26 l       .debug_str	00000000 
00000b2e l       .debug_str	00000000 
00000b37 l       .debug_str	00000000 
00000b40 l       .debug_str	00000000 
00000b49 l       .debug_str	00000000 
00000b51 l       .debug_str	00000000 
00000b55 l       .debug_str	00000000 
00000b5c l       .debug_str	00000000 
00000b68 l       .debug_str	00000000 
00000b73 l       .debug_str	00000000 
00000b7b l       .debug_str	00000000 
00000b83 l       .debug_str	00000000 
00000bff l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000d7f l       .debug_str	00000000 
00000e83 l       .debug_str	00000000 
00000e91 l       .debug_str	00000000 
00000e9c l       .debug_str	00000000 
00000ea6 l       .debug_str	00000000 
00000eba l       .debug_str	00000000 
00000ec5 l       .debug_str	00000000 
00000ef3 l       .debug_str	00000000 
00000f6e l       .debug_str	00000000 
00000ff1 l       .debug_str	00000000 
00000fff l       .debug_str	00000000 
0000105e l       .debug_str	00000000 
000010c5 l       .debug_str	00000000 
000010db l       .debug_str	00000000 
000010eb l       .debug_str	00000000 
000010fa l       .debug_str	00000000 
000010fe l       .debug_str	00000000 
00001105 l       .debug_str	00000000 
0000110b l       .debug_str	00000000 
00001111 l       .debug_str	00000000 
00001117 l       .debug_str	00000000 
00001123 l       .debug_str	00000000 
0000112b l       .debug_str	00000000 
00001131 l       .debug_str	00000000 
00001139 l       .debug_str	00000000 
0000113f l       .debug_str	00000000 
00001162 l       .debug_str	00000000 
00001172 l       .debug_str	00000000 
000011a5 l       .debug_str	00000000 
000011e5 l       .debug_str	00000000 
0000122d l       .debug_str	00000000 
00001231 l       .debug_str	00000000 
00001237 l       .debug_str	00000000 
0000123d l       .debug_str	00000000 
00001243 l       .debug_str	00000000 
00001255 l       .debug_str	00000000 
0000128a l       .debug_str	00000000 
000012cc l       .debug_str	00000000 
00001316 l       .debug_str	00000000 
0000131a l       .debug_str	00000000 
00001320 l       .debug_str	00000000 
00001326 l       .debug_str	00000000 
0000132c l       .debug_str	00000000 
0000133e l       .debug_str	00000000 
00001373 l       .debug_str	00000000 
000013b5 l       .debug_str	00000000 
000013ff l       .debug_str	00000000 
00001403 l       .debug_str	00000000 
00001409 l       .debug_str	00000000 
0000140f l       .debug_str	00000000 
00001415 l       .debug_str	00000000 
0000141b l       .debug_str	00000000 
0000142c l       .debug_str	00000000 
00001460 l       .debug_str	00000000 
000014a1 l       .debug_str	00000000 
000014ea l       .debug_str	00000000 
000014ef l       .debug_str	00000000 
000014f4 l       .debug_str	00000000 
000014f8 l       .debug_str	00000000 
000014fe l       .debug_str	00000000 
00001504 l       .debug_str	00000000 
0000150a l       .debug_str	00000000 
0000151b l       .debug_str	00000000 
0000154f l       .debug_str	00000000 
00001590 l       .debug_str	00000000 
000015d9 l       .debug_str	00000000 
000015dd l       .debug_str	00000000 
000015e6 l       .debug_str	00000000 
000015f7 l       .debug_str	00000000 
0000162b l       .debug_str	00000000 
0000166c l       .debug_str	00000000 
000016b5 l       .debug_str	00000000 
000016ba l       .debug_str	00000000 
000016be l       .debug_str	00000000 
000016c7 l       .debug_str	00000000 
000016ce l       .debug_str	00000000 
000016d6 l       .debug_str	00000000 
000016e8 l       .debug_str	00000000 
0000171d l       .debug_str	00000000 
0000175f l       .debug_str	00000000 
000017a9 l       .debug_str	00000000 
000017ad l       .debug_str	00000000 
000017b3 l       .debug_str	00000000 
000017b9 l       .debug_str	00000000 
000017bf l       .debug_str	00000000 
000017c5 l       .debug_str	00000000 
000017cd l       .debug_str	00000000 
000017db l       .debug_str	00000000 
000017ea l       .debug_str	00000000 
000017fb l       .debug_str	00000000 
00001806 l       .debug_str	00000000 
00001811 l       .debug_str	00000000 
0000181c l       .debug_str	00000000 
00001823 l       .debug_str	00000000 
00001846 l       .debug_str	00000000 
00001858 l       .debug_str	00000000 
0000188d l       .debug_str	00000000 
000018cf l       .debug_str	00000000 
00001919 l       .debug_str	00000000 
0000191d l       .debug_str	00000000 
00001927 l       .debug_str	00000000 
00001939 l       .debug_str	00000000 
0000196e l       .debug_str	00000000 
000019b0 l       .debug_str	00000000 
000019fa l       .debug_str	00000000 
000019ff l       .debug_str	00000000 
00001a09 l       .debug_str	00000000 
00001a1b l       .debug_str	00000000 
00001a50 l       .debug_str	00000000 
00001a92 l       .debug_str	00000000 
00001adc l       .debug_str	00000000 
00001af0 l       .debug_str	00000000 
00001af4 l       .debug_str	00000000 
00001b02 l       .debug_str	00000000 
00001b12 l       .debug_str	00000000 
00001b1b l       .debug_str	00000000 
00001b26 l       .debug_str	00000000 
00001b35 l       .debug_str	00000000 
00001b4a l       .debug_str	00000000 
00001b7b l       .debug_str	00000000 
00001c18 l       .debug_str	00000000 
00001cbd l       .debug_str	00000000 
00001cc8 l       .debug_str	00000000 
00001cd1 l       .debug_str	00000000 
00001cf2 l       .debug_str	00000000 
00001d05 l       .debug_str	00000000 
00001d3b l       .debug_str	00000000 
00001dbe l       .debug_str	00000000 
00001e49 l       .debug_str	00000000 
00001e65 l       .debug_str	00000000 
00001eb1 l       .debug_str	00000000 
00001f05 l       .debug_str	00000000 
00001f22 l       .debug_str	00000000 
00001f36 l       .debug_str	00000000 
00001f82 l       .debug_str	00000000 
00001fd6 l       .debug_str	00000000 
00001fec l       .debug_str	00000000 
00002000 l       .debug_str	00000000 
00002047 l       .debug_str	00000000 
00002096 l       .debug_str	00000000 
0000209f l       .debug_str	00000000 
000020ad l       .debug_str	00000000 
000020de l       .debug_str	00000000 
000020e4 l       .debug_str	00000000 
000020ec l       .debug_str	00000000 
000020f3 l       .debug_str	00000000 
000020fb l       .debug_str	00000000 
00002106 l       .debug_str	00000000 
0000210e l       .debug_str	00000000 
0000211d l       .debug_str	00000000 
00002121 l       .debug_str	00000000 
0000212c l       .debug_str	00000000 
00002138 l       .debug_str	00000000 
00002143 l       .debug_str	00000000 
00002154 l       .debug_str	00000000 
0000215a l       .debug_str	00000000 
00002162 l       .debug_str	00000000 
00002169 l       .debug_str	00000000 
00002173 l       .debug_str	00000000 
0000217b l       .debug_str	00000000 
00002183 l       .debug_str	00000000 
000021a5 l       .debug_str	00000000 
000021b0 l       .debug_str	00000000 
000021bc l       .debug_str	00000000 
000021cd l       .debug_str	00000000 
000021d8 l       .debug_str	00000000 
000021df l       .debug_str	00000000 
000021ea l       .debug_str	00000000 
000021f5 l       .debug_str	00000000 
00002205 l       .debug_str	00000000 
0000220f l       .debug_str	00000000 
00002215 l       .debug_str	00000000 
00002237 l       .debug_str	00000000 
0000226f l       .debug_str	00000000 
000022af l       .debug_str	00000000 
000022b6 l       .debug_str	00000000 
000022be l       .debug_str	00000000 
000022d5 l       .debug_str	00000000 
000022de l       .debug_str	00000000 
000022ee l       .debug_str	00000000 
000022fd l       .debug_str	00000000 
00002305 l       .debug_str	00000000 
0000230c l       .debug_str	00000000 
00002314 l       .debug_str	00000000 
00002332 l       .debug_str	00000000 
00002342 l       .debug_str	00000000 
00002375 l       .debug_str	00000000 
0000238a l       .debug_str	00000000 
00002393 l       .debug_str	00000000 
000023f0 l       .debug_str	00000000 
00002455 l       .debug_str	00000000 
0000245f l       .debug_str	00000000 
0000246f l       .debug_str	00000000 
00002484 l       .debug_str	00000000 
0000248c l       .debug_str	00000000 
000024f0 l       .debug_str	00000000 
0000255c l       .debug_str	00000000 
00002563 l       .debug_str	00000000 
0000256b l       .debug_str	00000000 
00002589 l       .debug_str	00000000 
00002599 l       .debug_str	00000000 
000025cc l       .debug_str	00000000 
000025e1 l       .debug_str	00000000 
000025f4 l       .debug_str	00000000 
00002609 l       .debug_str	00000000 
00002610 l       .debug_str	00000000 
00002625 l       .debug_str	00000000 
0000264f l       .debug_str	00000000 
00002653 l       .debug_str	00000000 
0000265c l       .debug_str	00000000 
00002661 l       .debug_str	00000000 
0000266d l       .debug_str	00000000 
00002679 l       .debug_str	00000000 
00002686 l       .debug_str	00000000 
0000268a l       .debug_str	00000000 
000026ae l       .debug_str	00000000 
000026ba l       .debug_str	00000000 
000026c8 l       .debug_str	00000000 
000026df l       .debug_str	00000000 
000026f4 l       .debug_str	00000000 
000026f7 l       .debug_str	00000000 
00002700 l       .debug_str	00000000 
00002705 l       .debug_str	00000000 
0000270f l       .debug_str	00000000 
00002714 l       .debug_str	00000000 
0000271a l       .debug_str	00000000 
0000271f l       .debug_str	00000000 
00002724 l       .debug_str	00000000 
0000272b l       .debug_str	00000000 
00002730 l       .debug_str	00000000 
0000273c l       .debug_str	00000000 
00002744 l       .debug_str	00000000 
0000274d l       .debug_str	00000000 
00002752 l       .debug_str	00000000 
00002755 l       .debug_str	00000000 
0000275e l       .debug_str	00000000 
00002765 l       .debug_str	00000000 
0000276a l       .debug_str	00000000 
0000276f l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.1	0000000e .Lanon.1da65b9e18cdac36dd7514f94a23b15c.1
00000000 l     O .rodata.cst4	00000004 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.10
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.11	00000016 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.11
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.12	00000018 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.12
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.14	0000000c .Lanon.1da65b9e18cdac36dd7514f94a23b15c.14
00000004 l     O .rodata.cst4	00000004 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.15
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.19	00000018 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.19
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.21	00000008 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.21
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.22	00000000 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.22
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.23	00000010 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.23
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.24	00000001 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.24
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.26	00000018 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.26
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.28	00000008 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.28
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.29	00000010 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.29
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.4	00000018 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.4
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.5	00000018 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.5
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.7	00000018 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.7
00000000 l     O .rodata.cst8	00000008 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.8
00000000 l     O .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.9	00000018 .Lanon.1da65b9e18cdac36dd7514f94a23b15c.9
00000000 l     O .rodata._ZN3app10app_sensor13SENSOR_DEVICE17h7673cb8d7a020577E	0000000c app::app_sensor::SENSOR_DEVICE
00000000 l     F .text._ZN3app10app_sensor14standby_wakeup17hcba670e2cd66cdf7E	0000002c app::app_sensor::standby_wakeup
00000000 l     F .text._ZN3app10app_sensor18handle_sensor_data17h8ba1ab377474ac2bE	000000f6 app::app_sensor::handle_sensor_data
00000000 l     F .text._ZN3app10app_sensor19convert_sensor_data17h5eeac278bb2f2f4bE	00000250 app::app_sensor::convert_sensor_data
00000000 l    d  .text._ZN3app10app_sensor21start_sensor_listener17h7939c7ebab994b0cE	00000000 .text._ZN3app10app_sensor21start_sensor_listener17h7939c7ebab994b0cE
00000000 l    d  .text._ZN3app10app_sensor18handle_sensor_data17h8ba1ab377474ac2bE	00000000 .text._ZN3app10app_sensor18handle_sensor_data17h8ba1ab377474ac2bE
00000000 l    d  .text._ZN3app10app_sensor19convert_sensor_data17h5eeac278bb2f2f4bE	00000000 .text._ZN3app10app_sensor19convert_sensor_data17h5eeac278bb2f2f4bE
00000000 l    d  .text._ZN3app10app_sensor14standby_wakeup17hcba670e2cd66cdf7E	00000000 .text._ZN3app10app_sensor14standby_wakeup17hcba670e2cd66cdf7E
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.0	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.0
00000000 l    d  .rodata._ZN3app10app_sensor13SENSOR_DEVICE17h7673cb8d7a020577E	00000000 .rodata._ZN3app10app_sensor13SENSOR_DEVICE17h7673cb8d7a020577E
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.2	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.2
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.3	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.3
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.6	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.6
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.13	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.13
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.16	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.16
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.17	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.17
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.18	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.18
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.20	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.20
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.25	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.25
00000000 l    d  .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.27	00000000 .rodata..Lanon.1da65b9e18cdac36dd7514f94a23b15c.27
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN3app10app_sensor21start_sensor_listener17h7939c7ebab994b0cE	00000220 .hidden app::app_sensor::start_sensor_listener
00000000         *UND*	00000000 .hidden app::app_network::send_sensor_data
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 core::ptr::<impl *mut T>::is_null
00000000         *UND*	00000000 core::ptr::<impl *mut T>::is_null
00000000         *UND*	00000000 core::ptr::null_mut
00000000         *UND*	00000000 core::ptr::null_mut
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 core::panicking::panic_fmt
00000000         *UND*	00000000 <T as core::convert::From<T>>::from
00000000         *UND*	00000000 <core::fmt::Arguments as core::fmt::Display>::fmt
00000000         *UND*	00000000 .hidden <mynewt::result::MynewtError as core::cmp::PartialEq>::eq
00000000         *UND*	00000000 mynewt::hw::sensor::as_untyped
00000000         *UND*	00000000 mynewt::hw::sensor::register_listener
00000000         *UND*	00000000 mynewt::hw::sensor::bindings::set_poll_rate_ms
00000000         *UND*	00000000 mynewt::hw::sensor::bindings::mgr_find_next_bydevname
00000000         *UND*	00000000 mynewt::hw::sensor::bindings::read
00000000         *UND*	00000000 mynewt::sys::console::print
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::from_error
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000         *UND*	00000000 __aeabi_memcpy
00000000         *UND*	00000000 get_temp_raw_data
00000000         *UND*	00000000 power_standby_wakeup



Disassembly of section .text._ZN3app10app_sensor21start_sensor_listener17h7939c7ebab994b0cE:

00000000 <app::app_sensor::start_sensor_listener>:
_ZN3app10app_sensor21start_sensor_listener17h7939c7ebab994b0cE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:49
///  Type of sensor: Raw temperature sensor (integer sensor values 0 to 4095)
const TEMP_SENSOR_TYPE: sensor_type_t = sensor::SENSOR_TYPE_AMBIENT_TEMPERATURE_RAW;

///  Ask Mynewt to poll or read the temperature sensor and call `handle_sensor_data()`
///  Return `Ok()` if successful, else return `Err()` with `MynewtError` error code inside.
pub fn start_sensor_listener() -> MynewtResult<()>  {  //  Returns an error code upon error.
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b0c3      	sub	sp, #268	; 0x10c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:50
    console::print("Rust TMP poll\n");
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	210e      	movs	r1, #14
   e:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  12:	e7ff      	b.n	2 <core::ptr::null_mut+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:53

    //  Fetch the sensor by name, without locking the driver for exclusive access.
    let sensor = sensor::mgr_find_next_bydevname(&SENSOR_DEVICE, core::ptr::null_mut()) ? ;
  14:	f7ff fffe 	bl	0 <core::ptr::null_mut>
  18:	9016      	str	r0, [sp, #88]	; 0x58
  1a:	e7ff      	b.n	1c <app::app_sensor::start_sensor_listener+0x1c>
  1c:	f240 0100 	movw	r1, #0
  20:	f2c0 0100 	movt	r1, #0
  24:	a81b      	add	r0, sp, #108	; 0x6c
  26:	9a16      	ldr	r2, [sp, #88]	; 0x58
  28:	f7ff fffe 	bl	0 <mynewt::hw::sensor::bindings::mgr_find_next_bydevname>
  2c:	e7ff      	b.n	2e <app::app_sensor::start_sensor_listener+0x2e>
  2e:	a819      	add	r0, sp, #100	; 0x64
  30:	a91b      	add	r1, sp, #108	; 0x6c
  32:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
  36:	e7ff      	b.n	38 <app::app_sensor::start_sensor_listener+0x38>
  38:	9819      	ldr	r0, [sp, #100]	; 0x64
  3a:	2800      	cmp	r0, #0
  3c:	9015      	str	r0, [sp, #84]	; 0x54
  3e:	d016      	beq.n	6e <app::app_sensor::start_sensor_listener+0x6e>
  40:	e7ff      	b.n	42 <app::app_sensor::start_sensor_listener+0x42>
  42:	9815      	ldr	r0, [sp, #84]	; 0x54
  44:	2801      	cmp	r0, #1
  46:	d001      	beq.n	4c <app::app_sensor::start_sensor_listener+0x4c>
  48:	e7ff      	b.n	4a <app::app_sensor::start_sensor_listener+0x4a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:82
            os::OS_TIMEOUT_NEVER
        ) ? ;
    }
    //  Return `Ok()` to indicate success.  This line should not end with a semicolon (;).
    Ok(())
}
  4a:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:53
    let sensor = sensor::mgr_find_next_bydevname(&SENSOR_DEVICE, core::ptr::null_mut()) ? ;
  4c:	981a      	ldr	r0, [sp, #104]	; 0x68
  4e:	901d      	str	r0, [sp, #116]	; 0x74
  50:	981d      	ldr	r0, [sp, #116]	; 0x74
  52:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  56:	9014      	str	r0, [sp, #80]	; 0x50
  58:	e7ff      	b.n	5a <app::app_sensor::start_sensor_listener+0x5a>
  5a:	9814      	ldr	r0, [sp, #80]	; 0x50
  5c:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
  60:	9017      	str	r0, [sp, #92]	; 0x5c
  62:	e7ff      	b.n	64 <app::app_sensor::start_sensor_listener+0x64>
  64:	e002      	b.n	6c <app::app_sensor::start_sensor_listener+0x6c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:82
}
  66:	9817      	ldr	r0, [sp, #92]	; 0x5c
  68:	b043      	add	sp, #268	; 0x10c
  6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:53
    let sensor = sensor::mgr_find_next_bydevname(&SENSOR_DEVICE, core::ptr::null_mut()) ? ;
  6c:	e7fb      	b.n	66 <app::app_sensor::start_sensor_listener+0x66>
  6e:	981a      	ldr	r0, [sp, #104]	; 0x68
  70:	901e      	str	r0, [sp, #120]	; 0x78
  72:	981e      	ldr	r0, [sp, #120]	; 0x78
  74:	9018      	str	r0, [sp, #96]	; 0x60
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:54
    assert!(!sensor.is_null(), "no sensor");
  76:	9818      	ldr	r0, [sp, #96]	; 0x60
  78:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::is_null>
  7c:	9013      	str	r0, [sp, #76]	; 0x4c
  7e:	e7ff      	b.n	80 <app::app_sensor::start_sensor_listener+0x80>
  80:	9813      	ldr	r0, [sp, #76]	; 0x4c
  82:	07c1      	lsls	r1, r0, #31
  84:	2900      	cmp	r1, #0
  86:	d007      	beq.n	98 <app::app_sensor::start_sensor_listener+0x98>
  88:	e7ff      	b.n	8a <app::app_sensor::start_sensor_listener+0x8a>
  8a:	f240 0000 	movw	r0, #0
  8e:	f2c0 0000 	movt	r0, #0
  92:	f7ff fffe 	bl	0 <core::panicking::panic>
  96:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:57
    if !standby_wakeup() {
  98:	f7ff fffe 	bl	0 <app::app_sensor::start_sensor_listener>
  9c:	9012      	str	r0, [sp, #72]	; 0x48
  9e:	e7ff      	b.n	a0 <app::app_sensor::start_sensor_listener+0xa0>
  a0:	9812      	ldr	r0, [sp, #72]	; 0x48
  a2:	07c1      	lsls	r1, r0, #31
  a4:	2900      	cmp	r1, #0
  a6:	d177      	bne.n	198 <app::app_sensor::start_sensor_listener+0x198>
  a8:	e7ff      	b.n	aa <app::app_sensor::start_sensor_listener+0xaa>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:59
        sensor::set_poll_rate_ms(&SENSOR_DEVICE, SENSOR_POLL_TIME) ? ;
  aa:	f240 0000 	movw	r0, #0
  ae:	f2c0 0000 	movt	r0, #0
  b2:	f242 7110 	movw	r1, #10000	; 0x2710
  b6:	f7ff fffe 	bl	0 <mynewt::hw::sensor::bindings::set_poll_rate_ms>
  ba:	9011      	str	r0, [sp, #68]	; 0x44
  bc:	e7ff      	b.n	be <app::app_sensor::start_sensor_listener+0xbe>
  be:	9811      	ldr	r0, [sp, #68]	; 0x44
  c0:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
  c4:	901f      	str	r0, [sp, #124]	; 0x7c
  c6:	e7ff      	b.n	c8 <app::app_sensor::start_sensor_listener+0xc8>
  c8:	981f      	ldr	r0, [sp, #124]	; 0x7c
  ca:	1e41      	subs	r1, r0, #1
  cc:	bf18      	it	ne
  ce:	2101      	movne	r1, #1
  d0:	2801      	cmp	r0, #1
  d2:	9110      	str	r1, [sp, #64]	; 0x40
  d4:	d012      	beq.n	fc <app::app_sensor::start_sensor_listener+0xfc>
  d6:	e7ff      	b.n	d8 <app::app_sensor::start_sensor_listener+0xd8>
  d8:	9810      	ldr	r0, [sp, #64]	; 0x40
  da:	2801      	cmp	r0, #1
  dc:	d1b5      	bne.n	4a <app::app_sensor::start_sensor_listener+0x4a>
  de:	e7ff      	b.n	e0 <app::app_sensor::start_sensor_listener+0xe0>
  e0:	981f      	ldr	r0, [sp, #124]	; 0x7c
  e2:	9020      	str	r0, [sp, #128]	; 0x80
  e4:	9820      	ldr	r0, [sp, #128]	; 0x80
  e6:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  ea:	900f      	str	r0, [sp, #60]	; 0x3c
  ec:	e7ff      	b.n	ee <app::app_sensor::start_sensor_listener+0xee>
  ee:	980f      	ldr	r0, [sp, #60]	; 0x3c
  f0:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
  f4:	9017      	str	r0, [sp, #92]	; 0x5c
  f6:	e7ff      	b.n	f8 <app::app_sensor::start_sensor_listener+0xf8>
  f8:	e7ff      	b.n	fa <app::app_sensor::start_sensor_listener+0xfa>
  fa:	e7b7      	b.n	6c <app::app_sensor::start_sensor_listener+0x6c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:64
            sl_func       : sensor::as_untyped(handle_sensor_data),  //  Listener function
  fc:	f240 0000 	movw	r0, #0
 100:	f2c0 0000 	movt	r0, #0
 104:	f7ff fffe 	bl	0 <mynewt::hw::sensor::as_untyped>
 108:	900e      	str	r0, [sp, #56]	; 0x38
 10a:	e7ff      	b.n	10c <app::app_sensor::start_sensor_listener+0x10c>
 10c:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:65
            ..fill_zero!(sensor_listener)           //  Set other fields to 0
 10e:	9034      	str	r0, [sp, #208]	; 0xd0
 110:	9033      	str	r0, [sp, #204]	; 0xcc
 112:	9032      	str	r0, [sp, #200]	; 0xc8
 114:	9031      	str	r0, [sp, #196]	; 0xc4
 116:	9030      	str	r0, [sp, #192]	; 0xc0
 118:	902f      	str	r0, [sp, #188]	; 0xbc
 11a:	a828      	add	r0, sp, #160	; 0xa0
 11c:	a92f      	add	r1, sp, #188	; 0xbc
 11e:	2218      	movs	r2, #24
 120:	f7ff fffe 	bl	0 <__aeabi_memcpy>
 124:	900d      	str	r0, [sp, #52]	; 0x34
 126:	e7ff      	b.n	128 <app::app_sensor::start_sensor_listener+0x128>
 128:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:62
        let listener = sensor_listener {
 12a:	9023      	str	r0, [sp, #140]	; 0x8c
 12c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 130:	9022      	str	r0, [sp, #136]	; 0x88
 132:	980e      	ldr	r0, [sp, #56]	; 0x38
 134:	9024      	str	r0, [sp, #144]	; 0x90
 136:	992b      	ldr	r1, [sp, #172]	; 0xac
 138:	9125      	str	r1, [sp, #148]	; 0x94
 13a:	992c      	ldr	r1, [sp, #176]	; 0xb0
 13c:	9126      	str	r1, [sp, #152]	; 0x98
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:69
        sensor::register_listener(sensor, listener) ? ;  //  `?` means in case of error, return error now.
 13e:	9818      	ldr	r0, [sp, #96]	; 0x60
 140:	a922      	add	r1, sp, #136	; 0x88
 142:	aa36      	add	r2, sp, #216	; 0xd8
 144:	4613      	mov	r3, r2
 146:	e891 50f0 	ldmia.w	r1, {r4, r5, r6, r7, ip, lr}
 14a:	e883 50f0 	stmia.w	r3, {r4, r5, r6, r7, ip, lr}
 14e:	4611      	mov	r1, r2
 150:	f7ff fffe 	bl	0 <mynewt::hw::sensor::register_listener>
 154:	900c      	str	r0, [sp, #48]	; 0x30
 156:	e7ff      	b.n	158 <app::app_sensor::start_sensor_listener+0x158>
 158:	980c      	ldr	r0, [sp, #48]	; 0x30
 15a:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
 15e:	9035      	str	r0, [sp, #212]	; 0xd4
 160:	e7ff      	b.n	162 <app::app_sensor::start_sensor_listener+0x162>
 162:	9835      	ldr	r0, [sp, #212]	; 0xd4
 164:	1e41      	subs	r1, r0, #1
 166:	bf18      	it	ne
 168:	2101      	movne	r1, #1
 16a:	2801      	cmp	r0, #1
 16c:	910b      	str	r1, [sp, #44]	; 0x2c
 16e:	d012      	beq.n	196 <app::app_sensor::start_sensor_listener+0x196>
 170:	e7ff      	b.n	172 <app::app_sensor::start_sensor_listener+0x172>
 172:	980b      	ldr	r0, [sp, #44]	; 0x2c
 174:	2801      	cmp	r0, #1
 176:	f47f af68 	bne.w	4a <app::app_sensor::start_sensor_listener+0x4a>
 17a:	e7ff      	b.n	17c <app::app_sensor::start_sensor_listener+0x17c>
 17c:	9835      	ldr	r0, [sp, #212]	; 0xd4
 17e:	903d      	str	r0, [sp, #244]	; 0xf4
 180:	983d      	ldr	r0, [sp, #244]	; 0xf4
 182:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
 186:	900a      	str	r0, [sp, #40]	; 0x28
 188:	e7ff      	b.n	18a <app::app_sensor::start_sensor_listener+0x18a>
 18a:	980a      	ldr	r0, [sp, #40]	; 0x28
 18c:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
 190:	9017      	str	r0, [sp, #92]	; 0x5c
 192:	e7ff      	b.n	194 <app::app_sensor::start_sensor_listener+0x194>
 194:	e7b1      	b.n	fa <app::app_sensor::start_sensor_listener+0xfa>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:57
    if !standby_wakeup() {
 196:	e03e      	b.n	216 <app::app_sensor::start_sensor_listener+0x216>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:73
            sensor, 
 198:	9818      	ldr	r0, [sp, #96]	; 0x60
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:75
            sensor::as_untyped(handle_sensor_data),  //  Handler function
 19a:	f240 0100 	movw	r1, #0
 19e:	f2c0 0100 	movt	r1, #0
 1a2:	9009      	str	r0, [sp, #36]	; 0x24
 1a4:	4608      	mov	r0, r1
 1a6:	f7ff fffe 	bl	0 <mynewt::hw::sensor::as_untyped>
 1aa:	9008      	str	r0, [sp, #32]
 1ac:	e7ff      	b.n	1ae <app::app_sensor::start_sensor_listener+0x1ae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:76
            core::ptr::null_mut(), 
 1ae:	f7ff fffe 	bl	0 <core::ptr::null_mut>
 1b2:	9007      	str	r0, [sp, #28]
 1b4:	e7ff      	b.n	1b6 <app::app_sensor::start_sensor_listener+0x1b6>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:72
        sensor::read(
 1b6:	4668      	mov	r0, sp
 1b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 1bc:	6081      	str	r1, [r0, #8]
 1be:	9907      	ldr	r1, [sp, #28]
 1c0:	6041      	str	r1, [r0, #4]
 1c2:	9a08      	ldr	r2, [sp, #32]
 1c4:	6002      	str	r2, [r0, #0]
 1c6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 1ca:	2300      	movs	r3, #0
 1cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 1ce:	f7ff fffe 	bl	0 <mynewt::hw::sensor::bindings::read>
 1d2:	9006      	str	r0, [sp, #24]
 1d4:	e7ff      	b.n	1d6 <app::app_sensor::start_sensor_listener+0x1d6>
 1d6:	9806      	ldr	r0, [sp, #24]
 1d8:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
 1dc:	903f      	str	r0, [sp, #252]	; 0xfc
 1de:	e7ff      	b.n	1e0 <app::app_sensor::start_sensor_listener+0x1e0>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:78
        ) ? ;
 1e0:	983f      	ldr	r0, [sp, #252]	; 0xfc
 1e2:	1e41      	subs	r1, r0, #1
 1e4:	bf18      	it	ne
 1e6:	2101      	movne	r1, #1
 1e8:	2801      	cmp	r0, #1
 1ea:	9105      	str	r1, [sp, #20]
 1ec:	d012      	beq.n	214 <app::app_sensor::start_sensor_listener+0x214>
 1ee:	e7ff      	b.n	1f0 <app::app_sensor::start_sensor_listener+0x1f0>
 1f0:	9805      	ldr	r0, [sp, #20]
 1f2:	2801      	cmp	r0, #1
 1f4:	f47f af29 	bne.w	4a <app::app_sensor::start_sensor_listener+0x4a>
 1f8:	e7ff      	b.n	1fa <app::app_sensor::start_sensor_listener+0x1fa>
 1fa:	983f      	ldr	r0, [sp, #252]	; 0xfc
 1fc:	9040      	str	r0, [sp, #256]	; 0x100
 1fe:	9840      	ldr	r0, [sp, #256]	; 0x100
 200:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
 204:	9004      	str	r0, [sp, #16]
 206:	e7ff      	b.n	208 <app::app_sensor::start_sensor_listener+0x208>
 208:	9804      	ldr	r0, [sp, #16]
 20a:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
 20e:	9017      	str	r0, [sp, #92]	; 0x5c
 210:	e7ff      	b.n	212 <app::app_sensor::start_sensor_listener+0x212>
 212:	e772      	b.n	fa <app::app_sensor::start_sensor_listener+0xfa>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:57
    if !standby_wakeup() {
 214:	e7ff      	b.n	216 <app::app_sensor::start_sensor_listener+0x216>
 216:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:81
    Ok(())
 218:	9017      	str	r0, [sp, #92]	; 0x5c
 21a:	2001      	movs	r0, #1
 21c:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:82
}
 21e:	e722      	b.n	66 <app::app_sensor::start_sensor_listener+0x66>

Disassembly of section .text._ZN3app10app_sensor18handle_sensor_data17h8ba1ab377474ac2bE:

00000000 <app::app_sensor::handle_sensor_data>:
_ZN3app10app_sensor18handle_sensor_data17h8ba1ab377474ac2bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:86

///  This listener function is called every 10 seconds by Mynewt to handle the polled sensor data.
///  Return 0 if we have handled the sensor data successfully.
extern fn handle_sensor_data(sensor: sensor_ptr, _arg: sensor_arg, 
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   6:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9007      	str	r0, [sp, #28]
  12:	9108      	str	r1, [sp, #32]
  14:	9209      	str	r2, [sp, #36]	; 0x24
  16:	930b      	str	r3, [sp, #44]	; 0x2c
  18:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:88
    sensor_data: sensor_data_ptr, sensor_type: sensor_type_t) -> MynewtError {
    console::print("Rust handle_sensor_data\n");
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	2118      	movs	r1, #24
  26:	f8cd e018 	str.w	lr, [sp, #24]
  2a:	9405      	str	r4, [sp, #20]
  2c:	9504      	str	r5, [sp, #16]
  2e:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  32:	e7ff      	b.n	34 <app::app_sensor::handle_sensor_data+0x34>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:91

    //  Check that the temperature data is valid.
    if sensor_data.is_null() { return MynewtError::SYS_EINVAL; }  //  Exit if data is missing
  34:	9809      	ldr	r0, [sp, #36]	; 0x24
  36:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::is_null>
  3a:	9003      	str	r0, [sp, #12]
  3c:	e7ff      	b.n	3e <app::app_sensor::handle_sensor_data+0x3e>
  3e:	9803      	ldr	r0, [sp, #12]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <app::app_sensor::handle_sensor_data+0x56>
  46:	e7ff      	b.n	48 <app::app_sensor::handle_sensor_data+0x48>
  48:	f06f 0001 	mvn.w	r0, #1
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	e7ff      	b.n	50 <app::app_sensor::handle_sensor_data+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:114
            return MynewtError::SYS_EOK; 
        }            
    }
    //  Return 0 to Mynewt to indicate no error.  Should not end with a semicolon (;).
    MynewtError::SYS_EOK
}
  50:	980c      	ldr	r0, [sp, #48]	; 0x30
  52:	b012      	add	sp, #72	; 0x48
  54:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:92
    assert!(!sensor.is_null(), "null sensor");
  56:	9807      	ldr	r0, [sp, #28]
  58:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::is_null>
  5c:	9002      	str	r0, [sp, #8]
  5e:	e7ff      	b.n	60 <app::app_sensor::handle_sensor_data+0x60>
  60:	9802      	ldr	r0, [sp, #8]
  62:	07c1      	lsls	r1, r0, #31
  64:	2900      	cmp	r1, #0
  66:	d007      	beq.n	78 <app::app_sensor::handle_sensor_data+0x78>
  68:	e7ff      	b.n	6a <app::app_sensor::handle_sensor_data+0x6a>
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <core::panicking::panic>
  76:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:95
    let sensor_value = convert_sensor_data(sensor_data, sensor_type);
  78:	9909      	ldr	r1, [sp, #36]	; 0x24
  7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	f7ff fffe 	bl	0 <app::app_sensor::handle_sensor_data>
  84:	e7ff      	b.n	86 <app::app_sensor::handle_sensor_data+0x86>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:96
    if let SensorValueType::None = sensor_value.val { assert!(false, "bad type"); }
  86:	980e      	ldr	r0, [sp, #56]	; 0x38
  88:	2800      	cmp	r0, #0
  8a:	d10c      	bne.n	a6 <app::app_sensor::handle_sensor_data+0xa6>
  8c:	e7ff      	b.n	8e <app::app_sensor::handle_sensor_data+0x8e>
  8e:	2000      	movs	r0, #0
  90:	2800      	cmp	r0, #0
  92:	d107      	bne.n	a4 <app::app_sensor::handle_sensor_data+0xa4>
  94:	e7ff      	b.n	96 <app::app_sensor::handle_sensor_data+0x96>
  96:	f240 0000 	movw	r0, #0
  9a:	f2c0 0000 	movt	r0, #0
  9e:	f7ff fffe 	bl	0 <core::panicking::panic>
  a2:	defe      	udf	#254	; 0xfe
  a4:	e7ff      	b.n	a6 <app::app_sensor::handle_sensor_data+0xa6>
  a6:	a80d      	add	r0, sp, #52	; 0x34
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:102
    let res = send_sensor_data(&sensor_value);
  a8:	f7ff fffe 	bl	0 <app::app_network::send_sensor_data>
  ac:	9010      	str	r0, [sp, #64]	; 0x40
  ae:	e7ff      	b.n	b0 <app::app_sensor::handle_sensor_data+0xb0>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:106
    if let Err(err) = res {  //  `if let` will assign `err` to the error code inside `res`
  b0:	9810      	ldr	r0, [sp, #64]	; 0x40
  b2:	2801      	cmp	r0, #1
  b4:	d01c      	beq.n	f0 <app::app_sensor::handle_sensor_data+0xf0>
  b6:	e7ff      	b.n	b8 <app::app_sensor::handle_sensor_data+0xb8>
  b8:	9810      	ldr	r0, [sp, #64]	; 0x40
  ba:	9011      	str	r0, [sp, #68]	; 0x44
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:107
        if err == MynewtError::SYS_EAGAIN {
  bc:	f240 0100 	movw	r1, #0
  c0:	f2c0 0100 	movt	r1, #0
  c4:	a811      	add	r0, sp, #68	; 0x44
  c6:	f7ff fffe 	bl	0 <<mynewt::result::MynewtError as core::cmp::PartialEq>::eq>
  ca:	9001      	str	r0, [sp, #4]
  cc:	e7ff      	b.n	ce <app::app_sensor::handle_sensor_data+0xce>
  ce:	9801      	ldr	r0, [sp, #4]
  d0:	07c1      	lsls	r1, r0, #31
  d2:	2900      	cmp	r1, #0
  d4:	d00b      	beq.n	ee <app::app_sensor::handle_sensor_data+0xee>
  d6:	e7ff      	b.n	d8 <app::app_sensor::handle_sensor_data+0xd8>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:108
            console::print("TMP network not ready\n");
  d8:	f240 0000 	movw	r0, #0
  dc:	f2c0 0000 	movt	r0, #0
  e0:	2116      	movs	r1, #22
  e2:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  e6:	e7ff      	b.n	e8 <app::app_sensor::handle_sensor_data+0xe8>
  e8:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:109
            return MynewtError::SYS_EOK; 
  ea:	900c      	str	r0, [sp, #48]	; 0x30
  ec:	e7b0      	b.n	50 <app::app_sensor::handle_sensor_data+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:106
    if let Err(err) = res {  //  `if let` will assign `err` to the error code inside `res`
  ee:	e7ff      	b.n	f0 <app::app_sensor::handle_sensor_data+0xf0>
  f0:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:113
    MynewtError::SYS_EOK
  f2:	900c      	str	r0, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:114
}
  f4:	e7ac      	b.n	50 <app::app_sensor::handle_sensor_data+0x50>

Disassembly of section .text._ZN3app10app_sensor19convert_sensor_data17h5eeac278bb2f2f4bE:

00000000 <app::app_sensor::convert_sensor_data>:
_ZN3app10app_sensor19convert_sensor_data17h5eeac278bb2f2f4bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:119

///  Convert the raw temperature value received from Mynewt into a `SensorValue` for transmission, which includes the sensor data key `t`. 
///  `sensor_type` indicates the type of data in `sensor_data`.
#[allow(non_snake_case, unused_variables)]
fn convert_sensor_data(sensor_data: sensor_data_ptr, sensor_type: sensor_type_t) -> SensorValue {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0da      	sub	sp, #360	; 0x168
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	9111      	str	r1, [sp, #68]	; 0x44
   c:	9313      	str	r3, [sp, #76]	; 0x4c
   e:	9212      	str	r2, [sp, #72]	; 0x48
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:120
    console::print("TMP listener got rawtmp\n");
  10:	f240 0100 	movw	r1, #0
  14:	f2c0 0100 	movt	r1, #0
  18:	2218      	movs	r2, #24
  1a:	9010      	str	r0, [sp, #64]	; 0x40
  1c:	4608      	mov	r0, r1
  1e:	4611      	mov	r1, r2
  20:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  24:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  28:	940d      	str	r4, [sp, #52]	; 0x34
  2a:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  2e:	e7ff      	b.n	30 <app::app_sensor::convert_sensor_data+0x30>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:125
    //  Construct and return a new `SensorValue` (without semicolon)
    SensorValue {
        key: &TEMP_SENSOR_KEY,  //  Sensor data key is `t`
        val: match sensor_type {
            SENSOR_TYPE_AMBIENT_TEMPERATURE_RAW => {  //  If this is raw temperature...
  30:	9812      	ldr	r0, [sp, #72]	; 0x48
  32:	9913      	ldr	r1, [sp, #76]	; 0x4c
  34:	9117      	str	r1, [sp, #92]	; 0x5c
  36:	9016      	str	r0, [sp, #88]	; 0x58
  38:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:127
                //  Interpret the sensor data as a `sensor_temp_raw_data` struct that contains raw temp.
                let mut rawtempdata = fill_zero!(sensor_temp_raw_data);
  3a:	f88d 0070 	strb.w	r0, [sp, #112]	; 0x70
  3e:	901b      	str	r0, [sp, #108]	; 0x6c
  40:	f89d 0070 	ldrb.w	r0, [sp, #112]	; 0x70
  44:	f88d 0068 	strb.w	r0, [sp, #104]	; 0x68
  48:	981b      	ldr	r0, [sp, #108]	; 0x6c
  4a:	9019      	str	r0, [sp, #100]	; 0x64
  4c:	e7ff      	b.n	4e <app::app_sensor::convert_sensor_data+0x4e>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:128
                let rc = unsafe { sensor::get_temp_raw_data(sensor_data, &mut rawtempdata) };
  4e:	9811      	ldr	r0, [sp, #68]	; 0x44
  50:	a919      	add	r1, sp, #100	; 0x64
  52:	f7ff fffe 	bl	0 <get_temp_raw_data>
  56:	901d      	str	r0, [sp, #116]	; 0x74
  58:	e7ff      	b.n	5a <app::app_sensor::convert_sensor_data+0x5a>
  5a:	a81d      	add	r0, sp, #116	; 0x74
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:129
                assert_eq!(rc, 0, "rawtmp fail");
  5c:	901e      	str	r0, [sp, #120]	; 0x78
  5e:	f240 0000 	movw	r0, #0
  62:	f2c0 0000 	movt	r0, #0
  66:	901f      	str	r0, [sp, #124]	; 0x7c
  68:	981e      	ldr	r0, [sp, #120]	; 0x78
  6a:	9020      	str	r0, [sp, #128]	; 0x80
  6c:	981f      	ldr	r0, [sp, #124]	; 0x7c
  6e:	9021      	str	r0, [sp, #132]	; 0x84
  70:	9820      	ldr	r0, [sp, #128]	; 0x80
  72:	6800      	ldr	r0, [r0, #0]
  74:	9921      	ldr	r1, [sp, #132]	; 0x84
  76:	6809      	ldr	r1, [r1, #0]
  78:	4288      	cmp	r0, r1
  7a:	d014      	beq.n	a6 <app::app_sensor::convert_sensor_data+0xa6>
  7c:	e7ff      	b.n	7e <app::app_sensor::convert_sensor_data+0x7e>
  7e:	9820      	ldr	r0, [sp, #128]	; 0x80
  80:	9031      	str	r0, [sp, #196]	; 0xc4
  82:	9821      	ldr	r0, [sp, #132]	; 0x84
  84:	9032      	str	r0, [sp, #200]	; 0xc8
  86:	4668      	mov	r0, sp
  88:	2100      	movs	r1, #0
  8a:	6001      	str	r1, [r0, #0]
  8c:	f240 0100 	movw	r1, #0
  90:	f2c0 0100 	movt	r1, #0
  94:	f240 0300 	movw	r3, #0
  98:	f2c0 0300 	movt	r3, #0
  9c:	a833      	add	r0, sp, #204	; 0xcc
  9e:	2201      	movs	r2, #1
  a0:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  a4:	e012      	b.n	cc <app::app_sensor::convert_sensor_data+0xcc>
  a6:	a819      	add	r0, sp, #100	; 0x64
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:131
                //  Check that the raw temperature data is valid.
                assert_ne!(rawtempdata.strd_temp_raw_is_valid, 0, "bad rawtmp");                
  a8:	3004      	adds	r0, #4
  aa:	903c      	str	r0, [sp, #240]	; 0xf0
  ac:	f240 0000 	movw	r0, #0
  b0:	f2c0 0000 	movt	r0, #0
  b4:	903d      	str	r0, [sp, #244]	; 0xf4
  b6:	983c      	ldr	r0, [sp, #240]	; 0xf0
  b8:	903e      	str	r0, [sp, #248]	; 0xf8
  ba:	983d      	ldr	r0, [sp, #244]	; 0xf4
  bc:	903f      	str	r0, [sp, #252]	; 0xfc
  be:	983e      	ldr	r0, [sp, #248]	; 0xf8
  c0:	7800      	ldrb	r0, [r0, #0]
  c2:	993f      	ldr	r1, [sp, #252]	; 0xfc
  c4:	7809      	ldrb	r1, [r1, #0]
  c6:	4288      	cmp	r0, r1
  c8:	d04f      	beq.n	16a <app::app_sensor::convert_sensor_data+0x16a>
  ca:	e062      	b.n	192 <app::app_sensor::convert_sensor_data+0x192>
  cc:	a831      	add	r0, sp, #196	; 0xc4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:129
                assert_eq!(rc, 0, "rawtmp fail");
  ce:	902e      	str	r0, [sp, #184]	; 0xb8
  d0:	a832      	add	r0, sp, #200	; 0xc8
  d2:	902f      	str	r0, [sp, #188]	; 0xbc
  d4:	a833      	add	r0, sp, #204	; 0xcc
  d6:	9030      	str	r0, [sp, #192]	; 0xc0
  d8:	982e      	ldr	r0, [sp, #184]	; 0xb8
  da:	9039      	str	r0, [sp, #228]	; 0xe4
  dc:	982f      	ldr	r0, [sp, #188]	; 0xbc
  de:	903a      	str	r0, [sp, #232]	; 0xe8
  e0:	9830      	ldr	r0, [sp, #192]	; 0xc0
  e2:	903b      	str	r0, [sp, #236]	; 0xec
  e4:	9839      	ldr	r0, [sp, #228]	; 0xe4
  e6:	f240 0100 	movw	r1, #0
  ea:	f2c0 0100 	movt	r1, #0
  ee:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  f2:	900c      	str	r0, [sp, #48]	; 0x30
  f4:	910b      	str	r1, [sp, #44]	; 0x2c
  f6:	e7ff      	b.n	f8 <app::app_sensor::convert_sensor_data+0xf8>
  f8:	983a      	ldr	r0, [sp, #232]	; 0xe8
  fa:	f240 0100 	movw	r1, #0
  fe:	f2c0 0100 	movt	r1, #0
 102:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 106:	900a      	str	r0, [sp, #40]	; 0x28
 108:	9109      	str	r1, [sp, #36]	; 0x24
 10a:	e7ff      	b.n	10c <app::app_sensor::convert_sensor_data+0x10c>
 10c:	983b      	ldr	r0, [sp, #236]	; 0xec
 10e:	f240 0100 	movw	r1, #0
 112:	f2c0 0100 	movt	r1, #0
 116:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 11a:	9008      	str	r0, [sp, #32]
 11c:	9107      	str	r1, [sp, #28]
 11e:	e7ff      	b.n	120 <app::app_sensor::convert_sensor_data+0x120>
 120:	980c      	ldr	r0, [sp, #48]	; 0x30
 122:	9028      	str	r0, [sp, #160]	; 0xa0
 124:	990b      	ldr	r1, [sp, #44]	; 0x2c
 126:	9129      	str	r1, [sp, #164]	; 0xa4
 128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 12a:	922a      	str	r2, [sp, #168]	; 0xa8
 12c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 12e:	932b      	str	r3, [sp, #172]	; 0xac
 130:	f8dd c020 	ldr.w	ip, [sp, #32]
 134:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 138:	f8dd e01c 	ldr.w	lr, [sp, #28]
 13c:	f8cd e0b4 	str.w	lr, [sp, #180]	; 0xb4
 140:	466c      	mov	r4, sp
 142:	2503      	movs	r5, #3
 144:	6025      	str	r5, [r4, #0]
 146:	f240 0100 	movw	r1, #0
 14a:	f2c0 0100 	movt	r1, #0
 14e:	a822      	add	r0, sp, #136	; 0x88
 150:	ab28      	add	r3, sp, #160	; 0xa0
 152:	462a      	mov	r2, r5
 154:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 158:	e7ff      	b.n	2 <app::app_sensor::convert_sensor_data+0x2>
 15a:	f240 0100 	movw	r1, #0
 15e:	f2c0 0100 	movt	r1, #0
 162:	a822      	add	r0, sp, #136	; 0x88
 164:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 168:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:131
                assert_ne!(rawtempdata.strd_temp_raw_is_valid, 0, "bad rawtmp");                
 16a:	983e      	ldr	r0, [sp, #248]	; 0xf8
 16c:	904f      	str	r0, [sp, #316]	; 0x13c
 16e:	983f      	ldr	r0, [sp, #252]	; 0xfc
 170:	9050      	str	r0, [sp, #320]	; 0x140
 172:	4668      	mov	r0, sp
 174:	2100      	movs	r1, #0
 176:	6001      	str	r1, [r0, #0]
 178:	f240 0100 	movw	r1, #0
 17c:	f2c0 0100 	movt	r1, #0
 180:	f240 0300 	movw	r3, #0
 184:	f2c0 0300 	movt	r3, #0
 188:	a851      	add	r0, sp, #324	; 0x144
 18a:	2201      	movs	r2, #1
 18c:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 190:	e00f      	b.n	1b2 <app::app_sensor::convert_sensor_data+0x1b2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:133
                //  Raw temperature data is valid.  Return it.
                SensorValueType::Uint(rawtempdata.strd_temp_raw)  //  Raw Temperature in integer (0 to 4095)
 192:	9819      	ldr	r0, [sp, #100]	; 0x64
 194:	9015      	str	r0, [sp, #84]	; 0x54
 196:	2001      	movs	r0, #1
 198:	9014      	str	r0, [sp, #80]	; 0x50
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:122
    SensorValue {
 19a:	f240 0000 	movw	r0, #0
 19e:	f2c0 0000 	movt	r0, #0
 1a2:	9910      	ldr	r1, [sp, #64]	; 0x40
 1a4:	6008      	str	r0, [r1, #0]
 1a6:	9814      	ldr	r0, [sp, #80]	; 0x50
 1a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1aa:	608a      	str	r2, [r1, #8]
 1ac:	6048      	str	r0, [r1, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:139
            }
            //  Unknown type of sensor value
            //  _ => { assert!(false, "sensor type"); SensorValueType::Uint(0) }
        }
    }
}
 1ae:	b05a      	add	sp, #360	; 0x168
 1b0:	bdb0      	pop	{r4, r5, r7, pc}
 1b2:	a84f      	add	r0, sp, #316	; 0x13c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:131
                assert_ne!(rawtempdata.strd_temp_raw_is_valid, 0, "bad rawtmp");                
 1b4:	904c      	str	r0, [sp, #304]	; 0x130
 1b6:	a850      	add	r0, sp, #320	; 0x140
 1b8:	904d      	str	r0, [sp, #308]	; 0x134
 1ba:	a851      	add	r0, sp, #324	; 0x144
 1bc:	904e      	str	r0, [sp, #312]	; 0x138
 1be:	984c      	ldr	r0, [sp, #304]	; 0x130
 1c0:	9057      	str	r0, [sp, #348]	; 0x15c
 1c2:	984d      	ldr	r0, [sp, #308]	; 0x134
 1c4:	9058      	str	r0, [sp, #352]	; 0x160
 1c6:	984e      	ldr	r0, [sp, #312]	; 0x138
 1c8:	9059      	str	r0, [sp, #356]	; 0x164
 1ca:	9857      	ldr	r0, [sp, #348]	; 0x15c
 1cc:	f240 0100 	movw	r1, #0
 1d0:	f2c0 0100 	movt	r1, #0
 1d4:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 1d8:	9006      	str	r0, [sp, #24]
 1da:	9105      	str	r1, [sp, #20]
 1dc:	e7ff      	b.n	1de <app::app_sensor::convert_sensor_data+0x1de>
 1de:	9858      	ldr	r0, [sp, #352]	; 0x160
 1e0:	f240 0100 	movw	r1, #0
 1e4:	f2c0 0100 	movt	r1, #0
 1e8:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 1ec:	9004      	str	r0, [sp, #16]
 1ee:	9103      	str	r1, [sp, #12]
 1f0:	e7ff      	b.n	1f2 <app::app_sensor::convert_sensor_data+0x1f2>
 1f2:	9859      	ldr	r0, [sp, #356]	; 0x164
 1f4:	f240 0100 	movw	r1, #0
 1f8:	f2c0 0100 	movt	r1, #0
 1fc:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 200:	9002      	str	r0, [sp, #8]
 202:	9101      	str	r1, [sp, #4]
 204:	e7ff      	b.n	206 <app::app_sensor::convert_sensor_data+0x206>
 206:	9806      	ldr	r0, [sp, #24]
 208:	9046      	str	r0, [sp, #280]	; 0x118
 20a:	9905      	ldr	r1, [sp, #20]
 20c:	9147      	str	r1, [sp, #284]	; 0x11c
 20e:	9a04      	ldr	r2, [sp, #16]
 210:	9248      	str	r2, [sp, #288]	; 0x120
 212:	9b03      	ldr	r3, [sp, #12]
 214:	9349      	str	r3, [sp, #292]	; 0x124
 216:	f8dd c008 	ldr.w	ip, [sp, #8]
 21a:	f8cd c128 	str.w	ip, [sp, #296]	; 0x128
 21e:	f8dd e004 	ldr.w	lr, [sp, #4]
 222:	f8cd e12c 	str.w	lr, [sp, #300]	; 0x12c
 226:	466c      	mov	r4, sp
 228:	2503      	movs	r5, #3
 22a:	6025      	str	r5, [r4, #0]
 22c:	f240 0100 	movw	r1, #0
 230:	f2c0 0100 	movt	r1, #0
 234:	a840      	add	r0, sp, #256	; 0x100
 236:	ab46      	add	r3, sp, #280	; 0x118
 238:	462a      	mov	r2, r5
 23a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 23e:	e7ff      	b.n	2 <app::app_sensor::convert_sensor_data+0x2>
 240:	f240 0100 	movw	r1, #0
 244:	f2c0 0100 	movt	r1, #0
 248:	a840      	add	r0, sp, #256	; 0x100
 24a:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 24e:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN3app10app_sensor14standby_wakeup17hcba670e2cd66cdf7E:

00000000 <app::app_sensor::standby_wakeup>:
_ZN3app10app_sensor14standby_wakeup17hcba670e2cd66cdf7E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:144

extern {
    fn power_standby_wakeup() -> i32;
}
fn standby_wakeup() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:145
    if unsafe { power_standby_wakeup() == 0 } { false }
   4:	f7ff fffe 	bl	0 <power_standby_wakeup>
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <app::app_sensor::standby_wakeup+0xc>
   c:	9800      	ldr	r0, [sp, #0]
   e:	2800      	cmp	r0, #0
  10:	d104      	bne.n	1c <app::app_sensor::standby_wakeup+0x1c>
  12:	e7ff      	b.n	14 <app::app_sensor::standby_wakeup+0x14>
  14:	2000      	movs	r0, #0
  16:	f88d 0007 	strb.w	r0, [sp, #7]
  1a:	e003      	b.n	24 <app::app_sensor::standby_wakeup+0x24>
  1c:	2001      	movs	r0, #1
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:146
    else { true }
  1e:	f88d 0007 	strb.w	r0, [sp, #7]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/app_sensor.rs:145
    if unsafe { power_standby_wakeup() == 0 } { false }
  22:	e7ff      	b.n	24 <app::app_sensor::standby_wakeup+0x24>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:1
/*
  24:	f89d 0007 	ldrb.w	r0, [sp, #7]
  28:	b002      	add	sp, #8
  2a:	bd80      	pop	{r7, pc}

app-f1b560250e7c1912.3sjsqxnjxqqkheji.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3sjsqxnjxqqkheji
000001cb l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000000cd l       .debug_str	00000000 
000000d5 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h74fdd30c8f097361E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h74fdd30c8f097361E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h74fdd30c8f097361E	0000000e <T as core::convert::From<T>>::from



Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h74fdd30c8f097361E:

00000000 <<T as core::convert::From<T>>::from>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h74fdd30c8f097361E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

app-f1b560250e7c1912.4lctw9a02p63osgz.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4lctw9a02p63osgz
00000340 l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
00000453 l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
0000047b l       .debug_str	00000000 
00000494 l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004e5 l       .debug_str	00000000 
000004e9 l       .debug_str	00000000 
000004f2 l       .debug_str	00000000 
000004fc l       .debug_str	00000000 
00000514 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008a l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a2 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000bb l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d0 l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000336 l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
0000035d l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
0000037a l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
00000000 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.0
00000008 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.1
00000010 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.2
00000018 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.3
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.4	00000006 .Lanon.3ed011473997af99b525cde47c9eaaac.4
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.5	00000007 .Lanon.3ed011473997af99b525cde47c9eaaac.5
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.6	00000003 .Lanon.3ed011473997af99b525cde47c9eaaac.6
00000020 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.7
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.8	00000001 .Lanon.3ed011473997af99b525cde47c9eaaac.8
00000000 l    d  .text.main	00000000 .text.main
00000000 l    d  .text.rust_begin_unwind	00000000 .text.rust_begin_unwind
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden app::app_sensor::start_sensor_listener
00000000         *UND*	00000000 core::panic::Location::file
00000000         *UND*	00000000 core::panic::Location::line
00000000         *UND*	00000000 core::panic::PanicInfo::location
00000000         *UND*	00000000 core::result::Result<T,E>::expect
00000000         *UND*	00000000 core::result::Result<T,E>::expect
00000000         *UND*	00000000 mynewt::sys::console::flush
00000000         *UND*	00000000 mynewt::sys::console::print
00000000         *UND*	00000000 mynewt::sys::console::buffer
00000000         *UND*	00000000 mynewt::sys::console::printhex
00000000         *UND*	00000000 mynewt::libs::sensor_network::start_server_transport
00000000         *UND*	00000000 mynewt::kernel::os::eventq_run
00000000         *UND*	00000000 mynewt::kernel::os::eventq_dflt_get
00000000         *UND*	00000000 mynewt::sysinit
00000000         *UND*	00000000 __bkpt
00000000 g     F .text.main	00000078 main
00000000 g     F .text.rust_begin_unwind	000000ae rust_begin_unwind



Disassembly of section .text.main:

00000000 <main>:
main():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:49
};

///  Main program that initialises the sensor, network driver and starts reading and sending sensor data in the background.
///  main() will be called at Mynewt startup. It replaces the C version of the main() function.
#[no_mangle]                 //  Don't mangle the name "main"
extern "C" fn main() -> ! {  //  Declare extern "C" because it will be called by Mynewt
   0:	b086      	sub	sp, #24
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:55
    //  Initialise the Mynewt packages and Blue Pill internal temperature sensor driver.
    //  Start the CoAP / OIC Background Task to transmit CoAP messages.  Any startup
    //  functions defined in pkg.yml of our custom drivers and libraries will be called by 
    //  sysinit().  Here are the startup functions consolidated by Mynewt:
    //  bin/targets/bluepill_my_sensor/generated/src/bluepill_my_sensor-sysinit-app.c
    mynewt::sysinit();
   2:	f7ff fffe 	bl	0 <mynewt::sysinit>
   6:	e7ff      	b.n	2 <mynewt::libs::sensor_network::start_server_transport+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:58

    //  Start the Server Transport for sending sensor data to CoAP Server over NB-IoT.
    sensor_network::start_server_transport()
   8:	f7ff fffe 	bl	0 <mynewt::libs::sensor_network::start_server_transport>
   c:	9003      	str	r0, [sp, #12]
   e:	e7ff      	b.n	10 <main+0x10>
  10:	f240 0100 	movw	r1, #0
  14:	f2c0 0100 	movt	r1, #0
  18:	2208      	movs	r2, #8
  1a:	9803      	ldr	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <core::result::Result<T,E>::expect>
  20:	e7ff      	b.n	2 <app::app_sensor::start_sensor_listener+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:63
        .expect("NET fail");

    //  Start polling the temperature sensor every 10 seconds in the background.
    //  If this is a standby wakeup, the server transport must already be started.
    app_sensor::start_sensor_listener()
  22:	f7ff fffe 	bl	0 <app::app_sensor::start_sensor_listener>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <main+0x2a>
  2a:	f240 0100 	movw	r1, #0
  2e:	f2c0 0100 	movt	r1, #0
  32:	2208      	movs	r2, #8
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <core::result::Result<T,E>::expect>
  3a:	e7ff      	b.n	3c <main+0x3c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:67
        .expect("TMP fail");

    //  Main event loop
    loop {                            //  Loop forever...
  3c:	e7ff      	b.n	3e <main+0x3e>
  3e:	a804      	add	r0, sp, #16
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:69
        os::eventq_run(               //  Processing events...
            os::eventq_dflt_get()     //  From default event queue.
  40:	f7ff fffe 	bl	0 <mynewt::kernel::os::eventq_dflt_get>
  44:	e7ff      	b.n	12 <main+0x12>
  46:	f240 0100 	movw	r1, #0
  4a:	f2c0 0100 	movt	r1, #0
  4e:	a804      	add	r0, sp, #16
  50:	2208      	movs	r2, #8
  52:	f7ff fffe 	bl	0 <core::result::Result<T,E>::expect>
  56:	9001      	str	r0, [sp, #4]
  58:	e7ff      	b.n	5a <main+0x5a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:68
        os::eventq_run(               //  Processing events...
  5a:	9801      	ldr	r0, [sp, #4]
  5c:	f7ff fffe 	bl	0 <mynewt::kernel::os::eventq_run>
  60:	9000      	str	r0, [sp, #0]
  62:	e7ff      	b.n	64 <main+0x64>
  64:	f240 0100 	movw	r1, #0
  68:	f2c0 0100 	movt	r1, #0
  6c:	2208      	movs	r2, #8
  6e:	9800      	ldr	r0, [sp, #0]
  70:	f7ff fffe 	bl	0 <core::result::Result<T,E>::expect>
  74:	e7ff      	b.n	76 <main+0x76>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:67
    loop {                            //  Loop forever...
  76:	e7e2      	b.n	3e <main+0x3e>

Disassembly of section .text.rust_begin_unwind:

00000000 <rust_begin_unwind>:
rust_begin_unwind():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:78
    //  Never comes here
}

///  This function is called on panic, like an assertion failure. We display the filename and line number and pause in the debugger. From https://os.phil-opp.com/freestanding-rust-binary/
#[panic_handler]
fn panic(info: &PanicInfo) -> ! {
   0:	b088      	sub	sp, #32
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:80
    //  Display the filename and line number to the Semihosting Console.
    console::print("panic ");
   6:	f240 0000 	movw	r0, #0
   a:	f2c0 0000 	movt	r0, #0
   e:	2206      	movs	r2, #6
  10:	9101      	str	r1, [sp, #4]
  12:	4611      	mov	r1, r2
  14:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  18:	e7ff      	b.n	1a <rust_begin_unwind+0x1a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:81
    if let Some(location) = info.location() {
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	f7ff fffe 	bl	0 <core::panic::PanicInfo::location>
  20:	9003      	str	r0, [sp, #12]
  22:	e7ff      	b.n	24 <rust_begin_unwind+0x24>
  24:	9803      	ldr	r0, [sp, #12]
  26:	2800      	cmp	r0, #0
  28:	d032      	beq.n	90 <rust_begin_unwind+0x90>
  2a:	e7ff      	b.n	2c <rust_begin_unwind+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9004      	str	r0, [sp, #16]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:82
        let file = location.file();
  30:	9804      	ldr	r0, [sp, #16]
  32:	f7ff fffe 	bl	0 <core::panic::Location::file>
  36:	9106      	str	r1, [sp, #24]
  38:	9005      	str	r0, [sp, #20]
  3a:	e7ff      	b.n	3c <rust_begin_unwind+0x3c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:83
        let line = location.line();
  3c:	9804      	ldr	r0, [sp, #16]
  3e:	f7ff fffe 	bl	0 <core::panic::Location::line>
  42:	9007      	str	r0, [sp, #28]
  44:	e7ff      	b.n	46 <rust_begin_unwind+0x46>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:84
        console::print("at ");        console::buffer(&file);
  46:	f240 0000 	movw	r0, #0
  4a:	f2c0 0000 	movt	r0, #0
  4e:	2103      	movs	r1, #3
  50:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  54:	e7ff      	b.n	56 <rust_begin_unwind+0x56>
  56:	9805      	ldr	r0, [sp, #20]
  58:	9906      	ldr	r1, [sp, #24]
  5a:	f7ff fffe 	bl	0 <mynewt::sys::console::buffer>
  5e:	e7ff      	b.n	22 <rust_begin_unwind+0x22>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:85
        console::print(" line 0x");   console::printhex(line as u8);  //  TODO: Print in decimal not hex. Allow more than 255 lines.
  60:	f240 0000 	movw	r0, #0
  64:	f2c0 0000 	movt	r0, #0
  68:	2108      	movs	r1, #8
  6a:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  6e:	e7ff      	b.n	70 <rust_begin_unwind+0x70>
  70:	9807      	ldr	r0, [sp, #28]
  72:	f7ff fffe 	bl	0 <mynewt::sys::console::printhex>
  76:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:86
        console::print("\n");         console::flush();
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	2101      	movs	r1, #1
  82:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  86:	e7ff      	b.n	2 <mynewt::sys::console::flush+0x2>
  88:	f7ff fffe 	bl	0 <mynewt::sys::console::flush>
  8c:	e7ff      	b.n	8e <rust_begin_unwind+0x8e>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:81
    if let Some(location) = info.location() {
  8e:	e00a      	b.n	a6 <rust_begin_unwind+0xa6>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:88
    } else {
        console::print("no loc\n");   console::flush();
  90:	f240 0000 	movw	r0, #0
  94:	f2c0 0000 	movt	r0, #0
  98:	2107      	movs	r1, #7
  9a:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  9e:	e7ff      	b.n	2 <mynewt::sys::console::flush+0x2>
  a0:	f7ff fffe 	bl	0 <mynewt::sys::console::flush>
  a4:	e7ff      	b.n	2 <__bkpt+0x2>
_ZN8cortex_m3asm4bkpt17h38d1ae7ad2dd546bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:19
        () => unsafe {
            extern "C" {
                fn __bkpt();
            }

            __bkpt();
  a6:	f7ff fffe 	bl	0 <__bkpt>
rust_begin_unwind():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:91
    }
    //  Pause in the debugger.
    bkpt();
  aa:	e7ff      	b.n	ac <rust_begin_unwind+0xac>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/app/src/lib.rs:93
    //  Loop forever so that device won't restart.
    loop {}
  ac:	e7fe      	b.n	ac <rust_begin_unwind+0xac>

app-f1b560250e7c1912.ofkm9nozj6gi6be.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 ofkm9nozj6gi6be
00001bec l       .debug_str	00000000 
000022b3 l       .debug_str	00000000 
000022c8 l       .debug_str	00000000 
000022db l       .debug_str	00000000 
000022f0 l       .debug_str	00000000 
000022f7 l       .debug_str	00000000 
0000230c l       .debug_str	00000000 
00002336 l       .debug_str	00000000 
00002365 l       .debug_str	00000000 
0000238f l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008a l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000ae l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000318 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000385 l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
0000040f l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
0000042a l       .debug_str	00000000 
00000432 l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
00000451 l       .debug_str	00000000 
00000458 l       .debug_str	00000000 
00000478 l       .debug_str	00000000 
0000047f l       .debug_str	00000000 
00000487 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
0000049c l       .debug_str	00000000 
000004a5 l       .debug_str	00000000 
000004b0 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004c0 l       .debug_str	00000000 
000004c9 l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
000004d8 l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004ea l       .debug_str	00000000 
000004f0 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
000004fe l       .debug_str	00000000 
0000052b l       .debug_str	00000000 
00000560 l       .debug_str	00000000 
00000566 l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
0000057b l       .debug_str	00000000 
0000058b l       .debug_str	00000000 
0000059b l       .debug_str	00000000 
000005a3 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
0000062a l       .debug_str	00000000 
00000690 l       .debug_str	00000000 
00000697 l       .debug_str	00000000 
0000069f l       .debug_str	00000000 
000006a8 l       .debug_str	00000000 
000006c6 l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
000006e4 l       .debug_str	00000000 
000006ef l       .debug_str	00000000 
000006fc l       .debug_str	00000000 
0000070b l       .debug_str	00000000 
00000721 l       .debug_str	00000000 
0000072b l       .debug_str	00000000 
00000734 l       .debug_str	00000000 
0000073d l       .debug_str	00000000 
00000763 l       .debug_str	00000000 
00000779 l       .debug_str	00000000 
00000784 l       .debug_str	00000000 
0000079a l       .debug_str	00000000 
000007a2 l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
000007da l       .debug_str	00000000 
000007df l       .debug_str	00000000 
000007e7 l       .debug_str	00000000 
000007f0 l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
00000802 l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000834 l       .debug_str	00000000 
0000083c l       .debug_str	00000000 
00000866 l       .debug_str	00000000 
000008e2 l       .debug_str	00000000 
00000966 l       .debug_str	00000000 
00000a62 l       .debug_str	00000000 
00000b66 l       .debug_str	00000000 
00000b74 l       .debug_str	00000000 
00000b7f l       .debug_str	00000000 
00000b89 l       .debug_str	00000000 
00000b9d l       .debug_str	00000000 
00000ba8 l       .debug_str	00000000 
00000bd6 l       .debug_str	00000000 
00000c51 l       .debug_str	00000000 
00000cd4 l       .debug_str	00000000 
00000ce2 l       .debug_str	00000000 
00000d41 l       .debug_str	00000000 
00000da8 l       .debug_str	00000000 
00000dbe l       .debug_str	00000000 
00000dce l       .debug_str	00000000 
00000ddd l       .debug_str	00000000 
00000de1 l       .debug_str	00000000 
00000de8 l       .debug_str	00000000 
00000dee l       .debug_str	00000000 
00000df2 l       .debug_str	00000000 
00000df8 l       .debug_str	00000000 
00000dfe l       .debug_str	00000000 
00000e0a l       .debug_str	00000000 
00000e12 l       .debug_str	00000000 
00000e18 l       .debug_str	00000000 
00000e20 l       .debug_str	00000000 
00000e26 l       .debug_str	00000000 
00000e49 l       .debug_str	00000000 
00000e59 l       .debug_str	00000000 
00000e8c l       .debug_str	00000000 
00000ecc l       .debug_str	00000000 
00000f14 l       .debug_str	00000000 
00000f18 l       .debug_str	00000000 
00000f1e l       .debug_str	00000000 
00000f24 l       .debug_str	00000000 
00000f2a l       .debug_str	00000000 
00000f3c l       .debug_str	00000000 
00000f71 l       .debug_str	00000000 
00000fb3 l       .debug_str	00000000 
00000ffd l       .debug_str	00000000 
00001001 l       .debug_str	00000000 
00001007 l       .debug_str	00000000 
0000100d l       .debug_str	00000000 
00001013 l       .debug_str	00000000 
00001025 l       .debug_str	00000000 
0000105a l       .debug_str	00000000 
0000109c l       .debug_str	00000000 
000010e6 l       .debug_str	00000000 
000010ea l       .debug_str	00000000 
000010f0 l       .debug_str	00000000 
000010f6 l       .debug_str	00000000 
000010fc l       .debug_str	00000000 
00001102 l       .debug_str	00000000 
00001113 l       .debug_str	00000000 
00001147 l       .debug_str	00000000 
00001188 l       .debug_str	00000000 
000011d1 l       .debug_str	00000000 
000011d6 l       .debug_str	00000000 
000011db l       .debug_str	00000000 
000011df l       .debug_str	00000000 
000011e5 l       .debug_str	00000000 
000011eb l       .debug_str	00000000 
000011f1 l       .debug_str	00000000 
00001202 l       .debug_str	00000000 
00001236 l       .debug_str	00000000 
00001277 l       .debug_str	00000000 
000012c0 l       .debug_str	00000000 
000012c4 l       .debug_str	00000000 
000012cd l       .debug_str	00000000 
000012de l       .debug_str	00000000 
00001312 l       .debug_str	00000000 
00001353 l       .debug_str	00000000 
0000139c l       .debug_str	00000000 
000013a1 l       .debug_str	00000000 
000013a5 l       .debug_str	00000000 
000013ae l       .debug_str	00000000 
000013b5 l       .debug_str	00000000 
000013bd l       .debug_str	00000000 
000013cf l       .debug_str	00000000 
00001404 l       .debug_str	00000000 
00001446 l       .debug_str	00000000 
00001490 l       .debug_str	00000000 
00001494 l       .debug_str	00000000 
0000149a l       .debug_str	00000000 
000014a0 l       .debug_str	00000000 
000014a6 l       .debug_str	00000000 
000014ac l       .debug_str	00000000 
000014b4 l       .debug_str	00000000 
000014c2 l       .debug_str	00000000 
000014d1 l       .debug_str	00000000 
000014e2 l       .debug_str	00000000 
000014ed l       .debug_str	00000000 
000014f8 l       .debug_str	00000000 
00001503 l       .debug_str	00000000 
0000150a l       .debug_str	00000000 
0000152d l       .debug_str	00000000 
0000153f l       .debug_str	00000000 
00001574 l       .debug_str	00000000 
000015b6 l       .debug_str	00000000 
00001600 l       .debug_str	00000000 
00001604 l       .debug_str	00000000 
0000160e l       .debug_str	00000000 
00001620 l       .debug_str	00000000 
00001655 l       .debug_str	00000000 
00001697 l       .debug_str	00000000 
000016e1 l       .debug_str	00000000 
000016e6 l       .debug_str	00000000 
000016f0 l       .debug_str	00000000 
00001702 l       .debug_str	00000000 
00001737 l       .debug_str	00000000 
00001779 l       .debug_str	00000000 
000017c3 l       .debug_str	00000000 
000017d7 l       .debug_str	00000000 
000017db l       .debug_str	00000000 
000017e9 l       .debug_str	00000000 
000017f9 l       .debug_str	00000000 
00001802 l       .debug_str	00000000 
0000180d l       .debug_str	00000000 
0000181c l       .debug_str	00000000 
00001831 l       .debug_str	00000000 
00001862 l       .debug_str	00000000 
000018ff l       .debug_str	00000000 
000019a4 l       .debug_str	00000000 
000019af l       .debug_str	00000000 
000019b8 l       .debug_str	00000000 
000019d9 l       .debug_str	00000000 
000019ec l       .debug_str	00000000 
00001a22 l       .debug_str	00000000 
00001aa5 l       .debug_str	00000000 
00001b30 l       .debug_str	00000000 
00001b4c l       .debug_str	00000000 
00001b98 l       .debug_str	00000000 
00001c09 l       .debug_str	00000000 
00001c1d l       .debug_str	00000000 
00001c69 l       .debug_str	00000000 
00001cbd l       .debug_str	00000000 
00001cd3 l       .debug_str	00000000 
00001ce7 l       .debug_str	00000000 
00001d2e l       .debug_str	00000000 
00001d7d l       .debug_str	00000000 
00001d86 l       .debug_str	00000000 
00001d94 l       .debug_str	00000000 
00001dc5 l       .debug_str	00000000 
00001dcb l       .debug_str	00000000 
00001dd3 l       .debug_str	00000000 
00001dda l       .debug_str	00000000 
00001de2 l       .debug_str	00000000 
00001ded l       .debug_str	00000000 
00001df5 l       .debug_str	00000000 
00001e04 l       .debug_str	00000000 
00001e08 l       .debug_str	00000000 
00001e13 l       .debug_str	00000000 
00001e1f l       .debug_str	00000000 
00001e2a l       .debug_str	00000000 
00001e3b l       .debug_str	00000000 
00001e41 l       .debug_str	00000000 
00001e49 l       .debug_str	00000000 
00001e50 l       .debug_str	00000000 
00001e5a l       .debug_str	00000000 
00001e62 l       .debug_str	00000000 
00001e6a l       .debug_str	00000000 
00001e8c l       .debug_str	00000000 
00001e97 l       .debug_str	00000000 
00001ea3 l       .debug_str	00000000 
00001eab l       .debug_str	00000000 
00001eb4 l       .debug_str	00000000 
00001ebf l       .debug_str	00000000 
00001ec6 l       .debug_str	00000000 
00001ed1 l       .debug_str	00000000 
00001edc l       .debug_str	00000000 
00001eec l       .debug_str	00000000 
00001ef6 l       .debug_str	00000000 
00001efc l       .debug_str	00000000 
00001f1e l       .debug_str	00000000 
00001f56 l       .debug_str	00000000 
00001f96 l       .debug_str	00000000 
00001f9d l       .debug_str	00000000 
00001fa5 l       .debug_str	00000000 
00001fbc l       .debug_str	00000000 
00001fc5 l       .debug_str	00000000 
00001fd5 l       .debug_str	00000000 
00001fe4 l       .debug_str	00000000 
00001fec l       .debug_str	00000000 
00001ff3 l       .debug_str	00000000 
00001ffb l       .debug_str	00000000 
00002019 l       .debug_str	00000000 
00002029 l       .debug_str	00000000 
0000205c l       .debug_str	00000000 
00002071 l       .debug_str	00000000 
0000207a l       .debug_str	00000000 
000020d7 l       .debug_str	00000000 
0000213c l       .debug_str	00000000 
00002146 l       .debug_str	00000000 
00002156 l       .debug_str	00000000 
0000216b l       .debug_str	00000000 
00002173 l       .debug_str	00000000 
000021d7 l       .debug_str	00000000 
00002243 l       .debug_str	00000000 
0000224a l       .debug_str	00000000 
00002252 l       .debug_str	00000000 
00002270 l       .debug_str	00000000 
00002280 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr8null_mut17h24cf814abebeb867E	00000000 .text._ZN4core3ptr8null_mut17h24cf814abebeb867E
00000000 l    d  .text._ZN4core3ptr8null_mut17h9bb218a56760d6c4E	00000000 .text._ZN4core3ptr8null_mut17h9bb218a56760d6c4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr8null_mut17h24cf814abebeb867E	00000004 core::ptr::null_mut
00000000 g     F .text._ZN4core3ptr8null_mut17h9bb218a56760d6c4E	00000004 core::ptr::null_mut



Disassembly of section .text._ZN4core3ptr8null_mut17h24cf814abebeb867E:

00000000 <core::ptr::null_mut>:
_ZN4core3ptr8null_mut17h24cf814abebeb867E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:229
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr8null_mut17h9bb218a56760d6c4E:

00000000 <core::ptr::null_mut>:
_ZN4core3ptr8null_mut17h9bb218a56760d6c4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:229
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

app-f1b560250e7c1912.u8pmfpgg5a2yro7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 u8pmfpgg5a2yro7
000002b9 l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000417 l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000453 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000055 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008a l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a2 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000bb l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d0 l       .debug_str	00000000 
000000d7 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002c3 l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002f1 l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h65750cb239a0e359E	00000000 .text._ZN4core3fmt9Arguments6new_v117h65750cb239a0e359E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h65750cb239a0e359E	0000004c .hidden core::fmt::Arguments::new_v1



Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h65750cb239a0e359E:

00000000 <core::fmt::Arguments::new_v1>:
_ZN4core3fmt9Arguments6new_v117h65750cb239a0e359E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

as_slice-2784e236f4bc81c3.as_slice.evqe40x4-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 as_slice.evqe40x4-cgu.0



bare_metal-70a82aa7284aa2dc.bare_metal.15jso5av-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 bare_metal.15jso5av-cgu.0
00000109 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000000 l    d  .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E	00000000 .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E	00000006 bare_metal::CriticalSection::new



Disassembly of section .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E:

00000000 <bare_metal::CriticalSection::new>:
_ZN10bare_metal15CriticalSection3new17h843875c3738aa894E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:66
impl CriticalSection {
    /// Creates a critical section token
    ///
    /// This method is meant to be used to create safe abstractions rather than
    /// meant to be directly used in applications.
    pub unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:68
        CriticalSection { _0: () }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

cortex-m-cm7-r0p1.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__basepri_max_cm7_r0p1	00000000 .text.__basepri_max_cm7_r0p1
00000000 l    d  .text.__basepri_w_cm7_r0p1	00000000 .text.__basepri_w_cm7_r0p1
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__basepri_max_cm7_r0p1	00000000 __basepri_max_cm7_r0p1
00000000 g     F .text.__basepri_w_cm7_r0p1	00000000 __basepri_w_cm7_r0p1



Disassembly of section .text.__basepri_max_cm7_r0p1:

00000000 <__basepri_max_cm7_r0p1>:
__basepri_max_cm7_r0p1():
   0:	f3ef 8110 	mrs	r1, PRIMASK
   4:	b672      	cpsid	i
   6:	f011 0f01 	tst.w	r1, #1
   a:	f380 8812 	msr	BASEPRI_MAX, r0
   e:	bf18      	it	ne
  10:	4770      	bxne	lr
  12:	b662      	cpsie	i
  14:	4770      	bx	lr

Disassembly of section .text.__basepri_w_cm7_r0p1:

00000000 <__basepri_w_cm7_r0p1>:
__basepri_w_cm7_r0p1():
   0:	f3ef 8110 	mrs	r1, PRIMASK
   4:	b672      	cpsid	i
   6:	f011 0f01 	tst.w	r1, #1
   a:	f380 8811 	msr	BASEPRI, r0
   e:	bf18      	it	ne
  10:	4770      	bxne	lr
  12:	b662      	cpsie	i
  14:	4770      	bx	lr

cortex-m-v7.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__basepri_max	00000000 .text.__basepri_max
00000000 l    d  .text.__basepri_r	00000000 .text.__basepri_r
00000000 l    d  .text.__basepri_w	00000000 .text.__basepri_w
00000000 l    d  .text.__faultmask	00000000 .text.__faultmask
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__basepri_max	00000000 __basepri_max
00000000 g     F .text.__basepri_r	00000000 __basepri_r
00000000 g     F .text.__basepri_w	00000000 __basepri_w
00000000 g     F .text.__faultmask	00000000 __faultmask



Disassembly of section .text.__basepri_max:

00000000 <__basepri_max>:
__basepri_max():
   0:	f380 8812 	msr	BASEPRI_MAX, r0
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_r:

00000000 <__basepri_r>:
__basepri_r():
   0:	f3ef 8011 	mrs	r0, BASEPRI
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_w:

00000000 <__basepri_w>:
__basepri_w():
   0:	f380 8811 	msr	BASEPRI, r0
   4:	4770      	bx	lr

Disassembly of section .text.__faultmask:

00000000 <__faultmask>:
__faultmask():
   0:	f3ef 8013 	mrs	r0, FAULTMASK
   4:	4770      	bx	lr

cortex-m.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__bkpt	00000000 .text.__bkpt
00000000 l    d  .text.__control	00000000 .text.__control
00000000 l    d  .text.__cpsid	00000000 .text.(char, short *, int, double)
00000000 l    d  .text.__cpsie	00000000 .text.(char, short *, int,...)
00000000 l    d  .text.__delay	00000000 .text.__delay
00000000 l    d  .text.__dmb	00000000 .text.__dmb
00000000 l    d  .text.__dsb	00000000 .text.(double, short, bool)
00000000 l    d  .text.__isb	00000000 .text.(int, short, bool)
00000000 l    d  .text.__msp_r	00000000 .text.__msp_r
00000000 l    d  .text.__msp_w	00000000 .text.__msp_w
00000000 l    d  .text.__nop	00000000 .text.__nop
00000000 l    d  .text.__primask	00000000 .text.__primask
00000000 l    d  .text.__psp_r	00000000 .text.__psp_r
00000000 l    d  .text.__psp_w	00000000 .text.__psp_w
00000000 l    d  .text.__sev	00000000 .text.(short,...)(void)
00000000 l    d  .text.__wfe	00000000 .text.(wchar_t, float,...)
00000000 l    d  .text.__wfi	00000000 .text.(wchar_t, float, int)
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__bkpt	00000000 __bkpt
00000000 g     F .text.__control	00000000 __control
00000000 g     F .text.__cpsid	00000000 __cpsid
00000000 g     F .text.__cpsie	00000000 __cpsie
00000000 g     F .text.__delay	00000000 __delay
00000000 g     F .text.__dmb	00000000 __dmb
00000000 g     F .text.__dsb	00000000 __dsb
00000000 g     F .text.__isb	00000000 __isb
00000000 g     F .text.__msp_r	00000000 __msp_r
00000000 g     F .text.__msp_w	00000000 __msp_w
00000000 g     F .text.__nop	00000000 __nop
00000000 g     F .text.__primask	00000000 __primask
00000000 g     F .text.__psp_r	00000000 __psp_r
00000000 g     F .text.__psp_w	00000000 __psp_w
00000000 g     F .text.__sev	00000000 __sev
00000000 g     F .text.__wfe	00000000 __wfe
00000000 g     F .text.__wfi	00000000 __wfi



Disassembly of section .text.__bkpt:

00000000 <__bkpt>:
__bkpt():
   0:	be00      	bkpt	0x0000
   2:	4770      	bx	lr

Disassembly of section .text.__control:

00000000 <__control>:
__control():
   0:	f3ef 8014 	mrs	r0, CONTROL
   4:	4770      	bx	lr

Disassembly of section .text.__cpsid:

00000000 <__cpsid>:
__cpsid():
   0:	b672      	cpsid	i
   2:	4770      	bx	lr

Disassembly of section .text.__cpsie:

00000000 <__cpsie>:
__cpsie():
   0:	b662      	cpsie	i
   2:	4770      	bx	lr

Disassembly of section .text.__delay:

00000000 <__delay>:
__delay():
   0:	bf00      	nop
   2:	3801      	subs	r0, #1
   4:	f47f affe 	bne.w	0 <__delay>
   8:	4770      	bx	lr

Disassembly of section .text.__dmb:

00000000 <__dmb>:
__dmb():
   0:	f3bf 8f5f 	dmb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__dsb:

00000000 <__dsb>:
__dsb():
   0:	f3bf 8f4f 	dsb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__isb:

00000000 <__isb>:
__isb():
   0:	f3bf 8f6f 	isb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__msp_r:

00000000 <__msp_r>:
__msp_r():
   0:	f3ef 8008 	mrs	r0, MSP
   4:	4770      	bx	lr

Disassembly of section .text.__msp_w:

00000000 <__msp_w>:
__msp_w():
   0:	f380 8808 	msr	MSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__nop:

00000000 <__nop>:
__nop():
   0:	4770      	bx	lr

Disassembly of section .text.__primask:

00000000 <__primask>:
__primask():
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	4770      	bx	lr

Disassembly of section .text.__psp_r:

00000000 <__psp_r>:
__psp_r():
   0:	f3ef 8009 	mrs	r0, PSP
   4:	4770      	bx	lr

Disassembly of section .text.__psp_w:

00000000 <__psp_w>:
__psp_w():
   0:	f380 8809 	msr	PSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__sev:

00000000 <__sev>:
__sev():
   0:	bf40      	sev
   2:	4770      	bx	lr

Disassembly of section .text.__wfe:

00000000 <__wfe>:
__wfe():
   0:	bf20      	wfe
   2:	4770      	bx	lr

Disassembly of section .text.__wfi:

00000000 <__wfi>:
__wfi():
   0:	bf30      	wfi
   2:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.0
00002187 l       .debug_str	00000000 
00001fe9 l       .debug_str	00000000 
0000201e l       .debug_str	00000000 
00002022 l       .debug_str	00000000 
00002028 l       .debug_str	00000000 
0000202e l       .debug_str	00000000 
00002034 l       .debug_str	00000000 
0000203a l       .debug_str	00000000 
0000206a l       .debug_str	00000000 
000020cf l       .debug_str	00000000 
000020f9 l       .debug_str	00000000 
0000212e l       .debug_str	00000000 
00002132 l       .debug_str	00000000 
00002137 l       .debug_str	00000000 
0000213e l       .debug_str	00000000 
00002145 l       .debug_str	00000000 
0000214c l       .debug_str	00000000 
00002155 l       .debug_str	00000000 
0000215c l       .debug_str	00000000 
00002164 l       .debug_str	00000000 
00002169 l       .debug_str	00000000 
0000216b l       .debug_str	00000000 
00002170 l       .debug_str	00000000 
00002175 l       .debug_str	00000000 
0000217e l       .debug_str	00000000 
00002192 l       .debug_str	00000000 
00002196 l       .debug_str	00000000 
0000219a l       .debug_str	00000000 
000021ca l       .debug_str	00000000 
0000222f l       .debug_str	00000000 
00002259 l       .debug_str	00000000 
0000228e l       .debug_str	00000000 
00002292 l       .debug_str	00000000 
00002298 l       .debug_str	00000000 
000022c8 l       .debug_str	00000000 
0000232d l       .debug_str	00000000 
00002357 l       .debug_str	00000000 
0000238c l       .debug_str	00000000 
00002390 l       .debug_str	00000000 
00002396 l       .debug_str	00000000 
0000239c l       .debug_str	00000000 
000023a3 l       .debug_str	00000000 
000023a8 l       .debug_str	00000000 
000023d8 l       .debug_str	00000000 
0000243d l       .debug_str	00000000 
00002467 l       .debug_str	00000000 
0000249c l       .debug_str	00000000 
000024a0 l       .debug_str	00000000 
000024a5 l       .debug_str	00000000 
000024aa l       .debug_str	00000000 
000024ae l       .debug_str	00000000 
000024b8 l       .debug_str	00000000 
000024bc l       .debug_str	00000000 
000024c6 l       .debug_str	00000000 
000024ca l       .debug_str	00000000 
000024d4 l       .debug_str	00000000 
00002502 l       .debug_str	00000000 
00002567 l       .debug_str	00000000 
00002591 l       .debug_str	00000000 
000025fd l       .debug_str	00000000 
00002607 l       .debug_str	00000000 
00002635 l       .debug_str	00000000 
0000266a l       .debug_str	00000000 
0000266e l       .debug_str	00000000 
00002674 l       .debug_str	00000000 
00002678 l       .debug_str	00000000 
0000267d l       .debug_str	00000000 
00002682 l       .debug_str	00000000 
0000268a l       .debug_str	00000000 
00002692 l       .debug_str	00000000 
0000269a l       .debug_str	00000000 
000026a2 l       .debug_str	00000000 
000026aa l       .debug_str	00000000 
000026b2 l       .debug_str	00000000 
000026e2 l       .debug_str	00000000 
00002747 l       .debug_str	00000000 
00002771 l       .debug_str	00000000 
000027a7 l       .debug_str	00000000 
000027ac l       .debug_str	00000000 
000027b1 l       .debug_str	00000000 
000027b6 l       .debug_str	00000000 
000027c1 l       .debug_str	00000000 
000027c6 l       .debug_str	00000000 
000027d1 l       .debug_str	00000000 
000027d6 l       .debug_str	00000000 
000027e1 l       .debug_str	00000000 
000027e6 l       .debug_str	00000000 
000027f1 l       .debug_str	00000000 
000027f5 l       .debug_str	00000000 
000027fa l       .debug_str	00000000 
0000282b l       .debug_str	00000000 
00002891 l       .debug_str	00000000 
000028bc l       .debug_str	00000000 
000028f1 l       .debug_str	00000000 
000028f6 l       .debug_str	00000000 
000028fb l       .debug_str	00000000 
00002901 l       .debug_str	00000000 
00002905 l       .debug_str	00000000 
00002909 l       .debug_str	00000000 
0000290e l       .debug_str	00000000 
00002914 l       .debug_str	00000000 
00002919 l       .debug_str	00000000 
0000291e l       .debug_str	00000000 
00002923 l       .debug_str	00000000 
00002929 l       .debug_str	00000000 
0000292e l       .debug_str	00000000 
00002933 l       .debug_str	00000000 
0000293e l       .debug_str	00000000 
00002944 l       .debug_str	00000000 
00002974 l       .debug_str	00000000 
000029d9 l       .debug_str	00000000 
00002a03 l       .debug_str	00000000 
00002a39 l       .debug_str	00000000 
00002a3d l       .debug_str	00000000 
00002a41 l       .debug_str	00000000 
00002a45 l       .debug_str	00000000 
00002a4b l       .debug_str	00000000 
00002a7c l       .debug_str	00000000 
00002ae2 l       .debug_str	00000000 
00002b0d l       .debug_str	00000000 
00002b43 l       .debug_str	00000000 
00002b48 l       .debug_str	00000000 
00002b4e l       .debug_str	00000000 
00002b54 l       .debug_str	00000000 
00002b59 l       .debug_str	00000000 
00002b5e l       .debug_str	00000000 
00002b63 l       .debug_str	00000000 
00002b6d l       .debug_str	00000000 
00002b9e l       .debug_str	00000000 
00002c04 l       .debug_str	00000000 
00002c2f l       .debug_str	00000000 
00002c50 l       .debug_str	00000000 
00002c56 l       .debug_str	00000000 
00002c5a l       .debug_str	00000000 
00002c79 l       .debug_str	00000000 
00002c98 l       .debug_str	00000000 
00002cb7 l       .debug_str	00000000 
00002cbc l       .debug_str	00000000 
00002ccb l       .debug_str	00000000 
00002cd1 l       .debug_str	00000000 
00002cd6 l       .debug_str	00000000 
00002cf6 l       .debug_str	00000000 
00002d05 l       .debug_str	00000000 
00002d10 l       .debug_str	00000000 
00002d2b l       .debug_str	00000000 
00002d48 l       .debug_str	00000000 
00002d63 l       .debug_str	00000000 
00002d7e l       .debug_str	00000000 
00002d99 l       .debug_str	00000000 
00002db4 l       .debug_str	00000000 
00002dcf l       .debug_str	00000000 
00002dee l       .debug_str	00000000 
00002e09 l       .debug_str	00000000 
00002e25 l       .debug_str	00000000 
00002e40 l       .debug_str	00000000 
00002e5c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000342 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000363 l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
00000371 l       .debug_str	00000000 
000003ae l       .debug_str	00000000 
000003b8 l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
0000040d l       .debug_str	00000000 
00000416 l       .debug_str	00000000 
0000041e l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
0000045f l       .debug_str	00000000 
00000473 l       .debug_str	00000000 
00000475 l       .debug_str	00000000 
00000479 l       .debug_str	00000000 
000004b8 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
000004fb l       .debug_str	00000000 
00000538 l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
0000057b l       .debug_str	00000000 
000005ba l       .debug_str	00000000 
000005f9 l       .debug_str	00000000 
00000638 l       .debug_str	00000000 
00000677 l       .debug_str	00000000 
00000686 l       .debug_str	00000000 
00000697 l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
000006db l       .debug_str	00000000 
000006e4 l       .debug_str	00000000 
000006ff l       .debug_str	00000000 
00000738 l       .debug_str	00000000 
00000740 l       .debug_str	00000000 
00000759 l       .debug_str	00000000 
00000797 l       .debug_str	00000000 
000007a1 l       .debug_str	00000000 
000007da l       .debug_str	00000000 
000007e2 l       .debug_str	00000000 
000007e7 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
000008a4 l       .debug_str	00000000 
000008e3 l       .debug_str	00000000 
00000922 l       .debug_str	00000000 
00000961 l       .debug_str	00000000 
00000965 l       .debug_str	00000000 
00000969 l       .debug_str	00000000 
0000096d l       .debug_str	00000000 
00000971 l       .debug_str	00000000 
00000975 l       .debug_str	00000000 
0000097a l       .debug_str	00000000 
0000097f l       .debug_str	00000000 
0000098b l       .debug_str	00000000 
00000994 l       .debug_str	00000000 
00000a04 l       .debug_str	00000000 
00000a11 l       .debug_str	00000000 
00000a88 l       .debug_str	00000000 
00000a9c l       .debug_str	00000000 
00000aa0 l       .debug_str	00000000 
00000aa4 l       .debug_str	00000000 
00000aa8 l       .debug_str	00000000 
00000ab3 l       .debug_str	00000000 
00000b1f l       .debug_str	00000000 
00000b2c l       .debug_str	00000000 
00000b99 l       .debug_str	00000000 
00000ba7 l       .debug_str	00000000 
00000c1b l       .debug_str	00000000 
00000c30 l       .debug_str	00000000 
00000ca4 l       .debug_str	00000000 
00000cb9 l       .debug_str	00000000 
00000d28 l       .debug_str	00000000 
00000d38 l       .debug_str	00000000 
00000da3 l       .debug_str	00000000 
00000daf l       .debug_str	00000000 
00000e19 l       .debug_str	00000000 
00000e24 l       .debug_str	00000000 
00000e93 l       .debug_str	00000000 
00000ea3 l       .debug_str	00000000 
00000f16 l       .debug_str	00000000 
00000f2a l       .debug_str	00000000 
00000f95 l       .debug_str	00000000 
00000fa1 l       .debug_str	00000000 
00000fac l       .debug_str	00000000 
00000fb6 l       .debug_str	00000000 
00000fbb l       .debug_str	00000000 
00000fc6 l       .debug_str	00000000 
00001033 l       .debug_str	00000000 
00001041 l       .debug_str	00000000 
000010b0 l       .debug_str	00000000 
000010c0 l       .debug_str	00000000 
0000112f l       .debug_str	00000000 
0000113f l       .debug_str	00000000 
000011b0 l       .debug_str	00000000 
000011c2 l       .debug_str	00000000 
0000122e l       .debug_str	00000000 
0000123b l       .debug_str	00000000 
0000123d l       .debug_str	00000000 
000012a7 l       .debug_str	00000000 
000012b2 l       .debug_str	00000000 
00001323 l       .debug_str	00000000 
00001335 l       .debug_str	00000000 
000013a1 l       .debug_str	00000000 
000013ae l       .debug_str	00000000 
0000141a l       .debug_str	00000000 
00001427 l       .debug_str	00000000 
00001493 l       .debug_str	00000000 
000014a0 l       .debug_str	00000000 
0000150f l       .debug_str	00000000 
0000151d l       .debug_str	00000000 
0000158e l       .debug_str	00000000 
0000159e l       .debug_str	00000000 
00001611 l       .debug_str	00000000 
00001623 l       .debug_str	00000000 
00001693 l       .debug_str	00000000 
000016a2 l       .debug_str	00000000 
00001714 l       .debug_str	00000000 
00001725 l       .debug_str	00000000 
00001797 l       .debug_str	00000000 
000017a8 l       .debug_str	00000000 
00001815 l       .debug_str	00000000 
00001821 l       .debug_str	00000000 
0000188d l       .debug_str	00000000 
00001898 l       .debug_str	00000000 
0000190c l       .debug_str	00000000 
0000191f l       .debug_str	00000000 
00001994 l       .debug_str	00000000 
000019a8 l       .debug_str	00000000 
00001a15 l       .debug_str	00000000 
00001a21 l       .debug_str	00000000 
00001a95 l       .debug_str	00000000 
00001aa8 l       .debug_str	00000000 
00001b1e l       .debug_str	00000000 
00001b33 l       .debug_str	00000000 
00001b9f l       .debug_str	00000000 
00001baa l       .debug_str	00000000 
00001c1c l       .debug_str	00000000 
00001c2d l       .debug_str	00000000 
00001c99 l       .debug_str	00000000 
00001ca4 l       .debug_str	00000000 
00001ce4 l       .debug_str	00000000 
00001cea l       .debug_str	00000000 
00001d1f l       .debug_str	00000000 
00001d23 l       .debug_str	00000000 
00001d58 l       .debug_str	00000000 
00001d5c l       .debug_str	00000000 
00001d60 l       .debug_str	00000000 
00001d68 l       .debug_str	00000000 
00001d70 l       .debug_str	00000000 
00001d7a l       .debug_str	00000000 
00001d82 l       .debug_str	00000000 
00001d8a l       .debug_str	00000000 
00001d90 l       .debug_str	00000000 
00001d98 l       .debug_str	00000000 
00001da0 l       .debug_str	00000000 
00001da6 l       .debug_str	00000000 
00001daf l       .debug_str	00000000 
00001db6 l       .debug_str	00000000 
00001dbd l       .debug_str	00000000 
00001dcb l       .debug_str	00000000 
00001dfb l       .debug_str	00000000 
00001e60 l       .debug_str	00000000 
00001e66 l       .debug_str	00000000 
00001e90 l       .debug_str	00000000 
00001ec7 l       .debug_str	00000000 
00001ecc l       .debug_str	00000000 
00001ed7 l       .debug_str	00000000 
00001eeb l       .debug_str	00000000 
00001eef l       .debug_str	00000000 
00001ef3 l       .debug_str	00000000 
00001ef7 l       .debug_str	00000000 
00001efc l       .debug_str	00000000 
00001f01 l       .debug_str	00000000 
00001f0c l       .debug_str	00000000 
00001f12 l       .debug_str	00000000 
00001f16 l       .debug_str	00000000 
00001f1d l       .debug_str	00000000 
00001f24 l       .debug_str	00000000 
00001f56 l       .debug_str	00000000 
00001fbd l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.0	00000018 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.0
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.1	00000018 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.1
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.2	00000018 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.2
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.3	00000018 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.3
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.4	00000010 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.4
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.5	00000018 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.5
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.6	00000010 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.6
00000000 l     O .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.9	00000018 .Lanon.59ed1cfade41abbc5f93d93de71eaadd.9
00000000 l     O .rodata.str.0	00000063 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000061 str.2
00000000 l     O .rodata.str.3	00000021 str.3
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11disable_fpu17h284dbff401c02cefE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11disable_fpu17h284dbff401c02cefE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10enable_fpu17h2e04129dd93abf0cE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10enable_fpu17h2e04129dd93abf0cE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15fpu_access_mode17h55fa711e8a10f59bE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15fpu_access_mode17h55fa711e8a10f59bE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$19set_fpu_access_mode17h86a0ee3761eb32cdE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$19set_fpu_access_mode17h86a0ee3761eb32cdE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h83bd53925c32a3a8E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h83bd53925c32a3a8E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h583a1087b5586cb4E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h583a1087b5586cb4E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h59e69d866826884cE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h59e69d866826884cE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3d9db0eee126a67dE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3d9db0eee126a67dE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h8847ede75c19bfbbE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h8847ede75c19bfbbE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hfe0b9fe080f53bb1E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hfe0b9fe080f53bb1E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hca075a3f75e91c24E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hca075a3f75e91c24E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hfb810cb35c60da1dE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hfb810cb35c60da1dE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17ha15a650bbb23ccadE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17ha15a650bbb23ccadE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h0c76488975904204E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h0c76488975904204E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h93aa2a4158b42f51E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h93aa2a4158b42f51E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E
00000000 l    d  .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE	00000000 .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E	00000000 .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE	00000000 .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE	00000000 .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE
00000000 l    d  .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E	00000000 .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E
00000000 l    d  .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E	00000000 .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E
00000000 l    d  .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE	00000000 .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E	00000000 .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E
00000000 l    d  .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E	00000000 .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E	00000000 .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E
00000000 l    d  .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E	00000000 .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E	00000000 .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E
00000000 l    d  .text._ZN8cortex_m10peripheral3FPU3ptr17h5e8ce49d9479e14fE	00000000 .text._ZN8cortex_m10peripheral3FPU3ptr17h5e8ce49d9479e14fE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..FPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2c6738318644db36E	00000000 .text._ZN69_$LT$cortex_m..peripheral..FPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2c6738318644db36E
00000000 l    d  .text._ZN8cortex_m10peripheral3ITM3ptr17h7781afefc9ed275dE	00000000 .text._ZN8cortex_m10peripheral3ITM3ptr17h7781afefc9ed275dE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17h84f32f3a48b95873E	00000000 .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17h84f32f3a48b95873E
00000000 l    d  .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17ha1a6ed7741d7cb85E	00000000 .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17ha1a6ed7741d7cb85E
00000000 l    d  .text._ZN8cortex_m10peripheral3MPU3ptr17hc9a6692b5d2344adE	00000000 .text._ZN8cortex_m10peripheral3MPU3ptr17hc9a6692b5d2344adE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf8ebd31d22f67cd6E	00000000 .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf8ebd31d22f67cd6E
00000000 l    d  .text._ZN8cortex_m10peripheral4NVIC3ptr17h04e7d16fe39b1536E	00000000 .text._ZN8cortex_m10peripheral4NVIC3ptr17h04e7d16fe39b1536E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hca64b0291f118906E	00000000 .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hca64b0291f118906E
00000000 l    d  .text._ZN8cortex_m10peripheral3SCB3ptr17h85266c3b2638e36eE	00000000 .text._ZN8cortex_m10peripheral3SCB3ptr17h85266c3b2638e36eE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf6fb7167f0b23d18E	00000000 .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf6fb7167f0b23d18E
00000000 l    d  .text._ZN8cortex_m10peripheral4SYST3ptr17hfba07b47d1489337E	00000000 .text._ZN8cortex_m10peripheral4SYST3ptr17hfba07b47d1489337E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2343befa5e32f9eeE	00000000 .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2343befa5e32f9eeE
00000000 l    d  .text._ZN8cortex_m10peripheral4TPIU3ptr17hc35678a63161d9f6E	00000000 .text._ZN8cortex_m10peripheral4TPIU3ptr17hc35678a63161d9f6E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1d8f4f05bdabce71E	00000000 .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1d8f4f05bdabce71E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata.str.3	00000000 .rodata.str.3
00000000 l    d  .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.7	00000000 .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.7
00000000 l    d  .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.8	00000000 .rodata..Lanon.59ed1cfade41abbc5f93d93de71eaadd.8
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .bss.CORE_PERIPHERALS	00000001 CORE_PERIPHERALS
00000000         *UND*	00000000 .hidden core::num::<impl core::convert::From<u8> for usize>::from
00000000         *UND*	00000000 core::ptr::read_volatile
00000000         *UND*	00000000 core::ptr::read_volatile
00000000         *UND*	00000000 core::ptr::write_volatile
00000000         *UND*	00000000 core::ptr::write_volatile
00000000         *UND*	00000000 core::ptr::read
00000000         *UND*	00000000 core::cell::UnsafeCell<T>::get
00000000         *UND*	00000000 core::cell::UnsafeCell<T>::get
00000000         *UND*	00000000 core::panicking::panic_bounds_check
00000000         *UND*	00000000 core::panicking::panic
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE	00000018 <cortex_m::peripheral::CBP as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E	00000018 <cortex_m::peripheral::DCB as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E	00000018 <cortex_m::peripheral::DWT as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E	00000018 <cortex_m::peripheral::FPB as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..FPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2c6738318644db36E	00000018 <cortex_m::peripheral::FPU as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17h84f32f3a48b95873E	00000018 <cortex_m::peripheral::ITM as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf8ebd31d22f67cd6E	00000018 <cortex_m::peripheral::MPU as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf6fb7167f0b23d18E	00000018 <cortex_m::peripheral::SCB as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hca64b0291f118906E	00000018 <cortex_m::peripheral::NVIC as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2343befa5e32f9eeE	00000018 <cortex_m::peripheral::SYST as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1d8f4f05bdabce71E	00000018 <cortex_m::peripheral::TPIU as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E	00000018 <cortex_m::peripheral::CPUID as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17ha1a6ed7741d7cb85E	00000018 <cortex_m::peripheral::ITM as core::ops::deref::DerefMut>::deref_mut
00000000 g     F .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE	0000003c cortex_m::peripheral::Peripherals::steal
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E	00000006 cortex_m::peripheral::CBP::new
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE	0000000a cortex_m::peripheral::CBP::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE	0000000a cortex_m::peripheral::DCB::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E	0000000a cortex_m::peripheral::DWT::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E	0000000a cortex_m::peripheral::FPB::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3FPU3ptr17h5e8ce49d9479e14fE	0000000a cortex_m::peripheral::FPU::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3ITM3ptr17h7781afefc9ed275dE	00000006 cortex_m::peripheral::ITM::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3MPU3ptr17hc9a6692b5d2344adE	0000000a cortex_m::peripheral::MPU::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3SCB3ptr17h85266c3b2638e36eE	0000000a cortex_m::peripheral::SCB::ptr
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E	0000004c cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace
00000000         *UND*	00000000 .hidden cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E	0000004c cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace
00000000         *UND*	00000000 .hidden cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E	00000024 cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::is_debugger_attached
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE	0000002a cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::get_cycle_count
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E	00000048 cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter
00000000         *UND*	00000000 .hidden cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter::{{closure}}
00000000         *UND*	00000000 .hidden cortex_m::peripheral::scb::SystemHandler::index
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10enable_fpu17h2e04129dd93abf0cE	00000022 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::enable_fpu
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hca075a3f75e91c24E	00000030 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_pendsv
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11disable_fpu17h284dbff401c02cefE	00000022 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::disable_fpu
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h83bd53925c32a3a8E	00000148 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17ha15a650bbb23ccadE	00000030 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_pendsv
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h0c76488975904204E	00000088 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h93aa2a4158b42f51E	000000ac cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hfe0b9fe080f53bb1E	00000058 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset
00000000         *UND*	00000000 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h583a1087b5586cb4E	0000004c cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep
00000000         *UND*	00000000 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h59e69d866826884cE	0000004c cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep
00000000         *UND*	00000000 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15fpu_access_mode17h55fa711e8a10f59bE	00000064 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3d9db0eee126a67dE	0000004c cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit
00000000         *UND*	00000000 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h8847ede75c19bfbbE	0000004c cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit
00000000         *UND*	00000000 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hfb810cb35c60da1dE	0000002c cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::is_pendsv_pending
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$19set_fpu_access_mode17h86a0ee3761eb32cdE	000000a2 cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode
00000000 g     F .text._ZN8cortex_m10peripheral4NVIC3ptr17h04e7d16fe39b1536E	0000000a cortex_m::peripheral::NVIC::ptr
00000000 g     F .text._ZN8cortex_m10peripheral4SYST3ptr17hfba07b47d1489337E	0000000a cortex_m::peripheral::SYST::ptr
00000000 g     F .text._ZN8cortex_m10peripheral4TPIU3ptr17hc35678a63161d9f6E	00000008 cortex_m::peripheral::TPIU::ptr
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E	0000002a cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_reload
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E	00000036 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_precise
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E	0000003e cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_reload
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE	0000002c cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_current
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E	00000034 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_wrapped
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE	0000003a cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::clear_current
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE	00000048 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter
00000000         *UND*	00000000 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E	00000048 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter
00000000         *UND*	00000000 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE	00000048 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt
00000000         *UND*	00000000 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E	00000058 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E	000000a6 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source
00000000         *UND*	00000000 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}
00000000         *UND*	00000000 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E	00000048 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt
00000000         *UND*	00000000 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E	00000030 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_ticks_per_10ms
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E	00000034 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_counter_enabled
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E	00000030 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_reference_clock
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE	00000034 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_interrupt_enabled
00000000 g     F .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E	0000000a cortex_m::peripheral::CPUID::ptr
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E	00000078 cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::select_cache
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E	000000c0 cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways
00000000         *UND*	00000000 .hidden cortex_m::asm::dsb
00000000         *UND*	00000000 .hidden cortex_m::asm::nop



Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E:

00000000 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::select_cache>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:84
    ///
    /// * `level`: the required cache level minus 1, e.g. 0 for L1, 1 for L2
    /// * `ind`: select instruction cache or data/unified cache
    ///
    /// `level` is masked to be between 0 and 7.
    pub fn select_cache(&mut self, level: u8, ind: CsselrCacheType) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9008      	str	r0, [sp, #32]
   c:	f88d 1026 	strb.w	r1, [sp, #38]	; 0x26
  10:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
        const CSSELR_IND_MASK: u32 = 1 << CSSELR_IND_POS;
        const CSSELR_LEVEL_POS: u32 = 1;
        const CSSELR_LEVEL_MASK: u32 = 0x7 << CSSELR_LEVEL_POS;

        unsafe {
            self.csselr.write(
  14:	9808      	ldr	r0, [sp, #32]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	f8cd e014 	str.w	lr, [sp, #20]
  20:	f7ff fffe 	bl	0 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::select_cache>
  24:	9004      	str	r0, [sp, #16]
  26:	e7ff      	b.n	28 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::select_cache+0x28>
  28:	9804      	ldr	r0, [sp, #16]
  2a:	f100 0184 	add.w	r1, r0, #132	; 0x84
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  2e:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
  32:	0052      	lsls	r2, r2, #1
  34:	9103      	str	r1, [sp, #12]
  36:	9202      	str	r2, [sp, #8]
  38:	e7ff      	b.n	3a <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::select_cache+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	f000 010e 	and.w	r1, r0, #14
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:93
                    | (((ind as u32) << CSSELR_IND_POS) & CSSELR_IND_MASK),
  40:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  44:	9101      	str	r1, [sp, #4]
  46:	9200      	str	r2, [sp, #0]
  48:	e7ff      	b.n	4a <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::select_cache+0x4a>
  4a:	9800      	ldr	r0, [sp, #0]
  4c:	f000 0101 	and.w	r1, r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  50:	9a01      	ldr	r2, [sp, #4]
  52:	4311      	orrs	r1, r2
  54:	9b03      	ldr	r3, [sp, #12]
  56:	930a      	str	r3, [sp, #40]	; 0x28
  58:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
    /// Writes a `value` into the register
    ///
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn write(&self, value: T) {
        self.register.set(value)
  5a:	990a      	ldr	r1, [sp, #40]	; 0x28
  5c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  60:	910c      	str	r1, [sp, #48]	; 0x30
  62:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
    /// Sets the contained value
    #[inline(always)]
    pub fn set(&self, value: T)
        where T: Copy
    {
        unsafe { ptr::write_volatile(self.value.get(), value) }
  66:	980c      	ldr	r0, [sp, #48]	; 0x30
  68:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  6c:	990d      	ldr	r1, [sp, #52]	; 0x34
  6e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
            self.csselr.write(
  72:	e7ff      	b.n	74 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::select_cache+0x74>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:96
            )
        }
    }
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E:

00000000 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:99

    /// Returns the number of sets and ways in the selected cache
    pub fn cache_num_sets_ways(&mut self, level: u8, ind: CsselrCacheType) -> (u16, u16) {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900a      	str	r0, [sp, #40]	; 0x28
   c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  10:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:105
        const CCSIDR_NUMSETS_POS: u32 = 13;
        const CCSIDR_NUMSETS_MASK: u32 = 0x7FFF << CCSIDR_NUMSETS_POS;
        const CCSIDR_ASSOCIATIVITY_POS: u32 = 3;
        const CCSIDR_ASSOCIATIVITY_MASK: u32 = 0x3FF << CCSIDR_ASSOCIATIVITY_POS;

        self.select_cache(level, ind);
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
  1a:	f89d 102e 	ldrb.w	r1, [sp, #46]	; 0x2e
  1e:	9309      	str	r3, [sp, #36]	; 0x24
  20:	f8cd c020 	str.w	ip, [sp, #32]
  24:	f8cd e01c 	str.w	lr, [sp, #28]
  28:	f7ff fffe 	bl	0 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways>
  2c:	e7ff      	b.n	2 <cortex_m::asm::dsb+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:106
        ::asm::dsb();
  2e:	f7ff fffe 	bl	0 <cortex_m::asm::dsb>
  32:	e7ff      	b.n	34 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
        let ccsidr = self.ccsidr.read();
  34:	980a      	ldr	r0, [sp, #40]	; 0x28
  36:	f7ff fffe 	bl	0 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways>
  3a:	9006      	str	r0, [sp, #24]
  3c:	e7ff      	b.n	3e <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0x3e>
  3e:	9806      	ldr	r0, [sp, #24]
  40:	f100 0180 	add.w	r1, r0, #128	; 0x80
  44:	910e      	str	r1, [sp, #56]	; 0x38
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  46:	990e      	ldr	r1, [sp, #56]	; 0x38
  48:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  50:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
  54:	900d      	str	r0, [sp, #52]	; 0x34
  56:	e7ff      	b.n	58 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0x58>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
        (
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  58:	980d      	ldr	r0, [sp, #52]	; 0x34
  5a:	f3c0 304e 	ubfx	r0, r0, #13, #15
  5e:	9005      	str	r0, [sp, #20]
  60:	e7ff      	b.n	62 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0x62>
  62:	9805      	ldr	r0, [sp, #20]
  64:	1c41      	adds	r1, r0, #1
  66:	460a      	mov	r2, r1
  68:	4281      	cmp	r1, r0
  6a:	9204      	str	r2, [sp, #16]
  6c:	d31a      	bcc.n	a4 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0xa4>
  6e:	e7ff      	b.n	70 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0x70>
  70:	9804      	ldr	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  72:	990d      	ldr	r1, [sp, #52]	; 0x34
  74:	f3c1 01c9 	ubfx	r1, r1, #3, #10
  78:	9003      	str	r0, [sp, #12]
  7a:	9102      	str	r1, [sp, #8]
  7c:	e7ff      	b.n	7e <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0x7e>
  7e:	9802      	ldr	r0, [sp, #8]
  80:	1c41      	adds	r1, r0, #1
  82:	460a      	mov	r2, r1
  84:	4281      	cmp	r1, r0
  86:	9201      	str	r2, [sp, #4]
  88:	d313      	bcc.n	b2 <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0xb2>
  8a:	e7ff      	b.n	8c <cortex_m::peripheral::cpuid::<impl cortex_m::peripheral::CPUID>::cache_num_sets_ways+0x8c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:108
        (
  8c:	9803      	ldr	r0, [sp, #12]
  8e:	f8ad 0030 	strh.w	r0, [sp, #48]	; 0x30
  92:	9901      	ldr	r1, [sp, #4]
  94:	f8ad 1032 	strh.w	r1, [sp, #50]	; 0x32
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:112
        )
    }
  98:	f8bd 0030 	ldrh.w	r0, [sp, #48]	; 0x30
  9c:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
  a0:	b010      	add	sp, #64	; 0x40
  a2:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  a4:	f240 0000 	movw	r0, #0
  a8:	f2c0 0000 	movt	r0, #0
  ac:	f7ff fffe 	bl	0 <core::panicking::panic>
  b0:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <core::panicking::panic>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E:

00000000 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:28
impl DCB {
    /// Enables TRACE. This is for example required by the
    /// `peripheral::DWT` cycle counter to work properly.
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h553caf79c70fc333E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  28:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h553caf79c70fc333E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace::{{closure}}>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
  46:	e7ff      	b.n	48 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:33
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E:

00000000 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:36

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h005c8098dc087777E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  28:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h005c8098dc087777E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace::{{closure}}>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
  46:	e7ff      	b.n	48 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:41
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E:

00000000 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::is_debugger_attached>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:50
    /// Note: This function is [reported not to
    /// work](http://web.archive.org/web/20180821191012/https://community.nxp.com/thread/424925#comment-782843)
    /// on Cortex-M0 devices. Per the ARM v6-M Architecture Reference Manual, "Access to the DHCSR
    /// from software running on the processor is IMPLEMENTATION DEFINED". Indeed, from the
    /// [Cortex-M0+ r0p1 Technical Reference Manual](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0484c/BABJHEIG.html), "Note Software cannot access the debug registers."
    pub fn is_debugger_attached() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:53
        unsafe {
            // do an 8-bit read of the 32-bit DHCSR register, and get the LSB
            let value = ptr::read_volatile(Self::ptr() as *const u8);
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::is_debugger_attached>
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::is_debugger_attached+0xc>
   c:	9800      	ldr	r0, [sp, #0]
   e:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
  12:	f88d 0007 	strb.w	r0, [sp, #7]
  16:	e7ff      	b.n	18 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::is_debugger_attached+0x18>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:56
            value & 0x1 == 1
        }
    }
  18:	f89d 0007 	ldrb.w	r0, [sp, #7]
  1c:	f000 0001 	and.w	r0, r0, #1
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E:

00000000 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:68
}

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
        unsafe { self.ctrl.modify(|r| r | 1) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hbaac38ebcfc12f83E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  24:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17hbaac38ebcfc12f83E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter::{{closure}}>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
  42:	e7ff      	b.n	44 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:70
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE:

00000000 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::get_cycle_count>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:74

    /// Returns the current clock cycle count
    #[cfg(not(armv6m))]
    pub fn get_cycle_count() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cyccnt.read() }
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::get_cycle_count>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::get_cycle_count+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1c:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::get_cycle_count+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:77
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11disable_fpu17h284dbff401c02cefE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::disable_fpu>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11disable_fpu17h284dbff401c02cefE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:123
use self::fpu_consts::*;

#[cfg(has_fpu)]
impl SCB {
    /// Shorthand for `set_fpu_access_mode(FpuAccessMode::Disabled)`
    pub fn disable_fpu(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:124
        self.set_fpu_access_mode(FpuAccessMode::Disabled)
   8:	9802      	ldr	r0, [sp, #8]
   a:	2200      	movs	r2, #0
   c:	f88d 200f 	strb.w	r2, [sp, #15]
  10:	f89d 200f 	ldrb.w	r2, [sp, #15]
  14:	9101      	str	r1, [sp, #4]
  16:	4611      	mov	r1, r2
  18:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::disable_fpu>
  1c:	e7ff      	b.n	1e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::disable_fpu+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:125
    }
  1e:	b004      	add	sp, #16
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10enable_fpu17h2e04129dd93abf0cE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::enable_fpu>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10enable_fpu17h2e04129dd93abf0cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:128

    /// Shorthand for `set_fpu_access_mode(FpuAccessMode::Enabled)`
    pub fn enable_fpu(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:129
        self.set_fpu_access_mode(FpuAccessMode::Enabled)
   8:	9802      	ldr	r0, [sp, #8]
   a:	2201      	movs	r2, #1
   c:	f88d 200f 	strb.w	r2, [sp, #15]
  10:	f89d 200f 	ldrb.w	r2, [sp, #15]
  14:	9101      	str	r1, [sp, #4]
  16:	4611      	mov	r1, r2
  18:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::enable_fpu>
  1c:	e7ff      	b.n	1e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::enable_fpu+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:130
    }
  1e:	b004      	add	sp, #16
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15fpu_access_mode17h55fa711e8a10f59bE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15fpu_access_mode17h55fa711e8a10f59bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:133

    /// Gets FPU access mode
    pub fn fpu_access_mode() -> FpuAccessMode {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:135
        // NOTE(unsafe) atomic read operation with no side effects
        let cpacr = unsafe { (*Self::ptr()).cpacr.read() };
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 0184 	add.w	r1, r0, #132	; 0x84
  12:	9104      	str	r1, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  14:	9904      	ldr	r1, [sp, #16]
  16:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9805      	ldr	r0, [sp, #20]
  1a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1e:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15fpu_access_mode17h55fa711e8a10f59bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:135
  22:	9003      	str	r0, [sp, #12]
  24:	e7ff      	b.n	26 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x26>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:137

        if cpacr & SCB_CPACR_FPU_MASK == SCB_CPACR_FPU_ENABLE | SCB_CPACR_FPU_USER {
  26:	9803      	ldr	r0, [sp, #12]
  28:	f400 0070 	and.w	r0, r0, #15728640	; 0xf00000
  2c:	f5b0 0f70 	cmp.w	r0, #15728640	; 0xf00000
  30:	d104      	bne.n	3c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x3c>
  32:	e7ff      	b.n	34 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x34>
  34:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:138
            FpuAccessMode::Enabled
  36:	f88d 000b 	strb.w	r0, [sp, #11]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:137
        if cpacr & SCB_CPACR_FPU_MASK == SCB_CPACR_FPU_ENABLE | SCB_CPACR_FPU_USER {
  3a:	e00f      	b.n	5c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:139
        } else if cpacr & SCB_CPACR_FPU_MASK == SCB_CPACR_FPU_ENABLE {
  3c:	9803      	ldr	r0, [sp, #12]
  3e:	f400 0070 	and.w	r0, r0, #15728640	; 0xf00000
  42:	f5b0 0fa0 	cmp.w	r0, #5242880	; 0x500000
  46:	d104      	bne.n	52 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x52>
  48:	e7ff      	b.n	4a <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x4a>
  4a:	2002      	movs	r0, #2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:140
            FpuAccessMode::Privileged
  4c:	f88d 000b 	strb.w	r0, [sp, #11]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:139
        } else if cpacr & SCB_CPACR_FPU_MASK == SCB_CPACR_FPU_ENABLE {
  50:	e003      	b.n	5a <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x5a>
  52:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:142
        } else {
            FpuAccessMode::Disabled
  54:	f88d 000b 	strb.w	r0, [sp, #11]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:139
        } else if cpacr & SCB_CPACR_FPU_MASK == SCB_CPACR_FPU_ENABLE {
  58:	e7ff      	b.n	5a <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x5a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:137
        if cpacr & SCB_CPACR_FPU_MASK == SCB_CPACR_FPU_ENABLE | SCB_CPACR_FPU_USER {
  5a:	e7ff      	b.n	5c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::fpu_access_mode+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:144
        }
    }
  5c:	f89d 000b 	ldrb.w	r0, [sp, #11]
  60:	b006      	add	sp, #24
  62:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$19set_fpu_access_mode17h86a0ee3761eb32cdE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$19set_fpu_access_mode17h86a0ee3761eb32cdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:152
    ///
    /// *IMPORTANT* Any function that runs fully or partly with the FPU disabled must *not* take any
    /// floating-point arguments or have any floating-point local variables. Because the compiler
    /// might inline such a function into a caller that does have floating-point arguments or
    /// variables, any such function must be also marked #[inline(never)].
    pub fn set_fpu_access_mode(&mut self, mode: FpuAccessMode) {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:153
        let mut cpacr = self.cpacr.read() & !SCB_CPACR_FPU_MASK;
   e:	9807      	ldr	r0, [sp, #28]
  10:	9206      	str	r2, [sp, #24]
  12:	9305      	str	r3, [sp, #20]
  14:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode>
  18:	9004      	str	r0, [sp, #16]
  1a:	e7ff      	b.n	1c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x1c>
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	f100 0184 	add.w	r1, r0, #132	; 0x84
  22:	910a      	str	r1, [sp, #40]	; 0x28
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  24:	990a      	ldr	r1, [sp, #40]	; 0x28
  26:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  28:	980b      	ldr	r0, [sp, #44]	; 0x2c
  2a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  2e:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$19set_fpu_access_mode17h86a0ee3761eb32cdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:153
  32:	9003      	str	r0, [sp, #12]
  34:	e7ff      	b.n	36 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x36>
  36:	9803      	ldr	r0, [sp, #12]
  38:	f420 0170 	bic.w	r1, r0, #15728640	; 0xf00000
  3c:	9109      	str	r1, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:155
        match mode {
            FpuAccessMode::Disabled => (),
  3e:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
  42:	460a      	mov	r2, r1
  44:	2900      	cmp	r1, #0
  46:	9202      	str	r2, [sp, #8]
  48:	d013      	beq.n	72 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x72>
  4a:	e7ff      	b.n	4c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x4c>
  4c:	9802      	ldr	r0, [sp, #8]
  4e:	2801      	cmp	r0, #1
  50:	d00a      	beq.n	68 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x68>
  52:	e7ff      	b.n	54 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x54>
  54:	9802      	ldr	r0, [sp, #8]
  56:	2802      	cmp	r0, #2
  58:	d001      	beq.n	5e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x5e>
  5a:	e7ff      	b.n	5c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:160
            FpuAccessMode::Privileged => cpacr |= SCB_CPACR_FPU_ENABLE,
            FpuAccessMode::Enabled => cpacr |= SCB_CPACR_FPU_ENABLE | SCB_CPACR_FPU_USER,
        }
        unsafe { self.cpacr.write(cpacr) }
    }
  5c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:156
            FpuAccessMode::Privileged => cpacr |= SCB_CPACR_FPU_ENABLE,
  5e:	9809      	ldr	r0, [sp, #36]	; 0x24
  60:	f440 00a0 	orr.w	r0, r0, #5242880	; 0x500000
  64:	9009      	str	r0, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:154
        match mode {
  66:	e004      	b.n	72 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:157
            FpuAccessMode::Enabled => cpacr |= SCB_CPACR_FPU_ENABLE | SCB_CPACR_FPU_USER,
  68:	9809      	ldr	r0, [sp, #36]	; 0x24
  6a:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
  6e:	9009      	str	r0, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:154
        match mode {
  70:	e7ff      	b.n	72 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:159
        unsafe { self.cpacr.write(cpacr) }
  72:	9807      	ldr	r0, [sp, #28]
  74:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode>
  78:	9001      	str	r0, [sp, #4]
  7a:	e7ff      	b.n	7c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x7c>
  7c:	9801      	ldr	r0, [sp, #4]
  7e:	f100 0184 	add.w	r1, r0, #132	; 0x84
  82:	9a09      	ldr	r2, [sp, #36]	; 0x24
  84:	910c      	str	r1, [sp, #48]	; 0x30
  86:	920d      	str	r2, [sp, #52]	; 0x34
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  88:	990c      	ldr	r1, [sp, #48]	; 0x30
  8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  8c:	910e      	str	r1, [sp, #56]	; 0x38
  8e:	920f      	str	r2, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  90:	980e      	ldr	r0, [sp, #56]	; 0x38
  92:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  96:	990f      	ldr	r1, [sp, #60]	; 0x3c
  98:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$19set_fpu_access_mode17h86a0ee3761eb32cdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:159
  9c:	e7ff      	b.n	9e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_fpu_access_mode+0x9e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:160
    }
  9e:	b010      	add	sp, #64	; 0x40
  a0:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h83bd53925c32a3a8E:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h83bd53925c32a3a8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:165
}

impl SCB {
    /// Returns the active exception number
    pub fn vect_active() -> VectActive {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:166
        let icsr = unsafe { ptr::read(&(*SCB::ptr()).icsr as *const _ as *const u32) };
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active>
   8:	9004      	str	r0, [sp, #16]
   a:	e7ff      	b.n	c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0xc>
   c:	9804      	ldr	r0, [sp, #16]
   e:	f7ff fffe 	bl	0 <core::ptr::read>
  12:	9006      	str	r0, [sp, #24]
  14:	e7ff      	b.n	16 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x16>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168

        match icsr as u8 {
  16:	9806      	ldr	r0, [sp, #24]
  18:	b2c1      	uxtb	r1, r0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:169
            0 => VectActive::ThreadMode,
  1a:	460a      	mov	r2, r1
  1c:	290f      	cmp	r1, #15
  1e:	9003      	str	r0, [sp, #12]
  20:	9202      	str	r2, [sp, #8]
  22:	f200 8071 	bhi.w	108 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x108>
  26:	9902      	ldr	r1, [sp, #8]
  28:	e8df f001 	tbb	[pc, r1]
  2c:	170c6e08 	.word	0x170c6e08
  30:	6e372c21 	.word	0x6e372c21
  34:	426e6e6e 	.word	0x426e6e6e
  38:	63586e4d 	.word	0x63586e4d
  3c:	2000      	movs	r0, #0
  3e:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  42:	e074      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  44:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:170
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 001e 	strb.w	r0, [sp, #30]
  4a:	f89d 001e 	ldrb.w	r0, [sp, #30]
  4e:	f88d 0015 	strb.w	r0, [sp, #21]
  52:	2001      	movs	r0, #1
  54:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  58:	e069      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  5a:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:171
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 001f 	strb.w	r0, [sp, #31]
  60:	f89d 101f 	ldrb.w	r1, [sp, #31]
  64:	f88d 1015 	strb.w	r1, [sp, #21]
  68:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  6c:	e05f      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  6e:	2002      	movs	r0, #2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:173
            #[cfg(not(armv6m))]
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0020 	strb.w	r0, [sp, #32]
  74:	f89d 0020 	ldrb.w	r0, [sp, #32]
  78:	f88d 0015 	strb.w	r0, [sp, #21]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  82:	e054      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  84:	2003      	movs	r0, #3
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:175
            #[cfg(not(armv6m))]
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  8a:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
  8e:	f88d 0015 	strb.w	r0, [sp, #21]
  92:	2001      	movs	r0, #1
  94:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  98:	e049      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  9a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:177
            #[cfg(not(armv6m))]
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
  a0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
  a4:	f88d 0015 	strb.w	r0, [sp, #21]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  ae:	e03e      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  b0:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:180
            #[cfg(any(armv8m, target_arch = "x86_64"))]
            7 => VectActive::Exception(Exception::SecureFault),
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  b6:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  ba:	f88d 0015 	strb.w	r0, [sp, #21]
  be:	2001      	movs	r0, #1
  c0:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  c4:	e033      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  c6:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:182
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cc:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  d0:	f88d 0015 	strb.w	r0, [sp, #21]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  da:	e028      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  dc:	2007      	movs	r0, #7
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:183
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  e2:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
  e6:	f88d 0015 	strb.w	r0, [sp, #21]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  f0:	e01d      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
  f2:	2008      	movs	r0, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:184
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  fc:	f88d 0015 	strb.w	r0, [sp, #21]
 100:	2001      	movs	r0, #1
 102:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 106:	e012      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 10e:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 112:	3910      	subs	r1, #16
 114:	b2ca      	uxtb	r2, r1
 116:	460b      	mov	r3, r1
 118:	428a      	cmp	r2, r1
 11a:	9301      	str	r3, [sp, #4]
 11c:	d10d      	bne.n	13a <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x13a>
 11e:	e7ff      	b.n	120 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x120>
 120:	9801      	ldr	r0, [sp, #4]
 122:	f88d 0015 	strb.w	r0, [sp, #21]
 126:	2102      	movs	r1, #2
 128:	f88d 1014 	strb.w	r1, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 12c:	e7ff      	b.n	12e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::vect_active+0x12e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:187
        }
    }
 12e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 132:	f89d 1015 	ldrb.w	r1, [sp, #21]
 136:	b00a      	add	sp, #40	; 0x28
 138:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 13a:	f240 0000 	movw	r0, #0
 13e:	f2c0 0000 	movt	r0, #0
 142:	f7ff fffe 	bl	0 <core::panicking::panic>
 146:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h583a1087b5586cb4E:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h583a1087b5586cb4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:585

const SCB_SCR_SLEEPDEEP: u32 = 0x1 << 2;

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h2a3c253168448c69E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  28:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h2a3c253168448c69E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep::{{closure}}>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h583a1087b5586cb4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
  46:	e7ff      	b.n	48 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:589
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h59e69d866826884cE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h59e69d866826884cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:592

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hd82ded5bc845e79fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  28:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17hd82ded5bc845e79fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep::{{closure}}>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h59e69d866826884cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
  46:	e7ff      	b.n	48 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:596
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3d9db0eee126a67dE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3d9db0eee126a67dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:603

const SCB_SCR_SLEEPONEXIT: u32 = 0x1 << 1;

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h3a2d813a61d65f37E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  28:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h3a2d813a61d65f37E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit::{{closure}}>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3d9db0eee126a67dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
  46:	e7ff      	b.n	48 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:607
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h8847ede75c19bfbbE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h8847ede75c19bfbbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:610

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hdf1f15b005392bdcE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  28:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17hdf1f15b005392bdcE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit::{{closure}}>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h8847ede75c19bfbbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
  46:	e7ff      	b.n	48 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:614
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hfe0b9fe080f53bb1E:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hfe0b9fe080f53bb1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:623
const SCB_AIRCR_PRIGROUP_MASK: u32 = 0x5 << 8;
const SCB_AIRCR_SYSRESETREQ: u32 = 1 << 2;

impl SCB {
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
   0:	b08c      	sub	sp, #48	; 0x30
   2:	4601      	mov	r1, r0
   4:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:624
        ::asm::dsb();
   6:	9103      	str	r1, [sp, #12]
   8:	f7ff fffe 	bl	0 <cortex_m::asm::dsb>
   c:	e7ff      	b.n	e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset+0xe>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
        unsafe {
            self.aircr.modify(
   e:	9804      	ldr	r0, [sp, #16]
  10:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	f100 0108 	add.w	r1, r0, #8
  1e:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h5297480cca6355b0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  20:	9906      	ldr	r1, [sp, #24]
  22:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  24:	9809      	ldr	r0, [sp, #36]	; 0x24
  26:	9101      	str	r1, [sp, #4]
  28:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  2c:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h5297480cca6355b0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  30:	9008      	str	r0, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
  34:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset::{{closure}}>
  38:	9901      	ldr	r1, [sp, #4]
  3a:	910a      	str	r1, [sp, #40]	; 0x28
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hfe0b9fe080f53bb1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
  4a:	e7ff      	b.n	2 <cortex_m::asm::dsb+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:634
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
            )
        };
        ::asm::dsb();
  4c:	f7ff fffe 	bl	0 <cortex_m::asm::dsb>
  50:	e7ff      	b.n	2 <cortex_m::asm::nop+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:637
        loop {
            // wait for the reset
            ::asm::nop(); // avoid rust-lang/rust#28728
  52:	f7ff fffe 	bl	0 <cortex_m::asm::nop>
  56:	e7fc      	b.n	52 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset+0x52>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hca075a3f75e91c24E:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_pendsv>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hca075a3f75e91c24E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:650
const SCB_ICSR_PENDSTSET: u32 = 1 << 26;
const SCB_ICSR_PENDSTCLR: u32 = 1 << 25;

impl SCB {
    /// Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
    pub fn set_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVSET);
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_pendsv>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_pendsv+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hca075a3f75e91c24E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
  2a:	e7ff      	b.n	2c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_pendsv+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:654
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hfb810cb35c60da1dE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::is_pendsv_pending>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hfb810cb35c60da1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:657

    /// Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
    pub fn is_pendsv_pending() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
        unsafe { (*Self::ptr()).icsr.read() & SCB_ICSR_PENDSVSET == SCB_ICSR_PENDSVSET }
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::is_pendsv_pending>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::is_pendsv_pending+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  10:	9902      	ldr	r1, [sp, #8]
  12:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1a:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hfb810cb35c60da1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::is_pendsv_pending+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	f3c0 7000 	ubfx	r0, r0, #28, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:659
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17ha15a650bbb23ccadE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_pendsv>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17ha15a650bbb23ccadE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:662

    /// Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
    pub fn clear_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVCLR);
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_pendsv>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_pendsv+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17ha15a650bbb23ccadE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
  2a:	e7ff      	b.n	2c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_pendsv+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:666
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h0c76488975904204E:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h0c76488975904204E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:752
impl SCB {
    /// Returns the hardware priority of `system_handler`
    ///
    /// *NOTE*: Hardware priority does not exactly match logical priority levels. See
    /// [`NVIC.get_priority`](struct.NVIC.html#method.get_priority) for more details.
    pub fn get_priority(system_handler: SystemHandler) -> u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	f88d 0016 	strb.w	r0, [sp, #22]
   a:	f10d 0016 	add.w	r0, sp, #22
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:753
        let index = system_handler.index();
   e:	9104      	str	r1, [sp, #16]
  10:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::SystemHandler::index>
  14:	f88d 0017 	strb.w	r0, [sp, #23]
  18:	e7ff      	b.n	2 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758

        #[cfg(not(armv6m))]
        {
            // NOTE(unsafe) atomic read with no side effects
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  1a:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority>
  1e:	9003      	str	r0, [sp, #12]
  20:	e7ff      	b.n	22 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x22>
  22:	f89d 0017 	ldrb.w	r0, [sp, #23]
  26:	3804      	subs	r0, #4
  28:	b2c1      	uxtb	r1, r0
  2a:	4602      	mov	r2, r0
  2c:	4281      	cmp	r1, r0
  2e:	9202      	str	r2, [sp, #8]
  30:	d11a      	bne.n	68 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x68>
  32:	e7ff      	b.n	34 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x34>
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <core::num::<impl core::convert::From<u8> for usize>::from>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	280b      	cmp	r0, #11
  42:	d818      	bhi.n	76 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x76>
  44:	e7ff      	b.n	46 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x46>
  46:	9803      	ldr	r0, [sp, #12]
  48:	9901      	ldr	r1, [sp, #4]
  4a:	1842      	adds	r2, r0, r1
  4c:	3214      	adds	r2, #20
  4e:	9206      	str	r2, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17h8c0976a4972fc816E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  50:	9a06      	ldr	r2, [sp, #24]
  52:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h167050dd1ed9e68aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  54:	9807      	ldr	r0, [sp, #28]
  56:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  5a:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h0c76488975904204E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::get_priority+0x62>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:768
            // NOTE(unsafe) atomic read with no side effects
            let shpr = unsafe { (*Self::ptr()).shpr[usize::from((index - 8) / 4)].read() };
            let prio = (shpr >> (8 * (index % 4))) & 0x000000ff;
            prio as u8
        }
    }
  62:	9800      	ldr	r0, [sp, #0]
  64:	b008      	add	sp, #32
  66:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	f7ff fffe 	bl	0 <core::panicking::panic>
  74:	defe      	udf	#254	; 0xfe
  76:	f240 0000 	movw	r0, #0
  7a:	f2c0 0000 	movt	r0, #0
  7e:	220c      	movs	r2, #12
  80:	9901      	ldr	r1, [sp, #4]
  82:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
  86:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h93aa2a4158b42f51E:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h93aa2a4158b42f51E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:782
    ///
    /// # Unsafety
    ///
    /// Changing priority levels can break priority-based critical sections (see
    /// [`register::basepri`](../register/basepri/index.html)) and compromise memory safety.
    pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	f88d 101d 	strb.w	r1, [sp, #29]
  10:	f88d 201e 	strb.w	r2, [sp, #30]
  14:	f10d 001d 	add.w	r0, sp, #29
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:783
        let index = system_handler.index();
  18:	9305      	str	r3, [sp, #20]
  1a:	f8cd c010 	str.w	ip, [sp, #16]
  1e:	f8cd e00c 	str.w	lr, [sp, #12]
  22:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::SystemHandler::index>
  26:	f88d 001f 	strb.w	r0, [sp, #31]
  2a:	e7ff      	b.n	2c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787

        #[cfg(not(armv6m))]
        {
            self.shpr[usize::from(index - 4)].write(prio)
  2c:	9806      	ldr	r0, [sp, #24]
  2e:	f7ff fffe 	bl	0 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority>
  32:	9002      	str	r0, [sp, #8]
  34:	e7ff      	b.n	36 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x36>
  36:	f89d 001f 	ldrb.w	r0, [sp, #31]
  3a:	3804      	subs	r0, #4
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9201      	str	r2, [sp, #4]
  44:	d122      	bne.n	8c <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x8c>
  46:	e7ff      	b.n	48 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x48>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f7ff fffe 	bl	0 <core::num::<impl core::convert::From<u8> for usize>::from>
  4e:	9000      	str	r0, [sp, #0]
  50:	e7ff      	b.n	52 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	280b      	cmp	r0, #11
  56:	d820      	bhi.n	9a <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x9a>
  58:	e7ff      	b.n	5a <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x5a>
  5a:	9802      	ldr	r0, [sp, #8]
  5c:	9900      	ldr	r1, [sp, #0]
  5e:	1842      	adds	r2, r0, r1
  60:	3214      	adds	r2, #20
  62:	f89d 301e 	ldrb.w	r3, [sp, #30]
  66:	9208      	str	r2, [sp, #32]
  68:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
_ZN17volatile_register11RW$LT$T$GT$5write17h99672edb8e3fe2d9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  6c:	9a08      	ldr	r2, [sp, #32]
  6e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  72:	920a      	str	r2, [sp, #40]	; 0x28
  74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
_ZN5vcell21VolatileCell$LT$T$GT$3set17h617ba313402c3eacE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  7e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  82:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h93aa2a4158b42f51E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
  86:	e7ff      	b.n	88 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_priority+0x88>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:800
                let prio = u32::from(prio) << shift;

                (value & !mask) | prio
            });
        }
    }
  88:	b00c      	add	sp, #48	; 0x30
  8a:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
            self.shpr[usize::from(index - 4)].write(prio)
  8c:	f240 0000 	movw	r0, #0
  90:	f2c0 0000 	movt	r0, #0
  94:	f7ff fffe 	bl	0 <core::panicking::panic>
  98:	defe      	udf	#254	; 0xfe
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	220c      	movs	r2, #12
  a4:	9900      	ldr	r1, [sp, #0]
  a6:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
  aa:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::clear_current>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:43

impl SYST {
    /// Clears current value to 0
    ///
    /// After calling `clear_current()`, the next call to `has_wrapped()` will return `false`.
    pub fn clear_current(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
        unsafe { self.cvr.write(0) }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::clear_current>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::clear_current+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f100 0108 	add.w	r1, r0, #8
  1a:	9104      	str	r1, [sp, #16]
  1c:	2100      	movs	r1, #0
  1e:	9105      	str	r1, [sp, #20]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
  20:	9904      	ldr	r1, [sp, #16]
  22:	9a05      	ldr	r2, [sp, #20]
  24:	9106      	str	r1, [sp, #24]
  26:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  28:	9806      	ldr	r0, [sp, #24]
  2a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  2e:	9907      	ldr	r1, [sp, #28]
  30:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
  34:	e7ff      	b.n	36 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::clear_current+0x36>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:45
    }
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:48

    /// Disables counter
    pub fn disable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h71e9d12c2c9d8a3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  24:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h71e9d12c2c9d8a3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter::{{closure}}>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
  42:	e7ff      	b.n	44 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:50
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:53

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h7f1d022b45292509E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  24:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h7f1d022b45292509E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt::{{closure}}>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
  42:	e7ff      	b.n	44 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:55
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:69
    /// - Program reload value
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h8775e31ffd6dd036E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  24:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h8775e31ffd6dd036E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter::{{closure}}>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
  42:	e7ff      	b.n	44 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:71
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:74

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h18c52f74dd1630c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  24:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h18c52f74dd1630c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt::{{closure}}>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
  42:	e7ff      	b.n	44 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:76
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:82

    /// Gets clock source
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn get_clock_source(&mut self) -> SystClkSource {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
        // NOTE(unsafe) atomic read with no side effects
        let clk_source_bit = self.csr.read() & SYST_CSR_CLKSOURCE != 0;
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9107      	str	r1, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9807      	ldr	r0, [sp, #28]
  1e:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  22:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source+0x2a>
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f3c0 0180 	ubfx	r1, r0, #2, #1
  30:	f88d 1017 	strb.w	r1, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:86
        match clk_source_bit {
            false => SystClkSource::External,
  34:	f89d 1017 	ldrb.w	r1, [sp, #23]
  38:	07c9      	lsls	r1, r1, #31
  3a:	2900      	cmp	r1, #0
  3c:	d104      	bne.n	48 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source+0x48>
  3e:	e7ff      	b.n	40 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source+0x40>
  40:	2001      	movs	r0, #1
  42:	f88d 0016 	strb.w	r0, [sp, #22]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  46:	e003      	b.n	50 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source+0x50>
  48:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:87
            true => SystClkSource::Core,
  4a:	f88d 0016 	strb.w	r0, [sp, #22]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  4e:	e7ff      	b.n	50 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_clock_source+0x50>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:89
        }
    }
  50:	f89d 0016 	ldrb.w	r0, [sp, #22]
  54:	b008      	add	sp, #32
  56:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_current>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:92

    /// Gets current value
    pub fn get_current() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cvr.read() }
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_current>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_current+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 0108 	add.w	r1, r0, #8
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1e:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_current+0x26>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:95
    }
  26:	9800      	ldr	r0, [sp, #0]
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_reload>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:98

    /// Gets reload value
    pub fn get_reload() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).rvr.read() }
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_reload>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_reload+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1c:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_reload+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:101
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_ticks_per_10ms>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:108
    /// Returns the reload value with which the counter would wrap once per 10
    /// ms
    ///
    /// Returns `0` if the value is not known (e.g. because the clock can
    /// change dynamically).
    pub fn get_ticks_per_10ms() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_COUNTER_MASK }
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_ticks_per_10ms>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_ticks_per_10ms+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1e:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::get_ticks_per_10ms+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:111
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_reference_clock>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:114

    /// Checks if an external reference clock is available
    pub fn has_reference_clock() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_NOREF == 0 }
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_reference_clock>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_reference_clock+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1e:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_reference_clock+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	43c1      	mvns	r1, r0
  2a:	0fc8      	lsrs	r0, r1, #31
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:117
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_wrapped>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:123

    /// Checks if the counter wrapped (underflowed) since the last check
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and will clear
    /// the bit of the read register.
    pub fn has_wrapped(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
        self.csr.read() & SYST_CSR_COUNTFLAG != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_wrapped>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_wrapped+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  22:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::has_wrapped+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 4000 	ubfx	r0, r0, #16, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:125
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_counter_enabled>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:131

    /// Checks if counter is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_counter_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
        self.csr.read() & SYST_CSR_ENABLE != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_counter_enabled>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_counter_enabled+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  22:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_counter_enabled+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f000 0001 	and.w	r0, r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:133
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_interrupt_enabled>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:139

    /// Checks if SysTick interrupt is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_interrupt_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
        self.csr.read() & SYST_CSR_TICKINT != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_interrupt_enabled>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_interrupt_enabled+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  22:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_interrupt_enabled+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 0040 	ubfx	r0, r0, #1, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:141
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_precise>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:148
    /// Checks if the calibration value is precise
    ///
    /// Returns `false` if using the reload value returned by
    /// `get_ticks_per_10ms()` may result in a period significantly deviating
    /// from 10 ms.
    pub fn is_precise() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_SKEW == 0 }
   4:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_precise>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_precise+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  1e:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::is_precise+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f000 4180 	and.w	r1, r0, #1073741824	; 0x40000000
  2c:	2201      	movs	r2, #1
  2e:	ea82 7091 	eor.w	r0, r2, r1, lsr #30
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:151
    }
  32:	b004      	add	sp, #16
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:154

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  12:	07c1      	lsls	r1, r0, #31
  14:	2900      	cmp	r1, #0
  16:	9206      	str	r2, [sp, #24]
  18:	9305      	str	r3, [sp, #20]
  1a:	9004      	str	r0, [sp, #16]
  1c:	d023      	beq.n	66 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0x66>
  1e:	e7ff      	b.n	20 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0x20>
  20:	9804      	ldr	r0, [sp, #16]
  22:	2801      	cmp	r0, #1
  24:	d001      	beq.n	2a <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0x2a>
  26:	e7ff      	b.n	28 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
        }
    }
  28:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	900c      	str	r0, [sp, #48]	; 0x30
_ZN17volatile_register11RW$LT$T$GT$6modify17h1839c976d3e33f69E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  38:	990c      	ldr	r1, [sp, #48]	; 0x30
  3a:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  3c:	980f      	ldr	r0, [sp, #60]	; 0x3c
  3e:	9102      	str	r1, [sp, #8]
  40:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  44:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17h1839c976d3e33f69E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  48:	900e      	str	r0, [sp, #56]	; 0x38
  4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  4c:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}>
  50:	9902      	ldr	r1, [sp, #8]
  52:	9110      	str	r1, [sp, #64]	; 0x40
  54:	9011      	str	r0, [sp, #68]	; 0x44
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  56:	9810      	ldr	r0, [sp, #64]	; 0x40
  58:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  5c:	9911      	ldr	r1, [sp, #68]	; 0x44
  5e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
  62:	e7ff      	b.n	64 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0x64>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  64:	e01d      	b.n	a2 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0xa2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
  66:	9807      	ldr	r0, [sp, #28]
  68:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source>
  6c:	9001      	str	r0, [sp, #4]
  6e:	e7ff      	b.n	70 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0x70>
  70:	9801      	ldr	r0, [sp, #4]
  72:	9012      	str	r0, [sp, #72]	; 0x48
_ZN17volatile_register11RW$LT$T$GT$6modify17hb8d097258149fa43E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  74:	9912      	ldr	r1, [sp, #72]	; 0x48
  76:	9115      	str	r1, [sp, #84]	; 0x54
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9100      	str	r1, [sp, #0]
  7c:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  80:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
_ZN17volatile_register11RW$LT$T$GT$6modify17hb8d097258149fa43E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  84:	9014      	str	r0, [sp, #80]	; 0x50
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}>
  8c:	9900      	ldr	r1, [sp, #0]
  8e:	9116      	str	r1, [sp, #88]	; 0x58
  90:	9017      	str	r0, [sp, #92]	; 0x5c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  92:	9816      	ldr	r0, [sp, #88]	; 0x58
  94:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  98:	9917      	ldr	r1, [sp, #92]	; 0x5c
  9a:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
  9e:	e7ff      	b.n	a0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0xa0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  a0:	e7ff      	b.n	a2 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source+0xa2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
    }
  a2:	b018      	add	sp, #96	; 0x60
  a4:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_reload>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:166
    /// Sets reload value
    ///
    /// Valid values are between `1` and `0x00ffffff`.
    ///
    /// *NOTE* To make the timer wrap every `N` ticks set the reload value to `N - 1`
    pub fn set_reload(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
        unsafe { self.rvr.write(value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_reload>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_reload+0x1a>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	1d01      	adds	r1, r0, #4
  1e:	9a05      	ldr	r2, [sp, #20]
  20:	9106      	str	r1, [sp, #24]
  22:	9207      	str	r2, [sp, #28]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  24:	9906      	ldr	r1, [sp, #24]
  26:	9a07      	ldr	r2, [sp, #28]
  28:	9108      	str	r1, [sp, #32]
  2a:	9209      	str	r2, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  2c:	9808      	ldr	r0, [sp, #32]
  2e:	f7ff fffe 	bl	0 <core::cell::UnsafeCell<T>::get>
  32:	9909      	ldr	r1, [sp, #36]	; 0x24
  34:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
  38:	e7ff      	b.n	3a <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_reload+0x3a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:168
    }
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE:

00000000 <cortex_m::peripheral::Peripherals::steal>:
_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:169
            }
        })
    }

    /// Unchecked version of `Peripherals::take`
    pub unsafe fn steal() -> Self {
   0:	b09a      	sub	sp, #104	; 0x68
   2:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:170
        debug_assert!(!CORE_PERIPHERALS);
   4:	2800      	cmp	r0, #0
   6:	d111      	bne.n	2c <cortex_m::peripheral::Peripherals::steal+0x2c>
   8:	e7ff      	b.n	a <cortex_m::peripheral::Peripherals::steal+0xa>
   a:	f240 0000 	movw	r0, #0
   e:	f2c0 0000 	movt	r0, #0
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c0      	lsls	r0, r0, #31
  16:	2800      	cmp	r0, #0
  18:	d007      	beq.n	2a <cortex_m::peripheral::Peripherals::steal+0x2a>
  1a:	e7ff      	b.n	1c <cortex_m::peripheral::Peripherals::steal+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <core::panicking::panic>
  28:	defe      	udf	#254	; 0xfe
  2a:	e7ff      	b.n	2c <cortex_m::peripheral::Peripherals::steal+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:172

        CORE_PERIPHERALS = true;
  2c:	f240 0000 	movw	r0, #0
  30:	f2c0 0000 	movt	r0, #0
  34:	2101      	movs	r1, #1
  36:	7001      	strb	r1, [r0, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:212
            },
            TPIU: TPIU {
                _marker: PhantomData,
            },
        }
    }
  38:	b01a      	add	sp, #104	; 0x68
  3a:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E:

00000000 <cortex_m::peripheral::CBP::new>:
_ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:224

unsafe impl Send for CBP {}

#[cfg(not(armv6m))]
impl CBP {
    pub(crate) unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:228
        CBP {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE:

00000000 <cortex_m::peripheral::CBP::ptr>:
_ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:231

    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cbp::RegisterBlock {
   0:	f64e 7050 	movw	r0, #61264	; 0xef50
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:233
        0xE000_EF50 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE:

00000000 <<cortex_m::peripheral::CBP as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:240

#[cfg(not(armv6m))]
impl ops::Deref for CBP {
    type Target = self::cbp::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:241
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::CBP as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::CBP as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:242
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E:

00000000 <cortex_m::peripheral::CPUID::ptr>:
_ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:254

unsafe impl Send for CPUID {}

impl CPUID {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cpuid::RegisterBlock {
   0:	f64e 5000 	movw	r0, #60672	; 0xed00
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:256
        0xE000_ED00 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E:

00000000 <<cortex_m::peripheral::CPUID as core::ops::deref::Deref>::deref>:
_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:262
}

impl ops::Deref for CPUID {
    type Target = self::cpuid::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:263
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::CPUID as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::CPUID as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:264
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE:

00000000 <cortex_m::peripheral::DCB::ptr>:
_ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:276

unsafe impl Send for DCB {}

impl DCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dcb::RegisterBlock {
   0:	f64e 50f0 	movw	r0, #60912	; 0xedf0
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:278
        0xE000_EDF0 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E:

00000000 <<cortex_m::peripheral::DCB as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:284
}

impl ops::Deref for DCB {
    type Target = self::dcb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:285
        unsafe { &*DCB::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::DCB as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::DCB as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:286
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E:

00000000 <cortex_m::peripheral::DWT::ptr>:
_ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:298

unsafe impl Send for DWT {}

impl DWT {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dwt::RegisterBlock {
   0:	f241 0000 	movw	r0, #4096	; 0x1000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:300
        0xE000_1000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E:

00000000 <<cortex_m::peripheral::DWT as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:306
}

impl ops::Deref for DWT {
    type Target = self::dwt::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:307
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::DWT as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::DWT as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:308
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E:

00000000 <cortex_m::peripheral::FPB::ptr>:
_ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:321
unsafe impl Send for FPB {}

#[cfg(not(armv6m))]
impl FPB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const fpb::RegisterBlock {
   0:	f242 0000 	movw	r0, #8192	; 0x2000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:323
        0xE000_2000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E:

00000000 <<cortex_m::peripheral::FPB as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:330

#[cfg(not(armv6m))]
impl ops::Deref for FPB {
    type Target = self::fpb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:331
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::FPB as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::FPB as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:332
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3FPU3ptr17h5e8ce49d9479e14fE:

00000000 <cortex_m::peripheral::FPU::ptr>:
_ZN8cortex_m10peripheral3FPU3ptr17h5e8ce49d9479e14fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:345
unsafe impl Send for FPU {}

#[cfg(any(has_fpu, target_arch = "x86_64"))]
impl FPU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const fpu::RegisterBlock {
   0:	f64e 7030 	movw	r0, #61232	; 0xef30
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:347
        0xE000_EF30 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..FPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2c6738318644db36E:

00000000 <<cortex_m::peripheral::FPU as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..FPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2c6738318644db36E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:354

#[cfg(any(has_fpu, target_arch = "x86_64"))]
impl ops::Deref for FPU {
    type Target = self::fpu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:355
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::FPU as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::FPU as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:356
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3ITM3ptr17h7781afefc9ed275dE:

00000000 <cortex_m::peripheral::ITM::ptr>:
_ZN8cortex_m10peripheral3ITM3ptr17h7781afefc9ed275dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:369
unsafe impl Send for ITM {}

#[cfg(not(armv6m))]
impl ITM {
    /// Returns a pointer to the register block
    pub fn ptr() -> *mut itm::RegisterBlock {
   0:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:371
        0xE000_0000 as *mut _
    }
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17h84f32f3a48b95873E:

00000000 <<cortex_m::peripheral::ITM as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17h84f32f3a48b95873E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:378

#[cfg(not(armv6m))]
impl ops::Deref for ITM {
    type Target = self::itm::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:379
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::ITM as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::ITM as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:380
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17ha1a6ed7741d7cb85E:

00000000 <<cortex_m::peripheral::ITM as core::ops::deref::DerefMut>::deref_mut>:
_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17ha1a6ed7741d7cb85E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:385
}

#[cfg(not(armv6m))]
impl ops::DerefMut for ITM {
    fn deref_mut(&mut self) -> &mut Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:386
        unsafe { &mut *Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::ITM as core::ops::deref::DerefMut>::deref_mut>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::ITM as core::ops::deref::DerefMut>::deref_mut+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:387
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3MPU3ptr17hc9a6692b5d2344adE:

00000000 <cortex_m::peripheral::MPU::ptr>:
_ZN8cortex_m10peripheral3MPU3ptr17hc9a6692b5d2344adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:399

unsafe impl Send for MPU {}

impl MPU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const mpu::RegisterBlock {
   0:	f64e 5090 	movw	r0, #60816	; 0xed90
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:401
        0xE000_ED90 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf8ebd31d22f67cd6E:

00000000 <<cortex_m::peripheral::MPU as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf8ebd31d22f67cd6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:407
}

impl ops::Deref for MPU {
    type Target = self::mpu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:408
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::MPU as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::MPU as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:409
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4NVIC3ptr17h04e7d16fe39b1536E:

00000000 <cortex_m::peripheral::NVIC::ptr>:
_ZN8cortex_m10peripheral4NVIC3ptr17h04e7d16fe39b1536E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:421

unsafe impl Send for NVIC {}

impl NVIC {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const nvic::RegisterBlock {
   0:	f24e 1000 	movw	r0, #57600	; 0xe100
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:423
        0xE000_E100 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hca64b0291f118906E:

00000000 <<cortex_m::peripheral::NVIC as core::ops::deref::Deref>::deref>:
_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hca64b0291f118906E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:429
}

impl ops::Deref for NVIC {
    type Target = self::nvic::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:430
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::NVIC as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::NVIC as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:431
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3SCB3ptr17h85266c3b2638e36eE:

00000000 <cortex_m::peripheral::SCB::ptr>:
_ZN8cortex_m10peripheral3SCB3ptr17h85266c3b2638e36eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:443

unsafe impl Send for SCB {}

impl SCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const scb::RegisterBlock {
   0:	f64e 5004 	movw	r0, #60676	; 0xed04
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:445
        0xE000_ED04 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf6fb7167f0b23d18E:

00000000 <<cortex_m::peripheral::SCB as core::ops::deref::Deref>::deref>:
_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf6fb7167f0b23d18E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:451
}

impl ops::Deref for SCB {
    type Target = self::scb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:452
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::SCB as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::SCB as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:453
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4SYST3ptr17hfba07b47d1489337E:

00000000 <cortex_m::peripheral::SYST::ptr>:
_ZN8cortex_m10peripheral4SYST3ptr17hfba07b47d1489337E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:465

unsafe impl Send for SYST {}

impl SYST {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const syst::RegisterBlock {
   0:	f24e 0010 	movw	r0, #57360	; 0xe010
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:467
        0xE000_E010 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2343befa5e32f9eeE:

00000000 <<cortex_m::peripheral::SYST as core::ops::deref::Deref>::deref>:
_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2343befa5e32f9eeE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:473
}

impl ops::Deref for SYST {
    type Target = self::syst::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:474
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::SYST as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::SYST as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:475
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4TPIU3ptr17hc35678a63161d9f6E:

00000000 <cortex_m::peripheral::TPIU::ptr>:
_ZN8cortex_m10peripheral4TPIU3ptr17hc35678a63161d9f6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:488
unsafe impl Send for TPIU {}

#[cfg(not(armv6m))]
impl TPIU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const tpiu::RegisterBlock {
   0:	2000      	movs	r0, #0
   2:	f2ce 0004 	movt	r0, #57348	; 0xe004
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:490
        0xE004_0000 as *const _
    }
   6:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1d8f4f05bdabce71E:

00000000 <<cortex_m::peripheral::TPIU as core::ops::deref::Deref>::deref>:
_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1d8f4f05bdabce71E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:497

#[cfg(not(armv6m))]
impl ops::Deref for TPIU {
    type Target = self::tpiu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:498
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <<cortex_m::peripheral::TPIU as core::ops::deref::Deref>::deref>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <<cortex_m::peripheral::TPIU as core::ops::deref::Deref>::deref+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:499
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.1
00000944 l       .debug_str	00000000 
00000896 l       .debug_str	00000000 
0000089b l       .debug_str	00000000 
000008c2 l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
000008ca l       .debug_str	00000000 
000008cf l       .debug_str	00000000 
000008d4 l       .debug_str	00000000 
000008da l       .debug_str	00000000 
000008e0 l       .debug_str	00000000 
000008e6 l       .debug_str	00000000 
000008f4 l       .debug_str	00000000 
000008fe l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
0000090a l       .debug_str	00000000 
00000912 l       .debug_str	00000000 
00000926 l       .debug_str	00000000 
00000932 l       .debug_str	00000000 
0000093d l       .debug_str	00000000 
0000094a l       .debug_str	00000000 
0000094e l       .debug_str	00000000 
00000954 l       .debug_str	00000000 
0000095a l       .debug_str	00000000 
0000095d l       .debug_str	00000000 
0000096c l       .debug_str	00000000 
00000973 l       .debug_str	00000000 
00000977 l       .debug_str	00000000 
00000980 l       .debug_str	00000000 
0000098c l       .debug_str	00000000 
000009a5 l       .debug_str	00000000 
000009aa l       .debug_str	00000000 
000009bb l       .debug_str	00000000 
000009c5 l       .debug_str	00000000 
00000a23 l       .debug_str	00000000 
00000a2e l       .debug_str	00000000 
00000a4b l       .debug_str	00000000 
00000a4f l       .debug_str	00000000 
00000a57 l       .debug_str	00000000 
00000a6e l       .debug_str	00000000 
00000a92 l       .debug_str	00000000 
00000aae l       .debug_str	00000000 
00000ab3 l       .debug_str	00000000 
00000abc l       .debug_str	00000000 
00000ac3 l       .debug_str	00000000 
00000adc l       .debug_str	00000000 
00000ae6 l       .debug_str	00000000 
00000b00 l       .debug_str	00000000 
00000b0c l       .debug_str	00000000 
00000b14 l       .debug_str	00000000 
00000b18 l       .debug_str	00000000 
00000b1a l       .debug_str	00000000 
00000b44 l       .debug_str	00000000 
00000b6e l       .debug_str	00000000 
00000b82 l       .debug_str	00000000 
00000b8b l       .debug_str	00000000 
00000b92 l       .debug_str	00000000 
00000b9d l       .debug_str	00000000 
00000ba2 l       .debug_str	00000000 
00000bad l       .debug_str	00000000 
00000bd4 l       .debug_str	00000000 
00000bdd l       .debug_str	00000000 
00000be8 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
0000029c l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
0000030e l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000351 l       .debug_str	00000000 
00000393 l       .debug_str	00000000 
00000398 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
00000462 l       .debug_str	00000000 
0000046e l       .debug_str	00000000 
00000472 l       .debug_str	00000000 
000004ff l       .debug_str	00000000 
0000058c l       .debug_str	00000000 
0000061b l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006eb l       .debug_str	00000000 
000006f1 l       .debug_str	00000000 
0000075c l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
0000082b l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.0	0000000a .Lanon.7da0c4986d2a5bb393584501b6a52bb0.0
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.1	00000007 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.1
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.10	00000009 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.10
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.11	0000000e .Lanon.7da0c4986d2a5bb393584501b6a52bb0.11
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.12	00000009 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.12
00000000 l     O .rodata.cst4	00000004 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.13
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.14	00000010 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.14
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.15	00000009 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.15
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.16	00000010 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.16
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.17	0000000a .Lanon.7da0c4986d2a5bb393584501b6a52bb0.17
00000000 l     O .rodata.cst8	00000008 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.2
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.3	00000007 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.3
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.4	00000006 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.4
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.5	0000000c .Lanon.7da0c4986d2a5bb393584501b6a52bb0.5
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.6	00000006 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.6
00000000 l     O .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.7	0000000a .Lanon.7da0c4986d2a5bb393584501b6a52bb0.7
00000008 l     O .rodata.cst8	00000008 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.8
00000000 l     O .rodata.cst16	00000010 .Lanon.7da0c4986d2a5bb393584501b6a52bb0.9
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc2bfd0d56a4e8e6dE	00000000 .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc2bfd0d56a4e8e6dE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb10VectActive4from17h22b88e6c5ac48251E	00000000 .text._ZN8cortex_m10peripheral3scb10VectActive4from17h22b88e6c5ac48251E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hbb2d92312263e16cE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hbb2d92312263e16cE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8f3fa94e3078b78fE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8f3fa94e3078b78fE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h0678d994bd3caeeaE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h0678d994bd3caeeaE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hab6140add72f4938E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hab6140add72f4938E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17ha77d55a1aeb98b3aE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17ha77d55a1aeb98b3aE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h7b0f1223d728562eE	00000000 .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h7b0f1223d728562eE
00000000 l    d  .text._ZN77_$LT$cortex_m..peripheral..scb..FpuAccessMode$u20$as$u20$core..fmt..Debug$GT$3fmt17h155b3677badcb815E	00000000 .text._ZN77_$LT$cortex_m..peripheral..scb..FpuAccessMode$u20$as$u20$core..fmt..Debug$GT$3fmt17h155b3677badcb815E
00000000 l    d  .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h0636e640e1f6f8bfE	00000000 .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h0636e640e1f6f8bfE
00000000 l    d  .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h9d99fc1c9cb164dfE	00000000 .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h9d99fc1c9cb164dfE
00000000 l    d  .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17ha26669f1d87008baE	00000000 .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17ha26669f1d87008baE
00000000 l    d  .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.14	00000000 .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.14
00000000 l    d  .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.16	00000000 .rodata..Lanon.7da0c4986d2a5bb393584501b6a52bb0.16
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E	00000028 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::field
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::builders::DebugStruct::field
00000000         *UND*	00000000 core::fmt::builders::DebugStruct::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000         *UND*	00000000 core::fmt::Formatter::debug_struct
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000 g     F .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h0636e640e1f6f8bfE	0000016c <cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt
00000000 g     F .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h9d99fc1c9cb164dfE	000000ec <cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt
00000000 g     F .text._ZN77_$LT$cortex_m..peripheral..scb..FpuAccessMode$u20$as$u20$core..fmt..Debug$GT$3fmt17h155b3677badcb815E	000000a2 <cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt
00000000 g     F .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17ha26669f1d87008baE	00000126 <cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt
00000000 g     F .text._ZN8cortex_m10peripheral3scb10VectActive4from17h22b88e6c5ac48251E	00000150 cortex_m::peripheral::scb::VectActive::from
00000000 g     F .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h7b0f1223d728562eE	00000064 .hidden cortex_m::peripheral::scb::SystemHandler::index
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17ha77d55a1aeb98b3aE	0000001a .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hbb2d92312263e16cE	00000012 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8f3fa94e3078b78fE	00000012 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h0678d994bd3caeeaE	00000012 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hab6140add72f4938E	00000012 .hidden cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc2bfd0d56a4e8e6dE	00000076 cortex_m::peripheral::scb::Exception::irqn



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <<&T as core::fmt::Debug>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc2bfd0d56a4e8e6dE:

00000000 <cortex_m::peripheral::scb::Exception::irqn>:
_ZN8cortex_m10peripheral3scb9Exception4irqn17hc2bfd0d56a4e8e6dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:233

impl Exception {
    /// Returns the IRQ number of this `Exception`
    ///
    /// The return value is always within the closed range `[-1, -14]`
    pub fn irqn(&self) -> i8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
        match *self {
            Exception::NonMaskableInt => -14,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2808      	cmp	r0, #8
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d807      	bhi.n	24 <cortex_m::peripheral::scb::Exception::irqn+0x24>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0a06      	.short	0x0a06
  1c:	1a16120e 	.word	0x1a16120e
  20:	0026221e 	.word	0x0026221e
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
            #[cfg(not(armv6m))]
            Exception::DebugMonitor => -4,
            Exception::PendSV => -2,
            Exception::SysTick => -1,
        }
    }
  24:	defe      	udf	#254	; 0xfe
  26:	20f2      	movs	r0, #242	; 0xf2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
            Exception::NonMaskableInt => -14,
  28:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  2c:	e01f      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  2e:	20f3      	movs	r0, #243	; 0xf3
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:236
            Exception::HardFault => -13,
  30:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  34:	e01b      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  36:	20f4      	movs	r0, #244	; 0xf4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:238
            Exception::MemoryManagement => -12,
  38:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  3c:	e017      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  3e:	20f5      	movs	r0, #245	; 0xf5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:240
            Exception::BusFault => -11,
  40:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  44:	e013      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  46:	20f6      	movs	r0, #246	; 0xf6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:242
            Exception::UsageFault => -10,
  48:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  4c:	e00f      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  4e:	20fb      	movs	r0, #251	; 0xfb
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:245
            Exception::SVCall => -5,
  50:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  54:	e00b      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  56:	20fc      	movs	r0, #252	; 0xfc
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:247
            Exception::DebugMonitor => -4,
  58:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  5c:	e007      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  5e:	20fe      	movs	r0, #254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:248
            Exception::PendSV => -2,
  60:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  64:	e003      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
  66:	20ff      	movs	r0, #255	; 0xff
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:249
            Exception::SysTick => -1,
  68:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  6c:	e7ff      	b.n	6e <cortex_m::peripheral::scb::Exception::irqn+0x6e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
    }
  6e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  72:	b004      	add	sp, #16
  74:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb10VectActive4from17h22b88e6c5ac48251E:

00000000 <cortex_m::peripheral::scb::VectActive::from>:
_ZN8cortex_m10peripheral3scb10VectActive4from17h22b88e6c5ac48251E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:272
    },
}

impl VectActive {
    /// Converts a `byte` into `VectActive`
    pub fn from(vect_active: u8) -> Option<Self> {
   0:	b088      	sub	sp, #32
   2:	4601      	mov	r1, r0
   4:	f88d 000b 	strb.w	r0, [sp, #11]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
        Some(match vect_active {
            0 => VectActive::ThreadMode,
   8:	f89d 000b 	ldrb.w	r0, [sp, #11]
   c:	4602      	mov	r2, r0
   e:	280f      	cmp	r0, #15
  10:	9101      	str	r1, [sp, #4]
  12:	9200      	str	r2, [sp, #0]
  14:	f200 8078 	bhi.w	108 <cortex_m::peripheral::scb::VectActive::from+0x108>
  18:	9900      	ldr	r1, [sp, #0]
  1a:	e8df f001 	tbb	[pc, r1]
  1e:	750f      	.short	0x750f
  20:	33281e13 	.word	0x33281e13
  24:	7575753e 	.word	0x7575753e
  28:	75544975 	.word	0x75544975
  2c:	6a5f      	.short	0x6a5f
  2e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:291
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
            14 => VectActive::Exception(Exception::PendSV),
            15 => VectActive::Exception(Exception::SysTick),
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
            _ => return None,
  30:	f8ad 000c 	strh.w	r0, [sp, #12]
  34:	2003      	movs	r0, #3
  36:	f88d 000c 	strb.w	r0, [sp, #12]
  3a:	e07a      	b.n	132 <cortex_m::peripheral::scb::VectActive::from+0x132>
  3c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
            0 => VectActive::ThreadMode,
  3e:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  42:	e07c      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  44:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:275
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 0012 	strb.w	r0, [sp, #18]
  4a:	f89d 0012 	ldrb.w	r0, [sp, #18]
  4e:	f88d 0011 	strb.w	r0, [sp, #17]
  52:	2001      	movs	r0, #1
  54:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  58:	e071      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  5a:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:276
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 0013 	strb.w	r0, [sp, #19]
  60:	f89d 1013 	ldrb.w	r1, [sp, #19]
  64:	f88d 1011 	strb.w	r1, [sp, #17]
  68:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  6c:	e067      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  6e:	2002      	movs	r0, #2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:278
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0014 	strb.w	r0, [sp, #20]
  74:	f89d 0014 	ldrb.w	r0, [sp, #20]
  78:	f88d 0011 	strb.w	r0, [sp, #17]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  82:	e05c      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  84:	2003      	movs	r0, #3
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:280
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0015 	strb.w	r0, [sp, #21]
  8a:	f89d 0015 	ldrb.w	r0, [sp, #21]
  8e:	f88d 0011 	strb.w	r0, [sp, #17]
  92:	2001      	movs	r0, #1
  94:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  98:	e051      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  9a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:282
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0016 	strb.w	r0, [sp, #22]
  a0:	f89d 0016 	ldrb.w	r0, [sp, #22]
  a4:	f88d 0011 	strb.w	r0, [sp, #17]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  ae:	e046      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  b0:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:285
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	f89d 0017 	ldrb.w	r0, [sp, #23]
  ba:	f88d 0011 	strb.w	r0, [sp, #17]
  be:	2001      	movs	r0, #1
  c0:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  c4:	e03b      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  c6:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:287
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0018 	strb.w	r0, [sp, #24]
  cc:	f89d 0018 	ldrb.w	r0, [sp, #24]
  d0:	f88d 0011 	strb.w	r0, [sp, #17]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  da:	e030      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  dc:	2007      	movs	r0, #7
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:288
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0019 	strb.w	r0, [sp, #25]
  e2:	f89d 0019 	ldrb.w	r0, [sp, #25]
  e6:	f88d 0011 	strb.w	r0, [sp, #17]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  f0:	e025      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
  f2:	2008      	movs	r0, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:289
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 001a 	strb.w	r0, [sp, #26]
  f8:	f89d 001a 	ldrb.w	r0, [sp, #26]
  fc:	f88d 0011 	strb.w	r0, [sp, #17]
 100:	2001      	movs	r0, #1
 102:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 106:	e01a      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
 108:	f10d 000b 	add.w	r0, sp, #11
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:290
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
 10c:	9007      	str	r0, [sp, #28]
 10e:	9807      	ldr	r0, [sp, #28]
 110:	7800      	ldrb	r0, [r0, #0]
 112:	2810      	cmp	r0, #16
 114:	f4ff af8b 	bcc.w	2e <cortex_m::peripheral::scb::VectActive::from+0x2e>
 118:	e7ff      	b.n	11a <cortex_m::peripheral::scb::VectActive::from+0x11a>
 11a:	f89d 000b 	ldrb.w	r0, [sp, #11]
 11e:	f88d 001b 	strb.w	r0, [sp, #27]
 122:	f89d 001b 	ldrb.w	r0, [sp, #27]
 126:	f88d 0011 	strb.w	r0, [sp, #17]
 12a:	2002      	movs	r0, #2
 12c:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 130:	e005      	b.n	13e <cortex_m::peripheral::scb::VectActive::from+0x13e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
        })
    }
 132:	f89d 000c 	ldrb.w	r0, [sp, #12]
 136:	f89d 100d 	ldrb.w	r1, [sp, #13]
 13a:	b008      	add	sp, #32
 13c:	4770      	bx	lr
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 13e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 142:	f89d 1011 	ldrb.w	r1, [sp, #17]
 146:	f88d 000c 	strb.w	r0, [sp, #12]
 14a:	f88d 100d 	strb.w	r1, [sp, #13]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
    }
 14e:	e7f0      	b.n	132 <cortex_m::peripheral::scb::VectActive::from+0x132>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hbb2d92312263e16cE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleepdeep::{{closure}}>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hbb2d92312263e16cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8f3fa94e3078b78fE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleepdeep::{{closure}}>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8f3fa94e3078b78fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
    }

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h0678d994bd3caeeaE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::set_sleeponexit::{{closure}}>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h0678d994bd3caeeaE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hab6140add72f4938E:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::clear_sleeponexit::{{closure}}>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hab6140add72f4938E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
    }

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17ha77d55a1aeb98b3aE:

00000000 <cortex_m::peripheral::scb::<impl cortex_m::peripheral::SCB>::system_reset::{{closure}}>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17ha77d55a1aeb98b3aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:627
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
        ::asm::dsb();
        unsafe {
            self.aircr.modify(
                |r| {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:629
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
   6:	9802      	ldr	r0, [sp, #8]
   8:	f400 60a0 	and.w	r0, r0, #1280	; 0x500
   c:	2204      	movs	r2, #4
   e:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:628
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
  12:	4310      	orrs	r0, r2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:631
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
  14:	9100      	str	r1, [sp, #0]
  16:	b003      	add	sp, #12
  18:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h7b0f1223d728562eE:

00000000 <cortex_m::peripheral::scb::SystemHandler::index>:
_ZN8cortex_m10peripheral3scb13SystemHandler5index17h7b0f1223d728562eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:728
    /// System Tick interrupt
    SysTick,
}

impl SystemHandler {
    fn index(&self) -> u8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
        match *self {
            #[cfg(not(armv6m))]
            SystemHandler::MemoryManagement => 4,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2806      	cmp	r0, #6
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d806      	bhi.n	22 <cortex_m::peripheral::scb::SystemHandler::index+0x22>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0905      	.short	0x0905
  1c:	1915110d 	.word	0x1915110d
  20:	001d      	.short	0x001d
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
            #[cfg(not(armv6m))]
            SystemHandler::DebugMonitor => 12,
            SystemHandler::PendSV => 14,
            SystemHandler::SysTick => 15,
        }
    }
  22:	defe      	udf	#254	; 0xfe
  24:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
            SystemHandler::MemoryManagement => 4,
  26:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  2a:	e017      	b.n	5c <cortex_m::peripheral::scb::SystemHandler::index+0x5c>
  2c:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:733
            SystemHandler::BusFault => 5,
  2e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  32:	e013      	b.n	5c <cortex_m::peripheral::scb::SystemHandler::index+0x5c>
  34:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:735
            SystemHandler::UsageFault => 6,
  36:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  3a:	e00f      	b.n	5c <cortex_m::peripheral::scb::SystemHandler::index+0x5c>
  3c:	200b      	movs	r0, #11
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:738
            SystemHandler::SVCall => 11,
  3e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  42:	e00b      	b.n	5c <cortex_m::peripheral::scb::SystemHandler::index+0x5c>
  44:	200c      	movs	r0, #12
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:740
            SystemHandler::DebugMonitor => 12,
  46:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  4a:	e007      	b.n	5c <cortex_m::peripheral::scb::SystemHandler::index+0x5c>
  4c:	200e      	movs	r0, #14
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:741
            SystemHandler::PendSV => 14,
  4e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  52:	e003      	b.n	5c <cortex_m::peripheral::scb::SystemHandler::index+0x5c>
  54:	200f      	movs	r0, #15
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:742
            SystemHandler::SysTick => 15,
  56:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  5a:	e7ff      	b.n	5c <cortex_m::peripheral::scb::SystemHandler::index+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
    }
  5c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  60:	b004      	add	sp, #16
  62:	4770      	bx	lr

Disassembly of section .text._ZN77_$LT$cortex_m..peripheral..scb..FpuAccessMode$u20$as$u20$core..fmt..Debug$GT$3fmt17h155b3677badcb815E:

00000000 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt>:
_ZN77_$LT$cortex_m..peripheral..scb..FpuAccessMode$u20$as$u20$core..fmt..Debug$GT$3fmt17h155b3677badcb815E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:100
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2800      	cmp	r0, #0
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d009      	beq.n	34 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x34>
  20:	e7ff      	b.n	22 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	2801      	cmp	r0, #1
  26:	d016      	beq.n	56 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x56>
  28:	e7ff      	b.n	2a <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	2802      	cmp	r0, #2
  2e:	d023      	beq.n	78 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x78>
  30:	e7ff      	b.n	32 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x32>
  32:	defe      	udf	#254	; 0xfe
  34:	9904      	ldr	r1, [sp, #16]
  36:	f240 0200 	movw	r2, #0
  3a:	f2c0 0200 	movt	r2, #0
  3e:	a807      	add	r0, sp, #28
  40:	2308      	movs	r3, #8
  42:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  46:	e7ff      	b.n	48 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x48>
  48:	a807      	add	r0, sp, #28
  4a:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  4e:	f88d 0017 	strb.w	r0, [sp, #23]
  52:	e7ff      	b.n	54 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x54>
  54:	e021      	b.n	9a <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x9a>
  56:	9904      	ldr	r1, [sp, #16]
  58:	f240 0200 	movw	r2, #0
  5c:	f2c0 0200 	movt	r2, #0
  60:	a80a      	add	r0, sp, #40	; 0x28
  62:	2307      	movs	r3, #7
  64:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  68:	e7ff      	b.n	6a <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x6a>
  6a:	a80a      	add	r0, sp, #40	; 0x28
  6c:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  70:	f88d 0017 	strb.w	r0, [sp, #23]
  74:	e7ff      	b.n	76 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x76>
  76:	e010      	b.n	9a <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x9a>
  78:	9904      	ldr	r1, [sp, #16]
  7a:	f240 0200 	movw	r2, #0
  7e:	f2c0 0200 	movt	r2, #0
  82:	a80d      	add	r0, sp, #52	; 0x34
  84:	230a      	movs	r3, #10
  86:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  8a:	e7ff      	b.n	8c <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x8c>
  8c:	a80d      	add	r0, sp, #52	; 0x34
  8e:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  92:	f88d 0017 	strb.w	r0, [sp, #23]
  96:	e7ff      	b.n	98 <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x98>
  98:	e7ff      	b.n	9a <<cortex_m::peripheral::scb::FpuAccessMode as core::fmt::Debug>::fmt+0x9a>
  9a:	f89d 0017 	ldrb.w	r0, [sp, #23]
  9e:	b010      	add	sp, #64	; 0x40
  a0:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h0636e640e1f6f8bfE:

00000000 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt>:
_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h0636e640e1f6f8bfE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:191
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b0a2      	sub	sp, #136	; 0x88
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2808      	cmp	r0, #8
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d807      	bhi.n	30 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x30>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1706      	.short	0x1706
  28:	5b4a3928 	.word	0x5b4a3928
  2c:	008e7d6c 	.word	0x008e7d6c
  30:	defe      	udf	#254	; 0xfe
  32:	9904      	ldr	r1, [sp, #16]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a807      	add	r0, sp, #28
  3e:	230e      	movs	r3, #14
  40:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  44:	e7ff      	b.n	46 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x46>
  46:	a807      	add	r0, sp, #28
  48:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  4c:	f88d 0017 	strb.w	r0, [sp, #23]
  50:	e7ff      	b.n	52 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x52>
  52:	e087      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
  54:	9904      	ldr	r1, [sp, #16]
  56:	f240 0200 	movw	r2, #0
  5a:	f2c0 0200 	movt	r2, #0
  5e:	a80a      	add	r0, sp, #40	; 0x28
  60:	2309      	movs	r3, #9
  62:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  66:	e7ff      	b.n	68 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x68>
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  6e:	f88d 0017 	strb.w	r0, [sp, #23]
  72:	e7ff      	b.n	74 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x74>
  74:	e076      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
  76:	9904      	ldr	r1, [sp, #16]
  78:	f240 0200 	movw	r2, #0
  7c:	f2c0 0200 	movt	r2, #0
  80:	a80d      	add	r0, sp, #52	; 0x34
  82:	2310      	movs	r3, #16
  84:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  88:	e7ff      	b.n	8a <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x8a>
  8a:	a80d      	add	r0, sp, #52	; 0x34
  8c:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  90:	f88d 0017 	strb.w	r0, [sp, #23]
  94:	e7ff      	b.n	96 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x96>
  96:	e065      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
  98:	9904      	ldr	r1, [sp, #16]
  9a:	f240 0200 	movw	r2, #0
  9e:	f2c0 0200 	movt	r2, #0
  a2:	a810      	add	r0, sp, #64	; 0x40
  a4:	2308      	movs	r3, #8
  a6:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  aa:	e7ff      	b.n	ac <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0xac>
  ac:	a810      	add	r0, sp, #64	; 0x40
  ae:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	e7ff      	b.n	b8 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0xb8>
  b8:	e054      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
  ba:	9904      	ldr	r1, [sp, #16]
  bc:	f240 0200 	movw	r2, #0
  c0:	f2c0 0200 	movt	r2, #0
  c4:	a813      	add	r0, sp, #76	; 0x4c
  c6:	230a      	movs	r3, #10
  c8:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  cc:	e7ff      	b.n	ce <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0xce>
  ce:	a813      	add	r0, sp, #76	; 0x4c
  d0:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  d4:	f88d 0017 	strb.w	r0, [sp, #23]
  d8:	e7ff      	b.n	da <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0xda>
  da:	e043      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
  dc:	9904      	ldr	r1, [sp, #16]
  de:	f240 0200 	movw	r2, #0
  e2:	f2c0 0200 	movt	r2, #0
  e6:	a816      	add	r0, sp, #88	; 0x58
  e8:	2306      	movs	r3, #6
  ea:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  ee:	e7ff      	b.n	f0 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0xf0>
  f0:	a816      	add	r0, sp, #88	; 0x58
  f2:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  f6:	f88d 0017 	strb.w	r0, [sp, #23]
  fa:	e7ff      	b.n	fc <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0xfc>
  fc:	e032      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
  fe:	9904      	ldr	r1, [sp, #16]
 100:	f240 0200 	movw	r2, #0
 104:	f2c0 0200 	movt	r2, #0
 108:	a819      	add	r0, sp, #100	; 0x64
 10a:	230c      	movs	r3, #12
 10c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 110:	e7ff      	b.n	112 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x112>
 112:	a819      	add	r0, sp, #100	; 0x64
 114:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 118:	f88d 0017 	strb.w	r0, [sp, #23]
 11c:	e7ff      	b.n	11e <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x11e>
 11e:	e021      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
 120:	9904      	ldr	r1, [sp, #16]
 122:	f240 0200 	movw	r2, #0
 126:	f2c0 0200 	movt	r2, #0
 12a:	a81c      	add	r0, sp, #112	; 0x70
 12c:	2306      	movs	r3, #6
 12e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 132:	e7ff      	b.n	134 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x134>
 134:	a81c      	add	r0, sp, #112	; 0x70
 136:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 13a:	f88d 0017 	strb.w	r0, [sp, #23]
 13e:	e7ff      	b.n	140 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x140>
 140:	e010      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
 142:	9904      	ldr	r1, [sp, #16]
 144:	f240 0200 	movw	r2, #0
 148:	f2c0 0200 	movt	r2, #0
 14c:	a81f      	add	r0, sp, #124	; 0x7c
 14e:	2307      	movs	r3, #7
 150:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 154:	e7ff      	b.n	156 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x156>
 156:	a81f      	add	r0, sp, #124	; 0x7c
 158:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 15c:	f88d 0017 	strb.w	r0, [sp, #23]
 160:	e7ff      	b.n	162 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x162>
 162:	e7ff      	b.n	164 <<cortex_m::peripheral::scb::Exception as core::fmt::Debug>::fmt+0x164>
 164:	f89d 0017 	ldrb.w	r0, [sp, #23]
 168:	b022      	add	sp, #136	; 0x88
 16a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h9d99fc1c9cb164dfE:

00000000 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt>:
_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h9d99fc1c9cb164dfE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	9806      	ldr	r0, [sp, #24]
   e:	9009      	str	r0, [sp, #36]	; 0x24
  10:	9809      	ldr	r0, [sp, #36]	; 0x24
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2800      	cmp	r0, #0
  18:	9205      	str	r2, [sp, #20]
  1a:	9304      	str	r3, [sp, #16]
  1c:	9103      	str	r1, [sp, #12]
  1e:	d009      	beq.n	34 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x34>
  20:	e7ff      	b.n	22 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x22>
  22:	9803      	ldr	r0, [sp, #12]
  24:	2801      	cmp	r0, #1
  26:	d016      	beq.n	56 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x56>
  28:	e7ff      	b.n	2a <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	2802      	cmp	r0, #2
  2e:	d032      	beq.n	96 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x96>
  30:	e7ff      	b.n	32 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x32>
  32:	defe      	udf	#254	; 0xfe
  34:	9907      	ldr	r1, [sp, #28]
  36:	f240 0200 	movw	r2, #0
  3a:	f2c0 0200 	movt	r2, #0
  3e:	a80a      	add	r0, sp, #40	; 0x28
  40:	230a      	movs	r3, #10
  42:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  46:	e7ff      	b.n	48 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x48>
  48:	a80a      	add	r0, sp, #40	; 0x28
  4a:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  4e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  52:	e7ff      	b.n	54 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x54>
  54:	e046      	b.n	e4 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0xe4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  56:	9809      	ldr	r0, [sp, #36]	; 0x24
  58:	3001      	adds	r0, #1
  5a:	900d      	str	r0, [sp, #52]	; 0x34
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  5c:	9907      	ldr	r1, [sp, #28]
  5e:	f240 0200 	movw	r2, #0
  62:	f2c0 0200 	movt	r2, #0
  66:	a80e      	add	r0, sp, #56	; 0x38
  68:	2309      	movs	r3, #9
  6a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  6e:	e7ff      	b.n	70 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x70>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  70:	980d      	ldr	r0, [sp, #52]	; 0x34
  72:	9011      	str	r0, [sp, #68]	; 0x44
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  74:	f240 0200 	movw	r2, #0
  78:	f2c0 0200 	movt	r2, #0
  7c:	a80e      	add	r0, sp, #56	; 0x38
  7e:	a911      	add	r1, sp, #68	; 0x44
  80:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::field>
  84:	9002      	str	r0, [sp, #8]
  86:	e7ff      	b.n	88 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x88>
  88:	a80e      	add	r0, sp, #56	; 0x38
  8a:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  8e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  92:	e7ff      	b.n	94 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0x94>
  94:	e026      	b.n	e4 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0xe4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  96:	9809      	ldr	r0, [sp, #36]	; 0x24
  98:	3001      	adds	r0, #1
  9a:	9012      	str	r0, [sp, #72]	; 0x48
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  9c:	9907      	ldr	r1, [sp, #28]
  9e:	f240 0200 	movw	r2, #0
  a2:	f2c0 0200 	movt	r2, #0
  a6:	a813      	add	r0, sp, #76	; 0x4c
  a8:	2309      	movs	r3, #9
  aa:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_struct>
  ae:	e7ff      	b.n	b0 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0xb0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  b0:	9812      	ldr	r0, [sp, #72]	; 0x48
  b2:	9015      	str	r0, [sp, #84]	; 0x54
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  b4:	f240 0000 	movw	r0, #0
  b8:	f2c0 0000 	movt	r0, #0
  bc:	4669      	mov	r1, sp
  be:	6008      	str	r0, [r1, #0]
  c0:	f240 0100 	movw	r1, #0
  c4:	f2c0 0100 	movt	r1, #0
  c8:	a813      	add	r0, sp, #76	; 0x4c
  ca:	2204      	movs	r2, #4
  cc:	ab15      	add	r3, sp, #84	; 0x54
  ce:	f7ff fffe 	bl	0 <core::fmt::builders::DebugStruct::field>
  d2:	9001      	str	r0, [sp, #4]
  d4:	e7ff      	b.n	d6 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0xd6>
  d6:	a813      	add	r0, sp, #76	; 0x4c
  d8:	f7ff fffe 	bl	0 <core::fmt::builders::DebugStruct::finish>
  dc:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  e0:	e7ff      	b.n	e2 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0xe2>
  e2:	e7ff      	b.n	e4 <<cortex_m::peripheral::scb::VectActive as core::fmt::Debug>::fmt+0xe4>
  e4:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  e8:	b016      	add	sp, #88	; 0x58
  ea:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17ha26669f1d87008baE:

00000000 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt>:
_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17ha26669f1d87008baE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:693
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b09c      	sub	sp, #112	; 0x70
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2806      	cmp	r0, #6
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d806      	bhi.n	2e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x2e>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1605      	.short	0x1605
  28:	5a493827 	.word	0x5a493827
  2c:	006b      	.short	0x006b
  2e:	defe      	udf	#254	; 0xfe
  30:	9904      	ldr	r1, [sp, #16]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a807      	add	r0, sp, #28
  3c:	2310      	movs	r3, #16
  3e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  42:	e7ff      	b.n	44 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x44>
  44:	a807      	add	r0, sp, #28
  46:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  4a:	f88d 0017 	strb.w	r0, [sp, #23]
  4e:	e7ff      	b.n	50 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x50>
  50:	e065      	b.n	11e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11e>
  52:	9904      	ldr	r1, [sp, #16]
  54:	f240 0200 	movw	r2, #0
  58:	f2c0 0200 	movt	r2, #0
  5c:	a80a      	add	r0, sp, #40	; 0x28
  5e:	2308      	movs	r3, #8
  60:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  64:	e7ff      	b.n	66 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x66>
  66:	a80a      	add	r0, sp, #40	; 0x28
  68:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  6c:	f88d 0017 	strb.w	r0, [sp, #23]
  70:	e7ff      	b.n	72 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x72>
  72:	e054      	b.n	11e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11e>
  74:	9904      	ldr	r1, [sp, #16]
  76:	f240 0200 	movw	r2, #0
  7a:	f2c0 0200 	movt	r2, #0
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	230a      	movs	r3, #10
  82:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  86:	e7ff      	b.n	88 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x88>
  88:	a80d      	add	r0, sp, #52	; 0x34
  8a:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  8e:	f88d 0017 	strb.w	r0, [sp, #23]
  92:	e7ff      	b.n	94 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x94>
  94:	e043      	b.n	11e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11e>
  96:	9904      	ldr	r1, [sp, #16]
  98:	f240 0200 	movw	r2, #0
  9c:	f2c0 0200 	movt	r2, #0
  a0:	a810      	add	r0, sp, #64	; 0x40
  a2:	2306      	movs	r3, #6
  a4:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  a8:	e7ff      	b.n	aa <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0xaa>
  aa:	a810      	add	r0, sp, #64	; 0x40
  ac:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  b0:	f88d 0017 	strb.w	r0, [sp, #23]
  b4:	e7ff      	b.n	b6 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0xb6>
  b6:	e032      	b.n	11e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11e>
  b8:	9904      	ldr	r1, [sp, #16]
  ba:	f240 0200 	movw	r2, #0
  be:	f2c0 0200 	movt	r2, #0
  c2:	a813      	add	r0, sp, #76	; 0x4c
  c4:	230c      	movs	r3, #12
  c6:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  ca:	e7ff      	b.n	cc <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0xcc>
  cc:	a813      	add	r0, sp, #76	; 0x4c
  ce:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  d2:	f88d 0017 	strb.w	r0, [sp, #23]
  d6:	e7ff      	b.n	d8 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0xd8>
  d8:	e021      	b.n	11e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11e>
  da:	9904      	ldr	r1, [sp, #16]
  dc:	f240 0200 	movw	r2, #0
  e0:	f2c0 0200 	movt	r2, #0
  e4:	a816      	add	r0, sp, #88	; 0x58
  e6:	2306      	movs	r3, #6
  e8:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  ec:	e7ff      	b.n	ee <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0xee>
  ee:	a816      	add	r0, sp, #88	; 0x58
  f0:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  f4:	f88d 0017 	strb.w	r0, [sp, #23]
  f8:	e7ff      	b.n	fa <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0xfa>
  fa:	e010      	b.n	11e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11e>
  fc:	9904      	ldr	r1, [sp, #16]
  fe:	f240 0200 	movw	r2, #0
 102:	f2c0 0200 	movt	r2, #0
 106:	a819      	add	r0, sp, #100	; 0x64
 108:	2307      	movs	r3, #7
 10a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 10e:	e7ff      	b.n	110 <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x110>
 110:	a819      	add	r0, sp, #100	; 0x64
 112:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 116:	f88d 0017 	strb.w	r0, [sp, #23]
 11a:	e7ff      	b.n	11c <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11c>
 11c:	e7ff      	b.n	11e <<cortex_m::peripheral::scb::SystemHandler as core::fmt::Debug>::fmt+0x11e>
 11e:	f89d 0017 	ldrb.w	r0, [sp, #23]
 122:	b01c      	add	sp, #112	; 0x70
 124:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.10
000002d3 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000042a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E	00000046 <core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut
00000000         *UND*	00000000 .hidden <usize as core::iter::range::Step>::add_usize
00000000         *UND*	00000000 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt
00000000         *UND*	00000000 core::mem::swap
00000000         *UND*	00000000 core::ptr::<impl *mut T>::add
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE	0000009a core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next
00000000         *UND*	00000000 core::slice::from_raw_parts_mut
00000000         *UND*	00000000 core::slice::<impl [T]>::as_mut_ptr
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E	00000016 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E	00000052 <core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E:

00000000 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2786
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2787
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2788
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE:

00000000 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d023      	beq.n	6e <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x6e>
  26:	e7ff      	b.n	28 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <<usize as core::iter::range::Step>::add_usize>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e7ff      	b.n	3a <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x3a>
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	2801      	cmp	r0, #1
  3e:	d10f      	bne.n	60 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x60>
  40:	e7ff      	b.n	42 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x42>
  42:	2000      	movs	r0, #0
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:177
  4c:	9903      	ldr	r1, [sp, #12]
  4e:	a808      	add	r0, sp, #32
  50:	f7ff fffe 	bl	0 <core::mem::swap>
  54:	e7ff      	b.n	56 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:178
  56:	9808      	ldr	r0, [sp, #32]
  58:	9005      	str	r0, [sp, #20]
  5a:	2001      	movs	r0, #1
  5c:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  5e:	e002      	b.n	66 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x66>
  60:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:180
  62:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  64:	e7ff      	b.n	66 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  66:	9806      	ldr	r0, [sp, #24]
  68:	2801      	cmp	r0, #1
  6a:	d00b      	beq.n	84 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x84>
  6c:	e014      	b.n	98 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x98>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:183
  70:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  72:	e7ff      	b.n	74 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>
  8e:	e7ff      	b.n	90 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>
  98:	e7f0      	b.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E:

00000000 <<I as core::iter::traits::collect::IntoIterator>::into_iter>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E:

00000000 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2737
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2738
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_mut_ptr>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <core::slice::from_raw_parts_mut>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2739
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.11
000004a5 l       .debug_str	00000000 
0000032a l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
000004e4 l       .debug_str	00000000 
000004ed l       .debug_str	00000000 
0000052d l       .debug_str	00000000 
00000537 l       .debug_str	00000000 
00000577 l       .debug_str	00000000 
00000581 l       .debug_str	00000000 
000005c6 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
000005de l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
00000617 l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
00000621 l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
00000648 l       .debug_str	00000000 
0000064c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE	00000000 .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::ptr::read_volatile
00000000         *UND*	00000000 core::ptr::write_volatile
00000000         *UND*	00000000 core::ptr::write_volatile
00000000         *UND*	00000000 core::ptr::write_volatile
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E	0000000e core::cell::UnsafeCell<T>::get
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE	0000000e core::cell::UnsafeCell<T>::get
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E	0000000e <T as core::convert::From<T>>::from
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E	0000001a <T as core::convert::Into<U>>::into
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE	0000001e <T as core::convert::TryFrom<U>>::try_from
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE	00000012 .hidden cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E	00000012 .hidden cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE	0000002c cortex_m::peripheral::itm::Stim::is_fifo_ready
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E	0000002c cortex_m::peripheral::itm::Stim::write_u8
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E	0000002c cortex_m::peripheral::itm::Stim::write_u16
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E	00000028 cortex_m::peripheral::itm::Stim::write_u32



Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E:

00000000 <core::cell::UnsafeCell<T>::get>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1533
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1536
   6:	9801      	ldr	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1537
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE:

00000000 <core::cell::UnsafeCell<T>::get>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1533
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1536
   6:	9801      	ldr	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1537
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E:

00000000 <<T as core::convert::From<T>>::from>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E:

00000000 <<T as core::convert::Into<U>>::into>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <<T as core::convert::Into<U>>::into>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <<T as core::convert::Into<U>>::into+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE:

00000000 <<T as core::convert::TryFrom<U>>::try_from>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <<T as core::convert::TryFrom<U>>::try_from>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <<T as core::convert::TryFrom<U>>::try_from+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE:

00000000 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::enable_trace::{{closure}}>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E:

00000000 <cortex_m::peripheral::dcb::<impl cortex_m::peripheral::DCB>::disable_trace::{{closure}}>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E:

00000000 <cortex_m::peripheral::itm::Stim::write_u8>:
_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:38
    register: UnsafeCell<u32>,
}

impl Stim {
    /// Writes an `u8` payload into the stimulus port
    pub fn write_u8(&mut self, value: u8) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f88d 1017 	strb.w	r1, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:39
        unsafe { ptr::write_volatile(self.register.get() as *mut u8, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u8>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <cortex_m::peripheral::itm::Stim::write_u8+0x1c>
  1c:	f89d 1017 	ldrb.w	r1, [sp, #23]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
  26:	e7ff      	b.n	28 <cortex_m::peripheral::itm::Stim::write_u8+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:40
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E:

00000000 <cortex_m::peripheral::itm::Stim::write_u16>:
_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:43

    /// Writes an `u16` payload into the stimulus port
    pub fn write_u16(&mut self, value: u16) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f8ad 1016 	strh.w	r1, [sp, #22]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:44
        unsafe { ptr::write_volatile(self.register.get() as *mut u16, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u16>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <cortex_m::peripheral::itm::Stim::write_u16+0x1c>
  1c:	f8bd 1016 	ldrh.w	r1, [sp, #22]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
  26:	e7ff      	b.n	28 <cortex_m::peripheral::itm::Stim::write_u16+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:45
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E:

00000000 <cortex_m::peripheral::itm::Stim::write_u32>:
_ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:48

    /// Writes an `u32` payload into the stimulus port
    pub fn write_u32(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:49
        unsafe { ptr::write_volatile(self.register.get(), value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u32>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <cortex_m::peripheral::itm::Stim::write_u32+0x1a>
  1a:	9905      	ldr	r1, [sp, #20]
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f7ff fffe 	bl	0 <core::ptr::write_volatile>
  22:	e7ff      	b.n	24 <cortex_m::peripheral::itm::Stim::write_u32+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:50
    }
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE:

00000000 <cortex_m::peripheral::itm::Stim::is_fifo_ready>:
_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:53

    /// Returns `true` if the stimulus port is ready to accept more data
    pub fn is_fifo_ready(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:54
        unsafe { ptr::read_volatile(self.register.get()) == 1 }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::is_fifo_ready>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <cortex_m::peripheral::itm::Stim::is_fifo_ready+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f7ff fffe 	bl	0 <core::ptr::read_volatile>
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <cortex_m::peripheral::itm::Stim::is_fifo_ready+0x1e>
  1e:	9800      	ldr	r0, [sp, #0]
  20:	1e41      	subs	r1, r0, #1
  22:	fab1 f181 	clz	r1, r1
  26:	0948      	lsrs	r0, r1, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:55
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.12
00000710 l       .debug_str	00000000 
00000679 l       .debug_str	00000000 
0000067b l       .debug_str	00000000 
0000068f l       .debug_str	00000000 
000006f8 l       .debug_str	00000000 
00000716 l       .debug_str	00000000 
0000073f l       .debug_str	00000000 
00000743 l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
00000802 l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
00000812 l       .debug_str	00000000 
0000081d l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
00000830 l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
0000085c l       .debug_str	00000000 
00000864 l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
00000870 l       .debug_str	00000000 
00000876 l       .debug_str	00000000 
0000087f l       .debug_str	00000000 
00000889 l       .debug_str	00000000 
000008a7 l       .debug_str	00000000 
000008d2 l       .debug_str	00000000 
000008d4 l       .debug_str	00000000 
000008de l       .debug_str	00000000 
000008e0 l       .debug_str	00000000 
000008eb l       .debug_str	00000000 
00000906 l       .debug_str	00000000 
0000092b l       .debug_str	00000000 
00000933 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
000002c3 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
0000031c l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003a1 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
00000456 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000461 l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
000004a0 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
0000051b l       .debug_str	00000000 
00000541 l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
000005b0 l       .debug_str	00000000 
000005ea l       .debug_str	00000000 
00000602 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000615 l       .debug_str	00000000 
0000061c l       .debug_str	00000000 
00000625 l       .debug_str	00000000 
00000663 l       .debug_str	00000000 
00000676 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E	00000000 .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE	00000000 .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE	00000000 .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE	00000000 .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE
00000000 l    d  .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E	00000000 .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E
00000000 l    d  .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E	00000000 .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E
00000000 l    d  .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E	00000000 .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E
00000000 l    d  .text._ZN8cortex_m3asm3nop17h85941675dce26246E	00000000 .text._ZN8cortex_m3asm3nop17h85941675dce26246E
00000000 l    d  .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE	00000000 .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E	0000002c core::intrinsics::copy_nonoverlapping
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E	0000002e core::intrinsics::copy_nonoverlapping
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E	0000002c core::intrinsics::copy_nonoverlapping
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E	0000002c core::intrinsics::copy_nonoverlapping
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E	00000028 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E	0000000c .hidden core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE	0000000c .hidden core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE	0000000c .hidden core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE	0000000c .hidden core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E	00000016 .hidden core::str::from_utf8_unchecked_mut
00000000 g     F .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E	00000018 .hidden core::char::convert::from_u32_unchecked
00000000 g     F .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E	00000016 <aligned::Aligned<A,T> as core::ops::deref::Deref>::deref
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE	00000012 .hidden cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter::{{closure}}
00000000 g     F .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE	0000000a .hidden cortex_m::asm::dsb
00000000 g     F .text._ZN8cortex_m3asm3nop17h85941675dce26246E	0000000a .hidden cortex_m::asm::nop
00000000         *UND*	00000000 __aeabi_memcpy
00000000         *UND*	00000000 __aeabi_memcpy4
00000000         *UND*	00000000 __dsb
00000000         *UND*	00000000 __nop



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E:

00000000 <core::intrinsics::copy_nonoverlapping>:
_ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <core::intrinsics::copy_nonoverlapping+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E:

00000000 <core::intrinsics::copy_nonoverlapping>:
_ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	0052      	lsls	r2, r2, #1
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <core::intrinsics::copy_nonoverlapping+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E:

00000000 <core::intrinsics::copy_nonoverlapping>:
_ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <core::intrinsics::copy_nonoverlapping+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E:

00000000 <core::intrinsics::copy_nonoverlapping>:
_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <core::intrinsics::copy_nonoverlapping+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E:

00000000 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E:

00000000 <core::str::from_utf8_unchecked_mut>:
_ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:438
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:439
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:440
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E:

00000000 <core::char::convert::from_u32_unchecked>:
_ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:101
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:102
   6:	9802      	ldr	r0, [sp, #8]
   8:	9003      	str	r0, [sp, #12]
   a:	9803      	ldr	r0, [sp, #12]
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	e7ff      	b.n	12 <core::char::convert::from_u32_unchecked+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:103
  12:	9800      	ldr	r0, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E:

00000000 <<aligned::Aligned<A,T> as core::ops::deref::Deref>::deref>:
_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:79
    A: sealed::Alignment,
    T: ?Sized,
{
    type Target = T;

    fn deref(&self) -> &T {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:80
        &self.value
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:81
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m3asm3nop17h85941675dce26246E:

00000000 <cortex_m::asm::nop>:
_ZN8cortex_m3asm3nop17h85941675dce26246E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:65
    }
}

/// A no-operation. Useful to prevent delay loops from being optimized away.
#[inline]
pub fn nop() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:76
        () => unsafe {
            extern "C" {
                fn __nop();
            }

            __nop()
   2:	f7ff fffe 	bl	0 <__nop>
   6:	e7ff      	b.n	8 <cortex_m::asm::nop+0x8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:82
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE:

00000000 <cortex_m::asm::dsb>:
_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:180
/// can execute until this instruction completes. This instruction completes only when both:
///
///  * any explicit memory access made before this instruction is complete
///  * all cache and branch predictor maintenance operations before this instruction complete
#[inline]
pub fn dsb() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:191
        () => unsafe {
            extern "C" {
                fn __dsb();
            }

            __dsb()
   2:	f7ff fffe 	bl	0 <__dsb>
   6:	e7ff      	b.n	8 <cortex_m::asm::dsb+0x8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:198
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE:

00000000 <cortex_m::peripheral::dwt::<impl cortex_m::peripheral::DWT>::enable_cycle_counter::{{closure}}>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
        unsafe { self.ctrl.modify(|r| r | 1) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.13
000006bc l       .debug_str	00000000 
000006eb l       .debug_str	00000000 
000006f5 l       .debug_str	00000000 
00000753 l       .debug_str	00000000 
0000075e l       .debug_str	00000000 
0000077b l       .debug_str	00000000 
0000077f l       .debug_str	00000000 
00000787 l       .debug_str	00000000 
0000079e l       .debug_str	00000000 
000007c2 l       .debug_str	00000000 
000007de l       .debug_str	00000000 
000007e3 l       .debug_str	00000000 
000007ec l       .debug_str	00000000 
000007f3 l       .debug_str	00000000 
0000080c l       .debug_str	00000000 
00000816 l       .debug_str	00000000 
00000830 l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
0000084d l       .debug_str	00000000 
00000854 l       .debug_str	00000000 
0000085f l       .debug_str	00000000 
00000864 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
0000052e l       .debug_str	00000000 
0000059a l       .debug_str	00000000 
000005a2 l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005d6 l       .debug_str	00000000 
000005dc l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
000005ec l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f9 l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
00000606 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
0000062b l       .debug_str	00000000 
00000633 l       .debug_str	00000000 
0000063b l       .debug_str	00000000 
00000642 l       .debug_str	00000000 
00000656 l       .debug_str	00000000 
00000662 l       .debug_str	00000000 
0000066d l       .debug_str	00000000 
00000674 l       .debug_str	00000000 
0000067a l       .debug_str	00000000 
0000067e l       .debug_str	00000000 
00000684 l       .debug_str	00000000 
0000068a l       .debug_str	00000000 
0000068d l       .debug_str	00000000 
0000069c l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
000006a7 l       .debug_str	00000000 
000006b0 l       .debug_str	00000000 
000006d5 l       .debug_str	00000000 
000006da l       .debug_str	00000000 
00000000 l     O .rodata.cst8	00000008 .Lanon.9ce06090e175846e3853a8a130463c95.0
00000000 l     O .rodata.cst4	00000004 .Lanon.9ce06090e175846e3853a8a130463c95.1
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E
00000000 l    d  .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E	00000000 .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E	00000078 <cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE	00000012 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E	00000012 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE	00000012 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE	00000012 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E	00000012 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E	00000012 .hidden cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt::{{closure}}



Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter::{{closure}}>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.cvr.write(0) }
    }

    /// Disables counter
    pub fn disable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0001 	bic.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_interrupt::{{closure}}>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
    }

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter::{{closure}}>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt::{{closure}}>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
    }

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
    }

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E:

00000000 <cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E:

00000000 <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt>:
_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:21
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x2c>
  20:	e7ff      	b.n	22 <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x4e>
  28:	e7ff      	b.n	2a <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2304      	movs	r3, #4
  3a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  3e:	e7ff      	b.n	40 <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x4c>
  4c:	e010      	b.n	70 <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  60:	e7ff      	b.n	62 <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x6e>
  6e:	e7ff      	b.n	70 <<cortex_m::peripheral::syst::SystClkSource as core::fmt::Debug>::fmt+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.14
00000319 l       .debug_str	00000000 
000003cc l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
00000411 l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
0000043a l       .debug_str	00000000 
00000444 l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000323 l       .debug_str	00000000 
00000381 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E	00000000 .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
00000000 g     F .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E	00000072 .hidden core::fmt::num::<impl core::fmt::Debug for u8>::fmt
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E	00000072 .hidden core::fmt::num::<impl core::fmt::Debug for u32>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::LowerHex for u8>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for u8>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
00000000         *UND*	00000000 core::fmt::Formatter::debug_lower_hex
00000000         *UND*	00000000 core::fmt::Formatter::debug_upper_hex



Disassembly of section .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E:

00000000 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt>:
_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_lower_hex>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x34>
  22:	e7ff      	b.n	24 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::LowerHex for u8>::fmt>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_upper_hex>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x58>
  46:	e7ff      	b.n	48 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::UpperHex for u8>::fmt>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E:

00000000 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_lower_hex>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x34>
  22:	e7ff      	b.n	24 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_upper_hex>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x58>
  46:	e7ff      	b.n	48 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.15
00000612 l       .debug_str	00000000 
0000066e l       .debug_str	00000000 
00000674 l       .debug_str	00000000 
0000069d l       .debug_str	00000000 
000006d2 l       .debug_str	00000000 
000006fb l       .debug_str	00000000 
00000708 l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
00000740 l       .debug_str	00000000 
00000769 l       .debug_str	00000000 
00000775 l       .debug_str	00000000 
0000079f l       .debug_str	00000000 
000007ac l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
000007e4 l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000834 l       .debug_str	00000000 
0000083a l       .debug_str	00000000 
0000083c l       .debug_str	00000000 
00000878 l       .debug_str	00000000 
00000890 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
0000089a l       .debug_str	00000000 
000008a0 l       .debug_str	00000000 
000008a2 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008ab l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008b4 l       .debug_str	00000000 
000008bb l       .debug_str	00000000 
000008bd l       .debug_str	00000000 
0000090f l       .debug_str	00000000 
0000091a l       .debug_str	00000000 
0000091c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a4 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
0000039d l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
0000041f l       .debug_str	00000000 
00000428 l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
0000046a l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
0000049f l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004f0 l       .debug_str	00000000 
00000538 l       .debug_str	00000000 
00000540 l       .debug_str	00000000 
00000595 l       .debug_str	00000000 
0000059f l       .debug_str	00000000 
000005d0 l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000638 l       .debug_str	00000000 
00000644 l       .debug_str	00000000 
0000065e l       .debug_str	00000000 
00000662 l       .debug_str	00000000 
00000666 l       .debug_str	00000000 
0000066a l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E	00000000 .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE	00000000 .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE
00000000 l    d  .text._ZN4core3mem4swap17h6dd2a00406876ab9E	00000000 .text._ZN4core3mem4swap17h6dd2a00406876ab9E
00000000 l    d  .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E	00000000 .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E
00000000 l    d  .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E	00000000 .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E
00000000 l    d  .text._ZN4core3mem7size_of17hab079f7319b6598fE	00000000 .text._ZN4core3mem7size_of17hab079f7319b6598fE
00000000 l    d  .text._ZN4core3mem7size_of17hcb0222fb89db2faeE	00000000 .text._ZN4core3mem7size_of17hcb0222fb89db2faeE
00000000 l    d  .text._ZN4core3mem8align_of17h21f449b210953412E	00000000 .text._ZN4core3mem8align_of17h21f449b210953412E
00000000 l    d  .text._ZN4core3mem8align_of17h7efa312906e0f020E	00000000 .text._ZN4core3mem8align_of17h7efa312906e0f020E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE	00000000 .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E	00000028 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE	00000028 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E	00000036 .hidden <usize as core::iter::range::Step>::add_usize
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E	00000032 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::num::<impl core::fmt::Debug for u8>::fmt
00000000         *UND*	00000000 .hidden core::fmt::num::<impl core::fmt::Debug for u32>::fmt
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE	0000004c .hidden core::fmt::Arguments::new_v1
00000000 g     F .text._ZN4core3mem4swap17h6dd2a00406876ab9E	0000001e core::mem::swap
00000000 g     F .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E	00000012 core::mem::size_of
00000000 g     F .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E	00000012 core::mem::size_of
00000000 g     F .text._ZN4core3mem7size_of17hab079f7319b6598fE	00000012 core::mem::size_of
00000000 g     F .text._ZN4core3mem7size_of17hcb0222fb89db2faeE	00000012 core::mem::size_of
00000000 g     F .text._ZN4core3mem8align_of17h21f449b210953412E	00000012 core::mem::align_of
00000000 g     F .text._ZN4core3mem8align_of17h7efa312906e0f020E	00000012 core::mem::align_of
00000000         *UND*	00000000 .hidden core::num::<impl usize>::checked_add
00000000         *UND*	00000000 core::ptr::swap_nonoverlapping_one
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE	00000096 core::option::Option<T>::unwrap_or
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE	0000006e core::result::Result<T,E>::ok
00000000         *UND*	00000000 <T as core::convert::TryFrom<U>>::try_from



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E:

00000000 <<usize as core::iter::range::Step>::add_usize>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <<T as core::convert::TryFrom<U>>::try_from>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <<usize as core::iter::range::Step>::add_usize+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_add>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <<usize as core::iter::range::Step>::add_usize+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE:

00000000 <core::fmt::Arguments::new_v1>:
_ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN4core3mem4swap17h6dd2a00406876ab9E:

00000000 <core::mem::swap>:
_ZN4core3mem4swap17h6dd2a00406876ab9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:493
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:495
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  18:	e7ff      	b.n	1a <core::mem::swap+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:497
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17h0cc9f9c5d684aa16E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17h269fd8bd1b4359e1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hab079f7319b6598fE:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17hab079f7319b6598fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hcb0222fb89db2faeE:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17hcb0222fb89db2faeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h21f449b210953412E:

00000000 <core::mem::align_of>:
_ZN4core3mem8align_of17h21f449b210953412E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::align_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h7efa312906e0f020E:

00000000 <core::mem::align_of>:
_ZN4core3mem8align_of17h7efa312906e0f020E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::align_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE:

00000000 <core::option::Option<T>::unwrap_or>:
_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:367
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  12:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  16:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  1a:	2001      	movs	r0, #1
  1c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  20:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  24:	9804      	ldr	r0, [sp, #16]
  26:	2800      	cmp	r0, #0
  28:	9303      	str	r3, [sp, #12]
  2a:	f8cd c008 	str.w	ip, [sp, #8]
  2e:	f8cd e004 	str.w	lr, [sp, #4]
  32:	9000      	str	r0, [sp, #0]
  34:	d00d      	beq.n	52 <core::option::Option<T>::unwrap_or+0x52>
  36:	e7ff      	b.n	38 <core::option::Option<T>::unwrap_or+0x38>
  38:	9800      	ldr	r0, [sp, #0]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <core::option::Option<T>::unwrap_or+0x42>
  3e:	e7ff      	b.n	40 <core::option::Option<T>::unwrap_or+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9008      	str	r0, [sp, #32]
  4c:	9808      	ldr	r0, [sp, #32]
  4e:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  50:	e005      	b.n	5e <core::option::Option<T>::unwrap_or+0x5e>
  52:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:370
  54:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  58:	9806      	ldr	r0, [sp, #24]
  5a:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  5c:	e7ff      	b.n	5e <core::option::Option<T>::unwrap_or+0x5e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  5e:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d104      	bne.n	72 <core::option::Option<T>::unwrap_or+0x72>
  68:	e7ff      	b.n	6a <core::option::Option<T>::unwrap_or+0x6a>
  6a:	9804      	ldr	r0, [sp, #16]
  6c:	2801      	cmp	r0, #1
  6e:	d007      	beq.n	80 <core::option::Option<T>::unwrap_or+0x80>
  70:	e010      	b.n	94 <core::option::Option<T>::unwrap_or+0x94>
  72:	2000      	movs	r0, #0
  74:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  78:	e7f7      	b.n	6a <core::option::Option<T>::unwrap_or+0x6a>
  7a:	9807      	ldr	r0, [sp, #28]
  7c:	b00a      	add	sp, #40	; 0x28
  7e:	bd80      	pop	{r7, pc}
  80:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  84:	07c0      	lsls	r0, r0, #31
  86:	2800      	cmp	r0, #0
  88:	d0f7      	beq.n	7a <core::option::Option<T>::unwrap_or+0x7a>
  8a:	e7ff      	b.n	8c <core::option::Option<T>::unwrap_or+0x8c>
  8c:	2000      	movs	r0, #0
  8e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  92:	e7f2      	b.n	7a <core::option::Option<T>::unwrap_or+0x7a>
  94:	e7f1      	b.n	7a <core::option::Option<T>::unwrap_or+0x7a>

Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE:

00000000 <core::result::Result<T,E>::ok>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:336
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	f88d 000a 	strb.w	r0, [sp, #10]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	2001      	movs	r0, #1
  10:	f88d 000f 	strb.w	r0, [sp, #15]
  14:	f89d 000a 	ldrb.w	r0, [sp, #10]
  18:	07c2      	lsls	r2, r0, #31
  1a:	2a00      	cmp	r2, #0
  1c:	9101      	str	r1, [sp, #4]
  1e:	9000      	str	r0, [sp, #0]
  20:	d005      	beq.n	2e <core::result::Result<T,E>::ok+0x2e>
  22:	e7ff      	b.n	24 <core::result::Result<T,E>::ok+0x24>
  24:	9800      	ldr	r0, [sp, #0]
  26:	2801      	cmp	r0, #1
  28:	d008      	beq.n	3c <core::result::Result<T,E>::ok+0x3c>
  2a:	e7ff      	b.n	2c <core::result::Result<T,E>::ok+0x2c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  2c:	defe      	udf	#254	; 0xfe
  2e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
  30:	f88d 000f 	strb.w	r0, [sp, #15]
  34:	2001      	movs	r0, #1
  36:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  3a:	e003      	b.n	44 <core::result::Result<T,E>::ok+0x44>
  3c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:339
  3e:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  42:	e7ff      	b.n	44 <core::result::Result<T,E>::ok+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  44:	f89d 000a 	ldrb.w	r0, [sp, #10]
  48:	07c0      	lsls	r0, r0, #31
  4a:	2800      	cmp	r0, #0
  4c:	d004      	beq.n	58 <core::result::Result<T,E>::ok+0x58>
  4e:	e00d      	b.n	6c <core::result::Result<T,E>::ok+0x6c>
  50:	f89d 000b 	ldrb.w	r0, [sp, #11]
  54:	b004      	add	sp, #16
  56:	4770      	bx	lr
  58:	f89d 000f 	ldrb.w	r0, [sp, #15]
  5c:	07c0      	lsls	r0, r0, #31
  5e:	2800      	cmp	r0, #0
  60:	d0f6      	beq.n	50 <core::result::Result<T,E>::ok+0x50>
  62:	e7ff      	b.n	64 <core::result::Result<T,E>::ok+0x64>
  64:	2000      	movs	r0, #0
  66:	f88d 000f 	strb.w	r0, [sp, #15]
  6a:	e7f1      	b.n	50 <core::result::Result<T,E>::ok+0x50>
  6c:	e7f0      	b.n	50 <core::result::Result<T,E>::ok+0x50>

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.2
0000077b l       .debug_str	00000000 
0000078c l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
000007af l       .debug_str	00000000 
000007d3 l       .debug_str	00000000 
000007ef l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
00000813 l       .debug_str	00000000 
00000871 l       .debug_str	00000000 
0000087c l       .debug_str	00000000 
00000899 l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008bc l       .debug_str	00000000 
000008da l       .debug_str	00000000 
000008dc l       .debug_str	00000000 
000008e1 l       .debug_str	00000000 
000008e7 l       .debug_str	00000000 
000008f2 l       .debug_str	00000000 
000008f9 l       .debug_str	00000000 
000008fb l       .debug_str	00000000 
00000900 l       .debug_str	00000000 
00000906 l       .debug_str	00000000 
0000090c l       .debug_str	00000000 
00000910 l       .debug_str	00000000 
0000091d l       .debug_str	00000000 
00000924 l       .debug_str	00000000 
00000928 l       .debug_str	00000000 
0000092d l       .debug_str	00000000 
00000934 l       .debug_str	00000000 
00000938 l       .debug_str	00000000 
00000940 l       .debug_str	00000000 
0000094b l       .debug_str	00000000 
0000094e l       .debug_str	00000000 
00000950 l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
00000990 l       .debug_str	00000000 
00000996 l       .debug_str	00000000 
0000099b l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002da l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000353 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
0000041e l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
000004b8 l       .debug_str	00000000 
000004c2 l       .debug_str	00000000 
000004f1 l       .debug_str	00000000 
000004fb l       .debug_str	00000000 
0000052f l       .debug_str	00000000 
0000053d l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
000005a5 l       .debug_str	00000000 
000005a7 l       .debug_str	00000000 
000005ac l       .debug_str	00000000 
000005b1 l       .debug_str	00000000 
000005b8 l       .debug_str	00000000 
000005c4 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
000005d8 l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f9 l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
0000060a l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000617 l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
0000062f l       .debug_str	00000000 
00000635 l       .debug_str	00000000 
0000063b l       .debug_str	00000000 
00000646 l       .debug_str	00000000 
0000064f l       .debug_str	00000000 
00000672 l       .debug_str	00000000 
00000691 l       .debug_str	00000000 
00000696 l       .debug_str	00000000 
000006bd l       .debug_str	00000000 
000006c3 l       .debug_str	00000000 
000006c6 l       .debug_str	00000000 
000006d5 l       .debug_str	00000000 
000006dc l       .debug_str	00000000 
000006e0 l       .debug_str	00000000 
000006e9 l       .debug_str	00000000 
000006f1 l       .debug_str	00000000 
000006f9 l       .debug_str	00000000 
0000070d l       .debug_str	00000000 
00000719 l       .debug_str	00000000 
00000725 l       .debug_str	00000000 
0000073e l       .debug_str	00000000 
00000743 l       .debug_str	00000000 
00000754 l       .debug_str	00000000 
0000075e l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
00000782 l       .debug_str	00000000 
00000788 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.1	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.1
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.2	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.2
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.3	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.3
00000000 l     F .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E	000000c0 cortex_m::itm::write_words
00000000 l     O .rodata.str.0	00000056 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E	00000000 .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E
00000000 l    d  .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE	00000000 .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E
00000000 l    d  .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E	00000000 .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E
00000000 l    d  .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E	00000000 .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E
00000000 l    d  .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E	00000000 .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E
00000000 l    d  .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E	00000000 .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E
00000000 l    d  .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E	00000000 .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E
00000000 l    d  .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E	00000000 .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E
00000000 l    d  .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0	00000000 .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E	0000004e core::fmt::Write::write_char
00000000 g     F .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE	00000046 core::fmt::Write::write_fmt
00000000         *UND*	00000000 core::fmt::write
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000         *UND*	00000000 core::ptr::<impl *const T>::offset
00000000         *UND*	00000000 core::ptr::<impl *const T>::offset
00000000         *UND*	00000000 core::ptr::read
00000000         *UND*	00000000 core::ptr::read
00000000         *UND*	00000000 .hidden core::char::methods::<impl char>::encode_utf8
00000000         *UND*	00000000 core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next
00000000         *UND*	00000000 core::slice::from_raw_parts
00000000         *UND*	00000000 core::slice::from_raw_parts
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000         *UND*	00000000 core::result::Result<T,E>::ok
00000000         *UND*	00000000 core::panicking::panic
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E	00000028 <&mut W as core::fmt::Write>::write_char
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E	00000038 <&mut W as core::fmt::Write>::write_fmt
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E	00000034 <&mut W as core::fmt::Write>::write_str
00000000 g     F .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E	00000054 <cortex_m::itm::Port as core::fmt::Write>::write_str
00000000         *UND*	00000000 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000         *UND*	00000000 <aligned::Aligned<A,T> as core::ops::deref::Deref>::deref
00000000         *UND*	00000000 cortex_m::peripheral::itm::Stim::is_fifo_ready
00000000         *UND*	00000000 cortex_m::peripheral::itm::Stim::write_u8
00000000         *UND*	00000000 cortex_m::peripheral::itm::Stim::write_u16
00000000         *UND*	00000000 cortex_m::peripheral::itm::Stim::write_u32
00000000 g     F .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E	00000152 cortex_m::itm::write_aligned
00000000 g     F .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E	0000017c cortex_m::itm::write_all
00000000 g     F .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E	00000044 cortex_m::itm::write_fmt
00000000 g     F .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E	00000048 cortex_m::itm::write_str



Disassembly of section .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E:

00000000 <core::fmt::Write::write_char>:
_ZN4core3fmt5Write10write_char17h4274827b4b40ea40E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:169
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	9108      	str	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:170
   c:	9807      	ldr	r0, [sp, #28]
   e:	9908      	ldr	r1, [sp, #32]
  10:	f04f 0c00 	mov.w	ip, #0
  14:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  18:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1c:	f04f 0e04 	mov.w	lr, #4
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4661      	mov	r1, ip
  26:	9205      	str	r2, [sp, #20]
  28:	4672      	mov	r2, lr
  2a:	9304      	str	r3, [sp, #16]
  2c:	f7ff fffe 	bl	0 <core::char::methods::<impl char>::encode_utf8>
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	e7ff      	b.n	36 <core::fmt::Write::write_char+0x36>
  36:	9806      	ldr	r0, [sp, #24]
  38:	9903      	ldr	r1, [sp, #12]
  3a:	9a02      	ldr	r2, [sp, #8]
  3c:	f7ff fffe 	bl	0 <core::fmt::Write::write_char>
  40:	9001      	str	r0, [sp, #4]
  42:	e7ff      	b.n	44 <core::fmt::Write::write_char+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:171
  44:	9801      	ldr	r0, [sp, #4]
  46:	f000 0001 	and.w	r0, r0, #1
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE:

00000000 <core::fmt::Write::write_fmt>:
_ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:194
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08c      	sub	sp, #48	; 0x30
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9005      	str	r0, [sp, #20]
   c:	a806      	add	r0, sp, #24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:195
   e:	4684      	mov	ip, r0
  10:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  14:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f10d 0c14 	add.w	ip, sp, #20
  24:	9004      	str	r0, [sp, #16]
  26:	4660      	mov	r0, ip
  28:	f8dd c010 	ldr.w	ip, [sp, #16]
  2c:	9203      	str	r2, [sp, #12]
  2e:	4662      	mov	r2, ip
  30:	9302      	str	r3, [sp, #8]
  32:	f7ff fffe 	bl	0 <core::fmt::write>
  36:	9001      	str	r0, [sp, #4]
  38:	e7ff      	b.n	3a <core::fmt::Write::write_fmt+0x3a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:196
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	b00c      	add	sp, #48	; 0x30
  42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E:

00000000 <<&mut W as core::fmt::Write>::write_char>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:205
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:206
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <<&mut W as core::fmt::Write>::write_char>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&mut W as core::fmt::Write>::write_char+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:207
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E:

00000000 <<&mut W as core::fmt::Write>::write_fmt>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:209
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	b08b      	sub	sp, #44	; 0x2c
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:210
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	f10d 0c14 	add.w	ip, sp, #20
  14:	46e6      	mov	lr, ip
  16:	e891 03f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, r9}
  1a:	e88e 03f0 	stmia.w	lr, {r4, r5, r6, r7, r8, r9}
  1e:	4661      	mov	r1, ip
  20:	9203      	str	r2, [sp, #12]
  22:	9302      	str	r3, [sp, #8]
  24:	f7ff fffe 	bl	0 <<&mut W as core::fmt::Write>::write_fmt>
  28:	9001      	str	r0, [sp, #4]
  2a:	e7ff      	b.n	2c <<&mut W as core::fmt::Write>::write_fmt+0x2c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:211
  2c:	9801      	ldr	r0, [sp, #4]
  2e:	f000 0001 	and.w	r0, r0, #1
  32:	b00b      	add	sp, #44	; 0x2c
  34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E:

00000000 <<&mut W as core::fmt::Write>::write_str>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:201
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:202
  10:	9805      	ldr	r0, [sp, #20]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9a07      	ldr	r2, [sp, #28]
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <<&mut W as core::fmt::Write>::write_str>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <<&mut W as core::fmt::Write>::write_str+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:203
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	b008      	add	sp, #32
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E:

00000000 <cortex_m::itm::write_words>:
_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:12
use aligned::{Aligned, A4};

use peripheral::itm::Stim;

// NOTE assumes that `bytes` is 32-bit aligned
unsafe fn write_words(stim: &mut Stim, bytes: &[u32]) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900c      	str	r0, [sp, #48]	; 0x30
   c:	910d      	str	r1, [sp, #52]	; 0x34
   e:	920e      	str	r2, [sp, #56]	; 0x38
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:13
    let mut p = bytes.as_ptr();
  10:	980d      	ldr	r0, [sp, #52]	; 0x34
  12:	990e      	ldr	r1, [sp, #56]	; 0x38
  14:	930b      	str	r3, [sp, #44]	; 0x2c
  16:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
  1a:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
  1e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  22:	900f      	str	r0, [sp, #60]	; 0x3c
  24:	e7ff      	b.n	26 <cortex_m::itm::write_words+0x26>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  26:	980d      	ldr	r0, [sp, #52]	; 0x34
  28:	990e      	ldr	r1, [sp, #56]	; 0x38
  2a:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  2e:	9008      	str	r0, [sp, #32]
  30:	e7ff      	b.n	32 <cortex_m::itm::write_words+0x32>
  32:	2000      	movs	r0, #0
  34:	9010      	str	r0, [sp, #64]	; 0x40
  36:	9808      	ldr	r0, [sp, #32]
  38:	9011      	str	r0, [sp, #68]	; 0x44
  3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  3c:	9911      	ldr	r1, [sp, #68]	; 0x44
  3e:	f7ff fffe 	bl	0 <<I as core::iter::traits::collect::IntoIterator>::into_iter>
  42:	9007      	str	r0, [sp, #28]
  44:	9106      	str	r1, [sp, #24]
  46:	e7ff      	b.n	48 <cortex_m::itm::write_words+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9012      	str	r0, [sp, #72]	; 0x48
  4c:	9906      	ldr	r1, [sp, #24]
  4e:	9113      	str	r1, [sp, #76]	; 0x4c
  50:	e7ff      	b.n	52 <cortex_m::itm::write_words+0x52>
  52:	a812      	add	r0, sp, #72	; 0x48
  54:	f7ff fffe 	bl	0 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next>
  58:	9116      	str	r1, [sp, #88]	; 0x58
  5a:	9015      	str	r0, [sp, #84]	; 0x54
  5c:	e7ff      	b.n	5e <cortex_m::itm::write_words+0x5e>
  5e:	9815      	ldr	r0, [sp, #84]	; 0x54
  60:	2800      	cmp	r0, #0
  62:	9005      	str	r0, [sp, #20]
  64:	d00a      	beq.n	7c <cortex_m::itm::write_words+0x7c>
  66:	e7ff      	b.n	68 <cortex_m::itm::write_words+0x68>
  68:	9805      	ldr	r0, [sp, #20]
  6a:	2801      	cmp	r0, #1
  6c:	d001      	beq.n	72 <cortex_m::itm::write_words+0x72>
  6e:	e7ff      	b.n	70 <cortex_m::itm::write_words+0x70>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
        while !stim.is_fifo_ready() {}
        stim.write_u32(ptr::read(p));
        p = p.offset(1);
    }
}
  70:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  72:	9816      	ldr	r0, [sp, #88]	; 0x58
  74:	9017      	str	r0, [sp, #92]	; 0x5c
  76:	9817      	ldr	r0, [sp, #92]	; 0x5c
  78:	9014      	str	r0, [sp, #80]	; 0x50
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  7a:	e001      	b.n	80 <cortex_m::itm::write_words+0x80>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
}
  7c:	b018      	add	sp, #96	; 0x60
  7e:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  80:	980c      	ldr	r0, [sp, #48]	; 0x30
  82:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::is_fifo_ready>
  86:	9004      	str	r0, [sp, #16]
  88:	e007      	b.n	9a <cortex_m::itm::write_words+0x9a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  8e:	9003      	str	r0, [sp, #12]
  90:	4608      	mov	r0, r1
  92:	f7ff fffe 	bl	0 <core::ptr::read>
  96:	9002      	str	r0, [sp, #8]
  98:	e004      	b.n	a4 <cortex_m::itm::write_words+0xa4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  9a:	9804      	ldr	r0, [sp, #16]
  9c:	07c1      	lsls	r1, r0, #31
  9e:	2900      	cmp	r1, #0
  a0:	d0ee      	beq.n	80 <cortex_m::itm::write_words+0x80>
  a2:	e7f2      	b.n	8a <cortex_m::itm::write_words+0x8a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  a4:	9803      	ldr	r0, [sp, #12]
  a6:	9902      	ldr	r1, [sp, #8]
  a8:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u32>
  ac:	e7ff      	b.n	ae <cortex_m::itm::write_words+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:17
        p = p.offset(1);
  ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
  b0:	2101      	movs	r1, #1
  b2:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  b6:	9001      	str	r0, [sp, #4]
  b8:	e7ff      	b.n	ba <cortex_m::itm::write_words+0xba>
  ba:	9801      	ldr	r0, [sp, #4]
  bc:	900f      	str	r0, [sp, #60]	; 0x3c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  be:	e7c8      	b.n	52 <cortex_m::itm::write_words+0x52>

Disassembly of section .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E:

00000000 <<cortex_m::itm::Port as core::fmt::Write>::write_str>:
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:24

struct Port<'p>(&'p mut Stim);

impl<'p> fmt::Write for Port<'p> {
    fn write_str(&mut self, s: &str) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
        write_all(self.0, s.as_bytes());
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9908      	ldr	r1, [sp, #32]
  16:	9a09      	ldr	r2, [sp, #36]	; 0x24
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	920d      	str	r2, [sp, #52]	; 0x34
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  1c:	990c      	ldr	r1, [sp, #48]	; 0x30
  1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  20:	910e      	str	r1, [sp, #56]	; 0x38
  22:	920f      	str	r2, [sp, #60]	; 0x3c
  24:	990e      	ldr	r1, [sp, #56]	; 0x38
  26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
  28:	9306      	str	r3, [sp, #24]
  2a:	f8cd c014 	str.w	ip, [sp, #20]
  2e:	f8cd e010 	str.w	lr, [sp, #16]
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<cortex_m::itm::Port as core::fmt::Write>::write_str+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	9902      	ldr	r1, [sp, #8]
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	f7ff fffe 	bl	0 <<cortex_m::itm::Port as core::fmt::Write>::write_str>
  44:	e7ff      	b.n	46 <<cortex_m::itm::Port as core::fmt::Write>::write_str+0x46>
  46:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:26
        Ok(())
  48:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:27
    }
  4c:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
  50:	b010      	add	sp, #64	; 0x40
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E:

00000000 <cortex_m::itm::write_all>:
_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:31
}

/// Writes a `buffer` to the ITM `port`
pub fn write_all(port: &mut Stim, buffer: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9013      	str	r0, [sp, #76]	; 0x4c
   c:	9114      	str	r1, [sp, #80]	; 0x50
   e:	9215      	str	r2, [sp, #84]	; 0x54
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:33
    unsafe {
        let mut len = buffer.len();
  10:	9814      	ldr	r0, [sp, #80]	; 0x50
  12:	9915      	ldr	r1, [sp, #84]	; 0x54
  14:	9312      	str	r3, [sp, #72]	; 0x48
  16:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  1a:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  1e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  22:	9016      	str	r0, [sp, #88]	; 0x58
  24:	e7ff      	b.n	26 <cortex_m::itm::write_all+0x26>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:34
        let mut ptr = buffer.as_ptr();
  26:	9814      	ldr	r0, [sp, #80]	; 0x50
  28:	9915      	ldr	r1, [sp, #84]	; 0x54
  2a:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  2e:	9017      	str	r0, [sp, #92]	; 0x5c
  30:	e7ff      	b.n	32 <cortex_m::itm::write_all+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:36

        if len == 0 {
  32:	9816      	ldr	r0, [sp, #88]	; 0x58
  34:	2800      	cmp	r0, #0
  36:	d104      	bne.n	42 <cortex_m::itm::write_all+0x42>
  38:	e7ff      	b.n	3a <cortex_m::itm::write_all+0x3a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  3a:	e001      	b.n	40 <cortex_m::itm::write_all+0x40>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
            }
        }

        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
    }
}
  3c:	b01a      	add	sp, #104	; 0x68
  3e:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  40:	e7fc      	b.n	3c <cortex_m::itm::write_all+0x3c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  42:	9817      	ldr	r0, [sp, #92]	; 0x5c
  44:	900f      	str	r0, [sp, #60]	; 0x3c
  46:	e7ff      	b.n	48 <cortex_m::itm::write_all+0x48>
  48:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4a:	07c1      	lsls	r1, r0, #31
  4c:	2900      	cmp	r1, #0
  4e:	d021      	beq.n	94 <cortex_m::itm::write_all+0x94>
  50:	e7ff      	b.n	52 <cortex_m::itm::write_all+0x52>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  52:	9813      	ldr	r0, [sp, #76]	; 0x4c
  54:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::is_fifo_ready>
  58:	900e      	str	r0, [sp, #56]	; 0x38
  5a:	e005      	b.n	68 <cortex_m::itm::write_all+0x68>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:43
            port.write_u8(*ptr);
  5c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  5e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  60:	7809      	ldrb	r1, [r1, #0]
  62:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u8>
  66:	e004      	b.n	72 <cortex_m::itm::write_all+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  68:	980e      	ldr	r0, [sp, #56]	; 0x38
  6a:	07c1      	lsls	r1, r0, #31
  6c:	2900      	cmp	r1, #0
  6e:	d0f0      	beq.n	52 <cortex_m::itm::write_all+0x52>
  70:	e7f4      	b.n	5c <cortex_m::itm::write_all+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:46
            ptr = ptr.offset(1);
  72:	9817      	ldr	r0, [sp, #92]	; 0x5c
  74:	2101      	movs	r1, #1
  76:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  7a:	900d      	str	r0, [sp, #52]	; 0x34
  7c:	e7ff      	b.n	7e <cortex_m::itm::write_all+0x7e>
  7e:	980d      	ldr	r0, [sp, #52]	; 0x34
  80:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
  82:	9916      	ldr	r1, [sp, #88]	; 0x58
  84:	1e4a      	subs	r2, r1, #1
  86:	2901      	cmp	r1, #1
  88:	920c      	str	r2, [sp, #48]	; 0x30
  8a:	d369      	bcc.n	160 <cortex_m::itm::write_all+0x160>
  8c:	e7ff      	b.n	8e <cortex_m::itm::write_all+0x8e>
  8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  90:	9016      	str	r0, [sp, #88]	; 0x58
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  92:	e7ff      	b.n	94 <cortex_m::itm::write_all+0x94>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
  94:	9817      	ldr	r0, [sp, #92]	; 0x5c
  96:	900b      	str	r0, [sp, #44]	; 0x2c
  98:	e7ff      	b.n	9a <cortex_m::itm::write_all+0x9a>
  9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  9c:	f000 0103 	and.w	r1, r0, #3
  a0:	2902      	cmp	r1, #2
  a2:	d142      	bne.n	12a <cortex_m::itm::write_all+0x12a>
  a4:	e7ff      	b.n	a6 <cortex_m::itm::write_all+0xa6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:52
            if len > 1 {
  a6:	9816      	ldr	r0, [sp, #88]	; 0x58
  a8:	2802      	cmp	r0, #2
  aa:	d328      	bcc.n	fe <cortex_m::itm::write_all+0xfe>
  ac:	e7ff      	b.n	ae <cortex_m::itm::write_all+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  ae:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b0:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::is_fifo_ready>
  b4:	900a      	str	r0, [sp, #40]	; 0x28
  b6:	e007      	b.n	c8 <cortex_m::itm::write_all+0xc8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ba:	9917      	ldr	r1, [sp, #92]	; 0x5c
  bc:	9009      	str	r0, [sp, #36]	; 0x24
  be:	4608      	mov	r0, r1
  c0:	f7ff fffe 	bl	0 <core::ptr::read>
  c4:	9008      	str	r0, [sp, #32]
  c6:	e004      	b.n	d2 <cortex_m::itm::write_all+0xd2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  ca:	07c1      	lsls	r1, r0, #31
  cc:	2900      	cmp	r1, #0
  ce:	d0ee      	beq.n	ae <cortex_m::itm::write_all+0xae>
  d0:	e7f2      	b.n	b8 <cortex_m::itm::write_all+0xb8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  d4:	9908      	ldr	r1, [sp, #32]
  d6:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u16>
  da:	e7ff      	b.n	dc <cortex_m::itm::write_all+0xdc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:58
                ptr = ptr.offset(2);
  dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
  de:	2102      	movs	r1, #2
  e0:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  e4:	9007      	str	r0, [sp, #28]
  e6:	e7ff      	b.n	e8 <cortex_m::itm::write_all+0xe8>
  e8:	9807      	ldr	r0, [sp, #28]
  ea:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
  ec:	9916      	ldr	r1, [sp, #88]	; 0x58
  ee:	1e8a      	subs	r2, r1, #2
  f0:	2902      	cmp	r1, #2
  f2:	9206      	str	r2, [sp, #24]
  f4:	d33b      	bcc.n	16e <cortex_m::itm::write_all+0x16e>
  f6:	e7ff      	b.n	f8 <cortex_m::itm::write_all+0xf8>
  f8:	9806      	ldr	r0, [sp, #24]
  fa:	9016      	str	r0, [sp, #88]	; 0x58
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
  fc:	e015      	b.n	12a <cortex_m::itm::write_all+0x12a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
  fe:	9816      	ldr	r0, [sp, #88]	; 0x58
 100:	2801      	cmp	r0, #1
 102:	d111      	bne.n	128 <cortex_m::itm::write_all+0x128>
 104:	e7ff      	b.n	106 <cortex_m::itm::write_all+0x106>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 106:	9813      	ldr	r0, [sp, #76]	; 0x4c
 108:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::is_fifo_ready>
 10c:	9005      	str	r0, [sp, #20]
 10e:	e005      	b.n	11c <cortex_m::itm::write_all+0x11c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:64
                    port.write_u8(*ptr);
 110:	9813      	ldr	r0, [sp, #76]	; 0x4c
 112:	9917      	ldr	r1, [sp, #92]	; 0x5c
 114:	7809      	ldrb	r1, [r1, #0]
 116:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u8>
 11a:	e004      	b.n	126 <cortex_m::itm::write_all+0x126>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 11c:	9805      	ldr	r0, [sp, #20]
 11e:	07c1      	lsls	r1, r0, #31
 120:	2900      	cmp	r1, #0
 122:	d0f0      	beq.n	106 <cortex_m::itm::write_all+0x106>
 124:	e7f4      	b.n	110 <cortex_m::itm::write_all+0x110>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
 126:	e7ff      	b.n	128 <cortex_m::itm::write_all+0x128>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:67
                return;
 128:	e78a      	b.n	40 <cortex_m::itm::write_all+0x40>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:71
        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
 12a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 12c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 12e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 130:	9004      	str	r0, [sp, #16]
 132:	4608      	mov	r0, r1
 134:	4611      	mov	r1, r2
 136:	f7ff fffe 	bl	0 <core::slice::from_raw_parts>
 13a:	9003      	str	r0, [sp, #12]
 13c:	9102      	str	r1, [sp, #8]
 13e:	e7ff      	b.n	140 <cortex_m::itm::write_all+0x140>
 140:	9803      	ldr	r0, [sp, #12]
 142:	9018      	str	r0, [sp, #96]	; 0x60
 144:	9902      	ldr	r1, [sp, #8]
 146:	9119      	str	r1, [sp, #100]	; 0x64
 148:	9918      	ldr	r1, [sp, #96]	; 0x60
 14a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 14c:	9101      	str	r1, [sp, #4]
 14e:	9200      	str	r2, [sp, #0]
 150:	e7ff      	b.n	152 <cortex_m::itm::write_all+0x152>
 152:	9804      	ldr	r0, [sp, #16]
 154:	9901      	ldr	r1, [sp, #4]
 156:	9a00      	ldr	r2, [sp, #0]
 158:	f7ff fffe 	bl	0 <cortex_m::itm::write_all>
 15c:	e7ff      	b.n	15e <cortex_m::itm::write_all+0x15e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
}
 15e:	e76d      	b.n	3c <cortex_m::itm::write_all+0x3c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
 160:	f240 0000 	movw	r0, #0
 164:	f2c0 0000 	movt	r0, #0
 168:	f7ff fffe 	bl	0 <core::panicking::panic>
 16c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
 16e:	f240 0000 	movw	r0, #0
 172:	f2c0 0000 	movt	r0, #0
 176:	f7ff fffe 	bl	0 <core::panicking::panic>
 17a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E:

00000000 <cortex_m::itm::write_aligned>:
_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:89
/// itm::write_aligned(&itm.stim[0], &buffer);
///
/// // Or equivalently
/// itm::write_aligned(&itm.stim[0], &Aligned(*b"Hello, world!\n"));
/// ```
pub fn write_aligned(port: &mut Stim, buffer: &Aligned<A4, [u8]>) {
   0:	b580      	push	{r7, lr}
   2:	b09e      	sub	sp, #120	; 0x78
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9017      	str	r0, [sp, #92]	; 0x5c
   c:	9118      	str	r1, [sp, #96]	; 0x60
   e:	9219      	str	r2, [sp, #100]	; 0x64
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:91
    unsafe {
        let len = buffer.len();
  10:	9818      	ldr	r0, [sp, #96]	; 0x60
  12:	9919      	ldr	r1, [sp, #100]	; 0x64
  14:	9316      	str	r3, [sp, #88]	; 0x58
  16:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  1a:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
  1e:	f7ff fffe 	bl	0 <<aligned::Aligned<A,T> as core::ops::deref::Deref>::deref>
  22:	9013      	str	r0, [sp, #76]	; 0x4c
  24:	9112      	str	r1, [sp, #72]	; 0x48
  26:	e7ff      	b.n	28 <cortex_m::itm::write_aligned+0x28>
  28:	9813      	ldr	r0, [sp, #76]	; 0x4c
  2a:	9912      	ldr	r1, [sp, #72]	; 0x48
  2c:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  30:	901a      	str	r0, [sp, #104]	; 0x68
  32:	e7ff      	b.n	34 <cortex_m::itm::write_aligned+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:93

        if len == 0 {
  34:	981a      	ldr	r0, [sp, #104]	; 0x68
  36:	2800      	cmp	r0, #0
  38:	d103      	bne.n	42 <cortex_m::itm::write_aligned+0x42>
  3a:	e7ff      	b.n	3c <cortex_m::itm::write_aligned+0x3c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:94
            return;
  3c:	e7ff      	b.n	3e <cortex_m::itm::write_aligned+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
        if left == 1 {
            while !port.is_fifo_ready() {}
            port.write_u8(*ptr);
        }
    }
}
  3e:	b01e      	add	sp, #120	; 0x78
  40:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:97
        let split = len & !0b11;
  42:	981a      	ldr	r0, [sp, #104]	; 0x68
  44:	f020 0003 	bic.w	r0, r0, #3
  48:	901b      	str	r0, [sp, #108]	; 0x6c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:99
            port,
  4a:	9817      	ldr	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:100
            slice::from_raw_parts(buffer.as_ptr() as *const u32, split >> 2),
  4c:	9918      	ldr	r1, [sp, #96]	; 0x60
  4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  50:	9011      	str	r0, [sp, #68]	; 0x44
  52:	4608      	mov	r0, r1
  54:	4611      	mov	r1, r2
  56:	f7ff fffe 	bl	0 <<aligned::Aligned<A,T> as core::ops::deref::Deref>::deref>
  5a:	9010      	str	r0, [sp, #64]	; 0x40
  5c:	910f      	str	r1, [sp, #60]	; 0x3c
  5e:	e7ff      	b.n	60 <cortex_m::itm::write_aligned+0x60>
  60:	9810      	ldr	r0, [sp, #64]	; 0x40
  62:	990f      	ldr	r1, [sp, #60]	; 0x3c
  64:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  68:	900e      	str	r0, [sp, #56]	; 0x38
  6a:	e7ff      	b.n	6c <cortex_m::itm::write_aligned+0x6c>
  6c:	980e      	ldr	r0, [sp, #56]	; 0x38
  6e:	991b      	ldr	r1, [sp, #108]	; 0x6c
  70:	0889      	lsrs	r1, r1, #2
  72:	900d      	str	r0, [sp, #52]	; 0x34
  74:	910c      	str	r1, [sp, #48]	; 0x30
  76:	e7ff      	b.n	78 <cortex_m::itm::write_aligned+0x78>
  78:	980d      	ldr	r0, [sp, #52]	; 0x34
  7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  7c:	f7ff fffe 	bl	0 <core::slice::from_raw_parts>
  80:	900b      	str	r0, [sp, #44]	; 0x2c
  82:	910a      	str	r1, [sp, #40]	; 0x28
  84:	e7ff      	b.n	86 <cortex_m::itm::write_aligned+0x86>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:98
        write_words(
  86:	9811      	ldr	r0, [sp, #68]	; 0x44
  88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  8c:	f7ff fffe 	bl	0 <cortex_m::itm::write_aligned>
  90:	e7ff      	b.n	92 <cortex_m::itm::write_aligned+0x92>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:104
        let mut left = len & 0b11;
  92:	981a      	ldr	r0, [sp, #104]	; 0x68
  94:	f000 0003 	and.w	r0, r0, #3
  98:	901c      	str	r0, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:105
        let mut ptr = buffer.as_ptr().offset(split as isize);
  9a:	9818      	ldr	r0, [sp, #96]	; 0x60
  9c:	9919      	ldr	r1, [sp, #100]	; 0x64
  9e:	f7ff fffe 	bl	0 <<aligned::Aligned<A,T> as core::ops::deref::Deref>::deref>
  a2:	9009      	str	r0, [sp, #36]	; 0x24
  a4:	9108      	str	r1, [sp, #32]
  a6:	e7ff      	b.n	a8 <cortex_m::itm::write_aligned+0xa8>
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	9908      	ldr	r1, [sp, #32]
  ac:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  b0:	9007      	str	r0, [sp, #28]
  b2:	e7ff      	b.n	b4 <cortex_m::itm::write_aligned+0xb4>
  b4:	991b      	ldr	r1, [sp, #108]	; 0x6c
  b6:	9807      	ldr	r0, [sp, #28]
  b8:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  bc:	901d      	str	r0, [sp, #116]	; 0x74
  be:	e7ff      	b.n	c0 <cortex_m::itm::write_aligned+0xc0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
  c0:	981c      	ldr	r0, [sp, #112]	; 0x70
  c2:	2802      	cmp	r0, #2
  c4:	d328      	bcc.n	118 <cortex_m::itm::write_aligned+0x118>
  c6:	e7ff      	b.n	c8 <cortex_m::itm::write_aligned+0xc8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  c8:	9817      	ldr	r0, [sp, #92]	; 0x5c
  ca:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::is_fifo_ready>
  ce:	9006      	str	r0, [sp, #24]
  d0:	e007      	b.n	e2 <cortex_m::itm::write_aligned+0xe2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  d2:	9817      	ldr	r0, [sp, #92]	; 0x5c
  d4:	991d      	ldr	r1, [sp, #116]	; 0x74
  d6:	9005      	str	r0, [sp, #20]
  d8:	4608      	mov	r0, r1
  da:	f7ff fffe 	bl	0 <core::ptr::read>
  de:	9004      	str	r0, [sp, #16]
  e0:	e004      	b.n	ec <cortex_m::itm::write_aligned+0xec>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  e2:	9806      	ldr	r0, [sp, #24]
  e4:	07c1      	lsls	r1, r0, #31
  e6:	2900      	cmp	r1, #0
  e8:	d0ee      	beq.n	c8 <cortex_m::itm::write_aligned+0xc8>
  ea:	e7f2      	b.n	d2 <cortex_m::itm::write_aligned+0xd2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  ec:	9805      	ldr	r0, [sp, #20]
  ee:	9904      	ldr	r1, [sp, #16]
  f0:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u16>
  f4:	e7ff      	b.n	f6 <cortex_m::itm::write_aligned+0xf6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:112
            ptr = ptr.offset(2);
  f6:	981d      	ldr	r0, [sp, #116]	; 0x74
  f8:	2102      	movs	r1, #2
  fa:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  fe:	9003      	str	r0, [sp, #12]
 100:	e7ff      	b.n	102 <cortex_m::itm::write_aligned+0x102>
 102:	9803      	ldr	r0, [sp, #12]
 104:	901d      	str	r0, [sp, #116]	; 0x74
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 106:	991c      	ldr	r1, [sp, #112]	; 0x70
 108:	1e8a      	subs	r2, r1, #2
 10a:	2902      	cmp	r1, #2
 10c:	9202      	str	r2, [sp, #8]
 10e:	d319      	bcc.n	144 <cortex_m::itm::write_aligned+0x144>
 110:	e7ff      	b.n	112 <cortex_m::itm::write_aligned+0x112>
 112:	9802      	ldr	r0, [sp, #8]
 114:	901c      	str	r0, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
 116:	e7ff      	b.n	118 <cortex_m::itm::write_aligned+0x118>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 118:	981c      	ldr	r0, [sp, #112]	; 0x70
 11a:	2801      	cmp	r0, #1
 11c:	d111      	bne.n	142 <cortex_m::itm::write_aligned+0x142>
 11e:	e7ff      	b.n	120 <cortex_m::itm::write_aligned+0x120>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 120:	9817      	ldr	r0, [sp, #92]	; 0x5c
 122:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::is_fifo_ready>
 126:	9001      	str	r0, [sp, #4]
 128:	e005      	b.n	136 <cortex_m::itm::write_aligned+0x136>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:119
            port.write_u8(*ptr);
 12a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 12c:	991d      	ldr	r1, [sp, #116]	; 0x74
 12e:	7809      	ldrb	r1, [r1, #0]
 130:	f7ff fffe 	bl	0 <cortex_m::peripheral::itm::Stim::write_u8>
 134:	e004      	b.n	140 <cortex_m::itm::write_aligned+0x140>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 136:	9801      	ldr	r0, [sp, #4]
 138:	07c1      	lsls	r1, r0, #31
 13a:	2900      	cmp	r1, #0
 13c:	d0f0      	beq.n	120 <cortex_m::itm::write_aligned+0x120>
 13e:	e7f4      	b.n	12a <cortex_m::itm::write_aligned+0x12a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 140:	e7ff      	b.n	142 <cortex_m::itm::write_aligned+0x142>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
}
 142:	e77c      	b.n	3e <cortex_m::itm::write_aligned+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 144:	f240 0000 	movw	r0, #0
 148:	f2c0 0000 	movt	r0, #0
 14c:	f7ff fffe 	bl	0 <core::panicking::panic>
 150:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E:

00000000 <cortex_m::itm::write_fmt>:
_ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:125

/// Writes `fmt::Arguments` to the ITM `port`
pub fn write_fmt(port: &mut Stim, args: fmt::Arguments) {
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08e      	sub	sp, #56	; 0x38
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9006      	str	r0, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:128
    use core::fmt::Write;

    Port(port).write_fmt(args).ok();
   c:	9806      	ldr	r0, [sp, #24]
   e:	9007      	str	r0, [sp, #28]
  10:	a808      	add	r0, sp, #32
  12:	4684      	mov	ip, r0
  14:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  18:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  1c:	a907      	add	r1, sp, #28
  1e:	9005      	str	r0, [sp, #20]
  20:	4608      	mov	r0, r1
  22:	9905      	ldr	r1, [sp, #20]
  24:	9204      	str	r2, [sp, #16]
  26:	9303      	str	r3, [sp, #12]
  28:	f7ff fffe 	bl	0 <cortex_m::itm::write_fmt>
  2c:	9002      	str	r0, [sp, #8]
  2e:	e7ff      	b.n	30 <cortex_m::itm::write_fmt+0x30>
  30:	9802      	ldr	r0, [sp, #8]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	f7ff fffe 	bl	0 <core::result::Result<T,E>::ok>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <cortex_m::itm::write_fmt+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:129
}
  3e:	b00e      	add	sp, #56	; 0x38
  40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E:

00000000 <cortex_m::itm::write_str>:
_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:132

/// Writes a string to the ITM `port`
pub fn write_str(port: &mut Stim, string: &str) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
    write_all(port, string.as_bytes())
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	910a      	str	r1, [sp, #40]	; 0x28
  18:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  1e:	910c      	str	r1, [sp, #48]	; 0x30
  20:	920d      	str	r2, [sp, #52]	; 0x34
  22:	990c      	ldr	r1, [sp, #48]	; 0x30
  24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
  26:	9306      	str	r3, [sp, #24]
  28:	f8cd c014 	str.w	ip, [sp, #20]
  2c:	f8cd e010 	str.w	lr, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	9201      	str	r2, [sp, #4]
  36:	e7ff      	b.n	38 <cortex_m::itm::write_str+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	9a01      	ldr	r2, [sp, #4]
  3e:	f7ff fffe 	bl	0 <cortex_m::itm::write_str>
  42:	e7ff      	b.n	44 <cortex_m::itm::write_str+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:134
}
  44:	b00e      	add	sp, #56	; 0x38
  46:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.3
0000089c l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
00000828 l       .debug_str	00000000 
0000082d l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
00000835 l       .debug_str	00000000 
0000083a l       .debug_str	00000000 
0000083e l       .debug_str	00000000 
0000084c l       .debug_str	00000000 
00000856 l       .debug_str	00000000 
0000085a l       .debug_str	00000000 
00000862 l       .debug_str	00000000 
0000086a l       .debug_str	00000000 
0000087e l       .debug_str	00000000 
0000088a l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
000008a2 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008ac l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008b5 l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
000008cb l       .debug_str	00000000 
000008cf l       .debug_str	00000000 
000008d8 l       .debug_str	00000000 
000008e4 l       .debug_str	00000000 
000008fd l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
00000913 l       .debug_str	00000000 
0000091d l       .debug_str	00000000 
0000097b l       .debug_str	00000000 
00000986 l       .debug_str	00000000 
000009a3 l       .debug_str	00000000 
000009a7 l       .debug_str	00000000 
000009af l       .debug_str	00000000 
000009c6 l       .debug_str	00000000 
000009ea l       .debug_str	00000000 
00000a06 l       .debug_str	00000000 
00000a0b l       .debug_str	00000000 
00000a14 l       .debug_str	00000000 
00000a1b l       .debug_str	00000000 
00000a34 l       .debug_str	00000000 
00000a3e l       .debug_str	00000000 
00000a58 l       .debug_str	00000000 
00000a63 l       .debug_str	00000000 
00000a77 l       .debug_str	00000000 
00000a80 l       .debug_str	00000000 
00000a8b l       .debug_str	00000000 
00000a97 l       .debug_str	00000000 
00000a9d l       .debug_str	00000000 
00000aa7 l       .debug_str	00000000 
00000aad l       .debug_str	00000000 
00000ab8 l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000aca l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000363 l       .debug_str	00000000 
00000373 l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
0000044a l       .debug_str	00000000 
00000490 l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
0000056d l       .debug_str	00000000 
00000570 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
0000063d l       .debug_str	00000000 
000006a2 l       .debug_str	00000000 
00000709 l       .debug_str	00000000 
0000076d l       .debug_str	00000000 
00000772 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
000007bc l       .debug_str	00000000 
000007e0 l       .debug_str	00000000 
00000803 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
00000810 l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.0	00000001 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.0
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.1	00000001 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.1
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.10	00000006 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.10
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.2	00000007 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.2
00000000 l     O .rodata.cst4	00000004 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.3
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.4	00000010 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.4
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.5	0000000c .Lanon.47ec667a0bc1b7c8ea34dd77573de939.5
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.6	0000000a .Lanon.47ec667a0bc1b7c8ea34dd77573de939.6
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.7	00000003 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.7
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.8	00000003 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.8
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.9	00000009 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.9
00000000 l     F .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE	00000068 <cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE	00000068 <cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E	00000068 <cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq
00000000 l    d  .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE	00000000 .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE
00000000 l    d  .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E	00000000 .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E
00000000 l    d  .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E	00000000 .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E
00000000 l    d  .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E	00000000 .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE	00000000 .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E	00000000 .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E	00000000 .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE	00000000 .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E	00000000 .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE	00000000 .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE
00000000 l    d  .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE	00000000 .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE	00000000 .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E	00000000 .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E	00000000 .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE	00000000 .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE
00000000 l    d  .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE	00000000 .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE
00000000 l    d  .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE	00000000 .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE
00000000 l    d  .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.4	00000000 .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::builders::DebugStruct::field
00000000         *UND*	00000000 core::fmt::builders::DebugStruct::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000         *UND*	00000000 core::fmt::Formatter::debug_struct
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000 g     F .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE	00000078 <cortex_m::register::control::Fpca as core::fmt::Debug>::fmt
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E	00000078 <cortex_m::register::control::Npriv as core::fmt::Debug>::fmt
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE	00000078 <cortex_m::register::control::Spsel as core::fmt::Debug>::fmt
00000000 g     F .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE	00000072 <cortex_m::register::control::Control as core::fmt::Debug>::fmt
00000000 g     F .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE	00000028 cortex_m::register::control::Fpca::is_not_active
00000000 g     F .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E	00000028 cortex_m::register::control::Fpca::is_active
00000000 g     F .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE	00000028 cortex_m::register::control::Npriv::is_privileged
00000000 g     F .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E	00000028 cortex_m::register::control::Npriv::is_unprivileged
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E	00000028 cortex_m::register::control::Spsel::is_msp
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE	00000028 cortex_m::register::control::Spsel::is_psp
00000000 g     F .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE	00000010 cortex_m::register::control::Control::bits
00000000 g     F .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E	0000003a cortex_m::register::control::Control::fpca
00000000 g     F .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E	0000003a cortex_m::register::control::Control::npriv
00000000 g     F .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E	0000003a cortex_m::register::control::Control::spsel



Disassembly of section .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE:

00000000 <cortex_m::register::control::Control::bits>:
_ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:11
    bits: u32,
}

impl Control {
    /// Returns the contents of the register as raw bits
    pub fn bits(&self) -> u32 {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:12
        self.bits
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:13
    }
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E:

00000000 <cortex_m::register::control::Control::npriv>:
_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:16

    /// Thread mode privilege level
    pub fn npriv(&self) -> Npriv {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <cortex_m::register::control::Control::npriv+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0101 	and.w	r1, r0, #1
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <cortex_m::register::control::Control::npriv+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2801      	cmp	r0, #1
  1e:	d104      	bne.n	2a <cortex_m::register::control::Control::npriv+0x2a>
  20:	e7ff      	b.n	22 <cortex_m::register::control::Control::npriv+0x22>
  22:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:18
            Npriv::Unprivileged
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  28:	e003      	b.n	32 <cortex_m::register::control::Control::npriv+0x32>
  2a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:20
        } else {
            Npriv::Privileged
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  30:	e7ff      	b.n	32 <cortex_m::register::control::Control::npriv+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:22
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E:

00000000 <cortex_m::register::control::Control::spsel>:
_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:25

    /// Currently active stack pointer
    pub fn spsel(&self) -> Spsel {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <cortex_m::register::control::Control::spsel+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0102 	and.w	r1, r0, #2
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <cortex_m::register::control::Control::spsel+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2802      	cmp	r0, #2
  1e:	d104      	bne.n	2a <cortex_m::register::control::Control::spsel+0x2a>
  20:	e7ff      	b.n	22 <cortex_m::register::control::Control::spsel+0x22>
  22:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:27
            Spsel::Psp
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  28:	e003      	b.n	32 <cortex_m::register::control::Control::spsel+0x32>
  2a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:29
        } else {
            Spsel::Msp
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  30:	e7ff      	b.n	32 <cortex_m::register::control::Control::spsel+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:31
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E:

00000000 <cortex_m::register::control::Control::fpca>:
_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:34

    /// Whether context floating-point is currently active
    pub fn fpca(&self) -> Fpca {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <cortex_m::register::control::Control::fpca+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0104 	and.w	r1, r0, #4
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <cortex_m::register::control::Control::fpca+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2804      	cmp	r0, #4
  1e:	d104      	bne.n	2a <cortex_m::register::control::Control::fpca+0x2a>
  20:	e7ff      	b.n	22 <cortex_m::register::control::Control::fpca+0x22>
  22:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:36
            Fpca::Active
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  28:	e003      	b.n	32 <cortex_m::register::control::Control::fpca+0x32>
  2a:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:38
        } else {
            Fpca::NotActive
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  30:	e7ff      	b.n	32 <cortex_m::register::control::Control::fpca+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:40
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE:

00000000 <cortex_m::register::control::Npriv::is_privileged>:
_ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:54
    Unprivileged,
}

impl Npriv {
    /// Is in privileged thread mode?
    pub fn is_privileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:55
        *self == Npriv::Privileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::control::Npriv::is_privileged>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::control::Npriv::is_privileged+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:56
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E:

00000000 <cortex_m::register::control::Npriv::is_unprivileged>:
_ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:59

    /// Is in unprivileged thread mode?
    pub fn is_unprivileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:60
        *self == Npriv::Unprivileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::control::Npriv::is_unprivileged>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::control::Npriv::is_unprivileged+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:61
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E:

00000000 <cortex_m::register::control::Spsel::is_msp>:
_ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:75
    Psp,
}

impl Spsel {
    /// Is MSP the current stack pointer?
    pub fn is_msp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:76
        *self == Spsel::Msp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::control::Spsel::is_msp>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::control::Spsel::is_msp+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:77
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE:

00000000 <cortex_m::register::control::Spsel::is_psp>:
_ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:80

    /// Is PSP the current stack pointer?
    pub fn is_psp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:81
        *self == Spsel::Psp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::control::Spsel::is_psp>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::control::Spsel::is_psp+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:82
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E:

00000000 <cortex_m::register::control::Fpca::is_active>:
_ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:96
    NotActive,
}

impl Fpca {
    /// Is a floating-point context active?
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:97
        *self == Fpca::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::control::Fpca::is_active>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::control::Fpca::is_active+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:98
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE:

00000000 <cortex_m::register::control::Fpca::is_not_active>:
_ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:101

    /// Is a floating-point context not active?
    pub fn is_not_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:102
        *self == Fpca::NotActive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::control::Fpca::is_not_active>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::control::Fpca::is_not_active+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:103
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE:

00000000 <<cortex_m::register::control::Control as core::fmt::Debug>::fmt>:
_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e07 	mov.w	lr, #7
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_struct>
  36:	e7ff      	b.n	38 <<cortex_m::register::control::Control as core::fmt::Debug>::fmt+0x38>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <core::fmt::builders::DebugStruct::field>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <<cortex_m::register::control::Control as core::fmt::Debug>::fmt+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <core::fmt::builders::DebugStruct::finish>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <<cortex_m::register::control::Control as core::fmt::Debug>::fmt+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE:

00000000 <<cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq>:
_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <<cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <<cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq+0x58>
  46:	e7ff      	b.n	48 <<cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <<cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <<cortex_m::register::control::Npriv as core::cmp::PartialEq>::eq+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E:

00000000 <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt>:
_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x2c>
  20:	e7ff      	b.n	22 <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x4e>
  28:	e7ff      	b.n	2a <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	230a      	movs	r3, #10
  3a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  3e:	e7ff      	b.n	40 <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x4c>
  4c:	e010      	b.n	70 <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	230c      	movs	r3, #12
  5c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  60:	e7ff      	b.n	62 <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x6e>
  6e:	e7ff      	b.n	70 <<cortex_m::register::control::Npriv as core::fmt::Debug>::fmt+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E:

00000000 <<cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq>:
_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <<cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <<cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq+0x58>
  46:	e7ff      	b.n	48 <<cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <<cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <<cortex_m::register::control::Spsel as core::cmp::PartialEq>::eq+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE:

00000000 <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt>:
_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x2c>
  20:	e7ff      	b.n	22 <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x4e>
  28:	e7ff      	b.n	2a <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2303      	movs	r3, #3
  3a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  3e:	e7ff      	b.n	40 <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x4c>
  4c:	e010      	b.n	70 <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2303      	movs	r3, #3
  5c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  60:	e7ff      	b.n	62 <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x6e>
  6e:	e7ff      	b.n	70 <<cortex_m::register::control::Spsel as core::fmt::Debug>::fmt+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE:

00000000 <<cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq>:
_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <<cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <<cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq+0x58>
  46:	e7ff      	b.n	48 <<cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <<cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <<cortex_m::register::control::Fpca as core::cmp::PartialEq>::eq+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE:

00000000 <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt>:
_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x2c>
  20:	e7ff      	b.n	22 <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x4e>
  28:	e7ff      	b.n	2a <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  3e:	e7ff      	b.n	40 <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x4c>
  4c:	e010      	b.n	70 <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2309      	movs	r3, #9
  5c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  60:	e7ff      	b.n	62 <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x6e>
  6e:	e7ff      	b.n	70 <<cortex_m::register::control::Fpca as core::fmt::Debug>::fmt+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.4
000001f6 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.3	00000018 .Lanon.2da621181d690ef0a1b1244e9b301a89.3
00000000 l     O .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.5	00000010 .Lanon.2da621181d690ef0a1b1244e9b301a89.5
00000000 l     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE	0000004c core::char::methods::<impl char>::len_utf8
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.0	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.0
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.1	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.1
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.2	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.2
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.4	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 .hidden core::str::from_utf8_unchecked_mut
00000000         *UND*	00000000 .hidden core::char::convert::from_u32_unchecked
00000000 g     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE	0000033a .hidden core::char::methods::<impl char>::encode_utf8
00000000         *UND*	00000000 core::slice::<impl [T]>::get_unchecked_mut
00000000         *UND*	00000000 core::slice::<impl [T]>::get_unchecked_mut
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::is_empty
00000000         *UND*	00000000 core::panicking::panic_fmt



Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE:

00000000 <core::char::methods::<impl char>::encode_utf8>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:436
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c2      	sub	sp, #264	; 0x108
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9027      	str	r0, [sp, #156]	; 0x9c
   c:	9128      	str	r1, [sp, #160]	; 0xa0
   e:	9229      	str	r2, [sp, #164]	; 0xa4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:437
  10:	9827      	ldr	r0, [sp, #156]	; 0x9c
  12:	902a      	str	r0, [sp, #168]	; 0xa8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
  14:	982a      	ldr	r0, [sp, #168]	; 0xa8
  16:	2880      	cmp	r0, #128	; 0x80
  18:	9326      	str	r3, [sp, #152]	; 0x98
  1a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  1e:	f8cd e090 	str.w	lr, [sp, #144]	; 0x90
  22:	d304      	bcc.n	2e <core::char::methods::<impl char>::encode_utf8+0x2e>
  24:	e7ff      	b.n	26 <core::char::methods::<impl char>::encode_utf8+0x26>
  26:	2000      	movs	r0, #0
  28:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  2c:	e005      	b.n	3a <core::char::methods::<impl char>::encode_utf8+0x3a>
  2e:	9828      	ldr	r0, [sp, #160]	; 0xa0
  30:	9929      	ldr	r1, [sp, #164]	; 0xa4
  32:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::is_empty>
  36:	9023      	str	r0, [sp, #140]	; 0x8c
  38:	e005      	b.n	46 <core::char::methods::<impl char>::encode_utf8+0x46>
  3a:	f89d 00b1 	ldrb.w	r0, [sp, #177]	; 0xb1
  3e:	07c0      	lsls	r0, r0, #31
  40:	2800      	cmp	r0, #0
  42:	d106      	bne.n	52 <core::char::methods::<impl char>::encode_utf8+0x52>
  44:	e017      	b.n	76 <core::char::methods::<impl char>::encode_utf8+0x76>
  46:	2001      	movs	r0, #1
  48:	9923      	ldr	r1, [sp, #140]	; 0x8c
  4a:	4388      	bics	r0, r1
  4c:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  50:	e7f3      	b.n	3a <core::char::methods::<impl char>::encode_utf8+0x3a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:441
  52:	982a      	ldr	r0, [sp, #168]	; 0xa8
  54:	9928      	ldr	r1, [sp, #160]	; 0xa0
  56:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  58:	2300      	movs	r3, #0
  5a:	9022      	str	r0, [sp, #136]	; 0x88
  5c:	4608      	mov	r0, r1
  5e:	4611      	mov	r1, r2
  60:	461a      	mov	r2, r3
  62:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
  66:	9021      	str	r0, [sp, #132]	; 0x84
  68:	e7ff      	b.n	6a <core::char::methods::<impl char>::encode_utf8+0x6a>
  6a:	9822      	ldr	r0, [sp, #136]	; 0x88
  6c:	9921      	ldr	r1, [sp, #132]	; 0x84
  6e:	7008      	strb	r0, [r1, #0]
  70:	2201      	movs	r2, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:442
  72:	922b      	str	r2, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
  74:	e14c      	b.n	310 <core::char::methods::<impl char>::encode_utf8+0x310>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
  76:	982a      	ldr	r0, [sp, #168]	; 0xa8
  78:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
  7c:	d304      	bcc.n	88 <core::char::methods::<impl char>::encode_utf8+0x88>
  7e:	e7ff      	b.n	80 <core::char::methods::<impl char>::encode_utf8+0x80>
  80:	2000      	movs	r0, #0
  82:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  86:	e005      	b.n	94 <core::char::methods::<impl char>::encode_utf8+0x94>
  88:	9828      	ldr	r0, [sp, #160]	; 0xa0
  8a:	9929      	ldr	r1, [sp, #164]	; 0xa4
  8c:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  90:	9020      	str	r0, [sp, #128]	; 0x80
  92:	e005      	b.n	a0 <core::char::methods::<impl char>::encode_utf8+0xa0>
  94:	f89d 00b2 	ldrb.w	r0, [sp, #178]	; 0xb2
  98:	07c0      	lsls	r0, r0, #31
  9a:	2800      	cmp	r0, #0
  9c:	d108      	bne.n	b0 <core::char::methods::<impl char>::encode_utf8+0xb0>
  9e:	e02e      	b.n	fe <core::char::methods::<impl char>::encode_utf8+0xfe>
  a0:	2000      	movs	r0, #0
  a2:	9920      	ldr	r1, [sp, #128]	; 0x80
  a4:	2901      	cmp	r1, #1
  a6:	bf88      	it	hi
  a8:	2001      	movhi	r0, #1
  aa:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  ae:	e7f1      	b.n	94 <core::char::methods::<impl char>::encode_utf8+0x94>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:444
  b0:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b2:	f3c0 1084 	ubfx	r0, r0, #6, #5
  b6:	9928      	ldr	r1, [sp, #160]	; 0xa0
  b8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  ba:	2300      	movs	r3, #0
  bc:	901f      	str	r0, [sp, #124]	; 0x7c
  be:	4608      	mov	r0, r1
  c0:	4611      	mov	r1, r2
  c2:	461a      	mov	r2, r3
  c4:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
  c8:	901e      	str	r0, [sp, #120]	; 0x78
  ca:	e7ff      	b.n	cc <core::char::methods::<impl char>::encode_utf8+0xcc>
  cc:	981f      	ldr	r0, [sp, #124]	; 0x7c
  ce:	f040 01c0 	orr.w	r1, r0, #192	; 0xc0
  d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  d4:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:445
  d6:	992a      	ldr	r1, [sp, #168]	; 0xa8
  d8:	f001 013f 	and.w	r1, r1, #63	; 0x3f
  dc:	9828      	ldr	r0, [sp, #160]	; 0xa0
  de:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  e0:	2201      	movs	r2, #1
  e2:	911d      	str	r1, [sp, #116]	; 0x74
  e4:	4619      	mov	r1, r3
  e6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
  ea:	901c      	str	r0, [sp, #112]	; 0x70
  ec:	e7ff      	b.n	ee <core::char::methods::<impl char>::encode_utf8+0xee>
  ee:	981d      	ldr	r0, [sp, #116]	; 0x74
  f0:	f040 0180 	orr.w	r1, r0, #128	; 0x80
  f4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  f6:	7011      	strb	r1, [r2, #0]
  f8:	2102      	movs	r1, #2
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:446
  fa:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
  fc:	e107      	b.n	30e <core::char::methods::<impl char>::encode_utf8+0x30e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
  fe:	982a      	ldr	r0, [sp, #168]	; 0xa8
 100:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 104:	d304      	bcc.n	110 <core::char::methods::<impl char>::encode_utf8+0x110>
 106:	e7ff      	b.n	108 <core::char::methods::<impl char>::encode_utf8+0x108>
 108:	2000      	movs	r0, #0
 10a:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 10e:	e005      	b.n	11c <core::char::methods::<impl char>::encode_utf8+0x11c>
 110:	9828      	ldr	r0, [sp, #160]	; 0xa0
 112:	9929      	ldr	r1, [sp, #164]	; 0xa4
 114:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
 118:	901b      	str	r0, [sp, #108]	; 0x6c
 11a:	e005      	b.n	128 <core::char::methods::<impl char>::encode_utf8+0x128>
 11c:	f89d 00b3 	ldrb.w	r0, [sp, #179]	; 0xb3
 120:	07c0      	lsls	r0, r0, #31
 122:	2800      	cmp	r0, #0
 124:	d108      	bne.n	138 <core::char::methods::<impl char>::encode_utf8+0x138>
 126:	e03f      	b.n	1a8 <core::char::methods::<impl char>::encode_utf8+0x1a8>
 128:	2000      	movs	r0, #0
 12a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 12c:	2902      	cmp	r1, #2
 12e:	bf88      	it	hi
 130:	2001      	movhi	r0, #1
 132:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 136:	e7f1      	b.n	11c <core::char::methods::<impl char>::encode_utf8+0x11c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:448
 138:	982a      	ldr	r0, [sp, #168]	; 0xa8
 13a:	f3c0 3003 	ubfx	r0, r0, #12, #4
 13e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 140:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 142:	2300      	movs	r3, #0
 144:	901a      	str	r0, [sp, #104]	; 0x68
 146:	4608      	mov	r0, r1
 148:	4611      	mov	r1, r2
 14a:	461a      	mov	r2, r3
 14c:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 150:	9019      	str	r0, [sp, #100]	; 0x64
 152:	e7ff      	b.n	154 <core::char::methods::<impl char>::encode_utf8+0x154>
 154:	981a      	ldr	r0, [sp, #104]	; 0x68
 156:	f040 01e0 	orr.w	r1, r0, #224	; 0xe0
 15a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 15c:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:449
 15e:	992a      	ldr	r1, [sp, #168]	; 0xa8
 160:	f3c1 1185 	ubfx	r1, r1, #6, #6
 164:	9828      	ldr	r0, [sp, #160]	; 0xa0
 166:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 168:	2201      	movs	r2, #1
 16a:	9118      	str	r1, [sp, #96]	; 0x60
 16c:	4619      	mov	r1, r3
 16e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 172:	9017      	str	r0, [sp, #92]	; 0x5c
 174:	e7ff      	b.n	176 <core::char::methods::<impl char>::encode_utf8+0x176>
 176:	9818      	ldr	r0, [sp, #96]	; 0x60
 178:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 17c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 17e:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:450
 180:	992a      	ldr	r1, [sp, #168]	; 0xa8
 182:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 186:	9828      	ldr	r0, [sp, #160]	; 0xa0
 188:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 18a:	2202      	movs	r2, #2
 18c:	9116      	str	r1, [sp, #88]	; 0x58
 18e:	4619      	mov	r1, r3
 190:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 194:	9015      	str	r0, [sp, #84]	; 0x54
 196:	e7ff      	b.n	198 <core::char::methods::<impl char>::encode_utf8+0x198>
 198:	9816      	ldr	r0, [sp, #88]	; 0x58
 19a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 19e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1a0:	7011      	strb	r1, [r2, #0]
 1a2:	2103      	movs	r1, #3
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:451
 1a4:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
 1a6:	e0b1      	b.n	30c <core::char::methods::<impl char>::encode_utf8+0x30c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:452
 1a8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1aa:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1ac:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
 1b0:	9014      	str	r0, [sp, #80]	; 0x50
 1b2:	e7ff      	b.n	1b4 <core::char::methods::<impl char>::encode_utf8+0x1b4>
 1b4:	9814      	ldr	r0, [sp, #80]	; 0x50
 1b6:	2804      	cmp	r0, #4
 1b8:	d349      	bcc.n	24e <core::char::methods::<impl char>::encode_utf8+0x24e>
 1ba:	e7ff      	b.n	1bc <core::char::methods::<impl char>::encode_utf8+0x1bc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:453
 1bc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1be:	f3c0 4082 	ubfx	r0, r0, #18, #3
 1c2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 1c4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1c6:	2300      	movs	r3, #0
 1c8:	9013      	str	r0, [sp, #76]	; 0x4c
 1ca:	4608      	mov	r0, r1
 1cc:	4611      	mov	r1, r2
 1ce:	461a      	mov	r2, r3
 1d0:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 1d4:	9012      	str	r0, [sp, #72]	; 0x48
 1d6:	e7ff      	b.n	1d8 <core::char::methods::<impl char>::encode_utf8+0x1d8>
 1d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 1da:	f040 01f0 	orr.w	r1, r0, #240	; 0xf0
 1de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 1e0:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:454
 1e2:	992a      	ldr	r1, [sp, #168]	; 0xa8
 1e4:	f3c1 3105 	ubfx	r1, r1, #12, #6
 1e8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1ea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1ec:	2201      	movs	r2, #1
 1ee:	9111      	str	r1, [sp, #68]	; 0x44
 1f0:	4619      	mov	r1, r3
 1f2:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 1f6:	9010      	str	r0, [sp, #64]	; 0x40
 1f8:	e7ff      	b.n	1fa <core::char::methods::<impl char>::encode_utf8+0x1fa>
 1fa:	9811      	ldr	r0, [sp, #68]	; 0x44
 1fc:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 200:	9a10      	ldr	r2, [sp, #64]	; 0x40
 202:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:455
 204:	992a      	ldr	r1, [sp, #168]	; 0xa8
 206:	f3c1 1185 	ubfx	r1, r1, #6, #6
 20a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 20c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 20e:	2202      	movs	r2, #2
 210:	910f      	str	r1, [sp, #60]	; 0x3c
 212:	4619      	mov	r1, r3
 214:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 218:	900e      	str	r0, [sp, #56]	; 0x38
 21a:	e7ff      	b.n	21c <core::char::methods::<impl char>::encode_utf8+0x21c>
 21c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 21e:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 222:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 224:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:456
 226:	992a      	ldr	r1, [sp, #168]	; 0xa8
 228:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 22c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 22e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 230:	2203      	movs	r2, #3
 232:	910d      	str	r1, [sp, #52]	; 0x34
 234:	4619      	mov	r1, r3
 236:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 23a:	900c      	str	r0, [sp, #48]	; 0x30
 23c:	e7ff      	b.n	23e <core::char::methods::<impl char>::encode_utf8+0x23e>
 23e:	980d      	ldr	r0, [sp, #52]	; 0x34
 240:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 244:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 246:	7011      	strb	r1, [r2, #0]
 248:	2104      	movs	r1, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:457
 24a:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
 24c:	e05e      	b.n	30c <core::char::methods::<impl char>::encode_utf8+0x30c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:460
 24e:	982a      	ldr	r0, [sp, #168]	; 0xa8
 250:	f7ff fffe 	bl	0 <core::char::convert::from_u32_unchecked>
 254:	900b      	str	r0, [sp, #44]	; 0x2c
 256:	e7ff      	b.n	258 <core::char::methods::<impl char>::encode_utf8+0x258>
 258:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25a:	f7ff fffe 	bl	0 <core::char::methods::<impl char>::encode_utf8>
 25e:	903c      	str	r0, [sp, #240]	; 0xf0
 260:	e7ff      	b.n	262 <core::char::methods::<impl char>::encode_utf8+0x262>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:462
 262:	9828      	ldr	r0, [sp, #160]	; 0xa0
 264:	9929      	ldr	r1, [sp, #164]	; 0xa4
 266:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
 26a:	903d      	str	r0, [sp, #244]	; 0xf4
 26c:	e7ff      	b.n	26e <core::char::methods::<impl char>::encode_utf8+0x26e>
 26e:	a83c      	add	r0, sp, #240	; 0xf0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:459
 270:	9039      	str	r0, [sp, #228]	; 0xe4
 272:	a82a      	add	r0, sp, #168	; 0xa8
 274:	903a      	str	r0, [sp, #232]	; 0xe8
 276:	a83d      	add	r0, sp, #244	; 0xf4
 278:	903b      	str	r0, [sp, #236]	; 0xec
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/lib.rs:1
//! Low level access to Cortex-M processors
 27a:	9839      	ldr	r0, [sp, #228]	; 0xe4
 27c:	903e      	str	r0, [sp, #248]	; 0xf8
 27e:	983a      	ldr	r0, [sp, #232]	; 0xe8
 280:	903f      	str	r0, [sp, #252]	; 0xfc
 282:	983b      	ldr	r0, [sp, #236]	; 0xec
 284:	9040      	str	r0, [sp, #256]	; 0x100
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:460
 286:	983e      	ldr	r0, [sp, #248]	; 0xf8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 288:	f240 0100 	movw	r1, #0
 28c:	f2c0 0100 	movt	r1, #0
 290:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 294:	900a      	str	r0, [sp, #40]	; 0x28
 296:	9109      	str	r1, [sp, #36]	; 0x24
 298:	e7ff      	b.n	29a <core::char::methods::<impl char>::encode_utf8+0x29a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:461
 29a:	983f      	ldr	r0, [sp, #252]	; 0xfc
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 29c:	f240 0100 	movw	r1, #0
 2a0:	f2c0 0100 	movt	r1, #0
 2a4:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 2a8:	9008      	str	r0, [sp, #32]
 2aa:	9107      	str	r1, [sp, #28]
 2ac:	e7ff      	b.n	2ae <core::char::methods::<impl char>::encode_utf8+0x2ae>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:462
 2ae:	9840      	ldr	r0, [sp, #256]	; 0x100
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 2b0:	f240 0100 	movw	r1, #0
 2b4:	f2c0 0100 	movt	r1, #0
 2b8:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 2bc:	9006      	str	r0, [sp, #24]
 2be:	9105      	str	r1, [sp, #20]
 2c0:	e7ff      	b.n	2c2 <core::char::methods::<impl char>::encode_utf8+0x2c2>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:459
 2c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 2c4:	9033      	str	r0, [sp, #204]	; 0xcc
 2c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 2c8:	9134      	str	r1, [sp, #208]	; 0xd0
 2ca:	9a08      	ldr	r2, [sp, #32]
 2cc:	9235      	str	r2, [sp, #212]	; 0xd4
 2ce:	9b07      	ldr	r3, [sp, #28]
 2d0:	9336      	str	r3, [sp, #216]	; 0xd8
 2d2:	f8dd c018 	ldr.w	ip, [sp, #24]
 2d6:	f8cd c0dc 	str.w	ip, [sp, #220]	; 0xdc
 2da:	f8dd e014 	ldr.w	lr, [sp, #20]
 2de:	f8cd e0e0 	str.w	lr, [sp, #224]	; 0xe0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 2e2:	466c      	mov	r4, sp
 2e4:	2503      	movs	r5, #3
 2e6:	6025      	str	r5, [r4, #0]
 2e8:	f240 0100 	movw	r1, #0
 2ec:	f2c0 0100 	movt	r1, #0
 2f0:	a82d      	add	r0, sp, #180	; 0xb4
 2f2:	ab33      	add	r3, sp, #204	; 0xcc
 2f4:	462a      	mov	r2, r5
 2f6:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 2fa:	e7ff      	b.n	2 <core::char::methods::<impl char>::encode_utf8+0x2>
 2fc:	f240 0100 	movw	r1, #0
 300:	f2c0 0100 	movt	r1, #0
 304:	a82d      	add	r0, sp, #180	; 0xb4
 306:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 30a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
 30c:	e7ff      	b.n	30e <core::char::methods::<impl char>::encode_utf8+0x30e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
 30e:	e7ff      	b.n	310 <core::char::methods::<impl char>::encode_utf8+0x310>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:464
 310:	9828      	ldr	r0, [sp, #160]	; 0xa0
 312:	9929      	ldr	r1, [sp, #164]	; 0xa4
 314:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 316:	9241      	str	r2, [sp, #260]	; 0x104
 318:	9a41      	ldr	r2, [sp, #260]	; 0x104
 31a:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
 31e:	9004      	str	r0, [sp, #16]
 320:	9103      	str	r1, [sp, #12]
 322:	e7ff      	b.n	324 <core::char::methods::<impl char>::encode_utf8+0x324>
 324:	9804      	ldr	r0, [sp, #16]
 326:	9903      	ldr	r1, [sp, #12]
 328:	f7ff fffe 	bl	0 <core::str::from_utf8_unchecked_mut>
 32c:	9002      	str	r0, [sp, #8]
 32e:	9101      	str	r1, [sp, #4]
 330:	e7ff      	b.n	332 <core::char::methods::<impl char>::encode_utf8+0x332>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:466
 332:	9802      	ldr	r0, [sp, #8]
 334:	9901      	ldr	r1, [sp, #4]
 336:	b042      	add	sp, #264	; 0x108
 338:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE:

00000000 <core::char::methods::<impl char>::len_utf8>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:359
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:360
   6:	9801      	ldr	r0, [sp, #4]
   8:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
   a:	9803      	ldr	r0, [sp, #12]
   c:	287f      	cmp	r0, #127	; 0x7f
   e:	9100      	str	r1, [sp, #0]
  10:	d803      	bhi.n	1a <core::char::methods::<impl char>::len_utf8+0x1a>
  12:	e7ff      	b.n	14 <core::char::methods::<impl char>::len_utf8+0x14>
  14:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:362
  16:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
  18:	e015      	b.n	46 <core::char::methods::<impl char>::len_utf8+0x46>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  1a:	9803      	ldr	r0, [sp, #12]
  1c:	2100      	movs	r1, #0
  1e:	ebb1 2fd0 	cmp.w	r1, r0, lsr #11
  22:	d103      	bne.n	2c <core::char::methods::<impl char>::len_utf8+0x2c>
  24:	e7ff      	b.n	26 <core::char::methods::<impl char>::len_utf8+0x26>
  26:	2002      	movs	r0, #2
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:364
  28:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  2a:	e00b      	b.n	44 <core::char::methods::<impl char>::len_utf8+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  2c:	f8bd 000e 	ldrh.w	r0, [sp, #14]
  30:	2800      	cmp	r0, #0
  32:	d103      	bne.n	3c <core::char::methods::<impl char>::len_utf8+0x3c>
  34:	e7ff      	b.n	36 <core::char::methods::<impl char>::len_utf8+0x36>
  36:	2003      	movs	r0, #3
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:366
  38:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  3a:	e002      	b.n	42 <core::char::methods::<impl char>::len_utf8+0x42>
  3c:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:368
  3e:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  40:	e7ff      	b.n	42 <core::char::methods::<impl char>::len_utf8+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  42:	e7ff      	b.n	44 <core::char::methods::<impl char>::len_utf8+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
  44:	e7ff      	b.n	46 <core::char::methods::<impl char>::len_utf8+0x46>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:370
  46:	9802      	ldr	r0, [sp, #8]
  48:	b004      	add	sp, #16
  4a:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.5
00000eb0 l       .debug_str	00000000 
00000ef5 l       .debug_str	00000000 
00000f2b l       .debug_str	00000000 
00000f46 l       .debug_str	00000000 
00000f80 l       .debug_str	00000000 
00000f9f l       .debug_str	00000000 
00000fdb l       .debug_str	00000000 
00001021 l       .debug_str	00000000 
00001029 l       .debug_str	00000000 
00001031 l       .debug_str	00000000 
0000107a l       .debug_str	00000000 
00001085 l       .debug_str	00000000 
000010d0 l       .debug_str	00000000 
000010dc l       .debug_str	00000000 
000010e7 l       .debug_str	00000000 
00001132 l       .debug_str	00000000 
0000113c l       .debug_str	00000000 
00001162 l       .debug_str	00000000 
0000116c l       .debug_str	00000000 
00001192 l       .debug_str	00000000 
0000119c l       .debug_str	00000000 
000011c2 l       .debug_str	00000000 
000011ce l       .debug_str	00000000 
000011f5 l       .debug_str	00000000 
00001202 l       .debug_str	00000000 
00001206 l       .debug_str	00000000 
0000120a l       .debug_str	00000000 
0000120c l       .debug_str	00000000 
0000120e l       .debug_str	00000000 
00001214 l       .debug_str	00000000 
00001218 l       .debug_str	00000000 
0000121a l       .debug_str	00000000 
00001225 l       .debug_str	00000000 
00001227 l       .debug_str	00000000 
00001229 l       .debug_str	00000000 
0000122d l       .debug_str	00000000 
00001233 l       .debug_str	00000000 
0000123e l       .debug_str	00000000 
00001242 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000466 l       .debug_str	00000000 
000004a9 l       .debug_str	00000000 
000004ea l       .debug_str	00000000 
00000524 l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
00000629 l       .debug_str	00000000 
00000663 l       .debug_str	00000000 
000006b6 l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
000006cc l       .debug_str	00000000 
000006dd l       .debug_str	00000000 
0000071b l       .debug_str	00000000 
00000727 l       .debug_str	00000000 
0000076a l       .debug_str	00000000 
0000077a l       .debug_str	00000000 
00000783 l       .debug_str	00000000 
000007a4 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008ea l       .debug_str	00000000 
000008fa l       .debug_str	00000000 
000008ff l       .debug_str	00000000 
00000903 l       .debug_str	00000000 
00000915 l       .debug_str	00000000 
00000926 l       .debug_str	00000000 
00000964 l       .debug_str	00000000 
00000970 l       .debug_str	00000000 
000009b3 l       .debug_str	00000000 
000009c3 l       .debug_str	00000000 
000009cc l       .debug_str	00000000 
000009ed l       .debug_str	00000000 
00000a60 l       .debug_str	00000000 
00000a6f l       .debug_str	00000000 
00000a78 l       .debug_str	00000000 
00000a9a l       .debug_str	00000000 
00000ade l       .debug_str	00000000 
00000aef l       .debug_str	00000000 
00000b33 l       .debug_str	00000000 
00000b43 l       .debug_str	00000000 
00000b49 l       .debug_str	00000000 
00000b5d l       .debug_str	00000000 
00000b70 l       .debug_str	00000000 
00000bae l       .debug_str	00000000 
00000bbc l       .debug_str	00000000 
00000bff l       .debug_str	00000000 
00000c11 l       .debug_str	00000000 
00000c1c l       .debug_str	00000000 
00000c3f l       .debug_str	00000000 
00000cb2 l       .debug_str	00000000 
00000cc3 l       .debug_str	00000000 
00000cce l       .debug_str	00000000 
00000cf2 l       .debug_str	00000000 
00000d36 l       .debug_str	00000000 
00000d49 l       .debug_str	00000000 
00000d8d l       .debug_str	00000000 
00000d9f l       .debug_str	00000000 
00000da2 l       .debug_str	00000000 
00000dd2 l       .debug_str	00000000 
00000de4 l       .debug_str	00000000 
00000e14 l       .debug_str	00000000 
00000e27 l       .debug_str	00000000 
00000e58 l       .debug_str	00000000 
00000e6b l       .debug_str	00000000 
00000e9c l       .debug_str	00000000 
00000ee1 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE	00000106 core::ptr::swap_nonoverlapping_bytes
00000000 l    d  .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E	00000000 .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E
00000000 l    d  .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE	00000000 .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE
00000000 l    d  .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E	00000000 .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E
00000000 l    d  .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E	00000000 .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E
00000000 l    d  .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE	00000000 .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E
00000000 l    d  .text._ZN4core3ptr4read17h0121416a1d762e1cE	00000000 .text._ZN4core3ptr4read17h0121416a1d762e1cE
00000000 l    d  .text._ZN4core3ptr4read17h8b36ff7581142770E	00000000 .text._ZN4core3ptr4read17h8b36ff7581142770E
00000000 l    d  .text._ZN4core3ptr4read17ha0f21bb4fcea250fE	00000000 .text._ZN4core3ptr4read17ha0f21bb4fcea250fE
00000000 l    d  .text._ZN4core3ptr5write17hf73b84af7c3f37beE	00000000 .text._ZN4core3ptr5write17hf73b84af7c3f37beE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::mem::size_of
00000000         *UND*	00000000 core::mem::size_of
00000000 g     F .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E	0000001e core::ptr::read_volatile
00000000 g     F .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE	0000001a core::ptr::read_volatile
00000000 g     F .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E	0000001e core::ptr::write_volatile
00000000 g     F .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E	0000001a core::ptr::write_volatile
00000000 g     F .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE	0000001e core::ptr::write_volatile
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E	00000042 core::ptr::swap_nonoverlapping
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E	00000054 core::ptr::swap_nonoverlapping_one
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E	00000022 core::ptr::<impl *mut T>::add
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E	00000022 core::ptr::<impl *mut T>::offset
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE	00000024 core::ptr::<impl *const T>::offset
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E	00000022 core::ptr::<impl *const T>::offset
00000000 g     F .text._ZN4core3ptr4read17h0121416a1d762e1cE	00000050 core::ptr::read
00000000 g     F .text._ZN4core3ptr4read17h8b36ff7581142770E	00000042 core::ptr::read
00000000 g     F .text._ZN4core3ptr4read17ha0f21bb4fcea250fE	00000042 core::ptr::read
00000000 g     F .text._ZN4core3ptr5write17hf73b84af7c3f37beE	00000018 core::ptr::write



Disassembly of section .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E:

00000000 <core::ptr::read_volatile>:
_ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:870
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:871
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  12:	9101      	str	r1, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <core::ptr::read_volatile+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:872
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE:

00000000 <core::ptr::read_volatile>:
_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:870
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:871
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9003      	str	r0, [sp, #12]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9101      	str	r1, [sp, #4]
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <core::ptr::read_volatile+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:872
  14:	9800      	ldr	r0, [sp, #0]
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E:

00000000 <core::ptr::write_volatile>:
_ZN4core3ptr14write_volatile17h78a9b006f957b588E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   c:	9802      	ldr	r0, [sp, #8]
   e:	f89d 100f 	ldrb.w	r1, [sp, #15]
  12:	7001      	strb	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <core::ptr::write_volatile+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E:

00000000 <core::ptr::write_volatile>:
_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	e7ff      	b.n	16 <core::ptr::write_volatile+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE:

00000000 <core::ptr::write_volatile>:
_ZN4core3ptr14write_volatile17hbee86689a67e852fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f8ad 100e 	strh.w	r1, [sp, #14]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   c:	9802      	ldr	r0, [sp, #8]
   e:	f8bd 100e 	ldrh.w	r1, [sp, #14]
  12:	8001      	strh	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <core::ptr::write_volatile+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E:

00000000 <core::ptr::swap_nonoverlapping>:
_ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:349
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:350
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:351
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:352
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <core::mem::size_of>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <core::ptr::swap_nonoverlapping+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:353
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping>
  3c:	e7ff      	b.n	3e <core::ptr::swap_nonoverlapping+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:354
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E:

00000000 <core::ptr::swap_nonoverlapping_one>:
_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:357
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <core::mem::size_of>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <core::ptr::swap_nonoverlapping_one+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d811      	bhi.n	42 <core::ptr::swap_nonoverlapping_one+0x42>
  1e:	e7ff      	b.n	20 <core::ptr::swap_nonoverlapping_one+0x20>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:361
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  26:	9005      	str	r0, [sp, #20]
  28:	e7ff      	b.n	2a <core::ptr::swap_nonoverlapping_one+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:362
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9903      	ldr	r1, [sp, #12]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  34:	e7ff      	b.n	36 <core::ptr::swap_nonoverlapping_one+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:363
  36:	9804      	ldr	r0, [sp, #16]
  38:	9905      	ldr	r1, [sp, #20]
  3a:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  3e:	e7ff      	b.n	40 <core::ptr::swap_nonoverlapping_one+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  40:	e006      	b.n	50 <core::ptr::swap_nonoverlapping_one+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:365
  42:	9803      	ldr	r0, [sp, #12]
  44:	9904      	ldr	r1, [sp, #16]
  46:	2201      	movs	r2, #1
  48:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  4c:	e7ff      	b.n	4e <core::ptr::swap_nonoverlapping_one+0x4e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  4e:	e7ff      	b.n	50 <core::ptr::swap_nonoverlapping_one+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:367
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE:

00000000 <core::ptr::swap_nonoverlapping_bytes>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:370
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:381
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <core::mem::size_of>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <core::ptr::swap_nonoverlapping_bytes+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:386
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  30:	e7ff      	b.n	32 <core::ptr::swap_nonoverlapping_bytes+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <core::ptr::swap_nonoverlapping_bytes+0x4a>
  3e:	e7ff      	b.n	40 <core::ptr::swap_nonoverlapping_bytes+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <core::ptr::swap_nonoverlapping_bytes+0xa4>
  48:	e059      	b.n	fe <core::ptr::swap_nonoverlapping_bytes+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:390
  4a:	e7ff      	b.n	4c <core::ptr::swap_nonoverlapping_bytes+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h15288156bd4b8329E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17he9e238dd57ebacf2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:391
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <core::ptr::swap_nonoverlapping_bytes+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:392
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <core::ptr::swap_nonoverlapping_bytes+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:393
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <core::ptr::swap_nonoverlapping_bytes+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:397
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  80:	e7ff      	b.n	82 <core::ptr::swap_nonoverlapping_bytes+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:398
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  8c:	e7ff      	b.n	8e <core::ptr::swap_nonoverlapping_bytes+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:399
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  98:	e7ff      	b.n	9a <core::ptr::swap_nonoverlapping_bytes+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:400
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  a2:	e7c6      	b.n	32 <core::ptr::swap_nonoverlapping_bytes+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:405
  a4:	e7ff      	b.n	a6 <core::ptr::swap_nonoverlapping_bytes+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:406
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h17727fadf5fc0d2bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h58eb4db237f2bf3aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:408
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <core::ptr::swap_nonoverlapping_bytes+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:409
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <core::ptr::swap_nonoverlapping_bytes+0xcc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:410
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <core::ptr::swap_nonoverlapping_bytes+0xd8>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:412
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  e2:	e7ff      	b.n	e4 <core::ptr::swap_nonoverlapping_bytes+0xe4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:413
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  ee:	e7ff      	b.n	f0 <core::ptr::swap_nonoverlapping_bytes+0xf0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:414
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  fa:	e7ff      	b.n	fc <core::ptr::swap_nonoverlapping_bytes+0xfc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  fc:	e7ff      	b.n	fe <core::ptr::swap_nonoverlapping_bytes+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:416
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E:

00000000 <core::ptr::<impl *mut T>::add>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1938
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1941
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *mut T>::add+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1942
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E:

00000000 <core::ptr::<impl *mut T>::offset>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1702
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1703
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *mut T>::offset+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1704
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE:

00000000 <core::ptr::<impl *const T>::offset>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  12:	9005      	str	r0, [sp, #20]
  14:	9805      	ldr	r0, [sp, #20]
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <core::ptr::<impl *const T>::offset+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1e:	9800      	ldr	r0, [sp, #0]
  20:	b006      	add	sp, #24
  22:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E:

00000000 <core::ptr::<impl *const T>::offset>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *const T>::offset+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17h0121416a1d762e1cE:

00000000 <core::ptr::read>:
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h5cb8ba46cdff3667E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	f8bd 001a 	ldrh.w	r0, [sp, #26]
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   c:	f8ad 0018 	strh.w	r0, [sp, #24]
  10:	9104      	str	r1, [sp, #16]
  12:	e7ff      	b.n	14 <core::ptr::read+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  14:	9805      	ldr	r0, [sp, #20]
  16:	a906      	add	r1, sp, #24
  18:	9108      	str	r1, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h24fd46ac5f8212bfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	9109      	str	r1, [sp, #36]	; 0x24
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hf48382bc9af27437E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1e:	9909      	ldr	r1, [sp, #36]	; 0x24
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  20:	9003      	str	r0, [sp, #12]
  22:	9102      	str	r1, [sp, #8]
  24:	e7ff      	b.n	26 <core::ptr::read+0x26>
  26:	2201      	movs	r2, #1
  28:	9803      	ldr	r0, [sp, #12]
  2a:	9902      	ldr	r1, [sp, #8]
  2c:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  30:	e7ff      	b.n	32 <core::ptr::read+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  32:	f8bd 0018 	ldrh.w	r0, [sp, #24]
  36:	f8ad 001c 	strh.w	r0, [sp, #28]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hfad9cffa423b76cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  3a:	f8bd 001c 	ldrh.w	r0, [sp, #28]
  3e:	f8ad 001e 	strh.w	r0, [sp, #30]
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17he018786016be2abdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  42:	f8bd 001e 	ldrh.w	r0, [sp, #30]
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  46:	9001      	str	r0, [sp, #4]
  48:	e7ff      	b.n	4a <core::ptr::read+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17h8b36ff7581142770E:

00000000 <core::ptr::read>:
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h2b65c73ea8c6cd6aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <core::ptr::read+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h31b989b44f379f06E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17ha85e52738767d67bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <core::ptr::read+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  2c:	e7ff      	b.n	2e <core::ptr::read+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h24fac6b4cd8305fcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17hfced0931ec4a8b1aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <core::ptr::read+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17ha0f21bb4fcea250fE:

00000000 <core::ptr::read>:
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17hb38e5878efa44e69E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <core::ptr::read+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h73a29113d73bbf1aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h5808cef2de5632b2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <core::ptr::read+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  2c:	e7ff      	b.n	2e <core::ptr::read+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hb8606776a8b19133E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17he705755c391e7ca2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <core::ptr::read+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17hf73b84af7c3f37beE:

00000000 <core::ptr::write>:
_ZN4core3ptr5write17hf73b84af7c3f37beE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:733
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:734
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:735
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.6
00000332 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
00000287 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000291 l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003f1 l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
0000049d l       .debug_str	00000000 
000004e6 l       .debug_str	00000000 
000004f1 l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
0000054e l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005de l       .debug_str	00000000 
000005e3 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.0	00000018 .Lanon.bb2accefa584492960359689b1946bf2.0
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.3	00000018 .Lanon.bb2accefa584492960359689b1946bf2.3
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.5	00000018 .Lanon.bb2accefa584492960359689b1946bf2.5
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.6	00000018 .Lanon.bb2accefa584492960359689b1946bf2.6
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.7	00000018 .Lanon.bb2accefa584492960359689b1946bf2.7
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.8	00000018 .Lanon.bb2accefa584492960359689b1946bf2.8
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000039 str.1
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE	00000000 .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE
00000000 l    d  .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE	00000000 .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE
00000000 l    d  .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E	00000000 .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE
00000000 l    d  .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E	00000000 .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.bb2accefa584492960359689b1946bf2.1	00000000 .rodata..Lanon.bb2accefa584492960359689b1946bf2.1
00000000 l    d  .rodata..Lanon.bb2accefa584492960359689b1946bf2.2	00000000 .rodata..Lanon.bb2accefa584492960359689b1946bf2.2
00000000 l    d  .rodata..Lanon.bb2accefa584492960359689b1946bf2.4	00000000 .rodata..Lanon.bb2accefa584492960359689b1946bf2.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut
00000000         *UND*	00000000 core::mem::size_of
00000000         *UND*	00000000 core::mem::size_of
00000000         *UND*	00000000 core::mem::align_of
00000000         *UND*	00000000 core::mem::align_of
00000000         *UND*	00000000 .hidden core::num::<impl usize>::saturating_mul
00000000         *UND*	00000000 core::ptr::<impl *mut T>::add
00000000 g     F .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE	000000aa core::slice::from_raw_parts
00000000 g     F .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE	000000aa core::slice::from_raw_parts
00000000 g     F .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E	000000aa core::slice::from_raw_parts_mut
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E	00000014 core::slice::<impl [T]>::as_mut_ptr
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE	00000032 core::slice::<impl [T]>::get_unchecked_mut
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E	0000002e core::slice::<impl [T]>::get_unchecked_mut
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E	0000001c core::slice::<impl [T]>::len
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E	0000001c core::slice::<impl [T]>::len
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E	00000014 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E	00000014 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE	00000028 core::slice::<impl [T]>::is_empty
00000000         *UND*	00000000 core::panicking::panic
00000000 g     F .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E	00000038 <usize as core::slice::SliceIndex<[T]>>::get_unchecked_mut



Disassembly of section .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE:

00000000 <core::slice::from_raw_parts>:
_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <core::slice::from_raw_parts+0x4e>
  16:	e7ff      	b.n	18 <core::slice::from_raw_parts+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <core::mem::align_of>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <core::slice::from_raw_parts+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <core::slice::from_raw_parts+0x9c>
  2a:	e7ff      	b.n	2c <core::slice::from_raw_parts+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <core::slice::from_raw_parts+0x4c>
  3c:	e7ff      	b.n	3e <core::slice::from_raw_parts+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <core::panicking::panic>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <core::slice::from_raw_parts+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <core::slice::from_raw_parts+0x84>
  54:	e7ff      	b.n	56 <core::slice::from_raw_parts+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <core::mem::size_of>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <core::slice::from_raw_parts+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <core::slice::from_raw_parts+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <core::slice::from_raw_parts+0x82>
  72:	e7ff      	b.n	74 <core::slice::from_raw_parts+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <core::panicking::panic>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <core::slice::from_raw_parts+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <core::panicking::panic>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE:

00000000 <core::slice::from_raw_parts>:
_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <core::slice::from_raw_parts+0x4e>
  16:	e7ff      	b.n	18 <core::slice::from_raw_parts+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <core::mem::align_of>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <core::slice::from_raw_parts+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <core::slice::from_raw_parts+0x9c>
  2a:	e7ff      	b.n	2c <core::slice::from_raw_parts+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <core::slice::from_raw_parts+0x4c>
  3c:	e7ff      	b.n	3e <core::slice::from_raw_parts+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <core::panicking::panic>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <core::slice::from_raw_parts+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <core::slice::from_raw_parts+0x84>
  54:	e7ff      	b.n	56 <core::slice::from_raw_parts+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <core::mem::size_of>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <core::slice::from_raw_parts+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <core::slice::from_raw_parts+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <core::slice::from_raw_parts+0x82>
  72:	e7ff      	b.n	74 <core::slice::from_raw_parts+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <core::panicking::panic>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <core::slice::from_raw_parts+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <core::panicking::panic>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E:

00000000 <core::slice::from_raw_parts_mut>:
_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5133
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <core::slice::from_raw_parts_mut+0x4e>
  16:	e7ff      	b.n	18 <core::slice::from_raw_parts_mut+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <core::mem::align_of>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <core::slice::from_raw_parts_mut+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <core::slice::from_raw_parts_mut+0x9c>
  2a:	e7ff      	b.n	2c <core::slice::from_raw_parts_mut+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <core::slice::from_raw_parts_mut+0x4c>
  3c:	e7ff      	b.n	3e <core::slice::from_raw_parts_mut+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <core::panicking::panic>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <core::slice::from_raw_parts_mut+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <core::slice::from_raw_parts_mut+0x84>
  54:	e7ff      	b.n	56 <core::slice::from_raw_parts_mut+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5135
  56:	f7ff fffe 	bl	0 <core::mem::size_of>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <core::slice::from_raw_parts_mut+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <core::slice::from_raw_parts_mut+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <core::slice::from_raw_parts_mut+0x82>
  72:	e7ff      	b.n	74 <core::slice::from_raw_parts_mut+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <core::panicking::panic>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <core::slice::from_raw_parts_mut+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5137
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5138
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <core::panicking::panic>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E:

00000000 <core::slice::<impl [T]>::as_mut_ptr>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:412
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:413
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:414
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE:

00000000 <core::slice::<impl [T]>::get_unchecked_mut>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:351
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:354
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <core::slice::<impl [T]>::get_unchecked_mut+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:355
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E:

00000000 <core::slice::<impl [T]>::get_unchecked_mut>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:351
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:354
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get_unchecked_mut>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <core::slice::<impl [T]>::get_unchecked_mut+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:355
  28:	9801      	ldr	r0, [sp, #4]
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E:

00000000 <core::slice::<impl [T]>::len>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E:

00000000 <core::slice::<impl [T]>::len>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E:

00000000 <core::slice::<impl [T]>::as_ptr>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E:

00000000 <core::slice::<impl [T]>::as_ptr>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE:

00000000 <core::slice::<impl [T]>::is_empty>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:96
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:97
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::is_empty>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <core::slice::<impl [T]>::is_empty+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:98
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E:

00000000 <<usize as core::slice::SliceIndex<[T]>>::get_unchecked_mut>:
_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2688
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2689
  10:	9806      	ldr	r0, [sp, #24]
  12:	9907      	ldr	r1, [sp, #28]
  14:	9304      	str	r3, [sp, #16]
  16:	f8cd c00c 	str.w	ip, [sp, #12]
  1a:	f8cd e008 	str.w	lr, [sp, #8]
  1e:	f7ff fffe 	bl	0 <<usize as core::slice::SliceIndex<[T]>>::get_unchecked_mut>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <<usize as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x26>
  26:	9905      	ldr	r1, [sp, #20]
  28:	9801      	ldr	r0, [sp, #4]
  2a:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <<usize as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2690
  32:	9800      	ldr	r0, [sp, #0]
  34:	b008      	add	sp, #32
  36:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.7
000002f1 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
00000288 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003b8 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003c0 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE	00000050 core::num::<impl usize>::checked_mul
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE	00000052 core::num::<impl usize>::overflowing_add
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E	00000052 core::num::<impl usize>::overflowing_mul
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE	00000006 core::num::<impl usize>::max_value
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE
00000000 l    d  .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E	00000000 .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E	00000050 .hidden core::num::<impl usize>::checked_add
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E	0000003a .hidden core::num::<impl usize>::saturating_mul
00000000 g     F .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E	00000012 .hidden core::num::<impl core::convert::From<u8> for usize>::from
00000000         *UND*	00000000 core::option::Option<T>::unwrap_or



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E:

00000000 <core::num::<impl usize>::checked_add>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2678
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2679
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_add>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::checked_add+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2680
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <core::num::<impl usize>::checked_add+0x3e>
  36:	e7ff      	b.n	38 <core::num::<impl usize>::checked_add+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <core::num::<impl usize>::checked_add+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <core::num::<impl usize>::checked_add+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2681
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE:

00000000 <core::num::<impl usize>::checked_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2722
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2723
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_mul>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::checked_mul+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2724
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <core::num::<impl usize>::checked_mul+0x3e>
  36:	e7ff      	b.n	38 <core::num::<impl usize>::checked_mul+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <core::num::<impl usize>::checked_mul+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <core::num::<impl usize>::checked_mul+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2725
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E:

00000000 <core::num::<impl usize>::saturating_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2999
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3000
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  18:	9003      	str	r0, [sp, #12]
  1a:	9102      	str	r1, [sp, #8]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::saturating_mul+0x1e>
  1e:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <core::num::<impl usize>::saturating_mul+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <core::option::Option<T>::unwrap_or>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <core::num::<impl usize>::saturating_mul+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3001
  34:	9800      	ldr	r0, [sp, #0]
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE:

00000000 <core::num::<impl usize>::overflowing_add>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3348
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3349
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <core::num::<impl usize>::overflowing_add+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3350
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3351
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E:

00000000 <core::num::<impl usize>::overflowing_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3403
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3404
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	fba0 0101 	umull	r0, r1, r0, r1
  12:	2900      	cmp	r1, #0
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <core::num::<impl usize>::overflowing_mul+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3405
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3406
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE:

00000000 <core::num::<impl usize>::max_value>:
_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2327
   0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E:

00000000 <core::num::<impl core::convert::From<u8> for usize>::from>:
_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5107
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5108
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5109
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.8
00000410 l       .debug_str	00000000 
000004b3 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004df l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004fe l       .debug_str	00000000 
00000522 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000543 l       .debug_str	00000000 
0000054c l       .debug_str	00000000 
00000553 l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
00000590 l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005ad l       .debug_str	00000000 
000005b4 l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000332 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
0000033c l       .debug_str	00000000 
00000341 l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
0000036f l       .debug_str	00000000 
0000037d l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
0000038b l       .debug_str	00000000 
00000393 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
000003a2 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003de l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003ea l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
0000041c l       .debug_str	00000000 
00000435 l       .debug_str	00000000 
0000043a l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
00000455 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.e45407f091c1340635a75ff9c000409a.0	00000001 .Lanon.e45407f091c1340635a75ff9c000409a.0
00000000 l     O .rodata..Lanon.e45407f091c1340635a75ff9c000409a.1	00000001 .Lanon.e45407f091c1340635a75ff9c000409a.1
00000000 l     O .rodata.cst8	00000008 .Lanon.e45407f091c1340635a75ff9c000409a.2
00000000 l     O .rodata..Lanon.e45407f091c1340635a75ff9c000409a.3	00000006 .Lanon.e45407f091c1340635a75ff9c000409a.3
00000000 l     F .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE	00000068 <cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE	00000000 .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE	00000000 .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE
00000000 l    d  .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE	00000000 .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE
00000000 l    d  .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E	00000000 .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E	00000078 <cortex_m::register::primask::Primask as core::fmt::Debug>::fmt
00000000 g     F .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE	00000028 cortex_m::register::primask::Primask::is_inactive
00000000 g     F .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE	00000028 cortex_m::register::primask::Primask::is_active



Disassembly of section .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE:

00000000 <cortex_m::register::primask::Primask::is_active>:
_ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:14
    Inactive,
}

impl Primask {
    /// All exceptions with configurable priority are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:15
        *self == Primask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::primask::Primask::is_active>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::primask::Primask::is_active+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE:

00000000 <cortex_m::register::primask::Primask::is_inactive>:
_ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:19

    /// All exceptions with configurable priority are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:20
        *self == Primask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::primask::Primask::is_inactive>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::primask::Primask::is_inactive+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE:

00000000 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq>:
_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq+0x58>
  46:	e7ff      	b.n	48 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E:

00000000 <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt>:
_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x2c>
  20:	e7ff      	b.n	22 <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x4e>
  28:	e7ff      	b.n	2a <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  3e:	e7ff      	b.n	40 <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x4c>
  4c:	e010      	b.n	70 <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  60:	e7ff      	b.n	62 <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x6e>
  6e:	e7ff      	b.n	70 <<cortex_m::register::primask::Primask as core::fmt::Debug>::fmt+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.9
00000428 l       .debug_str	00000000 
000004cb l       .debug_str	00000000 
000004d6 l       .debug_str	00000000 
000004f3 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
000004ff l       .debug_str	00000000 
00000516 l       .debug_str	00000000 
0000053a l       .debug_str	00000000 
00000556 l       .debug_str	00000000 
0000055b l       .debug_str	00000000 
00000564 l       .debug_str	00000000 
0000056b l       .debug_str	00000000 
00000584 l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
000005a8 l       .debug_str	00000000 
000005bc l       .debug_str	00000000 
000005c5 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d7 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
00000337 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000348 l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
00000371 l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b3 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003e5 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
00000405 l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
0000041b l       .debug_str	00000000 
0000041f l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
00000452 l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
0000046d l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.262e2ed50a8c2a8371ae5bcb92c35078.0	00000001 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.0
00000000 l     O .rodata..Lanon.262e2ed50a8c2a8371ae5bcb92c35078.1	00000001 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.1
00000000 l     O .rodata.cst8	00000008 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.2
00000000 l     O .rodata..Lanon.262e2ed50a8c2a8371ae5bcb92c35078.3	00000006 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.3
00000000 l     F .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E	00000068 <cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE
00000000 l    d  .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E	00000000 .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E
00000000 l    d  .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E	00000000 .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E	00000078 <cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE	00000028 cortex_m::register::faultmask::Faultmask::is_inactive
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E	00000028 cortex_m::register::faultmask::Faultmask::is_active



Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E:

00000000 <cortex_m::register::faultmask::Faultmask::is_active>:
_ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:14
    Inactive,
}

impl Faultmask {
    /// All exceptions are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:15
        *self == Faultmask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::faultmask::Faultmask::is_active>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::faultmask::Faultmask::is_active+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE:

00000000 <cortex_m::register::faultmask::Faultmask::is_inactive>:
_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:19

    /// All exceptions, except for NMI, are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:20
        *self == Faultmask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <cortex_m::register::faultmask::Faultmask::is_inactive>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <cortex_m::register::faultmask::Faultmask::is_inactive+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E:

00000000 <<cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq>:
_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <<cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <<cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq+0x58>
  46:	e7ff      	b.n	48 <<cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <<cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <<cortex_m::register::faultmask::Faultmask as core::cmp::PartialEq>::eq+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E:

00000000 <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt>:
_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x2c>
  20:	e7ff      	b.n	22 <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x4e>
  28:	e7ff      	b.n	2a <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  3e:	e7ff      	b.n	40 <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x4c>
  4c:	e010      	b.n	70 <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  60:	e7ff      	b.n	62 <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x6e>
  6e:	e7ff      	b.n	70 <<cortex_m::register::faultmask::Faultmask as core::fmt::Debug>::fmt+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.0
00000b1e l       .debug_str	00000000 
000009c7 l       .debug_str	00000000 
00000a2a l       .debug_str	00000000 
00000a91 l       .debug_str	00000000 
00000a96 l       .debug_str	00000000 
00000abd l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000ac5 l       .debug_str	00000000 
00000aca l       .debug_str	00000000 
00000acf l       .debug_str	00000000 
00000ad5 l       .debug_str	00000000 
00000adb l       .debug_str	00000000 
00000ae9 l       .debug_str	00000000 
00000af3 l       .debug_str	00000000 
00000af7 l       .debug_str	00000000 
00000aff l       .debug_str	00000000 
00000b07 l       .debug_str	00000000 
00000b13 l       .debug_str	00000000 
00000b25 l       .debug_str	00000000 
00000b2b l       .debug_str	00000000 
00000b2f l       .debug_str	00000000 
00000b35 l       .debug_str	00000000 
00000b3b l       .debug_str	00000000 
00000b3e l       .debug_str	00000000 
00000b4d l       .debug_str	00000000 
00000b54 l       .debug_str	00000000 
00000b60 l       .debug_str	00000000 
00000b79 l       .debug_str	00000000 
00000b7e l       .debug_str	00000000 
00000b8f l       .debug_str	00000000 
00000b99 l       .debug_str	00000000 
00000bf7 l       .debug_str	00000000 
00000c02 l       .debug_str	00000000 
00000c1f l       .debug_str	00000000 
00000c27 l       .debug_str	00000000 
00000c3e l       .debug_str	00000000 
00000c62 l       .debug_str	00000000 
00000c7e l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000c9c l       .debug_str	00000000 
00000ca6 l       .debug_str	00000000 
00000cc0 l       .debug_str	00000000 
00000ccd l       .debug_str	00000000 
00000ccf l       .debug_str	00000000 
00000cd1 l       .debug_str	00000000 
00000cd5 l       .debug_str	00000000 
00000cd9 l       .debug_str	00000000 
00000cdf l       .debug_str	00000000 
00000ce4 l       .debug_str	00000000 
00000ced l       .debug_str	00000000 
00000cf5 l       .debug_str	00000000 
00000d06 l       .debug_str	00000000 
00000d0f l       .debug_str	00000000 
00000d11 l       .debug_str	00000000 
00000d35 l       .debug_str	00000000 
00000d3f l       .debug_str	00000000 
00000d67 l       .debug_str	00000000 
00000d70 l       .debug_str	00000000 
00000d72 l       .debug_str	00000000 
00000ddc l       .debug_str	00000000 
00000e25 l       .debug_str	00000000 
00000e2c l       .debug_str	00000000 
00000e30 l       .debug_str	00000000 
00000e35 l       .debug_str	00000000 
00000e37 l       .debug_str	00000000 
00000e59 l       .debug_str	00000000 
00000e5e l       .debug_str	00000000 
00000e62 l       .debug_str	00000000 
00000e68 l       .debug_str	00000000 
00000e70 l       .debug_str	00000000 
00000e76 l       .debug_str	00000000 
00000e81 l       .debug_str	00000000 
00000e95 l       .debug_str	00000000 
00000e9e l       .debug_str	00000000 
00000ea9 l       .debug_str	00000000 
00000eb5 l       .debug_str	00000000 
00000ebe l       .debug_str	00000000 
00000ec5 l       .debug_str	00000000 
00000ed0 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000368 l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
0000040d l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
00000467 l       .debug_str	00000000 
0000047a l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
00000548 l       .debug_str	00000000 
000005a8 l       .debug_str	00000000 
000005b0 l       .debug_str	00000000 
000005c1 l       .debug_str	00000000 
00000626 l       .debug_str	00000000 
00000656 l       .debug_str	00000000 
0000065f l       .debug_str	00000000 
0000069b l       .debug_str	00000000 
000006af l       .debug_str	00000000 
000006b1 l       .debug_str	00000000 
000006ec l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
00000750 l       .debug_str	00000000 
00000780 l       .debug_str	00000000 
00000789 l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
0000079c l       .debug_str	00000000 
000007a3 l       .debug_str	00000000 
000007a9 l       .debug_str	00000000 
000007e3 l       .debug_str	00000000 
000007f5 l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
00000849 l       .debug_str	00000000 
00000850 l       .debug_str	00000000 
00000855 l       .debug_str	00000000 
0000085a l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
0000086f l       .debug_str	00000000 
00000892 l       .debug_str	00000000 
000008e7 l       .debug_str	00000000 
000008ea l       .debug_str	00000000 
000008ef l       .debug_str	00000000 
0000094f l       .debug_str	00000000 
0000095b l       .debug_str	00000000 
00000977 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.0	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.0
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.10	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.10
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.11	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.11
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.12	00000015 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.12
00000000 l     O .rodata.cst4	00000004 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.13
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.14	00000010 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.14
00000000 l     O .rodata.cst16	00000010 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.15
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.16	0000000b .Lanon.22f2e39f4b6fedff1d05711ea8193b98.16
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.17	00000010 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.17
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.2	00000008 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.2
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.3	00000000 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.3
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.4	00000001 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.4
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.5	00000023 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.5
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.6	0000002b .Lanon.22f2e39f4b6fedff1d05711ea8193b98.6
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.8	00000008 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.8
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.9	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.9
00000000 l     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E	0000002e <cstr_core::CStr as core::fmt::Debug>::fmt::{{closure}}
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E	00000022 cstr_core::FromBytesWithNulError::interior_nul
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E	00000016 cstr_core::FromBytesWithNulError::not_nul_terminated
00000000 l     F .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E	00000016 cstr_core::CStr::to_bytes_with_nul
00000000 l     F .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE	00000016 cstr_core::CStr::from_bytes_with_nul_unchecked
00000000 l     F .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E	00000064 cstr_core::CStr::to_bytes
00000000 l     F .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E	0000004e cstr_core::strlen
00000000 l     O .rodata.str.0	00000057 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E
00000000 l    d  .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E	00000000 .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E
00000000 l    d  .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E	00000000 .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E	00000000 .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E	00000000 .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E
00000000 l    d  .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E	00000000 .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E
00000000 l    d  .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E	00000000 .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E
00000000 l    d  .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE	00000000 .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE
00000000 l    d  .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E	00000000 .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E
00000000 l    d  .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE	00000000 .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE
00000000 l    d  .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E	00000000 .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E
00000000 l    d  .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E	00000000 .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E
00000000 l    d  .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E	00000000 .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E
00000000 l    d  .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E	00000000 .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E
00000000 l    d  .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E	00000000 .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E
00000000 l    d  .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E	00000000 .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E
00000000 l    d  .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE	00000000 .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE
00000000 l    d  .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE	00000000 .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.1	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.1
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.7	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.7
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.14	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.14
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.17	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.17
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <core::iter::adapters::flatten::FlatMap<I,U,F> as core::iter::traits::iterator::Iterator>::next
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E	00000028 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::field
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::builders::DebugStruct::field
00000000         *UND*	00000000 core::fmt::builders::DebugStruct::finish
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000         *UND*	00000000 core::fmt::Formatter::debug_struct
00000000         *UND*	00000000 core::fmt::Formatter::write_fmt
00000000         *UND*	00000000 core::fmt::Formatter::write_str
00000000 g     F .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E	00000026 core::ops::function::impls::<impl core::ops::function::FnOnce<A> for &mut F>::call_once
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000         *UND*	00000000 core::ptr::<impl *const T>::offset
00000000         *UND*	00000000 core::str::from_utf8
00000000         *UND*	00000000 core::iter::traits::iterator::Iterator::flat_map
00000000         *UND*	00000000 core::slice::from_raw_parts
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::iter
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000         *UND*	00000000 core::slice::<impl core::cmp::Ord for [T]>::cmp
00000000         *UND*	00000000 core::slice::<impl core::cmp::PartialOrd for [T]>::partial_cmp
00000000         *UND*	00000000 core::slice::<impl core::ops::index::Index<I> for [T]>::index
00000000         *UND*	00000000 core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 <T as core::convert::From<T>>::from
00000000 g     F .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E	00000052 <cstr_core::CStr as core::cmp::Ord>::cmp
00000000 g     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E	000001b0 <cstr_core::CStr as core::fmt::Debug>::fmt
00000000 g     F .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E	00000056 <cstr_core::CStr as core::cmp::PartialEq>::eq
00000000         *UND*	00000000 <core::fmt::Formatter as core::fmt::Write>::write_char
00000000 g     F .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E	00000052 <cstr_core::CStr as core::cmp::PartialOrd>::partial_cmp
00000000 g     F .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E	0000002a <&cstr_core::CStr as core::default::Default>::default
00000000         *UND*	00000000 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000 g     F .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE	00000072 <cstr_core::FromBytesWithNulError as core::fmt::Debug>::fmt
00000000         *UND*	00000000 .hidden memchr::memchr
00000000 g     F .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E	00000174 <cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::from_error
00000000         *UND*	00000000 <core::result::Result<T,E> as core::ops::try::Try>::into_result
00000000 g     F .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE	00000094 <cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt
00000000 g     F .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E	000000c0 cstr_core::CStr::from_bytes_with_nul
00000000 g     F .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E	00000036 cstr_core::CStr::to_str
00000000 g     F .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE	0000005c cstr_core::CStr::from_ptr
00000000         *UND*	00000000 .hidden cstr_core::ascii::escape_default



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <<&T as core::fmt::Debug>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E:

00000000 <core::ops::function::impls::<impl core::ops::function::FnOnce<A> for &mut F>::call_once>:
_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:278
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9104      	str	r1, [sp, #16]
   c:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:279
   e:	9904      	ldr	r1, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9303      	str	r3, [sp, #12]
  14:	f8cd c008 	str.w	ip, [sp, #8]
  18:	f8cd e004 	str.w	lr, [sp, #4]
  1c:	f7ff fffe 	bl	0 <core::ops::function::impls::<impl core::ops::function::FnOnce<A> for &mut F>::call_once>
  20:	e7ff      	b.n	22 <core::ops::function::impls::<impl core::ops::function::FnOnce<A> for &mut F>::call_once+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:280
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E:

00000000 <cstr_core::strlen>:
_ZN9cstr_core6strlen17h68dcf3f613f90af3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:47

/// Re-export c_char
pub use cty::c_char;

#[inline]
unsafe fn strlen(p: *const c_char) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
   8:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:48
    let mut n = 0;
   a:	9005      	str	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
   c:	9103      	str	r1, [sp, #12]
   e:	e7ff      	b.n	10 <cstr_core::strlen+0x10>
  10:	9804      	ldr	r0, [sp, #16]
  12:	9905      	ldr	r1, [sp, #20]
  14:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  18:	9002      	str	r0, [sp, #8]
  1a:	e002      	b.n	22 <cstr_core::strlen+0x22>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:52
        n += 1;
    }
    n
  1c:	9805      	ldr	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:53
}
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  22:	9802      	ldr	r0, [sp, #8]
  24:	7801      	ldrb	r1, [r0, #0]
  26:	2900      	cmp	r1, #0
  28:	d0f8      	beq.n	1c <cstr_core::strlen+0x1c>
  2a:	e7ff      	b.n	2c <cstr_core::strlen+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  2c:	9805      	ldr	r0, [sp, #20]
  2e:	1c41      	adds	r1, r0, #1
  30:	460a      	mov	r2, r1
  32:	4281      	cmp	r1, r0
  34:	9201      	str	r2, [sp, #4]
  36:	d303      	bcc.n	40 <cstr_core::strlen+0x40>
  38:	e7ff      	b.n	3a <cstr_core::strlen+0x3a>
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	9005      	str	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  3e:	e7e7      	b.n	10 <cstr_core::strlen+0x10>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <core::panicking::panic>
  4c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E:

00000000 <cstr_core::FromBytesWithNulError::interior_nul>:
_ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:332
    InteriorNul(usize),
    NotNulTerminated,
}

impl FromBytesWithNulError {
    fn interior_nul(pos: usize) -> FromBytesWithNulError {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:334
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::InteriorNul(pos),
   6:	9801      	ldr	r0, [sp, #4]
   8:	9005      	str	r0, [sp, #20]
   a:	2000      	movs	r0, #0
   c:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:333
        FromBytesWithNulError {
   e:	9804      	ldr	r0, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9002      	str	r0, [sp, #8]
  14:	9203      	str	r2, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:336
        }
    }
  16:	9802      	ldr	r0, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9100      	str	r1, [sp, #0]
  1c:	4611      	mov	r1, r2
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E:

00000000 <cstr_core::FromBytesWithNulError::not_nul_terminated>:
_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:337
    fn not_nul_terminated() -> FromBytesWithNulError {
   0:	b084      	sub	sp, #16
   2:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:339
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::NotNulTerminated,
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:338
        FromBytesWithNulError {
   6:	9802      	ldr	r0, [sp, #8]
   8:	9903      	ldr	r1, [sp, #12]
   a:	9000      	str	r0, [sp, #0]
   c:	9101      	str	r1, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:341
        }
    }
   e:	9800      	ldr	r0, [sp, #0]
  10:	9901      	ldr	r1, [sp, #4]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E:

00000000 <<cstr_core::CStr as core::fmt::Debug>::fmt>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:670
        s.into_bytes()
    }
}

impl fmt::Debug for CStr {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c6      	sub	sp, #280	; 0x118
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9010      	str	r0, [sp, #64]	; 0x40
   c:	9111      	str	r1, [sp, #68]	; 0x44
   e:	9212      	str	r2, [sp, #72]	; 0x48
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  10:	9812      	ldr	r0, [sp, #72]	; 0x48
  12:	4669      	mov	r1, sp
  14:	2200      	movs	r2, #0
  16:	600a      	str	r2, [r1, #0]
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f240 0200 	movw	r2, #0
  24:	f2c0 0200 	movt	r2, #0
  28:	ac14      	add	r4, sp, #80	; 0x50
  2a:	2501      	movs	r5, #1
  2c:	900f      	str	r0, [sp, #60]	; 0x3c
  2e:	4620      	mov	r0, r4
  30:	920e      	str	r2, [sp, #56]	; 0x38
  32:	462a      	mov	r2, r5
  34:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  36:	930d      	str	r3, [sp, #52]	; 0x34
  38:	4623      	mov	r3, r4
  3a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  3e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  46:	e7ff      	b.n	48 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x48>
  48:	a914      	add	r1, sp, #80	; 0x50
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	f7ff fffe 	bl	0 <core::fmt::Formatter::write_fmt>
  50:	900a      	str	r0, [sp, #40]	; 0x28
  52:	e7ff      	b.n	54 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x54>
  54:	980a      	ldr	r0, [sp, #40]	; 0x28
  56:	f000 0001 	and.w	r0, r0, #1
  5a:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
  5e:	f88d 004f 	strb.w	r0, [sp, #79]	; 0x4f
  62:	e7ff      	b.n	64 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x64>
  64:	f89d 004f 	ldrb.w	r0, [sp, #79]	; 0x4f
  68:	07c1      	lsls	r1, r0, #31
  6a:	2900      	cmp	r1, #0
  6c:	9009      	str	r0, [sp, #36]	; 0x24
  6e:	d012      	beq.n	96 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x96>
  70:	e7ff      	b.n	72 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x72>
  72:	9809      	ldr	r0, [sp, #36]	; 0x24
  74:	2801      	cmp	r0, #1
  76:	d001      	beq.n	7c <<cstr_core::CStr as core::fmt::Debug>::fmt+0x7c>
  78:	e7ff      	b.n	7a <<cstr_core::CStr as core::fmt::Debug>::fmt+0x7a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
            .flat_map(|&b| ascii::escape_default(b))
        {
            f.write_char(byte as char)?;
        }
        write!(f, "\"")
    }
  7a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  7c:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  80:	e7ff      	b.n	2 <<core::result::Result<T,E> as core::ops::try::Try>::from_error+0x2>
  82:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
  86:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
  8a:	e7ff      	b.n	8c <<cstr_core::CStr as core::fmt::Debug>::fmt+0x8c>
  8c:	e7ff      	b.n	8e <<cstr_core::CStr as core::fmt::Debug>::fmt+0x8e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
  8e:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
  92:	b046      	add	sp, #280	; 0x118
  94:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
  96:	9810      	ldr	r0, [sp, #64]	; 0x40
  98:	9911      	ldr	r1, [sp, #68]	; 0x44
  9a:	f7ff fffe 	bl	0 <<cstr_core::CStr as core::fmt::Debug>::fmt>
  9e:	9008      	str	r0, [sp, #32]
  a0:	9107      	str	r1, [sp, #28]
  a2:	e7ff      	b.n	a4 <<cstr_core::CStr as core::fmt::Debug>::fmt+0xa4>
  a4:	9808      	ldr	r0, [sp, #32]
  a6:	9907      	ldr	r1, [sp, #28]
  a8:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::iter>
  ac:	9006      	str	r0, [sp, #24]
  ae:	9105      	str	r1, [sp, #20]
  b0:	e7ff      	b.n	b2 <<cstr_core::CStr as core::fmt::Debug>::fmt+0xb2>
  b2:	a826      	add	r0, sp, #152	; 0x98
  b4:	9906      	ldr	r1, [sp, #24]
  b6:	9a05      	ldr	r2, [sp, #20]
  b8:	f7ff fffe 	bl	0 <core::iter::traits::iterator::Iterator::flat_map>
  bc:	e7ff      	b.n	be <<cstr_core::CStr as core::fmt::Debug>::fmt+0xbe>
  be:	a81c      	add	r0, sp, #112	; 0x70
  c0:	a926      	add	r1, sp, #152	; 0x98
  c2:	f7ff fffe 	bl	0 <<I as core::iter::traits::collect::IntoIterator>::into_iter>
  c6:	e7ff      	b.n	c8 <<cstr_core::CStr as core::fmt::Debug>::fmt+0xc8>
  c8:	a81c      	add	r0, sp, #112	; 0x70
  ca:	a931      	add	r1, sp, #196	; 0xc4
  cc:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  d0:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  d4:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  d8:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
  dc:	e7ff      	b.n	de <<cstr_core::CStr as core::fmt::Debug>::fmt+0xde>
  de:	a831      	add	r0, sp, #196	; 0xc4
  e0:	f7ff fffe 	bl	0 <<core::iter::adapters::flatten::FlatMap<I,U,F> as core::iter::traits::iterator::Iterator>::next>
  e4:	f88d 10f1 	strb.w	r1, [sp, #241]	; 0xf1
  e8:	f88d 00f0 	strb.w	r0, [sp, #240]	; 0xf0
  ec:	e7ff      	b.n	ee <<cstr_core::CStr as core::fmt::Debug>::fmt+0xee>
  ee:	f89d 00f0 	ldrb.w	r0, [sp, #240]	; 0xf0
  f2:	07c1      	lsls	r1, r0, #31
  f4:	2900      	cmp	r1, #0
  f6:	9004      	str	r0, [sp, #16]
  f8:	d017      	beq.n	12a <<cstr_core::CStr as core::fmt::Debug>::fmt+0x12a>
  fa:	e7ff      	b.n	fc <<cstr_core::CStr as core::fmt::Debug>::fmt+0xfc>
  fc:	9804      	ldr	r0, [sp, #16]
  fe:	2801      	cmp	r0, #1
 100:	d1bb      	bne.n	7a <<cstr_core::CStr as core::fmt::Debug>::fmt+0x7a>
 102:	e7ff      	b.n	104 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x104>
 104:	f89d 00f1 	ldrb.w	r0, [sp, #241]	; 0xf1
 108:	f88d 00f5 	strb.w	r0, [sp, #245]	; 0xf5
 10c:	f89d 00f5 	ldrb.w	r0, [sp, #245]	; 0xf5
 110:	f88d 00ef 	strb.w	r0, [sp, #239]	; 0xef
 114:	f89d 00ef 	ldrb.w	r0, [sp, #239]	; 0xef
 118:	f88d 00f6 	strb.w	r0, [sp, #246]	; 0xf6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 11c:	9812      	ldr	r0, [sp, #72]	; 0x48
 11e:	f89d 10f6 	ldrb.w	r1, [sp, #246]	; 0xf6
 122:	f7ff fffe 	bl	0 <<core::fmt::Formatter as core::fmt::Write>::write_char>
 126:	9003      	str	r0, [sp, #12]
 128:	e003      	b.n	132 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x132>
 12a:	a831      	add	r0, sp, #196	; 0xc4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 12c:	f7ff fffe 	bl	0 <core::ptr::real_drop_in_place>
 130:	e021      	b.n	176 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x176>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 132:	9803      	ldr	r0, [sp, #12]
 134:	f000 0001 	and.w	r0, r0, #1
 138:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
 13c:	f88d 00f7 	strb.w	r0, [sp, #247]	; 0xf7
 140:	e7ff      	b.n	142 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x142>
 142:	f89d 00f7 	ldrb.w	r0, [sp, #247]	; 0xf7
 146:	07c1      	lsls	r1, r0, #31
 148:	2900      	cmp	r1, #0
 14a:	9002      	str	r0, [sp, #8]
 14c:	d012      	beq.n	174 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x174>
 14e:	e7ff      	b.n	150 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x150>
 150:	9802      	ldr	r0, [sp, #8]
 152:	2801      	cmp	r0, #1
 154:	f47f af91 	bne.w	7a <<cstr_core::CStr as core::fmt::Debug>::fmt+0x7a>
 158:	e7ff      	b.n	2 <<T as core::convert::From<T>>::from+0x2>
 15a:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
 15e:	e7ff      	b.n	2 <<core::result::Result<T,E> as core::ops::try::Try>::from_error+0x2>
 160:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
 164:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
 168:	e7ff      	b.n	16a <<cstr_core::CStr as core::fmt::Debug>::fmt+0x16a>
 16a:	a831      	add	r0, sp, #196	; 0xc4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 16c:	f7ff fffe 	bl	0 <core::ptr::real_drop_in_place>
 170:	e7ff      	b.n	172 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x172>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 172:	e78c      	b.n	8e <<cstr_core::CStr as core::fmt::Debug>::fmt+0x8e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
 174:	e7b3      	b.n	de <<cstr_core::CStr as core::fmt::Debug>::fmt+0xde>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:678
        write!(f, "\"")
 176:	9812      	ldr	r0, [sp, #72]	; 0x48
 178:	4669      	mov	r1, sp
 17a:	2200      	movs	r2, #0
 17c:	600a      	str	r2, [r1, #0]
 17e:	f240 0100 	movw	r1, #0
 182:	f2c0 0100 	movt	r1, #0
 186:	f240 0300 	movw	r3, #0
 18a:	f2c0 0300 	movt	r3, #0
 18e:	aa40      	add	r2, sp, #256	; 0x100
 190:	f04f 0c01 	mov.w	ip, #1
 194:	9001      	str	r0, [sp, #4]
 196:	4610      	mov	r0, r2
 198:	4662      	mov	r2, ip
 19a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 19e:	e7ff      	b.n	1a0 <<cstr_core::CStr as core::fmt::Debug>::fmt+0x1a0>
 1a0:	a940      	add	r1, sp, #256	; 0x100
 1a2:	9801      	ldr	r0, [sp, #4]
 1a4:	f7ff fffe 	bl	0 <core::fmt::Formatter::write_fmt>
 1a8:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
 1ac:	e7ff      	b.n	1ae <<cstr_core::CStr as core::fmt::Debug>::fmt+0x1ae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
 1ae:	e76e      	b.n	8e <<cstr_core::CStr as core::fmt::Debug>::fmt+0x8e>

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E:

00000000 <<cstr_core::CStr as core::fmt::Debug>::fmt::{{closure}}>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
   e:	9904      	ldr	r1, [sp, #16]
  10:	7809      	ldrb	r1, [r1, #0]
  12:	f88d 1017 	strb.w	r1, [sp, #23]
  16:	f89d 1017 	ldrb.w	r1, [sp, #23]
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <cstr_core::ascii::escape_default>
  28:	e7ff      	b.n	2a <<cstr_core::CStr as core::fmt::Debug>::fmt::{{closure}}+0x2a>
  2a:	b006      	add	sp, #24
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E:

00000000 <<&cstr_core::CStr as core::default::Default>::default>:
_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:683
}

impl<'a> Default for &'a CStr {
    fn default() -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:685
        const SLICE: &'static [c_char] = &[0];
        unsafe { CStr::from_ptr(SLICE.as_ptr()) }
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	2101      	movs	r1, #1
   e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  12:	9003      	str	r0, [sp, #12]
  14:	e7ff      	b.n	16 <<&cstr_core::CStr as core::default::Default>::default+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <<&cstr_core::CStr as core::default::Default>::default>
  1c:	9002      	str	r0, [sp, #8]
  1e:	9101      	str	r1, [sp, #4]
  20:	e7ff      	b.n	22 <<&cstr_core::CStr as core::default::Default>::default+0x22>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:686
    }
  22:	9802      	ldr	r0, [sp, #8]
  24:	9901      	ldr	r1, [sp, #4]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E:

00000000 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt>:
_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:820
        write!(f, "nul byte found in provided data at position: {}", self.0)
    }
}

impl fmt::Display for FromBytesWithNulError {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b0a6      	sub	sp, #152	; 0x98
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900f      	str	r0, [sp, #60]	; 0x3c
   a:	9110      	str	r1, [sp, #64]	; 0x40
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:822
        match self.kind {
            FromBytesWithNulErrorKind::InteriorNul(..) => {
   c:	980f      	ldr	r0, [sp, #60]	; 0x3c
   e:	6800      	ldr	r0, [r0, #0]
  10:	2800      	cmp	r0, #0
  12:	920e      	str	r2, [sp, #56]	; 0x38
  14:	930d      	str	r3, [sp, #52]	; 0x34
  16:	900c      	str	r0, [sp, #48]	; 0x30
  18:	d005      	beq.n	26 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x26>
  1a:	e7ff      	b.n	1c <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x1c>
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	2801      	cmp	r0, #1
  20:	d02c      	beq.n	7c <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x7c>
  22:	e7ff      	b.n	24 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
        }
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
            write!(f, " at byte pos {}", pos)?;
        }
        Ok(())
    }
  24:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:823
                f.write_str("data provided contains an interior nul byte")?
  26:	9810      	ldr	r0, [sp, #64]	; 0x40
  28:	f240 0100 	movw	r1, #0
  2c:	f2c0 0100 	movt	r1, #0
  30:	222b      	movs	r2, #43	; 0x2b
  32:	f7ff fffe 	bl	0 <core::fmt::Formatter::write_str>
  36:	900b      	str	r0, [sp, #44]	; 0x2c
  38:	e7ff      	b.n	3a <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x3a>
  3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
  44:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
  48:	e7ff      	b.n	4a <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x4a>
  4a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
  4e:	07c1      	lsls	r1, r0, #31
  50:	2900      	cmp	r1, #0
  52:	900a      	str	r0, [sp, #40]	; 0x28
  54:	d011      	beq.n	7a <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x7a>
  56:	e7ff      	b.n	58 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x58>
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	2801      	cmp	r0, #1
  5c:	d1e2      	bne.n	24 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x24>
  5e:	e7ff      	b.n	60 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x60>
  60:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  64:	e7ff      	b.n	2 <<core::result::Result<T,E> as core::ops::try::Try>::from_error+0x2>
  66:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
  6a:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  6e:	e7ff      	b.n	70 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x70>
  70:	e7ff      	b.n	72 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
  72:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  76:	b026      	add	sp, #152	; 0x98
  78:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  7a:	e026      	b.n	ca <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:826
                f.write_str("data provided is not nul terminated")?
  7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	2223      	movs	r2, #35	; 0x23
  88:	f7ff fffe 	bl	0 <core::fmt::Formatter::write_str>
  8c:	9009      	str	r0, [sp, #36]	; 0x24
  8e:	e7ff      	b.n	90 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x90>
  90:	9809      	ldr	r0, [sp, #36]	; 0x24
  92:	f000 0001 	and.w	r0, r0, #1
  96:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
  9a:	f88d 0053 	strb.w	r0, [sp, #83]	; 0x53
  9e:	e7ff      	b.n	a0 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xa0>
  a0:	f89d 0053 	ldrb.w	r0, [sp, #83]	; 0x53
  a4:	07c1      	lsls	r1, r0, #31
  a6:	2900      	cmp	r1, #0
  a8:	9008      	str	r0, [sp, #32]
  aa:	d00d      	beq.n	c8 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xc8>
  ac:	e7ff      	b.n	ae <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xae>
  ae:	9808      	ldr	r0, [sp, #32]
  b0:	2801      	cmp	r0, #1
  b2:	d1b7      	bne.n	24 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x24>
  b4:	e7ff      	b.n	b6 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xb6>
  b6:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  ba:	e7ff      	b.n	2 <<core::result::Result<T,E> as core::ops::try::Try>::from_error+0x2>
  bc:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
  c0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  c4:	e7ff      	b.n	c6 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xc6>
  c6:	e7d4      	b.n	72 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  c8:	e7ff      	b.n	ca <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
  ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
  cc:	6800      	ldr	r0, [r0, #0]
  ce:	2800      	cmp	r0, #0
  d0:	d14c      	bne.n	16c <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x16c>
  d2:	e7ff      	b.n	d4 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xd4>
  d4:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d6:	6840      	ldr	r0, [r0, #4]
  d8:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:830
            write!(f, " at byte pos {}", pos)?;
  da:	9810      	ldr	r0, [sp, #64]	; 0x40
  dc:	a917      	add	r1, sp, #92	; 0x5c
  de:	9121      	str	r1, [sp, #132]	; 0x84
  e0:	9921      	ldr	r1, [sp, #132]	; 0x84
  e2:	9122      	str	r1, [sp, #136]	; 0x88
  e4:	9922      	ldr	r1, [sp, #136]	; 0x88
  e6:	f240 0200 	movw	r2, #0
  ea:	f2c0 0200 	movt	r2, #0
  ee:	9007      	str	r0, [sp, #28]
  f0:	4608      	mov	r0, r1
  f2:	4611      	mov	r1, r2
  f4:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  f8:	9006      	str	r0, [sp, #24]
  fa:	9105      	str	r1, [sp, #20]
  fc:	e7ff      	b.n	fe <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0xfe>
  fe:	9806      	ldr	r0, [sp, #24]
 100:	901f      	str	r0, [sp, #124]	; 0x7c
 102:	9905      	ldr	r1, [sp, #20]
 104:	9120      	str	r1, [sp, #128]	; 0x80
 106:	466a      	mov	r2, sp
 108:	2301      	movs	r3, #1
 10a:	6013      	str	r3, [r2, #0]
 10c:	f240 0100 	movw	r1, #0
 110:	f2c0 0100 	movt	r1, #0
 114:	a819      	add	r0, sp, #100	; 0x64
 116:	aa1f      	add	r2, sp, #124	; 0x7c
 118:	9204      	str	r2, [sp, #16]
 11a:	461a      	mov	r2, r3
 11c:	9b04      	ldr	r3, [sp, #16]
 11e:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 122:	e7ff      	b.n	124 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x124>
 124:	a919      	add	r1, sp, #100	; 0x64
 126:	9807      	ldr	r0, [sp, #28]
 128:	f7ff fffe 	bl	0 <core::fmt::Formatter::write_fmt>
 12c:	9003      	str	r0, [sp, #12]
 12e:	e7ff      	b.n	130 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x130>
 130:	9803      	ldr	r0, [sp, #12]
 132:	f000 0001 	and.w	r0, r0, #1
 136:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>
 13a:	f88d 0063 	strb.w	r0, [sp, #99]	; 0x63
 13e:	e7ff      	b.n	140 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x140>
 140:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
 144:	07c1      	lsls	r1, r0, #31
 146:	2900      	cmp	r1, #0
 148:	9002      	str	r0, [sp, #8]
 14a:	d00e      	beq.n	16a <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x16a>
 14c:	e7ff      	b.n	14e <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x14e>
 14e:	9802      	ldr	r0, [sp, #8]
 150:	2801      	cmp	r0, #1
 152:	f47f af67 	bne.w	24 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x24>
 156:	e7ff      	b.n	2 <<T as core::convert::From<T>>::from+0x2>
 158:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
 15c:	e7ff      	b.n	2 <<core::result::Result<T,E> as core::ops::try::Try>::from_error+0x2>
 15e:	f7ff fffe 	bl	0 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>
 162:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
 166:	e7ff      	b.n	168 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x168>
 168:	e783      	b.n	72 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
 16a:	e7ff      	b.n	16c <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x16c>
 16c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:832
        Ok(())
 16e:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
 172:	e77e      	b.n	72 <<cstr_core::FromBytesWithNulError as core::fmt::Display>::fmt+0x72>

Disassembly of section .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE:

00000000 <cstr_core::CStr::from_ptr>:
_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:895
    ///     let slice = CStr::from_ptr(my_string());
    ///     println!("string returned: {}", slice.to_str().unwrap());
    /// }
    /// # }
    /// ```
    pub unsafe fn from_ptr<'a>(ptr: *const c_char) -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9007      	str	r0, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:896
        let len = strlen(ptr);
   8:	9807      	ldr	r0, [sp, #28]
   a:	9106      	str	r1, [sp, #24]
   c:	f7ff fffe 	bl	0 <cstr_core::CStr::from_ptr>
  10:	9008      	str	r0, [sp, #32]
  12:	e7ff      	b.n	14 <cstr_core::CStr::from_ptr+0x14>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:897
        let ptr = ptr as *const u8;
  14:	9807      	ldr	r0, [sp, #28]
  16:	9009      	str	r0, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  18:	9809      	ldr	r0, [sp, #36]	; 0x24
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	1c4a      	adds	r2, r1, #1
  1e:	4613      	mov	r3, r2
  20:	428a      	cmp	r2, r1
  22:	9005      	str	r0, [sp, #20]
  24:	9304      	str	r3, [sp, #16]
  26:	d312      	bcc.n	4e <cstr_core::CStr::from_ptr+0x4e>
  28:	e7ff      	b.n	2a <cstr_core::CStr::from_ptr+0x2a>
  2a:	9805      	ldr	r0, [sp, #20]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	f7ff fffe 	bl	0 <core::slice::from_raw_parts>
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	e7ff      	b.n	38 <cstr_core::CStr::from_ptr+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	f7ff fffe 	bl	0 <cstr_core::CStr::from_ptr>
  40:	9001      	str	r0, [sp, #4]
  42:	9100      	str	r1, [sp, #0]
  44:	e7ff      	b.n	46 <cstr_core::CStr::from_ptr+0x46>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:899
    }
  46:	9801      	ldr	r0, [sp, #4]
  48:	9900      	ldr	r1, [sp, #0]
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  4e:	f240 0000 	movw	r0, #0
  52:	f2c0 0000 	movt	r0, #0
  56:	f7ff fffe 	bl	0 <core::panicking::panic>
  5a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E:

00000000 <cstr_core::CStr::from_bytes_with_nul>:
_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:933
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"he\0llo\0");
    /// assert!(c_str.is_err());
    /// ```
    pub fn from_bytes_with_nul(bytes: &[u8]) -> Result<&CStr, FromBytesWithNulError> {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	910b      	str	r1, [sp, #44]	; 0x2c
   a:	920c      	str	r2, [sp, #48]	; 0x30
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:934
        let nul_pos = memchr::memchr(0, bytes);
   c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  10:	f04f 0e00 	mov.w	lr, #0
  14:	900a      	str	r0, [sp, #40]	; 0x28
  16:	4670      	mov	r0, lr
  18:	9309      	str	r3, [sp, #36]	; 0x24
  1a:	f8cd c020 	str.w	ip, [sp, #32]
  1e:	f7ff fffe 	bl	0 <memchr::memchr>
  22:	910e      	str	r1, [sp, #56]	; 0x38
  24:	900d      	str	r0, [sp, #52]	; 0x34
  26:	e7ff      	b.n	28 <cstr_core::CStr::from_bytes_with_nul+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  28:	980d      	ldr	r0, [sp, #52]	; 0x34
  2a:	2801      	cmp	r0, #1
  2c:	d133      	bne.n	96 <cstr_core::CStr::from_bytes_with_nul+0x96>
  2e:	e7ff      	b.n	30 <cstr_core::CStr::from_bytes_with_nul+0x30>
  30:	980e      	ldr	r0, [sp, #56]	; 0x38
  32:	900f      	str	r0, [sp, #60]	; 0x3c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  34:	980f      	ldr	r0, [sp, #60]	; 0x3c
  36:	1c41      	adds	r1, r0, #1
  38:	460a      	mov	r2, r1
  3a:	4281      	cmp	r1, r0
  3c:	9207      	str	r2, [sp, #28]
  3e:	d338      	bcc.n	b2 <cstr_core::CStr::from_bytes_with_nul+0xb2>
  40:	e7ff      	b.n	42 <cstr_core::CStr::from_bytes_with_nul+0x42>
  42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  44:	990c      	ldr	r1, [sp, #48]	; 0x30
  46:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  4a:	9006      	str	r0, [sp, #24]
  4c:	e7ff      	b.n	4e <cstr_core::CStr::from_bytes_with_nul+0x4e>
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9906      	ldr	r1, [sp, #24]
  52:	4288      	cmp	r0, r1
  54:	d010      	beq.n	78 <cstr_core::CStr::from_bytes_with_nul+0x78>
  56:	e7ff      	b.n	58 <cstr_core::CStr::from_bytes_with_nul+0x58>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:937
                return Err(FromBytesWithNulError::interior_nul(nul_pos));
  58:	980f      	ldr	r0, [sp, #60]	; 0x3c
  5a:	f7ff fffe 	bl	0 <cstr_core::CStr::from_bytes_with_nul>
  5e:	9005      	str	r0, [sp, #20]
  60:	9104      	str	r1, [sp, #16]
  62:	e7ff      	b.n	64 <cstr_core::CStr::from_bytes_with_nul+0x64>
  64:	9805      	ldr	r0, [sp, #20]
  66:	990a      	ldr	r1, [sp, #40]	; 0x28
  68:	6048      	str	r0, [r1, #4]
  6a:	9a04      	ldr	r2, [sp, #16]
  6c:	608a      	str	r2, [r1, #8]
  6e:	2301      	movs	r3, #1
  70:	600b      	str	r3, [r1, #0]
  72:	e7ff      	b.n	74 <cstr_core::CStr::from_bytes_with_nul+0x74>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
            }
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
        } else {
            Err(FromBytesWithNulError::not_nul_terminated())
        }
    }
  74:	b010      	add	sp, #64	; 0x40
  76:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:939
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
  78:	980b      	ldr	r0, [sp, #44]	; 0x2c
  7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  7c:	f7ff fffe 	bl	0 <cstr_core::CStr::from_bytes_with_nul>
  80:	9003      	str	r0, [sp, #12]
  82:	9102      	str	r1, [sp, #8]
  84:	e7ff      	b.n	86 <cstr_core::CStr::from_bytes_with_nul+0x86>
  86:	9803      	ldr	r0, [sp, #12]
  88:	990a      	ldr	r1, [sp, #40]	; 0x28
  8a:	6048      	str	r0, [r1, #4]
  8c:	9a02      	ldr	r2, [sp, #8]
  8e:	608a      	str	r2, [r1, #8]
  90:	2300      	movs	r3, #0
  92:	600b      	str	r3, [r1, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  94:	e00c      	b.n	b0 <cstr_core::CStr::from_bytes_with_nul+0xb0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:941
            Err(FromBytesWithNulError::not_nul_terminated())
  96:	f7ff fffe 	bl	0 <cstr_core::CStr::from_bytes_with_nul>
  9a:	9001      	str	r0, [sp, #4]
  9c:	9100      	str	r1, [sp, #0]
  9e:	e7ff      	b.n	a0 <cstr_core::CStr::from_bytes_with_nul+0xa0>
  a0:	9801      	ldr	r0, [sp, #4]
  a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  a4:	6048      	str	r0, [r1, #4]
  a6:	9a00      	ldr	r2, [sp, #0]
  a8:	608a      	str	r2, [r1, #8]
  aa:	2301      	movs	r3, #1
  ac:	600b      	str	r3, [r1, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  ae:	e7ff      	b.n	b0 <cstr_core::CStr::from_bytes_with_nul+0xb0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
    }
  b0:	e7e0      	b.n	74 <cstr_core::CStr::from_bytes_with_nul+0x74>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <core::panicking::panic>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE:

00000000 <cstr_core::CStr::from_bytes_with_nul_unchecked>:
_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:963
    ///     let cstr = CStr::from_bytes_with_nul_unchecked(cstring.to_bytes_with_nul());
    ///     assert_eq!(cstr, &*cstring);
    /// }
    /// ```
    #[inline]
    pub unsafe fn from_bytes_with_nul_unchecked(bytes: &[u8]) -> &CStr {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:964
        &*(bytes as *const [u8] as *const CStr)
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:965
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E:

00000000 <cstr_core::CStr::to_bytes>:
_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1031
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes(), b"foo");
    /// ```
    #[inline]
    pub fn to_bytes(&self) -> &[u8] {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1032
        let bytes = self.to_bytes_with_nul();
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <cstr_core::CStr::to_bytes>
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	900b      	str	r0, [sp, #44]	; 0x2c
  1c:	e7ff      	b.n	1e <cstr_core::CStr::to_bytes+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  20:	990c      	ldr	r1, [sp, #48]	; 0x30
  22:	9006      	str	r0, [sp, #24]
  24:	9105      	str	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  2a:	9004      	str	r0, [sp, #16]
  2c:	e7ff      	b.n	2e <cstr_core::CStr::to_bytes+0x2e>
  2e:	9804      	ldr	r0, [sp, #16]
  30:	1e41      	subs	r1, r0, #1
  32:	2801      	cmp	r0, #1
  34:	9103      	str	r1, [sp, #12]
  36:	d30e      	bcc.n	56 <cstr_core::CStr::to_bytes+0x56>
  38:	e7ff      	b.n	3a <cstr_core::CStr::to_bytes+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	900d      	str	r0, [sp, #52]	; 0x34
  3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40:	9806      	ldr	r0, [sp, #24]
  42:	9905      	ldr	r1, [sp, #20]
  44:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>
  48:	9002      	str	r0, [sp, #8]
  4a:	9101      	str	r1, [sp, #4]
  4c:	e7ff      	b.n	4e <cstr_core::CStr::to_bytes+0x4e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1034
    }
  4e:	9802      	ldr	r0, [sp, #8]
  50:	9901      	ldr	r1, [sp, #4]
  52:	b00e      	add	sp, #56	; 0x38
  54:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  56:	f240 0000 	movw	r0, #0
  5a:	f2c0 0000 	movt	r0, #0
  5e:	f7ff fffe 	bl	0 <core::panicking::panic>
  62:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E:

00000000 <cstr_core::CStr::to_bytes_with_nul>:
_ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1056
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes_with_nul(), b"foo\0");
    /// ```
    #[inline]
    pub fn to_bytes_with_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1057
        unsafe { &*(&self.inner as *const [c_char] as *const [u8]) }
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1058
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E:

00000000 <cstr_core::CStr::to_str>:
_ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1080
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_str(), Ok("foo"));
    /// ```
    pub fn to_str(&self) -> Result<&str, Utf8Error> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9106      	str	r1, [sp, #24]
   a:	9207      	str	r2, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1085
        // NB: When CStr is changed to perform the length check in .to_bytes()
        // instead of in from_ptr(), it may be worth considering if this should
        // be rewritten to do the UTF-8 check inline with the length calculation
        // instead of doing it afterwards.
        str::from_utf8(self.to_bytes())
   c:	9906      	ldr	r1, [sp, #24]
   e:	9a07      	ldr	r2, [sp, #28]
  10:	9005      	str	r0, [sp, #20]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f7ff fffe 	bl	0 <cstr_core::CStr::to_str>
  20:	9002      	str	r0, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	e7ff      	b.n	26 <cstr_core::CStr::to_str+0x26>
  26:	9805      	ldr	r0, [sp, #20]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <core::str::from_utf8>
  30:	e7ff      	b.n	32 <cstr_core::CStr::to_str+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1086
    }
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E:

00000000 <<cstr_core::CStr as core::cmp::PartialEq>::eq>:
_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1156
        }
    }
}

impl PartialEq for CStr {
    fn eq(&self, other: &CStr) -> bool {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1157
        self.to_bytes().eq(other.to_bytes())
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <<cstr_core::CStr as core::cmp::PartialEq>::eq>
  28:	9005      	str	r0, [sp, #20]
  2a:	9104      	str	r1, [sp, #16]
  2c:	e7ff      	b.n	2e <<cstr_core::CStr as core::cmp::PartialEq>::eq+0x2e>
  2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  30:	990d      	ldr	r1, [sp, #52]	; 0x34
  32:	f7ff fffe 	bl	0 <<cstr_core::CStr as core::cmp::PartialEq>::eq>
  36:	9003      	str	r0, [sp, #12]
  38:	9102      	str	r1, [sp, #8]
  3a:	e7ff      	b.n	3c <<cstr_core::CStr as core::cmp::PartialEq>::eq+0x3c>
  3c:	9805      	ldr	r0, [sp, #20]
  3e:	9904      	ldr	r1, [sp, #16]
  40:	9a03      	ldr	r2, [sp, #12]
  42:	9b02      	ldr	r3, [sp, #8]
  44:	f7ff fffe 	bl	0 <core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <<cstr_core::CStr as core::cmp::PartialEq>::eq+0x4c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1158
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	f000 0001 	and.w	r0, r0, #1
  52:	b00e      	add	sp, #56	; 0x38
  54:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E:

00000000 <<cstr_core::CStr as core::cmp::PartialOrd>::partial_cmp>:
_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1162
}
impl Eq for CStr {}
impl PartialOrd for CStr {
    fn partial_cmp(&self, other: &CStr) -> Option<Ordering> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1163
        self.to_bytes().partial_cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <<cstr_core::CStr as core::cmp::PartialOrd>::partial_cmp>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <<cstr_core::CStr as core::cmp::PartialOrd>::partial_cmp+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <<cstr_core::CStr as core::cmp::PartialOrd>::partial_cmp>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <<cstr_core::CStr as core::cmp::PartialOrd>::partial_cmp+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <core::slice::<impl core::cmp::PartialOrd for [T]>::partial_cmp>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <<cstr_core::CStr as core::cmp::PartialOrd>::partial_cmp+0x4c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1164
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E:

00000000 <<cstr_core::CStr as core::cmp::Ord>::cmp>:
_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1167
}
impl Ord for CStr {
    fn cmp(&self, other: &CStr) -> Ordering {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1168
        self.to_bytes().cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <<cstr_core::CStr as core::cmp::Ord>::cmp>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <<cstr_core::CStr as core::cmp::Ord>::cmp+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <<cstr_core::CStr as core::cmp::Ord>::cmp>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <<cstr_core::CStr as core::cmp::Ord>::cmp+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <core::slice::<impl core::cmp::Ord for [T]>::cmp>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <<cstr_core::CStr as core::cmp::Ord>::cmp+0x4c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1169
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE:

00000000 <<cstr_core::FromBytesWithNulError as core::fmt::Debug>::fmt>:
_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e15 	mov.w	lr, #21
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_struct>
  36:	e7ff      	b.n	38 <<cstr_core::FromBytesWithNulError as core::fmt::Debug>::fmt+0x38>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <core::fmt::builders::DebugStruct::field>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <<cstr_core::FromBytesWithNulError as core::fmt::Debug>::fmt+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <core::fmt::builders::DebugStruct::finish>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <<cstr_core::FromBytesWithNulError as core::fmt::Debug>::fmt+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE:

00000000 <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt>:
_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	9001      	str	r0, [sp, #4]
  1c:	d005      	beq.n	2a <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x2a>
  1e:	e7ff      	b.n	20 <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	2801      	cmp	r0, #1
  24:	d021      	beq.n	6a <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x6a>
  26:	e7ff      	b.n	28 <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x28>
  28:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	3004      	adds	r0, #4
  2e:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  30:	9905      	ldr	r1, [sp, #20]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a809      	add	r0, sp, #36	; 0x24
  3c:	230b      	movs	r3, #11
  3e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  42:	e7ff      	b.n	44 <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  44:	9808      	ldr	r0, [sp, #32]
  46:	900c      	str	r0, [sp, #48]	; 0x30
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  48:	f240 0200 	movw	r2, #0
  4c:	f2c0 0200 	movt	r2, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	a90c      	add	r1, sp, #48	; 0x30
  54:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::field>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x5c>
  5c:	a809      	add	r0, sp, #36	; 0x24
  5e:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  62:	f88d 001b 	strb.w	r0, [sp, #27]
  66:	e7ff      	b.n	68 <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x68>
  68:	e010      	b.n	8c <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x8c>
  6a:	9905      	ldr	r1, [sp, #20]
  6c:	f240 0200 	movw	r2, #0
  70:	f2c0 0200 	movt	r2, #0
  74:	a80d      	add	r0, sp, #52	; 0x34
  76:	2310      	movs	r3, #16
  78:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  7c:	e7ff      	b.n	7e <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x7e>
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  84:	f88d 001b 	strb.w	r0, [sp, #27]
  88:	e7ff      	b.n	8a <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x8a>
  8a:	e7ff      	b.n	8c <<cstr_core::FromBytesWithNulErrorKind as core::fmt::Debug>::fmt+0x8c>
  8c:	f89d 001b 	ldrb.w	r0, [sp, #27]
  90:	b010      	add	sp, #64	; 0x40
  92:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.1
00000b0f l       .debug_str	00000000 
00000aa1 l       .debug_str	00000000 
00000aac l       .debug_str	00000000 
00000afe l       .debug_str	00000000 
00000b19 l       .debug_str	00000000 
00000b6e l       .debug_str	00000000 
00000b82 l       .debug_str	00000000 
00000bce l       .debug_str	00000000 
00000bda l       .debug_str	00000000 
00000bdf l       .debug_str	00000000 
00000c05 l       .debug_str	00000000 
00000c0e l       .debug_str	00000000 
00000c34 l       .debug_str	00000000 
00000c40 l       .debug_str	00000000 
00000c67 l       .debug_str	00000000 
00000c74 l       .debug_str	00000000 
00000c76 l       .debug_str	00000000 
00000c78 l       .debug_str	00000000 
00000c7e l       .debug_str	00000000 
00000c82 l       .debug_str	00000000 
00000c84 l       .debug_str	00000000 
00000c8f l       .debug_str	00000000 
00000c91 l       .debug_str	00000000 
00000c93 l       .debug_str	00000000 
00000c97 l       .debug_str	00000000 
00000c9d l       .debug_str	00000000 
00000ca1 l       .debug_str	00000000 
00000cae l       .debug_str	00000000 
00000cb2 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
00000426 l       .debug_str	00000000 
00000468 l       .debug_str	00000000 
000004ab l       .debug_str	00000000 
000004ec l       .debug_str	00000000 
00000526 l       .debug_str	00000000 
00000578 l       .debug_str	00000000 
000005eb l       .debug_str	00000000 
0000062b l       .debug_str	00000000 
00000665 l       .debug_str	00000000 
000006b8 l       .debug_str	00000000 
000006be l       .debug_str	00000000 
000006d2 l       .debug_str	00000000 
000006e5 l       .debug_str	00000000 
00000723 l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
00000774 l       .debug_str	00000000 
00000786 l       .debug_str	00000000 
00000791 l       .debug_str	00000000 
000007b4 l       .debug_str	00000000 
00000827 l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
00000843 l       .debug_str	00000000 
00000867 l       .debug_str	00000000 
000008ab l       .debug_str	00000000 
000008be l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
00000914 l       .debug_str	00000000 
00000919 l       .debug_str	00000000 
0000094f l       .debug_str	00000000 
0000096a l       .debug_str	00000000 
000009a4 l       .debug_str	00000000 
000009c3 l       .debug_str	00000000 
000009ff l       .debug_str	00000000 
00000a02 l       .debug_str	00000000 
00000a48 l       .debug_str	00000000 
00000a50 l       .debug_str	00000000 
00000a58 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE	00000106 core::ptr::swap_nonoverlapping_bytes
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE
00000000 l    d  .text._ZN4core3ptr4null17h8bbb43e46b26b74aE	00000000 .text._ZN4core3ptr4null17h8bbb43e46b26b74aE
00000000 l    d  .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E	00000000 .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E
00000000 l    d  .text._ZN4core3ptr5write17h4641f61a88075460E	00000000 .text._ZN4core3ptr5write17h4641f61a88075460E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::mem::size_of
00000000         *UND*	00000000 core::mem::size_of
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E	00000042 core::ptr::swap_nonoverlapping
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E	00000054 core::ptr::swap_nonoverlapping_one
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E	00000022 core::ptr::<impl *mut T>::add
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E	00000022 core::ptr::<impl *mut T>::offset
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E	00000022 core::ptr::<impl *const T>::wrapping_add
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E	00000022 core::ptr::<impl *const T>::wrapping_offset
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE	00000026 core::ptr::<impl *const T>::is_null
00000000 g     F .text._ZN4core3ptr4null17h8bbb43e46b26b74aE	00000004 core::ptr::null
00000000 g     F .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E	00000042 core::ptr::read
00000000 g     F .text._ZN4core3ptr5write17h4641f61a88075460E	00000018 core::ptr::write



Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E:

00000000 <core::ptr::swap_nonoverlapping>:
_ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:349
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:350
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:351
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:352
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <core::mem::size_of>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <core::ptr::swap_nonoverlapping+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:353
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping>
  3c:	e7ff      	b.n	3e <core::ptr::swap_nonoverlapping+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:354
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E:

00000000 <core::ptr::swap_nonoverlapping_one>:
_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:357
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <core::mem::size_of>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <core::ptr::swap_nonoverlapping_one+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d811      	bhi.n	42 <core::ptr::swap_nonoverlapping_one+0x42>
  1e:	e7ff      	b.n	20 <core::ptr::swap_nonoverlapping_one+0x20>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:361
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  26:	9005      	str	r0, [sp, #20]
  28:	e7ff      	b.n	2a <core::ptr::swap_nonoverlapping_one+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:362
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9903      	ldr	r1, [sp, #12]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  34:	e7ff      	b.n	36 <core::ptr::swap_nonoverlapping_one+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:363
  36:	9804      	ldr	r0, [sp, #16]
  38:	9905      	ldr	r1, [sp, #20]
  3a:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  3e:	e7ff      	b.n	40 <core::ptr::swap_nonoverlapping_one+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  40:	e006      	b.n	50 <core::ptr::swap_nonoverlapping_one+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:365
  42:	9803      	ldr	r0, [sp, #12]
  44:	9904      	ldr	r1, [sp, #16]
  46:	2201      	movs	r2, #1
  48:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  4c:	e7ff      	b.n	4e <core::ptr::swap_nonoverlapping_one+0x4e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  4e:	e7ff      	b.n	50 <core::ptr::swap_nonoverlapping_one+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:367
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE:

00000000 <core::ptr::swap_nonoverlapping_bytes>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:370
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:381
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <core::mem::size_of>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <core::ptr::swap_nonoverlapping_bytes+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:386
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  30:	e7ff      	b.n	32 <core::ptr::swap_nonoverlapping_bytes+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <core::ptr::swap_nonoverlapping_bytes+0x4a>
  3e:	e7ff      	b.n	40 <core::ptr::swap_nonoverlapping_bytes+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <core::ptr::swap_nonoverlapping_bytes+0xa4>
  48:	e059      	b.n	fe <core::ptr::swap_nonoverlapping_bytes+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:390
  4a:	e7ff      	b.n	4c <core::ptr::swap_nonoverlapping_bytes+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h1ff4bbdb97db744aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h3b314e1000496f99E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:391
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <core::ptr::swap_nonoverlapping_bytes+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:392
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <core::ptr::swap_nonoverlapping_bytes+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:393
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <core::ptr::swap_nonoverlapping_bytes+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:397
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  80:	e7ff      	b.n	82 <core::ptr::swap_nonoverlapping_bytes+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:398
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  8c:	e7ff      	b.n	8e <core::ptr::swap_nonoverlapping_bytes+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:399
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  98:	e7ff      	b.n	9a <core::ptr::swap_nonoverlapping_bytes+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:400
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  a2:	e7c6      	b.n	32 <core::ptr::swap_nonoverlapping_bytes+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:405
  a4:	e7ff      	b.n	a6 <core::ptr::swap_nonoverlapping_bytes+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:406
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h5c7c2da70805ae1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hdf9d9edc2a55c095E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:408
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <core::ptr::swap_nonoverlapping_bytes+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:409
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <core::ptr::swap_nonoverlapping_bytes+0xcc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:410
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <core::ptr::swap_nonoverlapping_bytes+0xd8>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:412
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  e2:	e7ff      	b.n	e4 <core::ptr::swap_nonoverlapping_bytes+0xe4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:413
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  ee:	e7ff      	b.n	f0 <core::ptr::swap_nonoverlapping_bytes+0xf0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:414
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  fa:	e7ff      	b.n	fc <core::ptr::swap_nonoverlapping_bytes+0xfc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  fc:	e7ff      	b.n	fe <core::ptr::swap_nonoverlapping_bytes+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:416
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E:

00000000 <core::ptr::<impl *mut T>::add>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1938
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1941
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *mut T>::add+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1942
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E:

00000000 <core::ptr::<impl *mut T>::offset>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1702
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1703
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *mut T>::offset+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1704
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E:

00000000 <core::ptr::<impl *const T>::wrapping_add>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1392
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1395
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::wrapping_add>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *const T>::wrapping_add+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1396
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E:

00000000 <core::ptr::<impl *const T>::wrapping_offset>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1120
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1122
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *const T>::wrapping_offset+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1124
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE:

00000000 <core::ptr::<impl *const T>::is_null>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:962
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:965
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::is_null>
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <core::ptr::<impl *const T>::is_null+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	9900      	ldr	r1, [sp, #0]
  1a:	1a42      	subs	r2, r0, r1
  1c:	fab2 f282 	clz	r2, r2
  20:	0950      	lsrs	r0, r2, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:966
  22:	b004      	add	sp, #16
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4null17h8bbb43e46b26b74aE:

00000000 <core::ptr::null>:
_ZN4core3ptr4null17h8bbb43e46b26b74aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:214
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E:

00000000 <core::ptr::read>:
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h83f81624c7eb5fbeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <core::ptr::read+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17he5389b4806e43dc2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hbd40763c79ca01efE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <core::ptr::read+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  2c:	e7ff      	b.n	2e <core::ptr::read+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hf2d90c74b4979b81E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h46a15e1f3b76b6edE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <core::ptr::read+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17h4641f61a88075460E:

00000000 <core::ptr::write>:
_ZN4core3ptr5write17h4641f61a88075460E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:733
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:734
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:735
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.10
000003dd l       .debug_str	00000000 
000004c4 l       .debug_str	00000000 
000004cf l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000508 l       .debug_str	00000000 
0000050e l       .debug_str	00000000 
0000055f l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
00000578 l       .debug_str	00000000 
0000057f l       .debug_str	00000000 
00000581 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
0000038f l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000040f l       .debug_str	00000000 
00000432 l       .debug_str	00000000 
00000451 l       .debug_str	00000000 
00000478 l       .debug_str	00000000 
00000482 l       .debug_str	00000000 
0000048a l       .debug_str	00000000 
00000493 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E	00000000 .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E	00000000 .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E	0000004c .hidden core::fmt::Arguments::new_v1
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE	00000006 <T as core::convert::From<T>>::from



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E:

00000000 <core::fmt::Arguments::new_v1>:
_ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE:

00000000 <<T as core::convert::From<T>>::from>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b081      	sub	sp, #4
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.11
00000255 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE	00000064 core::result::Result<T,E>::ok
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E	00000010 <core::result::Result<T,E> as core::ops::try::Try>::from_error
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E	00000012 <core::result::Result<T,E> as core::ops::try::Try>::into_result



Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE:

00000000 <core::result::Result<T,E>::ok>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:336
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
   8:	f88d 0017 	strb.w	r0, [sp, #23]
   c:	2001      	movs	r0, #1
   e:	f88d 0017 	strb.w	r0, [sp, #23]
  12:	2800      	cmp	r0, #0
  14:	9100      	str	r1, [sp, #0]
  16:	d105      	bne.n	24 <core::result::Result<T,E>::ok+0x24>
  18:	e7ff      	b.n	1a <core::result::Result<T,E>::ok+0x1a>
  1a:	2000      	movs	r0, #0
  1c:	2800      	cmp	r0, #0
  1e:	d10b      	bne.n	38 <core::result::Result<T,E>::ok+0x38>
  20:	e7ff      	b.n	22 <core::result::Result<T,E>::ok+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  22:	defe      	udf	#254	; 0xfe
  24:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
  26:	f88d 0017 	strb.w	r0, [sp, #23]
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9004      	str	r0, [sp, #16]
  2e:	9804      	ldr	r0, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	2001      	movs	r0, #1
  34:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  36:	e002      	b.n	3e <core::result::Result<T,E>::ok+0x3e>
  38:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:339
  3a:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  3c:	e7ff      	b.n	3e <core::result::Result<T,E>::ok+0x3e>
  3e:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  40:	2800      	cmp	r0, #0
  42:	d104      	bne.n	4e <core::result::Result<T,E>::ok+0x4e>
  44:	e00d      	b.n	62 <core::result::Result<T,E>::ok+0x62>
  46:	9802      	ldr	r0, [sp, #8]
  48:	9903      	ldr	r1, [sp, #12]
  4a:	b006      	add	sp, #24
  4c:	4770      	bx	lr
  4e:	f89d 0017 	ldrb.w	r0, [sp, #23]
  52:	07c0      	lsls	r0, r0, #31
  54:	2800      	cmp	r0, #0
  56:	d0f6      	beq.n	46 <core::result::Result<T,E>::ok+0x46>
  58:	e7ff      	b.n	5a <core::result::Result<T,E>::ok+0x5a>
  5a:	2000      	movs	r0, #0
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
  60:	e7f1      	b.n	46 <core::result::Result<T,E>::ok+0x46>
  62:	e7f0      	b.n	46 <core::result::Result<T,E>::ok+0x46>

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E:

00000000 <<core::result::Result<T,E> as core::ops::try::Try>::from_error>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1292
   0:	b081      	sub	sp, #4
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1293
   4:	f88d 0003 	strb.w	r0, [sp, #3]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1294
   8:	f89d 0003 	ldrb.w	r0, [sp, #3]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E:

00000000 <<core::result::Result<T,E> as core::ops::try::Try>::into_result>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1282
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1283
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1284
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.12
000003c8 l       .debug_str	00000000 
00000353 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000411 l       .debug_str	00000000 
00000446 l       .debug_str	00000000 
000004c2 l       .debug_str	00000000 
000004ce l       .debug_str	00000000 
000004df l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
0000051f l       .debug_str	00000000 
00000554 l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
00000600 l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
00000615 l       .debug_str	00000000 
00000620 l       .debug_str	00000000 
00000626 l       .debug_str	00000000 
00000632 l       .debug_str	00000000 
0000069f l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032b l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.5d716e8c69885095e0e1223c44e3cf92.0	00000018 .Lanon.5d716e8c69885095e0e1223c44e3cf92.0
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E	00000000 .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE	00000000 .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE	00000000 .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE	00000000 .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE
00000000 l    d  .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E	00000000 .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E	00000034 .hidden <usize as core::ops::arith::Sub>::sub
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E	0000002c core::intrinsics::copy_nonoverlapping
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE	0000000c .hidden core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE	0000000c .hidden core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE	0000000c .hidden core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E	00000010 .hidden core::clone::impls::<impl core::clone::Clone for usize>::clone
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 __aeabi_memcpy4



Disassembly of section .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E:

00000000 <<usize as core::ops::arith::Sub>::sub>:
_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/arith.rs:198
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	eba0 0c01 	sub.w	ip, r0, r1
  12:	4288      	cmp	r0, r1
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	f8cd c004 	str.w	ip, [sp, #4]
  1c:	d303      	bcc.n	26 <<usize as core::ops::arith::Sub>::sub+0x26>
  1e:	e7ff      	b.n	20 <<usize as core::ops::arith::Sub>::sub+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	f7ff fffe 	bl	0 <core::panicking::panic>
  32:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E:

00000000 <core::intrinsics::copy_nonoverlapping>:
_ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <core::intrinsics::copy_nonoverlapping+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17he476cadd166b370cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E:

00000000 <core::clone::impls::<impl core::clone::Clone for usize>::clone>:
_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:167
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:168
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:169
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.13
00000242 l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000311 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E	00000000 .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E
00000000 l    d  .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE	00000000 .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E	0000001e core::iter::adapters::Map<I,F>::new
00000000         *UND*	00000000 core::option::Option<T>::map
00000000         *UND*	00000000 <core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next
00000000 g     F .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE	00000028 <core::iter::adapters::Map<I,F> as core::iter::traits::iterator::Iterator>::next



Disassembly of section .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E:

00000000 <core::iter::adapters::Map<I,F>::new>:
_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:555
   0:	b087      	sub	sp, #28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:556
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9005      	str	r0, [sp, #20]
  10:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:557
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9201      	str	r2, [sp, #4]
  18:	9300      	str	r3, [sp, #0]
  1a:	b007      	add	sp, #28
  1c:	4770      	bx	lr

Disassembly of section .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE:

00000000 <<core::iter::adapters::Map<I,F> as core::iter::traits::iterator::Iterator>::next>:
_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:574
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:575
   8:	9903      	ldr	r1, [sp, #12]
   a:	9002      	str	r0, [sp, #8]
   c:	4608      	mov	r0, r1
   e:	9201      	str	r2, [sp, #4]
  10:	f7ff fffe 	bl	0 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <<core::iter::adapters::Map<I,F> as core::iter::traits::iterator::Iterator>::next+0x18>
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	f7ff fffe 	bl	0 <core::option::Option<T>::map>
  22:	e7ff      	b.n	24 <<core::iter::adapters::Map<I,F> as core::iter::traits::iterator::Iterator>::next+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:576
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.14
0000025b l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem11size_of_val17h6de3211d084661dfE	00000000 .text._ZN4core3mem11size_of_val17h6de3211d084661dfE
00000000 l    d  .text._ZN4core3mem4swap17hb484fae726ea8945E	00000000 .text._ZN4core3mem4swap17hb484fae726ea8945E
00000000 l    d  .text._ZN4core3mem7size_of17ha5be24a1917b21b8E	00000000 .text._ZN4core3mem7size_of17ha5be24a1917b21b8E
00000000 l    d  .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E	00000000 .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem11size_of_val17h6de3211d084661dfE	0000001e core::mem::size_of_val
00000000 g     F .text._ZN4core3mem4swap17hb484fae726ea8945E	0000001e core::mem::swap
00000000 g     F .text._ZN4core3mem7size_of17ha5be24a1917b21b8E	00000012 core::mem::size_of
00000000 g     F .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E	00000012 core::mem::size_of
00000000         *UND*	00000000 core::ptr::swap_nonoverlapping_one



Disassembly of section .text._ZN4core3mem11size_of_val17h6de3211d084661dfE:

00000000 <core::mem::size_of_val>:
_ZN4core3mem11size_of_val17h6de3211d084661dfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:261
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:262
   a:	9804      	ldr	r0, [sp, #16]
   c:	9005      	str	r0, [sp, #20]
   e:	9805      	ldr	r0, [sp, #20]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <core::mem::size_of_val+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:263
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b006      	add	sp, #24
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem4swap17hb484fae726ea8945E:

00000000 <core::mem::swap>:
_ZN4core3mem4swap17hb484fae726ea8945E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:493
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:495
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  18:	e7ff      	b.n	1a <core::mem::swap+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:497
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17ha5be24a1917b21b8E:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17ha5be24a1917b21b8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17hd6e821d2e278c7d8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.15
000002c9 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
00000332 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE
00000000 l    d  .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E	00000000 .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::slice::<impl [T]>::is_empty
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E	0000000e <T as core::convert::From<T>>::from
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E	0000001a <T as core::convert::Into<U>>::into
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE	0000001e <T as core::convert::TryFrom<U>>::try_from
00000000 g     F .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E	00000064 .hidden memchr::memchr
00000000         *UND*	00000000 memchr::fallback::memchr



Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E:

00000000 <<T as core::convert::From<T>>::from>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E:

00000000 <<T as core::convert::Into<U>>::into>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <<T as core::convert::Into<U>>::into>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <<T as core::convert::Into<U>>::into+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE:

00000000 <<T as core::convert::TryFrom<U>>::try_from>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <<T as core::convert::TryFrom<U>>::try_from>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <<T as core::convert::TryFrom<U>>::try_from+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E:

00000000 <memchr::memchr>:
_ZN6memchr6memchr17hd4cfdd53cd31b2c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:131
///
/// let haystack = b"the quick brown fox";
/// assert_eq!(memchr(b'k', haystack), Some(8));
/// ```
#[inline]
pub fn memchr(needle: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0013 	strb.w	r0, [sp, #19]
   e:	9105      	str	r1, [sp, #20]
  10:	9206      	str	r2, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    #[inline(always)]
    fn imp(n1: u8, haystack: &[u8]) -> Option<usize> {
        fallback::memchr(n1, haystack)
    }

    if haystack.is_empty() {
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f8cd e004 	str.w	lr, [sp, #4]
  20:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::is_empty>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <memchr::memchr+0x28>
  28:	9800      	ldr	r0, [sp, #0]
  2a:	07c1      	lsls	r1, r0, #31
  2c:	2900      	cmp	r1, #0
  2e:	d003      	beq.n	38 <memchr::memchr+0x38>
  30:	e7ff      	b.n	32 <memchr::memchr+0x32>
  32:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:157
        None
  34:	9007      	str	r0, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  36:	e011      	b.n	5c <memchr::memchr+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
    } else {
        imp(needle, haystack)
  38:	f89d 0013 	ldrb.w	r0, [sp, #19]
  3c:	9905      	ldr	r1, [sp, #20]
  3e:	9a06      	ldr	r2, [sp, #24]
  40:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  44:	910a      	str	r1, [sp, #40]	; 0x28
  46:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN6memchr6memchr3imp17hf3d0674e494e4cb2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:153
        fallback::memchr(n1, haystack)
  48:	990a      	ldr	r1, [sp, #40]	; 0x28
  4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4c:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  50:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
_ZN6memchr6memchr17hd4cfdd53cd31b2c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
        imp(needle, haystack)
  54:	9108      	str	r1, [sp, #32]
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <memchr::memchr+0x5a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  5a:	e7ff      	b.n	5c <memchr::memchr+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:161
    }
}
  5c:	9807      	ldr	r0, [sp, #28]
  5e:	9908      	ldr	r1, [sp, #32]
  60:	b00c      	add	sp, #48	; 0x30
  62:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.2
00000577 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
00000565 l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
000005d8 l       .debug_str	00000000 
000005e0 l       .debug_str	00000000 
00000651 l       .debug_str	00000000 
00000661 l       .debug_str	00000000 
0000067d l       .debug_str	00000000 
0000068c l       .debug_str	00000000 
00000701 l       .debug_str	00000000 
0000072c l       .debug_str	00000000 
00000735 l       .debug_str	00000000 
0000073c l       .debug_str	00000000 
00000742 l       .debug_str	00000000 
00000744 l       .debug_str	00000000 
000007bd l       .debug_str	00000000 
000007c7 l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
00000831 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
0000089f l       .debug_str	00000000 
0000090f l       .debug_str	00000000 
00000923 l       .debug_str	00000000 
00000997 l       .debug_str	00000000 
000009a0 l       .debug_str	00000000 
000009ac l       .debug_str	00000000 
000009b2 l       .debug_str	00000000 
000009b8 l       .debug_str	00000000 
000009be l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003bd l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003d8 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
00000417 l       .debug_str	00000000 
00000481 l       .debug_str	00000000 
000004ca l       .debug_str	00000000 
00000511 l       .debug_str	00000000 
00000000 l     F .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE	000000be <[u8] as core::slice::SliceOrd<u8>>::compare
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E	00000000 .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE	00000000 .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE
00000000 l    d  .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE	00000000 .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE
00000000 l    d  .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE	00000000 .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE
00000000 l    d  .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E	00000000 .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E
00000000 l    d  .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE	00000000 .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE
00000000 l    d  .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E	00000000 .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E
00000000 l    d  .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E	00000000 .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E
00000000 l    d  .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE	00000000 .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index
00000000         *UND*	00000000 core::cmp::min
00000000         *UND*	00000000 .hidden core::cmp::impls::<impl core::cmp::Ord for usize>::cmp
00000000         *UND*	00000000 core::mem::size_of_val
00000000         *UND*	00000000 core::mem::size_of
00000000         *UND*	00000000 core::ptr::<impl *const T>::wrapping_add
00000000         *UND*	00000000 core::ptr::<impl *const T>::wrapping_offset
00000000         *UND*	00000000 core::ptr::<impl *const T>::add
00000000         *UND*	00000000 core::ptr::<impl *const T>::offset
00000000         *UND*	00000000 core::ptr::<impl *const T>::is_null
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E	00000026 core::iter::traits::iterator::Iterator::map
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE	00000026 core::iter::traits::iterator::Iterator::flat_map
00000000         *UND*	00000000 core::iter::adapters::Map<I,F>::new
00000000         *UND*	00000000 core::iter::adapters::flatten::FlatMap<I,U,F>::new
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E	00000090 core::slice::<impl [T]>::iter
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE	00000028 core::slice::<impl [T]>::is_empty
00000000 g     F .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE	00000036 core::slice::<impl core::cmp::Ord for [T]>::cmp
00000000 g     F .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE	00000036 core::slice::<impl core::cmp::PartialOrd for [T]>::partial_cmp
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE	00000032 core::slice::<impl core::ops::index::Index<I> for [T]>::index
00000000 g     F .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E	0000003a core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq
00000000 g     F .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E	000000bc <[A] as core::slice::SlicePartialEq<A>>::equal
00000000 g     F .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E	0000003e <[A] as core::slice::SlicePartialOrd<A>>::partial_compare
00000000 g     F .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE	000000a0 <core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next
00000000         *UND*	00000000 memcmp



Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E:

00000000 <core::iter::traits::iterator::Iterator::map>:
_ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:558
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:561
   c:	9805      	ldr	r0, [sp, #20]
   e:	9906      	ldr	r1, [sp, #24]
  10:	9204      	str	r2, [sp, #16]
  12:	9303      	str	r3, [sp, #12]
  14:	f7ff fffe 	bl	0 <core::iter::adapters::Map<I,F>::new>
  18:	9002      	str	r0, [sp, #8]
  1a:	9101      	str	r1, [sp, #4]
  1c:	e7ff      	b.n	1e <core::iter::traits::iterator::Iterator::map+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:562
  1e:	9802      	ldr	r0, [sp, #8]
  20:	9901      	ldr	r1, [sp, #4]
  22:	b008      	add	sp, #32
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE:

00000000 <core::iter::traits::iterator::Iterator::flat_map>:
_ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1095
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1098
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	9302      	str	r3, [sp, #8]
  14:	f8cd c004 	str.w	ip, [sp, #4]
  18:	f8cd e000 	str.w	lr, [sp]
  1c:	f7ff fffe 	bl	0 <core::iter::adapters::flatten::FlatMap<I,U,F>::new>
  20:	e7ff      	b.n	22 <core::iter::traits::iterator::Iterator::flat_map+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1099
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E:

00000000 <core::slice::<impl [T]>::iter>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:535
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:537
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  18:	900d      	str	r0, [sp, #52]	; 0x34
  1a:	e7ff      	b.n	1c <core::slice::<impl [T]>::iter+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:538
  1c:	980d      	ldr	r0, [sp, #52]	; 0x34
  1e:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::is_null>
  22:	9006      	str	r0, [sp, #24]
  24:	e7ff      	b.n	26 <core::slice::<impl [T]>::iter+0x26>
  26:	e7ff      	b.n	28 <core::slice::<impl [T]>::iter+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  28:	f7ff fffe 	bl	0 <core::mem::size_of>
  2c:	9005      	str	r0, [sp, #20]
  2e:	e7ff      	b.n	30 <core::slice::<impl [T]>::iter+0x30>
  30:	9805      	ldr	r0, [sp, #20]
  32:	2800      	cmp	r0, #0
  34:	d113      	bne.n	5e <core::slice::<impl [T]>::iter+0x5e>
  36:	e7ff      	b.n	38 <core::slice::<impl [T]>::iter+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:541
  38:	980d      	ldr	r0, [sp, #52]	; 0x34
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  3e:	9004      	str	r0, [sp, #16]
  40:	4608      	mov	r0, r1
  42:	4611      	mov	r1, r2
  44:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  48:	9003      	str	r0, [sp, #12]
  4a:	e7ff      	b.n	4c <core::slice::<impl [T]>::iter+0x4c>
  4c:	9804      	ldr	r0, [sp, #16]
  4e:	9903      	ldr	r1, [sp, #12]
  50:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::wrapping_add>
  54:	9002      	str	r0, [sp, #8]
  56:	e7ff      	b.n	58 <core::slice::<impl [T]>::iter+0x58>
  58:	9802      	ldr	r0, [sp, #8]
  5a:	900e      	str	r0, [sp, #56]	; 0x38
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  5c:	e010      	b.n	80 <core::slice::<impl [T]>::iter+0x80>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:543
  5e:	980d      	ldr	r0, [sp, #52]	; 0x34
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  64:	9001      	str	r0, [sp, #4]
  66:	4608      	mov	r0, r1
  68:	4611      	mov	r1, r2
  6a:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  6e:	9000      	str	r0, [sp, #0]
  70:	e7ff      	b.n	72 <core::slice::<impl [T]>::iter+0x72>
  72:	9801      	ldr	r0, [sp, #4]
  74:	9900      	ldr	r1, [sp, #0]
  76:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::add>
  7a:	900e      	str	r0, [sp, #56]	; 0x38
  7c:	e7ff      	b.n	7e <core::slice::<impl [T]>::iter+0x7e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  7e:	e7ff      	b.n	80 <core::slice::<impl [T]>::iter+0x80>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:547
  80:	980d      	ldr	r0, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:548
  82:	990e      	ldr	r1, [sp, #56]	; 0x38
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:546
  84:	900b      	str	r0, [sp, #44]	; 0x2c
  86:	910c      	str	r1, [sp, #48]	; 0x30
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:552
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	990c      	ldr	r1, [sp, #48]	; 0x30
  8c:	b010      	add	sp, #64	; 0x40
  8e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE:

00000000 <core::slice::<impl [T]>::is_empty>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:96
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:97
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <core::slice::<impl [T]>::is_empty+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:98
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE:

00000000 <core::slice::<impl core::cmp::Ord for [T]>::cmp>:
_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5197
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5198
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::slice::<impl core::cmp::Ord for [T]>::cmp>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <core::slice::<impl core::cmp::Ord for [T]>::cmp+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5199
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE:

00000000 <core::slice::<impl core::cmp::PartialOrd for [T]>::partial_cmp>:
_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5205
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5206
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::slice::<impl core::cmp::PartialOrd for [T]>::partial_cmp>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <core::slice::<impl core::cmp::PartialOrd for [T]>::partial_cmp+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5207
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE:

00000000 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2551
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2552
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <core::slice::<impl core::ops::index::Index<I> for [T]>::index+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2553
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E:

00000000 <core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq>:
_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5182
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5183
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5184
  30:	9801      	ldr	r0, [sp, #4]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	b00a      	add	sp, #40	; 0x28
  38:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE:

00000000 <<[u8] as core::slice::SliceOrd<u8>>::compare>:
_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5324
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5326
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  28:	9005      	str	r0, [sp, #20]
  2a:	e7ff      	b.n	2c <<[u8] as core::slice::SliceOrd<u8>>::compare+0x2c>
  2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  2e:	990d      	ldr	r1, [sp, #52]	; 0x34
  30:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  34:	9004      	str	r0, [sp, #16]
  36:	e7ff      	b.n	38 <<[u8] as core::slice::SliceOrd<u8>>::compare+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5327
  38:	980a      	ldr	r0, [sp, #40]	; 0x28
  3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3c:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  40:	9003      	str	r0, [sp, #12]
  42:	e7ff      	b.n	44 <<[u8] as core::slice::SliceOrd<u8>>::compare+0x44>
  44:	980c      	ldr	r0, [sp, #48]	; 0x30
  46:	990d      	ldr	r1, [sp, #52]	; 0x34
  48:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  4c:	9002      	str	r0, [sp, #8]
  4e:	e7ff      	b.n	50 <<[u8] as core::slice::SliceOrd<u8>>::compare+0x50>
  50:	9803      	ldr	r0, [sp, #12]
  52:	9902      	ldr	r1, [sp, #8]
  54:	f7ff fffe 	bl	0 <core::cmp::min>
  58:	9001      	str	r0, [sp, #4]
  5a:	e7ff      	b.n	5c <<[u8] as core::slice::SliceOrd<u8>>::compare+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5326
  5c:	9805      	ldr	r0, [sp, #20]
  5e:	9904      	ldr	r1, [sp, #16]
  60:	9a01      	ldr	r2, [sp, #4]
  62:	f7ff fffe 	bl	0 <memcmp>
  66:	900f      	str	r0, [sp, #60]	; 0x3c
  68:	e7ff      	b.n	6a <<[u8] as core::slice::SliceOrd<u8>>::compare+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  6a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  6c:	2800      	cmp	r0, #0
  6e:	d114      	bne.n	9a <<[u8] as core::slice::SliceOrd<u8>>::compare+0x9a>
  70:	e7ff      	b.n	72 <<[u8] as core::slice::SliceOrd<u8>>::compare+0x72>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5330
  72:	980a      	ldr	r0, [sp, #40]	; 0x28
  74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  76:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  7a:	9010      	str	r0, [sp, #64]	; 0x40
  7c:	e7ff      	b.n	7e <<[u8] as core::slice::SliceOrd<u8>>::compare+0x7e>
  7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  80:	990d      	ldr	r1, [sp, #52]	; 0x34
  82:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  86:	9011      	str	r0, [sp, #68]	; 0x44
  88:	e7ff      	b.n	8a <<[u8] as core::slice::SliceOrd<u8>>::compare+0x8a>
  8a:	a810      	add	r0, sp, #64	; 0x40
  8c:	a911      	add	r1, sp, #68	; 0x44
  8e:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp>
  92:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
  96:	e7ff      	b.n	98 <<[u8] as core::slice::SliceOrd<u8>>::compare+0x98>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  98:	e00d      	b.n	b6 <<[u8] as core::slice::SliceOrd<u8>>::compare+0xb6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  9c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  a0:	dc04      	bgt.n	ac <<[u8] as core::slice::SliceOrd<u8>>::compare+0xac>
  a2:	e7ff      	b.n	a4 <<[u8] as core::slice::SliceOrd<u8>>::compare+0xa4>
  a4:	20ff      	movs	r0, #255	; 0xff
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5332
  a6:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  aa:	e003      	b.n	b4 <<[u8] as core::slice::SliceOrd<u8>>::compare+0xb4>
  ac:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5334
  ae:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  b2:	e7ff      	b.n	b4 <<[u8] as core::slice::SliceOrd<u8>>::compare+0xb4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  b4:	e7ff      	b.n	b6 <<[u8] as core::slice::SliceOrd<u8>>::compare+0xb6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5336
  b6:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
  ba:	b012      	add	sp, #72	; 0x48
  bc:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E:

00000000 <<[A] as core::slice::SlicePartialEq<A>>::equal>:
_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5241
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900c      	str	r0, [sp, #48]	; 0x30
   e:	910d      	str	r1, [sp, #52]	; 0x34
  10:	920e      	str	r2, [sp, #56]	; 0x38
  12:	930f      	str	r3, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5242
  14:	980c      	ldr	r0, [sp, #48]	; 0x30
  16:	990d      	ldr	r1, [sp, #52]	; 0x34
  18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  1c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
  20:	9409      	str	r4, [sp, #36]	; 0x24
  22:	9508      	str	r5, [sp, #32]
  24:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  28:	9007      	str	r0, [sp, #28]
  2a:	e7ff      	b.n	2c <<[A] as core::slice::SlicePartialEq<A>>::equal+0x2c>
  2c:	980e      	ldr	r0, [sp, #56]	; 0x38
  2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  30:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  34:	9006      	str	r0, [sp, #24]
  36:	e7ff      	b.n	38 <<[A] as core::slice::SlicePartialEq<A>>::equal+0x38>
  38:	9807      	ldr	r0, [sp, #28]
  3a:	9906      	ldr	r1, [sp, #24]
  3c:	4288      	cmp	r0, r1
  3e:	d008      	beq.n	52 <<[A] as core::slice::SlicePartialEq<A>>::equal+0x52>
  40:	e7ff      	b.n	42 <<[A] as core::slice::SlicePartialEq<A>>::equal+0x42>
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5243
  44:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  48:	e7ff      	b.n	4a <<[A] as core::slice::SlicePartialEq<A>>::equal+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5253
  4a:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
  4e:	b012      	add	sp, #72	; 0x48
  50:	bdb0      	pop	{r4, r5, r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5245
  52:	980c      	ldr	r0, [sp, #48]	; 0x30
  54:	990d      	ldr	r1, [sp, #52]	; 0x34
  56:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  5a:	9005      	str	r0, [sp, #20]
  5c:	e7ff      	b.n	5e <<[A] as core::slice::SlicePartialEq<A>>::equal+0x5e>
  5e:	980e      	ldr	r0, [sp, #56]	; 0x38
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  66:	9004      	str	r0, [sp, #16]
  68:	e7ff      	b.n	6a <<[A] as core::slice::SlicePartialEq<A>>::equal+0x6a>
  6a:	9805      	ldr	r0, [sp, #20]
  6c:	9904      	ldr	r1, [sp, #16]
  6e:	4288      	cmp	r0, r1
  70:	d104      	bne.n	7c <<[A] as core::slice::SlicePartialEq<A>>::equal+0x7c>
  72:	e7ff      	b.n	74 <<[A] as core::slice::SlicePartialEq<A>>::equal+0x74>
  74:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5246
  76:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  7a:	e7e6      	b.n	4a <<[A] as core::slice::SlicePartialEq<A>>::equal+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5249
  7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  7e:	990d      	ldr	r1, [sp, #52]	; 0x34
  80:	f7ff fffe 	bl	0 <core::mem::size_of_val>
  84:	9011      	str	r0, [sp, #68]	; 0x44
  86:	e7ff      	b.n	88 <<[A] as core::slice::SlicePartialEq<A>>::equal+0x88>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5250
  88:	980c      	ldr	r0, [sp, #48]	; 0x30
  8a:	990d      	ldr	r1, [sp, #52]	; 0x34
  8c:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  90:	9003      	str	r0, [sp, #12]
  92:	e7ff      	b.n	94 <<[A] as core::slice::SlicePartialEq<A>>::equal+0x94>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5251
  94:	980e      	ldr	r0, [sp, #56]	; 0x38
  96:	990f      	ldr	r1, [sp, #60]	; 0x3c
  98:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  9c:	9002      	str	r0, [sp, #8]
  9e:	e7ff      	b.n	a0 <<[A] as core::slice::SlicePartialEq<A>>::equal+0xa0>
  a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5250
  a2:	9803      	ldr	r0, [sp, #12]
  a4:	9902      	ldr	r1, [sp, #8]
  a6:	f7ff fffe 	bl	0 <memcmp>
  aa:	9001      	str	r0, [sp, #4]
  ac:	e7ff      	b.n	ae <<[A] as core::slice::SlicePartialEq<A>>::equal+0xae>
  ae:	9801      	ldr	r0, [sp, #4]
  b0:	fab0 f180 	clz	r1, r0
  b4:	0949      	lsrs	r1, r1, #5
  b6:	f88d 1043 	strb.w	r1, [sp, #67]	; 0x43
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5253
  ba:	e7c6      	b.n	4a <<[A] as core::slice::SlicePartialEq<A>>::equal+0x4a>

Disassembly of section .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E:

00000000 <<[A] as core::slice::SlicePartialOrd<A>>::partial_compare>:
_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5287
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9005      	str	r0, [sp, #20]
   e:	9106      	str	r1, [sp, #24]
  10:	9207      	str	r2, [sp, #28]
  12:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5288
  14:	9805      	ldr	r0, [sp, #20]
  16:	9906      	ldr	r1, [sp, #24]
  18:	9a07      	ldr	r2, [sp, #28]
  1a:	9b08      	ldr	r3, [sp, #32]
  1c:	f8cd c010 	str.w	ip, [sp, #16]
  20:	f8cd e00c 	str.w	lr, [sp, #12]
  24:	9402      	str	r4, [sp, #8]
  26:	9501      	str	r5, [sp, #4]
  28:	f7ff fffe 	bl	0 <<[A] as core::slice::SlicePartialOrd<A>>::partial_compare>
  2c:	9000      	str	r0, [sp, #0]
  2e:	e7ff      	b.n	30 <<[A] as core::slice::SlicePartialOrd<A>>::partial_compare+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5289
  36:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE:

00000000 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next>:
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3079
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3082
   8:	9806      	ldr	r0, [sp, #24]
   a:	6800      	ldr	r0, [r0, #0]
   c:	9105      	str	r1, [sp, #20]
   e:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::is_null>
  12:	9004      	str	r0, [sp, #16]
  14:	e7ff      	b.n	16 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x16>
  16:	e7ff      	b.n	18 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3083
  18:	f7ff fffe 	bl	0 <core::mem::size_of>
  1c:	9003      	str	r0, [sp, #12]
  1e:	e7ff      	b.n	20 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x20>
  20:	9803      	ldr	r0, [sp, #12]
  22:	2800      	cmp	r0, #0
  24:	d008      	beq.n	38 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x38>
  26:	e7ff      	b.n	28 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3084
  28:	9806      	ldr	r0, [sp, #24]
  2a:	6840      	ldr	r0, [r0, #4]
  2c:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::is_null>
  30:	9002      	str	r0, [sp, #8]
  32:	e7ff      	b.n	34 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x34>
  34:	e7ff      	b.n	36 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3083
  36:	e7ff      	b.n	38 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2996
  38:	9806      	ldr	r0, [sp, #24]
  3a:	6801      	ldr	r1, [r0, #0]
  3c:	6840      	ldr	r0, [r0, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  3e:	4281      	cmp	r1, r0
  40:	d103      	bne.n	4a <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x4a>
  42:	e7ff      	b.n	44 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x44>
  44:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3087
  46:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  48:	e027      	b.n	9a <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3089
  4a:	9806      	ldr	r0, [sp, #24]
  4c:	9008      	str	r0, [sp, #32]
  4e:	2001      	movs	r0, #1
  50:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core5slice13Iter$LT$T$GT$14post_inc_start17hbfaa44db4c9c184fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  52:	f7ff fffe 	bl	0 <core::mem::size_of>
  56:	2800      	cmp	r0, #0
  58:	d10c      	bne.n	74 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x74>
  5a:	e7ff      	b.n	5c <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3037
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	6840      	ldr	r0, [r0, #4]
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	4249      	negs	r1, r1
  64:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::wrapping_offset>
  68:	9908      	ldr	r1, [sp, #32]
  6a:	6048      	str	r0, [r1, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3038
  6c:	9808      	ldr	r0, [sp, #32]
  6e:	6800      	ldr	r0, [r0, #0]
  70:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  72:	e00c      	b.n	8e <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3040
  74:	9808      	ldr	r0, [sp, #32]
  76:	6800      	ldr	r0, [r0, #0]
  78:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3041
  7a:	9808      	ldr	r0, [sp, #32]
  7c:	6800      	ldr	r0, [r0, #0]
  7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  80:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  84:	9908      	ldr	r1, [sp, #32]
  86:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3042
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  8c:	e7ff      	b.n	8e <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3044
  8e:	980a      	ldr	r0, [sp, #40]	; 0x28
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3089
  90:	9001      	str	r0, [sp, #4]
  92:	e7ff      	b.n	94 <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x94>
  94:	9801      	ldr	r0, [sp, #4]
  96:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  98:	e7ff      	b.n	9a <<core::slice::Iter<T> as core::iter::traits::iterator::Iterator>::next+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3092
  9a:	9807      	ldr	r0, [sp, #28]
  9c:	b00c      	add	sp, #48	; 0x30
  9e:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.3
00000334 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
0000031e l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
00000455 l       .debug_str	00000000 
0000045f l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000467 l       .debug_str	00000000 
00000475 l       .debug_str	00000000 
0000049a l       .debug_str	00000000 
00000528 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
000005db l       .debug_str	00000000 
000005df l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
00000606 l       .debug_str	00000000 
00000608 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.0	00000018 .Lanon.9facded9e90a132967a5d947b8009fe8.0
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.1	00000018 .Lanon.9facded9e90a132967a5d947b8009fe8.1
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.2	00000018 .Lanon.9facded9e90a132967a5d947b8009fe8.2
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.3	00000010 .Lanon.9facded9e90a132967a5d947b8009fe8.3
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.4	00000010 .Lanon.9facded9e90a132967a5d947b8009fe8.4
00000000 l     F .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E	00000098 cstr_core::ascii::escape_default::hexify
00000000 l     O .rodata.str.0	00000057 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E	00000000 .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E	00000000 .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E	00000036 <cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E	00000038 .hidden <cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back::{{closure}}
00000000         *UND*	00000000 core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next
00000000         *UND*	00000000 core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint
00000000         *UND*	00000000 core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back
00000000         *UND*	00000000 core::option::Option<T>::map
00000000         *UND*	00000000 core::option::Option<T>::map
00000000         *UND*	00000000 core::panicking::panic_bounds_check
00000000         *UND*	00000000 core::panicking::panic
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E	00000024 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E	00000036 <cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE	00000038 .hidden <cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next::{{closure}}
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE	0000001a <cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::size_hint
00000000 g     F .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E	000001ac .hidden cstr_core::ascii::escape_default



Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E:

00000000 <<I as core::iter::traits::collect::IntoIterator>::into_iter>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   8:	f8d1 c000 	ldr.w	ip, [r1]
   c:	f8d1 e004 	ldr.w	lr, [r1, #4]
  10:	6889      	ldr	r1, [r1, #8]
  12:	6081      	str	r1, [r0, #8]
  14:	f8c0 e004 	str.w	lr, [r0, #4]
  18:	f8c0 c000 	str.w	ip, [r0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
  1c:	9201      	str	r2, [sp, #4]
  1e:	9300      	str	r3, [sp, #0]
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E:

00000000 <cstr_core::ascii::escape_default>:
_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:126
    /// assert_eq!(b'\\', escaped.next().unwrap());
    /// assert_eq!(b'x', escaped.next().unwrap());
    /// assert_eq!(b'9', escaped.next().unwrap());
    /// assert_eq!(b'd', escaped.next().unwrap());
    /// ```
    pub fn escape_default(c: u8) -> EscapeDefault {
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	f88d 101b 	strb.w	r1, [sp, #27]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
        let (data, len) = match c {
            b'\t' => ([b'\\', b't', 0, 0], 2),
   a:	f89d 101b 	ldrb.w	r1, [sp, #27]
   e:	460b      	mov	r3, r1
  10:	2909      	cmp	r1, #9
  12:	9205      	str	r2, [sp, #20]
  14:	9004      	str	r0, [sp, #16]
  16:	9303      	str	r3, [sp, #12]
  18:	d038      	beq.n	8c <cstr_core::ascii::escape_default+0x8c>
  1a:	e7ff      	b.n	1c <cstr_core::ascii::escape_default+0x1c>
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	b2c1      	uxtb	r1, r0
  20:	290a      	cmp	r1, #10
  22:	d053      	beq.n	cc <cstr_core::ascii::escape_default+0xcc>
  24:	e7ff      	b.n	26 <cstr_core::ascii::escape_default+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	b2c1      	uxtb	r1, r0
  2a:	290d      	cmp	r1, #13
  2c:	d03e      	beq.n	ac <cstr_core::ascii::escape_default+0xac>
  2e:	e7ff      	b.n	30 <cstr_core::ascii::escape_default+0x30>
  30:	9803      	ldr	r0, [sp, #12]
  32:	b2c1      	uxtb	r1, r0
  34:	2922      	cmp	r1, #34	; 0x22
  36:	d078      	beq.n	12a <cstr_core::ascii::escape_default+0x12a>
  38:	e7ff      	b.n	3a <cstr_core::ascii::escape_default+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	b2c1      	uxtb	r1, r0
  3e:	2927      	cmp	r1, #39	; 0x27
  40:	d063      	beq.n	10a <cstr_core::ascii::escape_default+0x10a>
  42:	e7ff      	b.n	44 <cstr_core::ascii::escape_default+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	b2c1      	uxtb	r1, r0
  48:	295c      	cmp	r1, #92	; 0x5c
  4a:	d04f      	beq.n	ec <cstr_core::ascii::escape_default+0xec>
  4c:	e014      	b.n	78 <cstr_core::ascii::escape_default+0x78>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\r' => ([b'\\', b'r', 0, 0], 2),
            b'\n' => ([b'\\', b'n', 0, 0], 2),
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
            b'"' => ([b'\\', b'"', 0, 0], 2),
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  4e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  52:	f88d 0044 	strb.w	r0, [sp, #68]	; 0x44
  56:	2000      	movs	r0, #0
  58:	f88d 0045 	strb.w	r0, [sp, #69]	; 0x45
  5c:	f88d 0046 	strb.w	r0, [sp, #70]	; 0x46
  60:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  64:	9811      	ldr	r0, [sp, #68]	; 0x44
  66:	9009      	str	r0, [sp, #36]	; 0x24
  68:	2001      	movs	r0, #1
  6a:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  6c:	e08b      	b.n	186 <cstr_core::ascii::escape_default+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
  6e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  72:	0900      	lsrs	r0, r0, #4
  74:	9002      	str	r0, [sp, #8]
  76:	e068      	b.n	14a <cstr_core::ascii::escape_default+0x14a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  78:	f89d 001b 	ldrb.w	r0, [sp, #27]
  7c:	2820      	cmp	r0, #32
  7e:	d3f6      	bcc.n	6e <cstr_core::ascii::escape_default+0x6e>
  80:	e7ff      	b.n	82 <cstr_core::ascii::escape_default+0x82>
  82:	f89d 001b 	ldrb.w	r0, [sp, #27]
  86:	287f      	cmp	r0, #127	; 0x7f
  88:	d3e1      	bcc.n	4e <cstr_core::ascii::escape_default+0x4e>
  8a:	e7f0      	b.n	6e <cstr_core::ascii::escape_default+0x6e>
  8c:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
            b'\t' => ([b'\\', b't', 0, 0], 2),
  8e:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
  92:	2074      	movs	r0, #116	; 0x74
  94:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
  98:	2000      	movs	r0, #0
  9a:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  9e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
  a4:	9009      	str	r0, [sp, #36]	; 0x24
  a6:	2002      	movs	r0, #2
  a8:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  aa:	e06c      	b.n	186 <cstr_core::ascii::escape_default+0x186>
  ac:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:129
            b'\r' => ([b'\\', b'r', 0, 0], 2),
  ae:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
  b2:	2072      	movs	r0, #114	; 0x72
  b4:	f88d 0031 	strb.w	r0, [sp, #49]	; 0x31
  b8:	2000      	movs	r0, #0
  ba:	f88d 0032 	strb.w	r0, [sp, #50]	; 0x32
  be:	f88d 0033 	strb.w	r0, [sp, #51]	; 0x33
  c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  c4:	9009      	str	r0, [sp, #36]	; 0x24
  c6:	2002      	movs	r0, #2
  c8:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ca:	e05c      	b.n	186 <cstr_core::ascii::escape_default+0x186>
  cc:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:130
            b'\n' => ([b'\\', b'n', 0, 0], 2),
  ce:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
  d2:	206e      	movs	r0, #110	; 0x6e
  d4:	f88d 0035 	strb.w	r0, [sp, #53]	; 0x35
  d8:	2000      	movs	r0, #0
  da:	f88d 0036 	strb.w	r0, [sp, #54]	; 0x36
  de:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  e4:	9009      	str	r0, [sp, #36]	; 0x24
  e6:	2002      	movs	r0, #2
  e8:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ea:	e04c      	b.n	186 <cstr_core::ascii::escape_default+0x186>
  ec:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:131
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
  ee:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
  f2:	f88d 0039 	strb.w	r0, [sp, #57]	; 0x39
  f6:	2000      	movs	r0, #0
  f8:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
  fc:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
 100:	980e      	ldr	r0, [sp, #56]	; 0x38
 102:	9009      	str	r0, [sp, #36]	; 0x24
 104:	2002      	movs	r0, #2
 106:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 108:	e03d      	b.n	186 <cstr_core::ascii::escape_default+0x186>
 10a:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:132
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
 10c:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
 110:	2027      	movs	r0, #39	; 0x27
 112:	f88d 003d 	strb.w	r0, [sp, #61]	; 0x3d
 116:	2000      	movs	r0, #0
 118:	f88d 003e 	strb.w	r0, [sp, #62]	; 0x3e
 11c:	f88d 003f 	strb.w	r0, [sp, #63]	; 0x3f
 120:	980f      	ldr	r0, [sp, #60]	; 0x3c
 122:	9009      	str	r0, [sp, #36]	; 0x24
 124:	2002      	movs	r0, #2
 126:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 128:	e02d      	b.n	186 <cstr_core::ascii::escape_default+0x186>
 12a:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:133
            b'"' => ([b'\\', b'"', 0, 0], 2),
 12c:	f88d 0040 	strb.w	r0, [sp, #64]	; 0x40
 130:	2022      	movs	r0, #34	; 0x22
 132:	f88d 0041 	strb.w	r0, [sp, #65]	; 0x41
 136:	2000      	movs	r0, #0
 138:	f88d 0042 	strb.w	r0, [sp, #66]	; 0x42
 13c:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 140:	9810      	ldr	r0, [sp, #64]	; 0x40
 142:	9009      	str	r0, [sp, #36]	; 0x24
 144:	2002      	movs	r0, #2
 146:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 148:	e01d      	b.n	186 <cstr_core::ascii::escape_default+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
 14a:	9802      	ldr	r0, [sp, #8]
 14c:	f7ff fffe 	bl	0 <cstr_core::ascii::escape_default>
 150:	9001      	str	r0, [sp, #4]
 152:	e7ff      	b.n	154 <cstr_core::ascii::escape_default+0x154>
 154:	f89d 001b 	ldrb.w	r0, [sp, #27]
 158:	f000 000f 	and.w	r0, r0, #15
 15c:	f7ff fffe 	bl	0 <cstr_core::ascii::escape_default>
 160:	9000      	str	r0, [sp, #0]
 162:	e7ff      	b.n	164 <cstr_core::ascii::escape_default+0x164>
 164:	205c      	movs	r0, #92	; 0x5c
 166:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 16a:	2078      	movs	r0, #120	; 0x78
 16c:	f88d 0049 	strb.w	r0, [sp, #73]	; 0x49
 170:	9801      	ldr	r0, [sp, #4]
 172:	f88d 004a 	strb.w	r0, [sp, #74]	; 0x4a
 176:	9900      	ldr	r1, [sp, #0]
 178:	f88d 104b 	strb.w	r1, [sp, #75]	; 0x4b
 17c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 17e:	9209      	str	r2, [sp, #36]	; 0x24
 180:	2204      	movs	r2, #4
 182:	920a      	str	r2, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 184:	e7ff      	b.n	186 <cstr_core::ascii::escape_default+0x186>
 186:	9809      	ldr	r0, [sp, #36]	; 0x24
 188:	9007      	str	r0, [sp, #28]
 18a:	980a      	ldr	r0, [sp, #40]	; 0x28
 18c:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:139
        };

        return EscapeDefault {
            range: (0..len),
 18e:	9808      	ldr	r0, [sp, #32]
 190:	2100      	movs	r1, #0
 192:	9113      	str	r1, [sp, #76]	; 0x4c
 194:	9014      	str	r0, [sp, #80]	; 0x50
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:140
            data: data,
 196:	9807      	ldr	r0, [sp, #28]
 198:	9015      	str	r0, [sp, #84]	; 0x54
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:138
        return EscapeDefault {
 19a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 19c:	9914      	ldr	r1, [sp, #80]	; 0x50
 19e:	9a04      	ldr	r2, [sp, #16]
 1a0:	6010      	str	r0, [r2, #0]
 1a2:	6051      	str	r1, [r2, #4]
 1a4:	9815      	ldr	r0, [sp, #84]	; 0x54
 1a6:	6090      	str	r0, [r2, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:149
            match b {
                0...9 => b'0' + b,
                _ => b'a' + b - 10,
            }
        }
    }
 1a8:	b016      	add	sp, #88	; 0x58
 1aa:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E:

00000000 <cstr_core::ascii::escape_default::hexify>:
_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:143
        fn hexify(b: u8) -> u8 {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	f88d 0016 	strb.w	r0, [sp, #22]
   8:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
   a:	2800      	cmp	r0, #0
   c:	9104      	str	r1, [sp, #16]
   e:	d109      	bne.n	24 <cstr_core::ascii::escape_default::hexify+0x24>
  10:	e011      	b.n	36 <cstr_core::ascii::escape_default::hexify+0x36>
  12:	f89d 0016 	ldrb.w	r0, [sp, #22]
  16:	3030      	adds	r0, #48	; 0x30
  18:	b2c1      	uxtb	r1, r0
  1a:	4602      	mov	r2, r0
  1c:	4281      	cmp	r1, r0
  1e:	9203      	str	r2, [sp, #12]
  20:	d125      	bne.n	6e <cstr_core::ascii::escape_default::hexify+0x6e>
  22:	e004      	b.n	2e <cstr_core::ascii::escape_default::hexify+0x2e>
  24:	f89d 0016 	ldrb.w	r0, [sp, #22]
  28:	280a      	cmp	r0, #10
  2a:	d3f2      	bcc.n	12 <cstr_core::ascii::escape_default::hexify+0x12>
  2c:	e003      	b.n	36 <cstr_core::ascii::escape_default::hexify+0x36>
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f88d 0017 	strb.w	r0, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  34:	e017      	b.n	66 <cstr_core::ascii::escape_default::hexify+0x66>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  36:	f89d 0016 	ldrb.w	r0, [sp, #22]
  3a:	3061      	adds	r0, #97	; 0x61
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9202      	str	r2, [sp, #8]
  44:	d11a      	bne.n	7c <cstr_core::ascii::escape_default::hexify+0x7c>
  46:	e7ff      	b.n	48 <cstr_core::ascii::escape_default::hexify+0x48>
  48:	f06f 0009 	mvn.w	r0, #9
  4c:	9902      	ldr	r1, [sp, #8]
  4e:	fa50 f081 	uxtab	r0, r0, r1
  52:	b2c2      	uxtb	r2, r0
  54:	4603      	mov	r3, r0
  56:	4282      	cmp	r2, r0
  58:	9301      	str	r3, [sp, #4]
  5a:	d116      	bne.n	8a <cstr_core::ascii::escape_default::hexify+0x8a>
  5c:	e7ff      	b.n	5e <cstr_core::ascii::escape_default::hexify+0x5e>
  5e:	9801      	ldr	r0, [sp, #4]
  60:	f88d 0017 	strb.w	r0, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  64:	e7ff      	b.n	66 <cstr_core::ascii::escape_default::hexify+0x66>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:148
        }
  66:	f89d 0017 	ldrb.w	r0, [sp, #23]
  6a:	b006      	add	sp, #24
  6c:	4770      	bx	lr
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
  6e:	f240 0000 	movw	r0, #0
  72:	f2c0 0000 	movt	r0, #0
  76:	f7ff fffe 	bl	0 <core::panicking::panic>
  7a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  7c:	f240 0000 	movw	r0, #0
  80:	f2c0 0000 	movt	r0, #0
  84:	f7ff fffe 	bl	0 <core::panicking::panic>
  88:	defe      	udf	#254	; 0xfe
  8a:	f240 0000 	movw	r0, #0
  8e:	f2c0 0000 	movt	r0, #0
  92:	f7ff fffe 	bl	0 <core::panicking::panic>
  96:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E:

00000000 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:153

    impl Iterator for EscapeDefault {
        type Item = u8;
        fn next(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <core::option::Option<T>::map>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next+0x2a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:155
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE:

00000000 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next::{{closure}}>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next::{{closure}}+0x26>
  16:	e7ff      	b.n	18 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next::{{closure}}+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
  36:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE:

00000000 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::size_hint>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:156
        fn size_hint(&self) -> (usize, Option<usize>) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:157
            self.range.size_hint()
   a:	9903      	ldr	r1, [sp, #12]
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint>
  14:	e7ff      	b.n	16 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::size_hint+0x16>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:158
        }
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E:

00000000 <<cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:161
    }
    impl DoubleEndedIterator for EscapeDefault {
        fn next_back(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <<cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <core::option::Option<T>::map>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <<cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back+0x2a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:163
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E:

00000000 <<cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back::{{closure}}>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <<cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back::{{closure}}+0x26>
  16:	e7ff      	b.n	18 <<cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back::{{closure}}+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
  36:	defe      	udf	#254	; 0xfe

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.4
00000300 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
000002b1 l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
00000344 l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000427 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E	00000000 .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE	00000000 .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden <cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back::{{closure}}
00000000         *UND*	00000000 <core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next::{{closure}}
00000000         *UND*	00000000 core::ops::function::impls::<impl core::ops::function::FnOnce<A> for &mut F>::call_once
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE	000000b4 core::option::Option<T>::map
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE	000000b4 core::option::Option<T>::map
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E	000000b4 core::option::Option<T>::map
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E	00000036 core::option::Option<T>::as_mut
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE	000000a4 core::option::Option<T>::and_then
00000000         *UND*	00000000 .hidden <cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next::{{closure}}



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE:

00000000 <core::option::Option<T>::map>:
_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9104      	str	r1, [sp, #16]
   a:	9205      	str	r2, [sp, #20]
   c:	2100      	movs	r1, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
   e:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  12:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  16:	2101      	movs	r1, #1
  18:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  1c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  20:	9904      	ldr	r1, [sp, #16]
  22:	2900      	cmp	r1, #0
  24:	460a      	mov	r2, r1
  26:	bf18      	it	ne
  28:	2201      	movne	r2, #1
  2a:	2900      	cmp	r1, #0
  2c:	9303      	str	r3, [sp, #12]
  2e:	f8cd c008 	str.w	ip, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	9200      	str	r2, [sp, #0]
  36:	d01e      	beq.n	76 <core::option::Option<T>::map+0x76>
  38:	e7ff      	b.n	3a <core::option::Option<T>::map+0x3a>
  3a:	9800      	ldr	r0, [sp, #0]
  3c:	2801      	cmp	r0, #1
  3e:	d001      	beq.n	44 <core::option::Option<T>::map+0x44>
  40:	e7ff      	b.n	42 <core::option::Option<T>::map+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  42:	defe      	udf	#254	; 0xfe
  44:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  46:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9106      	str	r1, [sp, #24]
  4e:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  52:	9905      	ldr	r1, [sp, #20]
  54:	9806      	ldr	r0, [sp, #24]
  56:	900a      	str	r0, [sp, #40]	; 0x28
  58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  5a:	a807      	add	r0, sp, #28
  5c:	f7ff fffe 	bl	0 <core::ops::function::impls::<impl core::ops::function::FnOnce<A> for &mut F>::call_once>
  60:	e7ff      	b.n	62 <core::option::Option<T>::map+0x62>
  62:	9807      	ldr	r0, [sp, #28]
  64:	9908      	ldr	r1, [sp, #32]
  66:	9a09      	ldr	r2, [sp, #36]	; 0x24
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	60da      	str	r2, [r3, #12]
  6c:	6099      	str	r1, [r3, #8]
  6e:	6058      	str	r0, [r3, #4]
  70:	2001      	movs	r0, #1
  72:	6018      	str	r0, [r3, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e003      	b.n	7e <core::option::Option<T>::map+0x7e>
  76:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  78:	9901      	ldr	r1, [sp, #4]
  7a:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  7c:	e7ff      	b.n	7e <core::option::Option<T>::map+0x7e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  7e:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  82:	07c0      	lsls	r0, r0, #31
  84:	2800      	cmp	r0, #0
  86:	d104      	bne.n	92 <core::option::Option<T>::map+0x92>
  88:	e7ff      	b.n	8a <core::option::Option<T>::map+0x8a>
  8a:	9804      	ldr	r0, [sp, #16]
  8c:	2800      	cmp	r0, #0
  8e:	d106      	bne.n	9e <core::option::Option<T>::map+0x9e>
  90:	e00f      	b.n	b2 <core::option::Option<T>::map+0xb2>
  92:	2000      	movs	r0, #0
  94:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  98:	e7f7      	b.n	8a <core::option::Option<T>::map+0x8a>
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f8      	beq.n	9a <core::option::Option<T>::map+0x9a>
  a8:	e7ff      	b.n	aa <core::option::Option<T>::map+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7f3      	b.n	9a <core::option::Option<T>::map+0x9a>
  b2:	e7f2      	b.n	9a <core::option::Option<T>::map+0x9a>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE:

00000000 <core::option::Option<T>::map>:
_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  12:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  16:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <core::option::Option<T>::map+0x6e>
  36:	e7ff      	b.n	38 <core::option::Option<T>::map+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <core::option::Option<T>::map+0x42>
  3e:	e7ff      	b.n	40 <core::option::Option<T>::map+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next::{{closure}}>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <core::option::Option<T>::map+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  6c:	e003      	b.n	76 <core::option::Option<T>::map+0x76>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e7ff      	b.n	76 <core::option::Option<T>::map+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <core::option::Option<T>::map+0x8a>
  80:	e7ff      	b.n	82 <core::option::Option<T>::map+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <core::option::Option<T>::map+0x9e>
  88:	e013      	b.n	b2 <core::option::Option<T>::map+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <core::option::Option<T>::map+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <core::option::Option<T>::map+0x92>
  a8:	e7ff      	b.n	aa <core::option::Option<T>::map+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <core::option::Option<T>::map+0x92>
  b2:	e7ee      	b.n	92 <core::option::Option<T>::map+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E:

00000000 <core::option::Option<T>::map>:
_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  12:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  16:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <core::option::Option<T>::map+0x6e>
  36:	e7ff      	b.n	38 <core::option::Option<T>::map+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <core::option::Option<T>::map+0x42>
  3e:	e7ff      	b.n	40 <core::option::Option<T>::map+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <<cstr_core::ascii::EscapeDefault as core::iter::traits::double_ended::DoubleEndedIterator>::next_back::{{closure}}>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <core::option::Option<T>::map+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  6c:	e003      	b.n	76 <core::option::Option<T>::map+0x76>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e7ff      	b.n	76 <core::option::Option<T>::map+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <core::option::Option<T>::map+0x8a>
  80:	e7ff      	b.n	82 <core::option::Option<T>::map+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <core::option::Option<T>::map+0x9e>
  88:	e013      	b.n	b2 <core::option::Option<T>::map+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <core::option::Option<T>::map+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <core::option::Option<T>::map+0x92>
  a8:	e7ff      	b.n	aa <core::option::Option<T>::map+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <core::option::Option<T>::map+0x92>
  b2:	e7ee      	b.n	92 <core::option::Option<T>::map+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E:

00000000 <core::option::Option<T>::as_mut>:
_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:258
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:260
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	2800      	cmp	r0, #0
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	d00b      	beq.n	2a <core::option::Option<T>::as_mut+0x2a>
  12:	e7ff      	b.n	14 <core::option::Option<T>::as_mut+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	2801      	cmp	r0, #1
  18:	d001      	beq.n	1e <core::option::Option<T>::as_mut+0x1e>
  1a:	e7ff      	b.n	1c <core::option::Option<T>::as_mut+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:263
  1c:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:260
  1e:	9802      	ldr	r0, [sp, #8]
  20:	3004      	adds	r0, #4
  22:	9004      	str	r0, [sp, #16]
  24:	9804      	ldr	r0, [sp, #16]
  26:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:259
  28:	e002      	b.n	30 <core::option::Option<T>::as_mut+0x30>
  2a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:261
  2c:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:259
  2e:	e7ff      	b.n	30 <core::option::Option<T>::as_mut+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:263
  30:	9803      	ldr	r0, [sp, #12]
  32:	b005      	add	sp, #20
  34:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE:

00000000 <core::option::Option<T>::and_then>:
_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:622
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:624
   a:	f88d 001f 	strb.w	r0, [sp, #31]
   e:	f88d 001e 	strb.w	r0, [sp, #30]
  12:	2001      	movs	r0, #1
  14:	f88d 001f 	strb.w	r0, [sp, #31]
  18:	f88d 001e 	strb.w	r0, [sp, #30]
  1c:	9802      	ldr	r0, [sp, #8]
  1e:	2800      	cmp	r0, #0
  20:	4602      	mov	r2, r0
  22:	bf18      	it	ne
  24:	2201      	movne	r2, #1
  26:	2800      	cmp	r0, #0
  28:	9101      	str	r1, [sp, #4]
  2a:	9200      	str	r2, [sp, #0]
  2c:	d017      	beq.n	5e <core::option::Option<T>::and_then+0x5e>
  2e:	e7ff      	b.n	30 <core::option::Option<T>::and_then+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	2801      	cmp	r0, #1
  34:	d001      	beq.n	3a <core::option::Option<T>::and_then+0x3a>
  36:	e7ff      	b.n	38 <core::option::Option<T>::and_then+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:627
  38:	defe      	udf	#254	; 0xfe
  3a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:624
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9902      	ldr	r1, [sp, #8]
  42:	9105      	str	r1, [sp, #20]
  44:	f88d 001e 	strb.w	r0, [sp, #30]
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9006      	str	r0, [sp, #24]
  4c:	9806      	ldr	r0, [sp, #24]
  4e:	f7ff fffe 	bl	0 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next::{{closure}}>
  52:	f88d 1011 	strb.w	r1, [sp, #17]
  56:	f88d 0010 	strb.w	r0, [sp, #16]
  5a:	e7ff      	b.n	5c <core::option::Option<T>::and_then+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:623
  5c:	e003      	b.n	66 <core::option::Option<T>::and_then+0x66>
  5e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:625
  60:	f88d 0010 	strb.w	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:623
  64:	e7ff      	b.n	66 <core::option::Option<T>::and_then+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:627
  66:	f89d 001e 	ldrb.w	r0, [sp, #30]
  6a:	07c0      	lsls	r0, r0, #31
  6c:	2800      	cmp	r0, #0
  6e:	d104      	bne.n	7a <core::option::Option<T>::and_then+0x7a>
  70:	e7ff      	b.n	72 <core::option::Option<T>::and_then+0x72>
  72:	9802      	ldr	r0, [sp, #8]
  74:	2800      	cmp	r0, #0
  76:	d10a      	bne.n	8e <core::option::Option<T>::and_then+0x8e>
  78:	e013      	b.n	a2 <core::option::Option<T>::and_then+0xa2>
  7a:	2000      	movs	r0, #0
  7c:	f88d 001e 	strb.w	r0, [sp, #30]
  80:	e7f7      	b.n	72 <core::option::Option<T>::and_then+0x72>
  82:	f89d 0010 	ldrb.w	r0, [sp, #16]
  86:	f89d 1011 	ldrb.w	r1, [sp, #17]
  8a:	b008      	add	sp, #32
  8c:	bd80      	pop	{r7, pc}
  8e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  92:	07c0      	lsls	r0, r0, #31
  94:	2800      	cmp	r0, #0
  96:	d0f4      	beq.n	82 <core::option::Option<T>::and_then+0x82>
  98:	e7ff      	b.n	9a <core::option::Option<T>::and_then+0x9a>
  9a:	2000      	movs	r0, #0
  9c:	f88d 001f 	strb.w	r0, [sp, #31]
  a0:	e7ef      	b.n	82 <core::option::Option<T>::and_then+0x82>
  a2:	e7ee      	b.n	82 <core::option::Option<T>::and_then+0x82>

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.5
0000041d l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000438 l       .debug_str	00000000 
0000043e l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E
00000000 l    d  .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E	00000000 .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE	00000046 <core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index
00000000         *UND*	00000000 .hidden <usize as core::iter::range::Step>::steps_between
00000000         *UND*	00000000 .hidden <usize as core::iter::range::Step>::sub_one
00000000         *UND*	00000000 .hidden <usize as core::iter::range::Step>::add_usize
00000000         *UND*	00000000 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt
00000000         *UND*	00000000 core::mem::swap
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE	0000009a core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E	00000066 core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint
00000000 g     F .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E	0000005a core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back
00000000         *UND*	00000000 .hidden core::clone::impls::<impl core::clone::Clone for usize>::clone
00000000         *UND*	00000000 <core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE:

00000000 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2791
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2792
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2793
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE:

00000000 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d023      	beq.n	6e <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x6e>
  26:	e7ff      	b.n	28 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <<usize as core::iter::range::Step>::add_usize>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e7ff      	b.n	3a <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x3a>
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	2801      	cmp	r0, #1
  3e:	d10f      	bne.n	60 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x60>
  40:	e7ff      	b.n	42 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x42>
  42:	2000      	movs	r0, #0
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:177
  4c:	9903      	ldr	r1, [sp, #12]
  4e:	a808      	add	r0, sp, #32
  50:	f7ff fffe 	bl	0 <core::mem::swap>
  54:	e7ff      	b.n	56 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:178
  56:	9808      	ldr	r0, [sp, #32]
  58:	9005      	str	r0, [sp, #20]
  5a:	2001      	movs	r0, #1
  5c:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  5e:	e002      	b.n	66 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x66>
  60:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:180
  62:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  64:	e7ff      	b.n	66 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  66:	9806      	ldr	r0, [sp, #24]
  68:	2801      	cmp	r0, #1
  6a:	d00b      	beq.n	84 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x84>
  6c:	e014      	b.n	98 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x98>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:183
  70:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  72:	e7ff      	b.n	74 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>
  8e:	e7ff      	b.n	90 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>
  98:	e7f0      	b.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E:

00000000 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:188
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
   8:	9904      	ldr	r1, [sp, #16]
   a:	1d0b      	adds	r3, r1, #4
   c:	9003      	str	r0, [sp, #12]
   e:	4608      	mov	r0, r1
  10:	4619      	mov	r1, r3
  12:	9202      	str	r2, [sp, #8]
  14:	f7ff fffe 	bl	0 <<usize as core::iter::range::Step>::steps_between>
  18:	9106      	str	r1, [sp, #24]
  1a:	9005      	str	r0, [sp, #20]
  1c:	e7ff      	b.n	1e <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:190
  1e:	9805      	ldr	r0, [sp, #20]
  20:	2800      	cmp	r0, #0
  22:	9001      	str	r0, [sp, #4]
  24:	d012      	beq.n	4c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint+0x4c>
  26:	e7ff      	b.n	28 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d001      	beq.n	32 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint+0x32>
  2e:	e7ff      	b.n	30 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:193
  30:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:190
  32:	9806      	ldr	r0, [sp, #24]
  34:	9007      	str	r0, [sp, #28]
  36:	9807      	ldr	r0, [sp, #28]
  38:	9009      	str	r0, [sp, #36]	; 0x24
  3a:	2101      	movs	r1, #1
  3c:	9108      	str	r1, [sp, #32]
  3e:	9903      	ldr	r1, [sp, #12]
  40:	6008      	str	r0, [r1, #0]
  42:	9808      	ldr	r0, [sp, #32]
  44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  46:	6048      	str	r0, [r1, #4]
  48:	608a      	str	r2, [r1, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
  4a:	e00a      	b.n	62 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint+0x62>
  4c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:191
  4e:	900a      	str	r0, [sp, #40]	; 0x28
  50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  54:	9903      	ldr	r1, [sp, #12]
  56:	6008      	str	r0, [r1, #0]
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  5c:	6048      	str	r0, [r1, #4]
  5e:	608a      	str	r2, [r1, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
  60:	e7ff      	b.n	62 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::size_hint+0x62>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:193
  62:	b00c      	add	sp, #48	; 0x30
  64:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E:

00000000 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back>:
_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:241
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
   8:	9804      	ldr	r0, [sp, #16]
   a:	1d02      	adds	r2, r0, #4
   c:	9103      	str	r1, [sp, #12]
   e:	4611      	mov	r1, r2
  10:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	07c1      	lsls	r1, r0, #31
  1c:	2900      	cmp	r1, #0
  1e:	d00c      	beq.n	3a <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x3a>
  20:	e7ff      	b.n	22 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:243
  22:	9804      	ldr	r0, [sp, #16]
  24:	3004      	adds	r0, #4
  26:	f7ff fffe 	bl	0 <<usize as core::iter::range::Step>::sub_one>
  2a:	9001      	str	r0, [sp, #4]
  2c:	e7ff      	b.n	2e <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x2e>
  2e:	e00b      	b.n	48 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:244
  30:	9807      	ldr	r0, [sp, #28]
  32:	9006      	str	r0, [sp, #24]
  34:	2001      	movs	r0, #1
  36:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
  38:	e002      	b.n	40 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x40>
  3a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:246
  3c:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
  3e:	e7ff      	b.n	40 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:248
  40:	9805      	ldr	r0, [sp, #20]
  42:	9906      	ldr	r1, [sp, #24]
  44:	b008      	add	sp, #32
  46:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:243
  48:	9804      	ldr	r0, [sp, #16]
  4a:	9901      	ldr	r1, [sp, #4]
  4c:	6041      	str	r1, [r0, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:244
  4e:	9804      	ldr	r0, [sp, #16]
  50:	3004      	adds	r0, #4
  52:	f7ff fffe 	bl	0 <core::clone::impls::<impl core::clone::Clone for usize>::clone>
  56:	9007      	str	r0, [sp, #28]
  58:	e7ea      	b.n	30 <core::iter::range::<impl core::iter::traits::double_ended::DoubleEndedIterator for core::ops::range::Range<A>>::next_back+0x30>

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.6
0000047c l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000004dc l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
00000646 l       .debug_str	00000000 
00000689 l       .debug_str	00000000 
000006dc l       .debug_str	00000000 
0000073b l       .debug_str	00000000 
0000079e l       .debug_str	00000000 
00000811 l       .debug_str	00000000 
00000816 l       .debug_str	00000000 
00000883 l       .debug_str	00000000 
00000911 l       .debug_str	00000000 
00000936 l       .debug_str	00000000 
0000093a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000000 l    d  .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E	00000000 .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E
00000000 l    d  .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE	00000000 .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE
00000000 l    d  .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE	00000000 .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E	00000022 <core::iter::adapters::flatten::FlatMap<I,U,F> as core::iter::traits::iterator::Iterator>::next
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE	000000fe <core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E	00000022 <core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next::{{closure}}
00000000         *UND*	00000000 core::iter::traits::iterator::Iterator::map
00000000 g     F .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE	0000004a core::iter::adapters::flatten::FlatMap<I,U,F>::new
00000000 g     F .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE	0000004a core::iter::adapters::flatten::FlattenCompat<I,U>::new
00000000         *UND*	00000000 core::option::Option<T>::as_mut
00000000         *UND*	00000000 core::option::Option<T>::and_then
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E	00000020 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000         *UND*	00000000 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000         *UND*	00000000 <cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next
00000000         *UND*	00000000 <core::iter::adapters::Map<I,F> as core::iter::traits::iterator::Iterator>::next



Disassembly of section .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E:

00000000 <<core::iter::adapters::flatten::FlatMap<I,U,F> as core::iter::traits::iterator::Iterator>::next>:
_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:49
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <<core::iter::adapters::flatten::FlatMap<I,U,F> as core::iter::traits::iterator::Iterator>::next>
  10:	9001      	str	r0, [sp, #4]
  12:	9100      	str	r1, [sp, #0]
  14:	e7ff      	b.n	16 <<core::iter::adapters::flatten::FlatMap<I,U,F> as core::iter::traits::iterator::Iterator>::next+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	b004      	add	sp, #16
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE:

00000000 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:214
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	e7ff      	b.n	c <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:216
   c:	9803      	ldr	r0, [sp, #12]
   e:	6880      	ldr	r0, [r0, #8]
  10:	2801      	cmp	r0, #1
  12:	d12a      	bne.n	6a <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x6a>
  14:	e7ff      	b.n	16 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	300c      	adds	r0, #12
  1a:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:217
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next>
  22:	f88d 1019 	strb.w	r1, [sp, #25]
  26:	f88d 0018 	strb.w	r0, [sp, #24]
  2a:	e7ff      	b.n	2c <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x2c>
  2c:	f89d 0018 	ldrb.w	r0, [sp, #24]
  30:	07c0      	lsls	r0, r0, #31
  32:	2800      	cmp	r0, #0
  34:	d017      	beq.n	66 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x66>
  36:	e7ff      	b.n	38 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x38>
  38:	f89d 0018 	ldrb.w	r0, [sp, #24]
  3c:	f89d 1019 	ldrb.w	r1, [sp, #25]
  40:	f88d 001c 	strb.w	r0, [sp, #28]
  44:	f88d 101d 	strb.w	r1, [sp, #29]
  48:	f89d 001c 	ldrb.w	r0, [sp, #28]
  4c:	f89d 101d 	ldrb.w	r1, [sp, #29]
  50:	f88d 0010 	strb.w	r0, [sp, #16]
  54:	f88d 1011 	strb.w	r1, [sp, #17]
  58:	e7ff      	b.n	5a <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x5a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:224
  5a:	f89d 0010 	ldrb.w	r0, [sp, #16]
  5e:	f89d 1011 	ldrb.w	r1, [sp, #17]
  62:	b01a      	add	sp, #104	; 0x68
  64:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:218
  66:	e7ff      	b.n	68 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:216
  68:	e7ff      	b.n	6a <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:219
  6a:	9903      	ldr	r1, [sp, #12]
  6c:	a808      	add	r0, sp, #32
  6e:	f7ff fffe 	bl	0 <<core::iter::adapters::Map<I,F> as core::iter::traits::iterator::Iterator>::next>
  72:	e7ff      	b.n	74 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  74:	9808      	ldr	r0, [sp, #32]
  76:	2800      	cmp	r0, #0
  78:	9001      	str	r0, [sp, #4]
  7a:	d005      	beq.n	88 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x88>
  7c:	e7ff      	b.n	7e <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x7e>
  7e:	9801      	ldr	r0, [sp, #4]
  80:	2801      	cmp	r0, #1
  82:	d011      	beq.n	a8 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xa8>
  84:	e7ff      	b.n	86 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x86>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:224
  86:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  88:	9803      	ldr	r0, [sp, #12]
  8a:	3018      	adds	r0, #24
  8c:	f7ff fffe 	bl	0 <core::option::Option<T>::as_mut>
  90:	9000      	str	r0, [sp, #0]
  92:	e7ff      	b.n	94 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x94>
  94:	9800      	ldr	r0, [sp, #0]
  96:	f7ff fffe 	bl	0 <core::option::Option<T>::and_then>
  9a:	f88d 1011 	strb.w	r1, [sp, #17]
  9e:	f88d 0010 	strb.w	r0, [sp, #16]
  a2:	e7ff      	b.n	a4 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xa4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  a4:	e7ff      	b.n	a6 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  a6:	e7d8      	b.n	5a <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0x5a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:221
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  ae:	920f      	str	r2, [sp, #60]	; 0x3c
  b0:	910e      	str	r1, [sp, #56]	; 0x38
  b2:	900d      	str	r0, [sp, #52]	; 0x34
  b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  b6:	990e      	ldr	r1, [sp, #56]	; 0x38
  b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  ba:	9219      	str	r2, [sp, #100]	; 0x64
  bc:	9118      	str	r1, [sp, #96]	; 0x60
  be:	9017      	str	r0, [sp, #92]	; 0x5c
  c0:	a814      	add	r0, sp, #80	; 0x50
  c2:	a917      	add	r1, sp, #92	; 0x5c
  c4:	f7ff fffe 	bl	0 <<I as core::iter::traits::collect::IntoIterator>::into_iter>
  c8:	e7ff      	b.n	ca <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xca>
  ca:	9814      	ldr	r0, [sp, #80]	; 0x50
  cc:	9915      	ldr	r1, [sp, #84]	; 0x54
  ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
  d0:	9213      	str	r2, [sp, #76]	; 0x4c
  d2:	9112      	str	r1, [sp, #72]	; 0x48
  d4:	9011      	str	r0, [sp, #68]	; 0x44
  d6:	2001      	movs	r0, #1
  d8:	9010      	str	r0, [sp, #64]	; 0x40
  da:	e7ff      	b.n	dc <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xdc>
  dc:	9803      	ldr	r0, [sp, #12]
  de:	9910      	ldr	r1, [sp, #64]	; 0x40
  e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  e4:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
  e8:	f8c0 c014 	str.w	ip, [r0, #20]
  ec:	6103      	str	r3, [r0, #16]
  ee:	60c2      	str	r2, [r0, #12]
  f0:	6081      	str	r1, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  f2:	9808      	ldr	r0, [sp, #32]
  f4:	2801      	cmp	r0, #1
  f6:	d101      	bne.n	fc <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xfc>
  f8:	e7ff      	b.n	fa <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xfa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:215
  fa:	e787      	b.n	c <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  fc:	e7fd      	b.n	fa <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next+0xfa>

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E:

00000000 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next::{{closure}}>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
   8:	9805      	ldr	r0, [sp, #20]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <<cstr_core::ascii::EscapeDefault as core::iter::traits::iterator::Iterator>::next>
  10:	9002      	str	r0, [sp, #8]
  12:	9101      	str	r1, [sp, #4]
  14:	e7ff      	b.n	16 <<core::iter::adapters::flatten::FlattenCompat<I,U> as core::iter::traits::iterator::Iterator>::next::{{closure}}+0x16>
  16:	9802      	ldr	r0, [sp, #8]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE:

00000000 <core::iter::adapters::flatten::FlatMap<I,U,F>::new>:
_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:21
   0:	b510      	push	{r4, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9105      	str	r1, [sp, #20]
   a:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:22
   c:	9905      	ldr	r1, [sp, #20]
   e:	9a06      	ldr	r2, [sp, #24]
  10:	9004      	str	r0, [sp, #16]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f7ff fffe 	bl	0 <core::iter::traits::iterator::Iterator::map>
  20:	9001      	str	r0, [sp, #4]
  22:	9100      	str	r1, [sp, #0]
  24:	e7ff      	b.n	26 <core::iter::adapters::flatten::FlatMap<I,U,F>::new+0x26>
  26:	a808      	add	r0, sp, #32
  28:	9901      	ldr	r1, [sp, #4]
  2a:	9a00      	ldr	r2, [sp, #0]
  2c:	f7ff fffe 	bl	0 <core::iter::adapters::flatten::FlatMap<I,U,F>::new>
  30:	e7ff      	b.n	32 <core::iter::adapters::flatten::FlatMap<I,U,F>::new+0x32>
  32:	a808      	add	r0, sp, #32
  34:	9904      	ldr	r1, [sp, #16]
  36:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  3a:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  3e:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  42:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:23
  46:	b012      	add	sp, #72	; 0x48
  48:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE:

00000000 <core::iter::adapters::flatten::FlattenCompat<I,U>::new>:
_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:202
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:203
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	2400      	movs	r4, #0
  14:	9405      	str	r4, [sp, #20]
  16:	9409      	str	r4, [sp, #36]	; 0x24
  18:	6001      	str	r1, [r0, #0]
  1a:	6042      	str	r2, [r0, #4]
  1c:	9905      	ldr	r1, [sp, #20]
  1e:	9a06      	ldr	r2, [sp, #24]
  20:	9c07      	ldr	r4, [sp, #28]
  22:	9d08      	ldr	r5, [sp, #32]
  24:	6145      	str	r5, [r0, #20]
  26:	6104      	str	r4, [r0, #16]
  28:	60c2      	str	r2, [r0, #12]
  2a:	6081      	str	r1, [r0, #8]
  2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  30:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  34:	6245      	str	r5, [r0, #36]	; 0x24
  36:	6204      	str	r4, [r0, #32]
  38:	61c2      	str	r2, [r0, #28]
  3a:	6181      	str	r1, [r0, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:204
  3c:	9302      	str	r3, [sp, #8]
  3e:	f8cd c004 	str.w	ip, [sp, #4]
  42:	f8cd e000 	str.w	lr, [sp]
  46:	b00d      	add	sp, #52	; 0x34
  48:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E:

00000000 <<I as core::iter::traits::collect::IntoIterator>::into_iter>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   8:	e8b1 5070 	ldmia.w	r1!, {r4, r5, r6, ip, lr}
   c:	e8a0 5070 	stmia.w	r0!, {r4, r5, r6, ip, lr}
  10:	e891 5070 	ldmia.w	r1, {r4, r5, r6, ip, lr}
  14:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	b002      	add	sp, #8
  1e:	bd70      	pop	{r4, r5, r6, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.7
000001f1 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E	00000052 core::num::<impl usize>::overflowing_add
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE	00000050 .hidden core::num::<impl usize>::checked_add



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE:

00000000 <core::num::<impl usize>::checked_add>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2678
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2679
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_add>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::checked_add+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2680
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <core::num::<impl usize>::checked_add+0x3e>
  36:	e7ff      	b.n	38 <core::num::<impl usize>::checked_add+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <core::num::<impl usize>::checked_add+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <core::num::<impl usize>::checked_add+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2681
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E:

00000000 <core::num::<impl usize>::overflowing_add>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3348
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3349
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <core::num::<impl usize>::overflowing_add+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3350
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3351
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.8
0000025d l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden <usize as core::ops::arith::Sub>::sub
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE	00000050 .hidden <usize as core::iter::range::Step>::steps_between
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE	00000020 .hidden <usize as core::iter::range::Step>::sub_one
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E	00000036 .hidden <usize as core::iter::range::Step>::add_usize
00000000         *UND*	00000000 .hidden core::num::<impl usize>::checked_add
00000000         *UND*	00000000 core::result::Result<T,E>::ok
00000000         *UND*	00000000 <T as core::convert::TryFrom<U>>::try_from



Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE:

00000000 <<usize as core::iter::range::Step>::steps_between>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:71
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	6809      	ldr	r1, [r1, #0]
  14:	4288      	cmp	r0, r1
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	d210      	bcs.n	3e <<usize as core::iter::range::Step>::steps_between+0x3e>
  1c:	e7ff      	b.n	1e <<usize as core::iter::range::Step>::steps_between+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:73
  1e:	9805      	ldr	r0, [sp, #20]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9904      	ldr	r1, [sp, #16]
  24:	6809      	ldr	r1, [r1, #0]
  26:	1a40      	subs	r0, r0, r1
  28:	f7ff fffe 	bl	0 <<T as core::convert::TryFrom<U>>::try_from>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <<usize as core::iter::range::Step>::steps_between+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	f7ff fffe 	bl	0 <core::result::Result<T,E>::ok>
  36:	9107      	str	r1, [sp, #28]
  38:	9006      	str	r0, [sp, #24]
  3a:	e7ff      	b.n	3c <<usize as core::iter::range::Step>::steps_between+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
  3c:	e004      	b.n	48 <<usize as core::iter::range::Step>::steps_between+0x48>
  3e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:75
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
  46:	e7ff      	b.n	48 <<usize as core::iter::range::Step>::steps_between+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:77
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b008      	add	sp, #32
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE:

00000000 <<usize as core::iter::range::Step>::sub_one>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:58
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:59
   8:	9803      	ldr	r0, [sp, #12]
   a:	6800      	ldr	r0, [r0, #0]
   c:	2201      	movs	r2, #1
   e:	9102      	str	r1, [sp, #8]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <<usize as core::ops::arith::Sub>::sub>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <<usize as core::iter::range::Step>::sub_one+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:60
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	b004      	add	sp, #16
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E:

00000000 <<usize as core::iter::range::Step>::add_usize>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <<T as core::convert::TryFrom<U>>::try_from>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <<usize as core::iter::range::Step>::add_usize+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_add>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <<usize as core::iter::range::Step>::add_usize+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.9
000001ee l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E	00000000 .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E	0000004c .hidden core::cmp::impls::<impl core::cmp::Ord for usize>::cmp
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE	00000028 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt



Disassembly of section .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E:

00000000 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp>:
_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:986
   0:	b085      	sub	sp, #20
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:987
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	4288      	cmp	r0, r1
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	d104      	bne.n	24 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x24>
  1a:	e7ff      	b.n	1c <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x1c>
  1c:	2000      	movs	r0, #0
  1e:	f88d 0013 	strb.w	r0, [sp, #19]
  22:	e00f      	b.n	44 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:988
  24:	9802      	ldr	r0, [sp, #8]
  26:	6800      	ldr	r0, [r0, #0]
  28:	9903      	ldr	r1, [sp, #12]
  2a:	6809      	ldr	r1, [r1, #0]
  2c:	4288      	cmp	r0, r1
  2e:	d204      	bcs.n	3a <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x3a>
  30:	e7ff      	b.n	32 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x32>
  32:	20ff      	movs	r0, #255	; 0xff
  34:	f88d 0013 	strb.w	r0, [sp, #19]
  38:	e003      	b.n	42 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x42>
  3a:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:989
  3c:	f88d 0013 	strb.w	r0, [sp, #19]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:988
  40:	e7ff      	b.n	42 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:987
  42:	e7ff      	b.n	44 <core::cmp::impls::<impl core::cmp::Ord for usize>::cmp+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:990
  44:	f89d 0013 	ldrb.w	r0, [sp, #19]
  48:	b005      	add	sp, #20
  4a:	4770      	bx	lr

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE:

00000000 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

cty-0197cbf7a3600457.cty.ewqn02bw-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.ewqn02bw-cgu.0



cty-aaa0a2034f77a628.cty.1wm03uxu-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.1wm03uxu-cgu.0



generic_array-c36cdd01cde97b57.generic_array.cc1bbfxy-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.cc1bbfxy-cgu.0
00000137 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000000 l     O .rodata.cst16	00000010 .Lanon.4eca67f5bd9792c32f28c37cf4fda6d8.0
00000010 l     O .rodata.cst16	00000010 .Lanon.4eca67f5bd9792c32f28c37cf4fda6d8.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .rodata._ZN13generic_array3hex11LOWER_CHARS17h50b033dacd6d267dE	00000008 generic_array::hex::LOWER_CHARS
00000000 g     O .rodata._ZN13generic_array3hex11UPPER_CHARS17h4c04111d97407154E	00000008 generic_array::hex::UPPER_CHARS



generic_array-c36cdd01cde97b57.generic_array.cc1bbfxy-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.cc1bbfxy-cgu.1
0000015b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.2	00000010 .Lanon.4de279b0ddc66629ef3c97ad1dbae96a.2
00000000 l     O .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.4	00000010 .Lanon.4de279b0ddc66629ef3c97ad1dbae96a.4
00000000 l    d  .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E	00000000 .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E
00000000 l    d  .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.0	00000000 .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.0
00000000 l    d  .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.1	00000000 .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.1
00000000 l    d  .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.3	00000000 .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E	00000084 generic_array::from_iter_length_fail
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 core::panicking::panic_fmt



Disassembly of section .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E:

00000000 <generic_array::from_iter_length_fail>:
_ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:319
    }
}

#[inline(never)]
#[cold]
fn from_iter_length_fail(length: usize, expected: usize) -> ! {
   0:	b098      	sub	sp, #96	; 0x60
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9008      	str	r0, [sp, #32]
   8:	9109      	str	r1, [sp, #36]	; 0x24
   a:	a808      	add	r0, sp, #32
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:320
    panic!(
   c:	9014      	str	r0, [sp, #80]	; 0x50
   e:	a809      	add	r0, sp, #36	; 0x24
  10:	9015      	str	r0, [sp, #84]	; 0x54
  12:	9814      	ldr	r0, [sp, #80]	; 0x50
  14:	9016      	str	r0, [sp, #88]	; 0x58
  16:	9815      	ldr	r0, [sp, #84]	; 0x54
  18:	9017      	str	r0, [sp, #92]	; 0x5c
  1a:	9816      	ldr	r0, [sp, #88]	; 0x58
  1c:	f240 0100 	movw	r1, #0
  20:	f2c0 0100 	movt	r1, #0
  24:	9207      	str	r2, [sp, #28]
  26:	9306      	str	r3, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  2c:	9005      	str	r0, [sp, #20]
  2e:	9104      	str	r1, [sp, #16]
  30:	e7ff      	b.n	32 <generic_array::from_iter_length_fail+0x32>
  32:	9817      	ldr	r0, [sp, #92]	; 0x5c
  34:	f240 0100 	movw	r1, #0
  38:	f2c0 0100 	movt	r1, #0
  3c:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  40:	9003      	str	r0, [sp, #12]
  42:	9102      	str	r1, [sp, #8]
  44:	e7ff      	b.n	46 <generic_array::from_iter_length_fail+0x46>
  46:	9805      	ldr	r0, [sp, #20]
  48:	9010      	str	r0, [sp, #64]	; 0x40
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9111      	str	r1, [sp, #68]	; 0x44
  4e:	9a03      	ldr	r2, [sp, #12]
  50:	9212      	str	r2, [sp, #72]	; 0x48
  52:	9b02      	ldr	r3, [sp, #8]
  54:	9313      	str	r3, [sp, #76]	; 0x4c
  56:	46ec      	mov	ip, sp
  58:	f04f 0e02 	mov.w	lr, #2
  5c:	f8cc e000 	str.w	lr, [ip]
  60:	f240 0100 	movw	r1, #0
  64:	f2c0 0100 	movt	r1, #0
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	ab10      	add	r3, sp, #64	; 0x40
  6c:	4672      	mov	r2, lr
  6e:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  72:	e7ff      	b.n	2 <generic_array::from_iter_length_fail+0x2>
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	a80a      	add	r0, sp, #40	; 0x28
  7e:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
  82:	defe      	udf	#254	; 0xfe

generic_array-c36cdd01cde97b57.generic_array.cc1bbfxy-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.cc1bbfxy-cgu.2
000003d1 l       .debug_str	00000000 
00000482 l       .debug_str	00000000 
0000048c l       .debug_str	00000000 
000004bd l       .debug_str	00000000 
000004c8 l       .debug_str	00000000 
000004fa l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000503 l       .debug_str	00000000 
0000050a l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000287 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e3 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003cc l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003e7 l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000405 l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE	00000000 .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE	00000000 .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE	0000004c .hidden core::fmt::Arguments::new_v1



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE:

00000000 <core::fmt::Arguments::new_v1>:
_ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.0
0000032c l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000392 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
0000044e l       .debug_str	00000000 
00000452 l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE	00000022 core::num::<impl isize>::wrapping_add
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE	00000044 core::num::<impl isize>::overflowing_neg
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E	00000006 core::num::<impl isize>::min_value
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E	00000050 core::num::<impl usize>::checked_mul
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE	00000052 core::num::<impl usize>::overflowing_mul
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE	00000006 core::num::<impl usize>::max_value
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE	0000001c .hidden core::num::<impl isize>::wrapping_neg
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E	00000022 .hidden core::num::<impl usize>::wrapping_sub
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E	0000003a .hidden core::num::<impl usize>::saturating_mul
00000000         *UND*	00000000 core::option::Option<T>::unwrap_or



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE:

00000000 <core::num::<impl isize>::wrapping_add>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1117
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1118
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <core::num::<impl isize>::wrapping_add+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1119
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE:

00000000 <core::num::<impl isize>::wrapping_neg>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1306
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1307
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <core::num::<impl isize>::wrapping_neg>
  10:	9101      	str	r1, [sp, #4]
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <core::num::<impl isize>::wrapping_neg+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1308
  16:	9800      	ldr	r0, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE:

00000000 <core::num::<impl isize>::overflowing_neg>:
_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1680
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1681
   8:	9805      	ldr	r0, [sp, #20]
   a:	43c0      	mvns	r0, r0
   c:	2201      	movs	r2, #1
   e:	9104      	str	r1, [sp, #16]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <core::num::<impl isize>::overflowing_neg>
  16:	9003      	str	r0, [sp, #12]
  18:	e7ff      	b.n	1a <core::num::<impl isize>::overflowing_neg+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9002      	str	r0, [sp, #8]
  1e:	f7ff fffe 	bl	0 <core::num::<impl isize>::overflowing_neg>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <core::num::<impl isize>::overflowing_neg+0x26>
  26:	9802      	ldr	r0, [sp, #8]
  28:	9901      	ldr	r1, [sp, #4]
  2a:	1a42      	subs	r2, r0, r1
  2c:	fab2 f282 	clz	r2, r2
  30:	0952      	lsrs	r2, r2, #5
  32:	9b03      	ldr	r3, [sp, #12]
  34:	9306      	str	r3, [sp, #24]
  36:	f88d 201c 	strb.w	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1682
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	f89d 101c 	ldrb.w	r1, [sp, #28]
  40:	b008      	add	sp, #32
  42:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E:

00000000 <core::num::<impl isize>::min_value>:
_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:256
   0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:258
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E:

00000000 <core::num::<impl usize>::checked_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2722
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2723
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_mul>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::checked_mul+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2724
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <core::num::<impl usize>::checked_mul+0x3e>
  36:	e7ff      	b.n	38 <core::num::<impl usize>::checked_mul+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <core::num::<impl usize>::checked_mul+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <core::num::<impl usize>::checked_mul+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2725
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E:

00000000 <core::num::<impl usize>::wrapping_sub>:
_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3070
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3071
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	1a40      	subs	r0, r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <core::num::<impl usize>::wrapping_sub+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3072
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E:

00000000 <core::num::<impl usize>::saturating_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2999
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3000
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  18:	9003      	str	r0, [sp, #12]
  1a:	9102      	str	r1, [sp, #8]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::saturating_mul+0x1e>
  1e:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <core::num::<impl usize>::saturating_mul+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <core::option::Option<T>::unwrap_or>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <core::num::<impl usize>::saturating_mul+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3001
  34:	9800      	ldr	r0, [sp, #0]
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE:

00000000 <core::num::<impl usize>::overflowing_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3403
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3404
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	fba0 0101 	umull	r0, r1, r0, r1
  12:	2900      	cmp	r1, #0
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <core::num::<impl usize>::overflowing_mul+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3405
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3406
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE:

00000000 <core::num::<impl usize>::max_value>:
_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2327
   0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   4:	4770      	bx	lr

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.1
000002e7 l       .debug_str	00000000 
000002db l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
00000000 l    d  .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E	00000000 .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E	00000050 <core::ops::range::RangeFrom<usize> as core::slice::SliceIndex<[T]>>::index
00000000         *UND*	00000000 core::ptr::<impl *const T>::add
00000000         *UND*	00000000 core::slice::from_raw_parts
00000000         *UND*	00000000 core::slice::slice_index_len_fail
00000000         *UND*	00000000 core::slice::slice_index_order_fail
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E	00000052 <core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E	0000008a <core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index



Disassembly of section .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E:

00000000 <<core::ops::range::RangeFrom<usize> as core::slice::SliceIndex<[T]>>::index>:
_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2826
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2827
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	9006      	str	r0, [sp, #24]
  18:	4608      	mov	r0, r1
  1a:	4611      	mov	r1, r2
  1c:	9305      	str	r3, [sp, #20]
  1e:	f8cd c010 	str.w	ip, [sp, #16]
  22:	f8cd e00c 	str.w	lr, [sp, #12]
  26:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  2a:	9002      	str	r0, [sp, #8]
  2c:	e7ff      	b.n	2e <<core::ops::range::RangeFrom<usize> as core::slice::SliceIndex<[T]>>::index+0x2e>
  2e:	9806      	ldr	r0, [sp, #24]
  30:	900a      	str	r0, [sp, #40]	; 0x28
  32:	9902      	ldr	r1, [sp, #8]
  34:	910b      	str	r1, [sp, #44]	; 0x2c
  36:	9a08      	ldr	r2, [sp, #32]
  38:	9b09      	ldr	r3, [sp, #36]	; 0x24
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <<core::ops::range::RangeFrom<usize> as core::slice::SliceIndex<[T]>>::index>
  42:	9001      	str	r0, [sp, #4]
  44:	9100      	str	r1, [sp, #0]
  46:	e7ff      	b.n	48 <<core::ops::range::RangeFrom<usize> as core::slice::SliceIndex<[T]>>::index+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2828
  48:	9801      	ldr	r0, [sp, #4]
  4a:	9900      	ldr	r1, [sp, #0]
  4c:	b00c      	add	sp, #48	; 0x30
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E:

00000000 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2732
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2733
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::add>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <core::slice::from_raw_parts>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2734
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E:

00000000 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2742
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2743
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	4288      	cmp	r0, r1
  1a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1e:	f8cd e020 	str.w	lr, [sp, #32]
  22:	9407      	str	r4, [sp, #28]
  24:	9506      	str	r5, [sp, #24]
  26:	d905      	bls.n	34 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index+0x34>
  28:	e7ff      	b.n	2a <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2744
  2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  2e:	f7ff fffe 	bl	0 <core::slice::slice_index_order_fail>
  32:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2745
  34:	980b      	ldr	r0, [sp, #44]	; 0x2c
  36:	990c      	ldr	r1, [sp, #48]	; 0x30
  38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  3a:	9005      	str	r0, [sp, #20]
  3c:	4608      	mov	r0, r1
  3e:	4611      	mov	r1, r2
  40:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  44:	9004      	str	r0, [sp, #16]
  46:	e7ff      	b.n	48 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index+0x48>
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	4288      	cmp	r0, r1
  4e:	d90f      	bls.n	70 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index+0x70>
  50:	e7ff      	b.n	52 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2746
  52:	980b      	ldr	r0, [sp, #44]	; 0x2c
  54:	990c      	ldr	r1, [sp, #48]	; 0x30
  56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  58:	9003      	str	r0, [sp, #12]
  5a:	4608      	mov	r0, r1
  5c:	4611      	mov	r1, r2
  5e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  62:	9002      	str	r0, [sp, #8]
  64:	e7ff      	b.n	66 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index+0x66>
  66:	9803      	ldr	r0, [sp, #12]
  68:	9902      	ldr	r1, [sp, #8]
  6a:	f7ff fffe 	bl	0 <core::slice::slice_index_len_fail>
  6e:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2749
  70:	980a      	ldr	r0, [sp, #40]	; 0x28
  72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  78:	f7ff fffe 	bl	0 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index>
  7c:	9001      	str	r0, [sp, #4]
  7e:	9100      	str	r1, [sp, #0]
  80:	e7ff      	b.n	82 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2751
  82:	9801      	ldr	r0, [sp, #4]
  84:	9900      	ldr	r1, [sp, #0]
  86:	b00e      	add	sp, #56	; 0x38
  88:	bdb0      	pop	{r4, r5, r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.10
00000123 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem7size_of17h96e196a831b2ee50E	00000000 .text._ZN4core3mem7size_of17h96e196a831b2ee50E
00000000 l    d  .text._ZN4core3mem8align_of17h58768cca995720e6E	00000000 .text._ZN4core3mem8align_of17h58768cca995720e6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem7size_of17h96e196a831b2ee50E	00000012 core::mem::size_of
00000000 g     F .text._ZN4core3mem8align_of17h58768cca995720e6E	00000012 core::mem::align_of



Disassembly of section .text._ZN4core3mem7size_of17h96e196a831b2ee50E:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17h96e196a831b2ee50E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h58768cca995720e6E:

00000000 <core::mem::align_of>:
_ZN4core3mem8align_of17h58768cca995720e6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::align_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.11
0000016d l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E	00000000 .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E	00000096 core::option::Option<T>::unwrap_or



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E:

00000000 <core::option::Option<T>::unwrap_or>:
_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:367
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  12:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  16:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  1a:	2001      	movs	r0, #1
  1c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  20:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  24:	9804      	ldr	r0, [sp, #16]
  26:	2800      	cmp	r0, #0
  28:	9303      	str	r3, [sp, #12]
  2a:	f8cd c008 	str.w	ip, [sp, #8]
  2e:	f8cd e004 	str.w	lr, [sp, #4]
  32:	9000      	str	r0, [sp, #0]
  34:	d00d      	beq.n	52 <core::option::Option<T>::unwrap_or+0x52>
  36:	e7ff      	b.n	38 <core::option::Option<T>::unwrap_or+0x38>
  38:	9800      	ldr	r0, [sp, #0]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <core::option::Option<T>::unwrap_or+0x42>
  3e:	e7ff      	b.n	40 <core::option::Option<T>::unwrap_or+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9008      	str	r0, [sp, #32]
  4c:	9808      	ldr	r0, [sp, #32]
  4e:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  50:	e005      	b.n	5e <core::option::Option<T>::unwrap_or+0x5e>
  52:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:370
  54:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  58:	9806      	ldr	r0, [sp, #24]
  5a:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  5c:	e7ff      	b.n	5e <core::option::Option<T>::unwrap_or+0x5e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  5e:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d104      	bne.n	72 <core::option::Option<T>::unwrap_or+0x72>
  68:	e7ff      	b.n	6a <core::option::Option<T>::unwrap_or+0x6a>
  6a:	9804      	ldr	r0, [sp, #16]
  6c:	2801      	cmp	r0, #1
  6e:	d007      	beq.n	80 <core::option::Option<T>::unwrap_or+0x80>
  70:	e010      	b.n	94 <core::option::Option<T>::unwrap_or+0x94>
  72:	2000      	movs	r0, #0
  74:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  78:	e7f7      	b.n	6a <core::option::Option<T>::unwrap_or+0x6a>
  7a:	9807      	ldr	r0, [sp, #28]
  7c:	b00a      	add	sp, #40	; 0x28
  7e:	bd80      	pop	{r7, pc}
  80:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  84:	07c0      	lsls	r0, r0, #31
  86:	2800      	cmp	r0, #0
  88:	d0f7      	beq.n	7a <core::option::Option<T>::unwrap_or+0x7a>
  8a:	e7ff      	b.n	8c <core::option::Option<T>::unwrap_or+0x8c>
  8c:	2000      	movs	r0, #0
  8e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  92:	e7f2      	b.n	7a <core::option::Option<T>::unwrap_or+0x7a>
  94:	e7f1      	b.n	7a <core::option::Option<T>::unwrap_or+0x7a>

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.2
000004ae l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000031e l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000430 l       .debug_str	00000000 
00000460 l       .debug_str	00000000 
000004de l       .debug_str	00000000 
0000052c l       .debug_str	00000000 
0000055c l       .debug_str	00000000 
000005aa l       .debug_str	00000000 
000005db l       .debug_str	00000000 
0000062a l       .debug_str	00000000 
0000065b l       .debug_str	00000000 
000006aa l       .debug_str	00000000 
000006da l       .debug_str	00000000 
000006e2 l       .debug_str	00000000 
00000712 l       .debug_str	00000000 
0000071a l       .debug_str	00000000 
00000758 l       .debug_str	00000000 
0000076d l       .debug_str	00000000 
00000799 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007a0 l       .debug_str	00000000 
000007a9 l       .debug_str	00000000 
000007b2 l       .debug_str	00000000 
000007b9 l       .debug_str	00000000 
000007bf l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
000007cd l       .debug_str	00000000 
000007d3 l       .debug_str	00000000 
000007d9 l       .debug_str	00000000 
000007e2 l       .debug_str	00000000 
000007e9 l       .debug_str	00000000 
000007f3 l       .debug_str	00000000 
000007f8 l       .debug_str	00000000 
00000800 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
00000807 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
0000080f l       .debug_str	00000000 
00000814 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
0000082e l       .debug_str	00000000 
00000832 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.0	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.0
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.1	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.1
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.12	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.12
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.13	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.13
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.14	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.14
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.15	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.15
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.16	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.16
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.17	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.17
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.18	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.18
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.19	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.19
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.2	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.2
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.20	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.20
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.21	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.21
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.22	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.22
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.23	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.23
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.24	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.24
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.26	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.26
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.27	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.27
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.28	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.28
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.29	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.29
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.30	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.30
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.31	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.31
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.32	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.32
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.33	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.33
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.34	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.34
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.35	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.35
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.37	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.37
00000000 l     O .rodata.cst32	00000020 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.38
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.39	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.39
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.40	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.40
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.41	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.41
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.43	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.43
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.44	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.44
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.46	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.46
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.47	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.47
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.5	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.5
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.7	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.7
00000000 l     O .rodata.cst4	00000004 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.8
00000000 l     F .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E	00000024 memchr::fallback::read_unaligned_usize
00000000 l     F .text._ZN6memchr8fallback3sub17heb16f96665fc0060E	00000052 memchr::fallback::sub
00000000 l     F .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE	00000026 memchr::fallback::memchr::{{closure}}
00000000 l     F .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E	00000048 memchr::fallback::memchr2::{{closure}}
00000000 l     F .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E	00000074 memchr::fallback::memchr3::{{closure}}
00000000 l     F .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE	00000026 memchr::fallback::memrchr::{{closure}}
00000000 l     F .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E	00000046 memchr::fallback::ptr_add
00000000 l     F .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E	00000056 memchr::fallback::ptr_sub
00000000 l     F .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE	00000048 memchr::fallback::memrchr2::{{closure}}
00000000 l     F .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE	00000074 memchr::fallback::memrchr3::{{closure}}
00000000 l     O .rodata.str.0	00000059 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E	00000000 .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E
00000000 l    d  .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE	00000000 .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE
00000000 l    d  .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE	00000000 .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE
00000000 l    d  .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E	00000000 .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E
00000000 l    d  .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E	00000000 .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E
00000000 l    d  .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E	00000000 .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E
00000000 l    d  .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE	00000000 .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE
00000000 l    d  .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE	00000000 .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE
00000000 l    d  .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E	00000000 .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E
00000000 l    d  .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE	00000000 .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE
00000000 l    d  .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E	00000000 .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E
00000000 l    d  .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE	00000000 .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE
00000000 l    d  .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E	00000000 .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E
00000000 l    d  .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E	00000000 .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E
00000000 l    d  .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E	00000000 .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E
00000000 l    d  .text._ZN6memchr8fallback3sub17heb16f96665fc0060E	00000000 .text._ZN6memchr8fallback3sub17heb16f96665fc0060E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.3	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.3
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.4	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.4
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.6	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.6
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.9	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.9
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.10	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.10
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.11	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.11
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.25	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.25
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.36	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.36
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.42	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.42
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.45	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.45
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::cmp::min
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 .hidden core::num::<impl isize>::wrapping_neg
00000000         *UND*	00000000 .hidden core::num::<impl usize>::wrapping_sub
00000000         *UND*	00000000 core::ptr::<impl *const T>::offset
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000         *UND*	00000000 core::slice::<impl core::ops::index::Index<I> for [T]>::index
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 core::panicking::panic_fmt
00000000 g     F .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E	000004fe memchr::fallback::memchr
00000000 g     F .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE	0000054e memchr::fallback::memchr2
00000000 g     F .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E	0000062c memchr::fallback::memchr3
00000000 g     F .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE	00000528 memchr::fallback::memrchr
00000000 g     F .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E	00000534 memchr::fallback::memrchr2
00000000 g     F .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E	00000612 memchr::fallback::memrchr3



Disassembly of section .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E:

00000000 <memchr::fallback::memchr>:
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:45
#[inline(always)]
fn repeat_byte(b: u8) -> usize {
    (b as usize) * (usize::MAX / 255)
}

pub fn memchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0da      	sub	sp, #360	; 0x168
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
   e:	911c      	str	r1, [sp, #112]	; 0x70
  10:	921d      	str	r2, [sp, #116]	; 0x74
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  12:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  16:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931a      	str	r3, [sp, #104]	; 0x68
  2a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  2e:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  32:	9017      	str	r0, [sp, #92]	; 0x5c
  34:	d007      	beq.n	46 <memchr::fallback::memchr+0x46>
  36:	e7ff      	b.n	38 <memchr::fallback::memchr+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <core::panicking::panic>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  46:	9817      	ldr	r0, [sp, #92]	; 0x5c
  48:	9020      	str	r0, [sp, #128]	; 0x80
  4a:	e7ff      	b.n	4c <memchr::fallback::memchr+0x4c>
  4c:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
  50:	9021      	str	r0, [sp, #132]	; 0x84
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:48
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981c      	ldr	r0, [sp, #112]	; 0x70
  54:	991d      	ldr	r1, [sp, #116]	; 0x74
  56:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  5a:	9016      	str	r0, [sp, #88]	; 0x58
  5c:	e7ff      	b.n	5e <memchr::fallback::memchr+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9916      	ldr	r1, [sp, #88]	; 0x58
  62:	f7ff fffe 	bl	0 <core::cmp::min>
  66:	9022      	str	r0, [sp, #136]	; 0x88
  68:	e7ff      	b.n	6a <memchr::fallback::memchr+0x6a>
  6a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9115      	str	r1, [sp, #84]	; 0x54
  72:	f0c0 8236 	bcc.w	4e2 <memchr::fallback::memchr+0x4e2>
  76:	e7ff      	b.n	78 <memchr::fallback::memchr+0x78>
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9023      	str	r0, [sp, #140]	; 0x8c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:50
    let start_ptr = haystack.as_ptr();
  7c:	981c      	ldr	r0, [sp, #112]	; 0x70
  7e:	991d      	ldr	r1, [sp, #116]	; 0x74
  80:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  84:	9024      	str	r0, [sp, #144]	; 0x90
  86:	e7ff      	b.n	88 <memchr::fallback::memchr+0x88>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:51
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981c      	ldr	r0, [sp, #112]	; 0x70
  8a:	991d      	ldr	r1, [sp, #116]	; 0x74
  8c:	9014      	str	r0, [sp, #80]	; 0x50
  8e:	9113      	str	r1, [sp, #76]	; 0x4c
  90:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  94:	9012      	str	r0, [sp, #72]	; 0x48
  96:	e7ff      	b.n	98 <memchr::fallback::memchr+0x98>
  98:	9812      	ldr	r0, [sp, #72]	; 0x48
  9a:	9026      	str	r0, [sp, #152]	; 0x98
  9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  9e:	9814      	ldr	r0, [sp, #80]	; 0x50
  a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
  a2:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>
  a6:	9011      	str	r0, [sp, #68]	; 0x44
  a8:	9110      	str	r1, [sp, #64]	; 0x40
  aa:	e7ff      	b.n	ac <memchr::fallback::memchr+0xac>
  ac:	9811      	ldr	r0, [sp, #68]	; 0x44
  ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  b0:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  b4:	9025      	str	r0, [sp, #148]	; 0x94
  b6:	e7ff      	b.n	b8 <memchr::fallback::memchr+0xb8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:52
    let mut ptr = start_ptr;
  b8:	9824      	ldr	r0, [sp, #144]	; 0x90
  ba:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:55

    unsafe {
        if haystack.len() < USIZE_BYTES {
  bc:	981c      	ldr	r0, [sp, #112]	; 0x70
  be:	991d      	ldr	r1, [sp, #116]	; 0x74
  c0:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  c4:	900f      	str	r0, [sp, #60]	; 0x3c
  c6:	e7ff      	b.n	c8 <memchr::fallback::memchr+0xc8>
  c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
  ca:	2803      	cmp	r0, #3
  cc:	d84e      	bhi.n	16c <memchr::fallback::memchr+0x16c>
  ce:	e7ff      	b.n	d0 <memchr::fallback::memchr+0xd0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9824      	ldr	r0, [sp, #144]	; 0x90
  d2:	9925      	ldr	r1, [sp, #148]	; 0x94
  d4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  d8:	9042      	str	r0, [sp, #264]	; 0x108
  da:	9143      	str	r1, [sp, #268]	; 0x10c
  dc:	9244      	str	r2, [sp, #272]	; 0x110
  de:	9345      	str	r3, [sp, #276]	; 0x114
_ZN6memchr8fallback14forward_search17h670ad8ac33dd3ba3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9842      	ldr	r0, [sp, #264]	; 0x108
  e2:	9944      	ldr	r1, [sp, #272]	; 0x110
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <memchr::fallback::memchr+0xf8>
  e8:	e7ff      	b.n	ea <memchr::fallback::memchr+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <core::panicking::panic>
  f6:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
  f8:	9844      	ldr	r0, [sp, #272]	; 0x110
  fa:	9943      	ldr	r1, [sp, #268]	; 0x10c
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <memchr::fallback::memchr+0x110>
 100:	e7ff      	b.n	102 <memchr::fallback::memchr+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <core::panicking::panic>
 10e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295

    while ptr < end_ptr {
 110:	e7ff      	b.n	112 <memchr::fallback::memchr+0x112>
 112:	9844      	ldr	r0, [sp, #272]	; 0x110
 114:	9943      	ldr	r1, [sp, #268]	; 0x10c
 116:	4288      	cmp	r0, r1
 118:	d303      	bcc.n	122 <memchr::fallback::memchr+0x122>
 11a:	e7ff      	b.n	11c <memchr::fallback::memchr+0x11c>
 11c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
        ptr = ptr.offset(1);
    }
    None
 11e:	9046      	str	r0, [sp, #280]	; 0x118
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 120:	e019      	b.n	156 <memchr::fallback::memchr+0x156>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 122:	9844      	ldr	r0, [sp, #272]	; 0x110
 124:	7800      	ldrb	r0, [r0, #0]
 126:	f88d 0123 	strb.w	r0, [sp, #291]	; 0x123
 12a:	f89d 1123 	ldrb.w	r1, [sp, #291]	; 0x123
 12e:	a845      	add	r0, sp, #276	; 0x114
 130:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 134:	2800      	cmp	r0, #0
 136:	d008      	beq.n	14a <memchr::fallback::memchr+0x14a>
 138:	e7ff      	b.n	13a <memchr::fallback::memchr+0x13a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 13a:	9844      	ldr	r0, [sp, #272]	; 0x110
 13c:	9942      	ldr	r1, [sp, #264]	; 0x108
 13e:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 142:	9047      	str	r0, [sp, #284]	; 0x11c
 144:	2001      	movs	r0, #1
 146:	9046      	str	r0, [sp, #280]	; 0x118
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 148:	e005      	b.n	156 <memchr::fallback::memchr+0x156>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 14a:	9844      	ldr	r0, [sp, #272]	; 0x110
 14c:	2101      	movs	r1, #1
 14e:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 152:	9044      	str	r0, [sp, #272]	; 0x110
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 154:	e7dd      	b.n	112 <memchr::fallback::memchr+0x112>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 156:	9846      	ldr	r0, [sp, #280]	; 0x118
 158:	9947      	ldr	r1, [sp, #284]	; 0x11c
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 15a:	911f      	str	r1, [sp, #124]	; 0x7c
 15c:	901e      	str	r0, [sp, #120]	; 0x78
 15e:	e7ff      	b.n	160 <memchr::fallback::memchr+0x160>
 160:	e003      	b.n	16a <memchr::fallback::memchr+0x16a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 162:	981e      	ldr	r0, [sp, #120]	; 0x78
 164:	991f      	ldr	r1, [sp, #124]	; 0x7c
 166:	b05a      	add	sp, #360	; 0x168
 168:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 16a:	e7fa      	b.n	162 <memchr::fallback::memchr+0x162>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:59
        let chunk = read_unaligned_usize(ptr);
 16c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 16e:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 172:	9028      	str	r0, [sp, #160]	; 0xa0
 174:	e7ff      	b.n	176 <memchr::fallback::memchr+0x176>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 176:	9828      	ldr	r0, [sp, #160]	; 0xa0
 178:	9920      	ldr	r1, [sp, #128]	; 0x80
 17a:	4048      	eors	r0, r1
 17c:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 17e:	9849      	ldr	r0, [sp, #292]	; 0x124
 180:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 184:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 188:	9949      	ldr	r1, [sp, #292]	; 0x124
 18a:	4388      	bics	r0, r1
 18c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 190:	2800      	cmp	r0, #0
 192:	bf18      	it	ne
 194:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 196:	900e      	str	r0, [sp, #56]	; 0x38
 198:	e7ff      	b.n	19a <memchr::fallback::memchr+0x19a>
 19a:	980e      	ldr	r0, [sp, #56]	; 0x38
 19c:	07c1      	lsls	r1, r0, #31
 19e:	2900      	cmp	r1, #0
 1a0:	d049      	beq.n	236 <memchr::fallback::memchr+0x236>
 1a2:	e7ff      	b.n	1a4 <memchr::fallback::memchr+0x1a4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1a4:	9824      	ldr	r0, [sp, #144]	; 0x90
 1a6:	9925      	ldr	r1, [sp, #148]	; 0x94
 1a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 1aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 1ac:	904a      	str	r0, [sp, #296]	; 0x128
 1ae:	914b      	str	r1, [sp, #300]	; 0x12c
 1b0:	924c      	str	r2, [sp, #304]	; 0x130
 1b2:	934d      	str	r3, [sp, #308]	; 0x134
_ZN6memchr8fallback14forward_search17h670ad8ac33dd3ba3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 1b4:	984a      	ldr	r0, [sp, #296]	; 0x128
 1b6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1b8:	4288      	cmp	r0, r1
 1ba:	d907      	bls.n	1cc <memchr::fallback::memchr+0x1cc>
 1bc:	e7ff      	b.n	1be <memchr::fallback::memchr+0x1be>
 1be:	f240 0000 	movw	r0, #0
 1c2:	f2c0 0000 	movt	r0, #0
 1c6:	f7ff fffe 	bl	0 <core::panicking::panic>
 1ca:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 1cc:	984c      	ldr	r0, [sp, #304]	; 0x130
 1ce:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1d0:	4288      	cmp	r0, r1
 1d2:	d907      	bls.n	1e4 <memchr::fallback::memchr+0x1e4>
 1d4:	e7ff      	b.n	1d6 <memchr::fallback::memchr+0x1d6>
 1d6:	f240 0000 	movw	r0, #0
 1da:	f2c0 0000 	movt	r0, #0
 1de:	f7ff fffe 	bl	0 <core::panicking::panic>
 1e2:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1e4:	e7ff      	b.n	1e6 <memchr::fallback::memchr+0x1e6>
 1e6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1e8:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1ea:	4288      	cmp	r0, r1
 1ec:	d303      	bcc.n	1f6 <memchr::fallback::memchr+0x1f6>
 1ee:	e7ff      	b.n	1f0 <memchr::fallback::memchr+0x1f0>
 1f0:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 1f2:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1f4:	e019      	b.n	22a <memchr::fallback::memchr+0x22a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 1f6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1f8:	7800      	ldrb	r0, [r0, #0]
 1fa:	f88d 0143 	strb.w	r0, [sp, #323]	; 0x143
 1fe:	f89d 1143 	ldrb.w	r1, [sp, #323]	; 0x143
 202:	a84d      	add	r0, sp, #308	; 0x134
 204:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 208:	2800      	cmp	r0, #0
 20a:	d008      	beq.n	21e <memchr::fallback::memchr+0x21e>
 20c:	e7ff      	b.n	20e <memchr::fallback::memchr+0x20e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 20e:	984c      	ldr	r0, [sp, #304]	; 0x130
 210:	994a      	ldr	r1, [sp, #296]	; 0x128
 212:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 216:	904f      	str	r0, [sp, #316]	; 0x13c
 218:	2001      	movs	r0, #1
 21a:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 21c:	e005      	b.n	22a <memchr::fallback::memchr+0x22a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 21e:	984c      	ldr	r0, [sp, #304]	; 0x130
 220:	2101      	movs	r1, #1
 222:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 226:	904c      	str	r0, [sp, #304]	; 0x130
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 228:	e7dd      	b.n	1e6 <memchr::fallback::memchr+0x1e6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 22a:	984e      	ldr	r0, [sp, #312]	; 0x138
 22c:	994f      	ldr	r1, [sp, #316]	; 0x13c
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 22e:	911f      	str	r1, [sp, #124]	; 0x7c
 230:	901e      	str	r0, [sp, #120]	; 0x78
 232:	e7ff      	b.n	234 <memchr::fallback::memchr+0x234>
 234:	e799      	b.n	16a <memchr::fallback::memchr+0x16a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 236:	9827      	ldr	r0, [sp, #156]	; 0x9c
 238:	9924      	ldr	r1, [sp, #144]	; 0x90
 23a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 23c:	4011      	ands	r1, r2
 23e:	f1c1 0204 	rsb	r2, r1, #4
 242:	2304      	movs	r3, #4
 244:	428b      	cmp	r3, r1
 246:	900d      	str	r0, [sp, #52]	; 0x34
 248:	920c      	str	r2, [sp, #48]	; 0x30
 24a:	f0c0 8151 	bcc.w	4f0 <memchr::fallback::memchr+0x4f0>
 24e:	e7ff      	b.n	250 <memchr::fallback::memchr+0x250>
 250:	980d      	ldr	r0, [sp, #52]	; 0x34
 252:	990c      	ldr	r1, [sp, #48]	; 0x30
 254:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 258:	900b      	str	r0, [sp, #44]	; 0x2c
 25a:	e7ff      	b.n	25c <memchr::fallback::memchr+0x25c>
 25c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25e:	9027      	str	r0, [sp, #156]	; 0x9c
 260:	2100      	movs	r1, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:65
        debug_assert!(ptr > start_ptr);
 262:	2900      	cmp	r1, #0
 264:	d10d      	bne.n	282 <memchr::fallback::memchr+0x282>
 266:	e7ff      	b.n	268 <memchr::fallback::memchr+0x268>
 268:	9827      	ldr	r0, [sp, #156]	; 0x9c
 26a:	9924      	ldr	r1, [sp, #144]	; 0x90
 26c:	4288      	cmp	r0, r1
 26e:	d807      	bhi.n	280 <memchr::fallback::memchr+0x280>
 270:	e7ff      	b.n	272 <memchr::fallback::memchr+0x272>
 272:	f240 0000 	movw	r0, #0
 276:	f2c0 0000 	movt	r0, #0
 27a:	f7ff fffe 	bl	0 <core::panicking::panic>
 27e:	defe      	udf	#254	; 0xfe
 280:	e7ff      	b.n	282 <memchr::fallback::memchr+0x282>
 282:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:66
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 284:	2800      	cmp	r0, #0
 286:	d113      	bne.n	2b0 <memchr::fallback::memchr+0x2b0>
 288:	e7ff      	b.n	28a <memchr::fallback::memchr+0x28a>
 28a:	9825      	ldr	r0, [sp, #148]	; 0x94
 28c:	2104      	movs	r1, #4
 28e:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 292:	900a      	str	r0, [sp, #40]	; 0x28
 294:	e7ff      	b.n	296 <memchr::fallback::memchr+0x296>
 296:	9824      	ldr	r0, [sp, #144]	; 0x90
 298:	990a      	ldr	r1, [sp, #40]	; 0x28
 29a:	4281      	cmp	r1, r0
 29c:	d207      	bcs.n	2ae <memchr::fallback::memchr+0x2ae>
 29e:	e7ff      	b.n	2a0 <memchr::fallback::memchr+0x2a0>
 2a0:	f240 0000 	movw	r0, #0
 2a4:	f2c0 0000 	movt	r0, #0
 2a8:	f7ff fffe 	bl	0 <core::panicking::panic>
 2ac:	defe      	udf	#254	; 0xfe
 2ae:	e7ff      	b.n	2b0 <memchr::fallback::memchr+0x2b0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 2b0:	e7ff      	b.n	2b2 <memchr::fallback::memchr+0x2b2>
 2b2:	9822      	ldr	r0, [sp, #136]	; 0x88
 2b4:	2808      	cmp	r0, #8
 2b6:	d04c      	beq.n	352 <memchr::fallback::memchr+0x352>
 2b8:	e047      	b.n	34a <memchr::fallback::memchr+0x34a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 2ba:	9824      	ldr	r0, [sp, #144]	; 0x90
 2bc:	9925      	ldr	r1, [sp, #148]	; 0x94
 2be:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 2c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 2c2:	9051      	str	r0, [sp, #324]	; 0x144
 2c4:	9152      	str	r1, [sp, #328]	; 0x148
 2c6:	9253      	str	r2, [sp, #332]	; 0x14c
 2c8:	9354      	str	r3, [sp, #336]	; 0x150
_ZN6memchr8fallback14forward_search17h670ad8ac33dd3ba3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2ca:	9851      	ldr	r0, [sp, #324]	; 0x144
 2cc:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2ce:	4288      	cmp	r0, r1
 2d0:	d907      	bls.n	2e2 <memchr::fallback::memchr+0x2e2>
 2d2:	e7ff      	b.n	2d4 <memchr::fallback::memchr+0x2d4>
 2d4:	f240 0000 	movw	r0, #0
 2d8:	f2c0 0000 	movt	r0, #0
 2dc:	f7ff fffe 	bl	0 <core::panicking::panic>
 2e0:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2e2:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2e4:	9952      	ldr	r1, [sp, #328]	; 0x148
 2e6:	4288      	cmp	r0, r1
 2e8:	d907      	bls.n	2fa <memchr::fallback::memchr+0x2fa>
 2ea:	e7ff      	b.n	2ec <memchr::fallback::memchr+0x2ec>
 2ec:	f240 0000 	movw	r0, #0
 2f0:	f2c0 0000 	movt	r0, #0
 2f4:	f7ff fffe 	bl	0 <core::panicking::panic>
 2f8:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2fa:	e7ff      	b.n	2fc <memchr::fallback::memchr+0x2fc>
 2fc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2fe:	9952      	ldr	r1, [sp, #328]	; 0x148
 300:	4288      	cmp	r0, r1
 302:	d303      	bcc.n	30c <memchr::fallback::memchr+0x30c>
 304:	e7ff      	b.n	306 <memchr::fallback::memchr+0x306>
 306:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 308:	9055      	str	r0, [sp, #340]	; 0x154
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 30a:	e019      	b.n	340 <memchr::fallback::memchr+0x340>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 30c:	9853      	ldr	r0, [sp, #332]	; 0x14c
 30e:	7800      	ldrb	r0, [r0, #0]
 310:	f88d 015f 	strb.w	r0, [sp, #351]	; 0x15f
 314:	f89d 115f 	ldrb.w	r1, [sp, #351]	; 0x15f
 318:	a854      	add	r0, sp, #336	; 0x150
 31a:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 31e:	2800      	cmp	r0, #0
 320:	d008      	beq.n	334 <memchr::fallback::memchr+0x334>
 322:	e7ff      	b.n	324 <memchr::fallback::memchr+0x324>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 324:	9853      	ldr	r0, [sp, #332]	; 0x14c
 326:	9951      	ldr	r1, [sp, #324]	; 0x144
 328:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 32c:	9056      	str	r0, [sp, #344]	; 0x158
 32e:	2001      	movs	r0, #1
 330:	9055      	str	r0, [sp, #340]	; 0x154
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 332:	e005      	b.n	340 <memchr::fallback::memchr+0x340>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 334:	9853      	ldr	r0, [sp, #332]	; 0x14c
 336:	2101      	movs	r1, #1
 338:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 33c:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 33e:	e7dd      	b.n	2fc <memchr::fallback::memchr+0x2fc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 340:	9855      	ldr	r0, [sp, #340]	; 0x154
 342:	9956      	ldr	r1, [sp, #344]	; 0x158
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 344:	911f      	str	r1, [sp, #124]	; 0x7c
 346:	901e      	str	r0, [sp, #120]	; 0x78
 348:	e0ca      	b.n	4e0 <memchr::fallback::memchr+0x4e0>
 34a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 34c:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 350:	e009      	b.n	366 <memchr::fallback::memchr+0x366>
 352:	9827      	ldr	r0, [sp, #156]	; 0x9c
 354:	9925      	ldr	r1, [sp, #148]	; 0x94
 356:	9a22      	ldr	r2, [sp, #136]	; 0x88
 358:	9009      	str	r0, [sp, #36]	; 0x24
 35a:	4608      	mov	r0, r1
 35c:	4611      	mov	r1, r2
 35e:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 362:	9008      	str	r0, [sp, #32]
 364:	e005      	b.n	372 <memchr::fallback::memchr+0x372>
 366:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 36a:	07c0      	lsls	r0, r0, #31
 36c:	2800      	cmp	r0, #0
 36e:	d109      	bne.n	384 <memchr::fallback::memchr+0x384>
 370:	e7a3      	b.n	2ba <memchr::fallback::memchr+0x2ba>
 372:	2000      	movs	r0, #0
 374:	9909      	ldr	r1, [sp, #36]	; 0x24
 376:	9a08      	ldr	r2, [sp, #32]
 378:	4291      	cmp	r1, r2
 37a:	bf98      	it	ls
 37c:	2001      	movls	r0, #1
 37e:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 382:	e7f0      	b.n	366 <memchr::fallback::memchr+0x366>
 384:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:68
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 386:	2800      	cmp	r0, #0
 388:	d159      	bne.n	43e <memchr::fallback::memchr+0x43e>
 38a:	e7ff      	b.n	38c <memchr::fallback::memchr+0x38c>
 38c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 38e:	9007      	str	r0, [sp, #28]
 390:	e7ff      	b.n	392 <memchr::fallback::memchr+0x392>
 392:	9807      	ldr	r0, [sp, #28]
 394:	f000 0103 	and.w	r1, r0, #3
 398:	912c      	str	r1, [sp, #176]	; 0xb0
 39a:	f240 0100 	movw	r1, #0
 39e:	f2c0 0100 	movt	r1, #0
 3a2:	912a      	str	r1, [sp, #168]	; 0xa8
 3a4:	a92c      	add	r1, sp, #176	; 0xb0
 3a6:	912b      	str	r1, [sp, #172]	; 0xac
 3a8:	992a      	ldr	r1, [sp, #168]	; 0xa8
 3aa:	912d      	str	r1, [sp, #180]	; 0xb4
 3ac:	992b      	ldr	r1, [sp, #172]	; 0xac
 3ae:	912e      	str	r1, [sp, #184]	; 0xb8
 3b0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 3b2:	6809      	ldr	r1, [r1, #0]
 3b4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 3b6:	6812      	ldr	r2, [r2, #0]
 3b8:	4291      	cmp	r1, r2
 3ba:	d016      	beq.n	3ea <memchr::fallback::memchr+0x3ea>
 3bc:	e7ff      	b.n	3be <memchr::fallback::memchr+0x3be>
 3be:	982d      	ldr	r0, [sp, #180]	; 0xb4
 3c0:	903b      	str	r0, [sp, #236]	; 0xec
 3c2:	982e      	ldr	r0, [sp, #184]	; 0xb8
 3c4:	903c      	str	r0, [sp, #240]	; 0xf0
 3c6:	a83b      	add	r0, sp, #236	; 0xec
 3c8:	9039      	str	r0, [sp, #228]	; 0xe4
 3ca:	a83c      	add	r0, sp, #240	; 0xf0
 3cc:	903a      	str	r0, [sp, #232]	; 0xe8
 3ce:	9839      	ldr	r0, [sp, #228]	; 0xe4
 3d0:	903d      	str	r0, [sp, #244]	; 0xf4
 3d2:	983a      	ldr	r0, [sp, #232]	; 0xe8
 3d4:	903e      	str	r0, [sp, #248]	; 0xf8
 3d6:	983d      	ldr	r0, [sp, #244]	; 0xf4
 3d8:	f240 0100 	movw	r1, #0
 3dc:	f2c0 0100 	movt	r1, #0
 3e0:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 3e4:	9006      	str	r0, [sp, #24]
 3e6:	9105      	str	r1, [sp, #20]
 3e8:	e000      	b.n	3ec <memchr::fallback::memchr+0x3ec>
 3ea:	e028      	b.n	43e <memchr::fallback::memchr+0x43e>
 3ec:	983e      	ldr	r0, [sp, #248]	; 0xf8
 3ee:	f240 0100 	movw	r1, #0
 3f2:	f2c0 0100 	movt	r1, #0
 3f6:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 3fa:	9004      	str	r0, [sp, #16]
 3fc:	9103      	str	r1, [sp, #12]
 3fe:	e7ff      	b.n	400 <memchr::fallback::memchr+0x400>
 400:	9806      	ldr	r0, [sp, #24]
 402:	9035      	str	r0, [sp, #212]	; 0xd4
 404:	9905      	ldr	r1, [sp, #20]
 406:	9136      	str	r1, [sp, #216]	; 0xd8
 408:	9a04      	ldr	r2, [sp, #16]
 40a:	9237      	str	r2, [sp, #220]	; 0xdc
 40c:	9b03      	ldr	r3, [sp, #12]
 40e:	9338      	str	r3, [sp, #224]	; 0xe0
 410:	46ec      	mov	ip, sp
 412:	f04f 0e02 	mov.w	lr, #2
 416:	f8cc e000 	str.w	lr, [ip]
 41a:	f240 0100 	movw	r1, #0
 41e:	f2c0 0100 	movt	r1, #0
 422:	a82f      	add	r0, sp, #188	; 0xbc
 424:	2203      	movs	r2, #3
 426:	ab35      	add	r3, sp, #212	; 0xd4
 428:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 42c:	e7ff      	b.n	2 <memchr::fallback::memchr+0x2>
 42e:	f240 0100 	movw	r1, #0
 432:	f2c0 0100 	movt	r1, #0
 436:	a82f      	add	r0, sp, #188	; 0xbc
 438:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 43c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:70
            let a = *(ptr as *const usize);
 43e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 440:	6800      	ldr	r0, [r0, #0]
 442:	903f      	str	r0, [sp, #252]	; 0xfc
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:71
            let b = *(ptr_add(ptr, USIZE_BYTES) as *const usize);
 444:	9827      	ldr	r0, [sp, #156]	; 0x9c
 446:	2104      	movs	r1, #4
 448:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 44c:	9002      	str	r0, [sp, #8]
 44e:	e7ff      	b.n	450 <memchr::fallback::memchr+0x450>
 450:	9802      	ldr	r0, [sp, #8]
 452:	6801      	ldr	r1, [r0, #0]
 454:	9140      	str	r1, [sp, #256]	; 0x100
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 456:	993f      	ldr	r1, [sp, #252]	; 0xfc
 458:	9a20      	ldr	r2, [sp, #128]	; 0x80
 45a:	4051      	eors	r1, r2
 45c:	9158      	str	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 45e:	9858      	ldr	r0, [sp, #352]	; 0x160
 460:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 464:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 468:	9958      	ldr	r1, [sp, #352]	; 0x160
 46a:	4388      	bics	r0, r1
 46c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 470:	2800      	cmp	r0, #0
 472:	bf18      	it	ne
 474:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 476:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 47a:	e7ff      	b.n	47c <memchr::fallback::memchr+0x47c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 47c:	9840      	ldr	r0, [sp, #256]	; 0x100
 47e:	9920      	ldr	r1, [sp, #128]	; 0x80
 480:	4048      	eors	r0, r1
 482:	9059      	str	r0, [sp, #356]	; 0x164
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 484:	9859      	ldr	r0, [sp, #356]	; 0x164
 486:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 48a:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 48e:	9959      	ldr	r1, [sp, #356]	; 0x164
 490:	4388      	bics	r0, r1
 492:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 496:	2800      	cmp	r0, #0
 498:	bf18      	it	ne
 49a:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 49c:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 4a0:	e7ff      	b.n	4a2 <memchr::fallback::memchr+0x4a2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:74
            if eqa || eqb {
 4a2:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 4a6:	07c0      	lsls	r0, r0, #31
 4a8:	2800      	cmp	r0, #0
 4aa:	d004      	beq.n	4b6 <memchr::fallback::memchr+0x4b6>
 4ac:	e7ff      	b.n	4ae <memchr::fallback::memchr+0x4ae>
 4ae:	2001      	movs	r0, #1
 4b0:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4b4:	e004      	b.n	4c0 <memchr::fallback::memchr+0x4c0>
 4b6:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 4ba:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4be:	e7ff      	b.n	4c0 <memchr::fallback::memchr+0x4c0>
 4c0:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
 4c4:	07c0      	lsls	r0, r0, #31
 4c6:	2800      	cmp	r0, #0
 4c8:	d001      	beq.n	4ce <memchr::fallback::memchr+0x4ce>
 4ca:	e7ff      	b.n	4cc <memchr::fallback::memchr+0x4cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:75
                break;
 4cc:	e6f5      	b.n	2ba <memchr::fallback::memchr+0x2ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:77
            ptr = ptr_add(ptr, LOOP_SIZE);
 4ce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4d0:	2108      	movs	r1, #8
 4d2:	f7ff fffe 	bl	0 <memchr::fallback::memchr>
 4d6:	9001      	str	r0, [sp, #4]
 4d8:	e7ff      	b.n	4da <memchr::fallback::memchr+0x4da>
 4da:	9801      	ldr	r0, [sp, #4]
 4dc:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 4de:	e6e8      	b.n	2b2 <memchr::fallback::memchr+0x2b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 4e0:	e63f      	b.n	162 <memchr::fallback::memchr+0x162>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
 4e2:	f240 0000 	movw	r0, #0
 4e6:	f2c0 0000 	movt	r0, #0
 4ea:	f7ff fffe 	bl	0 <core::panicking::panic>
 4ee:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 4f0:	f240 0000 	movw	r0, #0
 4f4:	f2c0 0000 	movt	r0, #0
 4f8:	f7ff fffe 	bl	0 <core::panicking::panic>
 4fc:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE:

00000000 <memchr::fallback::memchr::{{closure}}>:
_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE:

00000000 <memchr::fallback::memchr2>:
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:84
pub fn memchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0de      	sub	sp, #376	; 0x178
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 006a 	strb.w	r0, [sp, #106]	; 0x6a
  10:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
  14:	921b      	str	r2, [sp, #108]	; 0x6c
  16:	931c      	str	r3, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  18:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  1c:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  32:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  36:	9417      	str	r4, [sp, #92]	; 0x5c
  38:	9516      	str	r5, [sp, #88]	; 0x58
  3a:	9015      	str	r0, [sp, #84]	; 0x54
  3c:	d007      	beq.n	4e <memchr::fallback::memchr2+0x4e>
  3e:	e7ff      	b.n	40 <memchr::fallback::memchr2+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <core::panicking::panic>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  4e:	9815      	ldr	r0, [sp, #84]	; 0x54
  50:	901f      	str	r0, [sp, #124]	; 0x7c
  52:	e7ff      	b.n	54 <memchr::fallback::memchr2+0x54>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  54:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  58:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9014      	str	r0, [sp, #80]	; 0x50
  6c:	d007      	beq.n	7e <memchr::fallback::memchr2+0x7e>
  6e:	e7ff      	b.n	70 <memchr::fallback::memchr2+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <core::panicking::panic>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  7e:	9814      	ldr	r0, [sp, #80]	; 0x50
  80:	9020      	str	r0, [sp, #128]	; 0x80
  82:	e7ff      	b.n	84 <memchr::fallback::memchr2+0x84>
  84:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  8e:	9022      	str	r0, [sp, #136]	; 0x88
  90:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9113      	str	r1, [sp, #76]	; 0x4c
  98:	f0c0 824b 	bcc.w	532 <memchr::fallback::memchr2+0x532>
  9c:	e7ff      	b.n	9e <memchr::fallback::memchr2+0x9e>
  9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  a0:	9023      	str	r0, [sp, #140]	; 0x8c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:89
    let start_ptr = haystack.as_ptr();
  a2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  a4:	991c      	ldr	r1, [sp, #112]	; 0x70
  a6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  aa:	9024      	str	r0, [sp, #144]	; 0x90
  ac:	e7ff      	b.n	ae <memchr::fallback::memchr2+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:90
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	981b      	ldr	r0, [sp, #108]	; 0x6c
  b0:	991c      	ldr	r1, [sp, #112]	; 0x70
  b2:	9012      	str	r0, [sp, #72]	; 0x48
  b4:	9111      	str	r1, [sp, #68]	; 0x44
  b6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  ba:	9010      	str	r0, [sp, #64]	; 0x40
  bc:	e7ff      	b.n	be <memchr::fallback::memchr2+0xbe>
  be:	9810      	ldr	r0, [sp, #64]	; 0x40
  c0:	9026      	str	r0, [sp, #152]	; 0x98
  c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	9911      	ldr	r1, [sp, #68]	; 0x44
  c8:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>
  cc:	900f      	str	r0, [sp, #60]	; 0x3c
  ce:	910e      	str	r1, [sp, #56]	; 0x38
  d0:	e7ff      	b.n	d2 <memchr::fallback::memchr2+0xd2>
  d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d4:	990e      	ldr	r1, [sp, #56]	; 0x38
  d6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  da:	9025      	str	r0, [sp, #148]	; 0x94
  dc:	e7ff      	b.n	de <memchr::fallback::memchr2+0xde>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:91
    let mut ptr = start_ptr;
  de:	9824      	ldr	r0, [sp, #144]	; 0x90
  e0:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:94
        if haystack.len() < USIZE_BYTES {
  e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e4:	991c      	ldr	r1, [sp, #112]	; 0x70
  e6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  ea:	900d      	str	r0, [sp, #52]	; 0x34
  ec:	e7ff      	b.n	ee <memchr::fallback::memchr2+0xee>
  ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  f0:	2803      	cmp	r0, #3
  f2:	d852      	bhi.n	19a <memchr::fallback::memchr2+0x19a>
  f4:	e7ff      	b.n	f6 <memchr::fallback::memchr2+0xf6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9824      	ldr	r0, [sp, #144]	; 0x90
  f8:	9925      	ldr	r1, [sp, #148]	; 0x94
  fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  fe:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 102:	9042      	str	r0, [sp, #264]	; 0x108
 104:	9143      	str	r1, [sp, #268]	; 0x10c
 106:	9244      	str	r2, [sp, #272]	; 0x110
 108:	9345      	str	r3, [sp, #276]	; 0x114
 10a:	f8cd c118 	str.w	ip, [sp, #280]	; 0x118
_ZN6memchr8fallback14forward_search17he8219d70f1f7fcc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 10e:	9842      	ldr	r0, [sp, #264]	; 0x108
 110:	9944      	ldr	r1, [sp, #272]	; 0x110
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <memchr::fallback::memchr2+0x126>
 116:	e7ff      	b.n	118 <memchr::fallback::memchr2+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <core::panicking::panic>
 124:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 126:	9844      	ldr	r0, [sp, #272]	; 0x110
 128:	9943      	ldr	r1, [sp, #268]	; 0x10c
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <memchr::fallback::memchr2+0x13e>
 12e:	e7ff      	b.n	130 <memchr::fallback::memchr2+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <core::panicking::panic>
 13c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 13e:	e7ff      	b.n	140 <memchr::fallback::memchr2+0x140>
 140:	9844      	ldr	r0, [sp, #272]	; 0x110
 142:	9943      	ldr	r1, [sp, #268]	; 0x10c
 144:	4288      	cmp	r0, r1
 146:	d303      	bcc.n	150 <memchr::fallback::memchr2+0x150>
 148:	e7ff      	b.n	14a <memchr::fallback::memchr2+0x14a>
 14a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 14c:	9047      	str	r0, [sp, #284]	; 0x11c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 14e:	e019      	b.n	184 <memchr::fallback::memchr2+0x184>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 150:	9844      	ldr	r0, [sp, #272]	; 0x110
 152:	7800      	ldrb	r0, [r0, #0]
 154:	f88d 0127 	strb.w	r0, [sp, #295]	; 0x127
 158:	f89d 1127 	ldrb.w	r1, [sp, #295]	; 0x127
 15c:	a845      	add	r0, sp, #276	; 0x114
 15e:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 162:	2800      	cmp	r0, #0
 164:	d008      	beq.n	178 <memchr::fallback::memchr2+0x178>
 166:	e7ff      	b.n	168 <memchr::fallback::memchr2+0x168>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 168:	9844      	ldr	r0, [sp, #272]	; 0x110
 16a:	9942      	ldr	r1, [sp, #264]	; 0x108
 16c:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 170:	9048      	str	r0, [sp, #288]	; 0x120
 172:	2001      	movs	r0, #1
 174:	9047      	str	r0, [sp, #284]	; 0x11c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 176:	e005      	b.n	184 <memchr::fallback::memchr2+0x184>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 178:	9844      	ldr	r0, [sp, #272]	; 0x110
 17a:	2101      	movs	r1, #1
 17c:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 180:	9044      	str	r0, [sp, #272]	; 0x110
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 182:	e7dd      	b.n	140 <memchr::fallback::memchr2+0x140>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 184:	9847      	ldr	r0, [sp, #284]	; 0x11c
 186:	9948      	ldr	r1, [sp, #288]	; 0x120
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 188:	911e      	str	r1, [sp, #120]	; 0x78
 18a:	901d      	str	r0, [sp, #116]	; 0x74
 18c:	e7ff      	b.n	18e <memchr::fallback::memchr2+0x18e>
 18e:	e003      	b.n	198 <memchr::fallback::memchr2+0x198>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 190:	981d      	ldr	r0, [sp, #116]	; 0x74
 192:	991e      	ldr	r1, [sp, #120]	; 0x78
 194:	b05e      	add	sp, #376	; 0x178
 196:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 198:	e7fa      	b.n	190 <memchr::fallback::memchr2+0x190>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:98
        let chunk = read_unaligned_usize(ptr);
 19a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 19c:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 1a0:	9028      	str	r0, [sp, #160]	; 0xa0
 1a2:	e7ff      	b.n	1a4 <memchr::fallback::memchr2+0x1a4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1a4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1a6:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1a8:	4048      	eors	r0, r1
 1aa:	904a      	str	r0, [sp, #296]	; 0x128
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ac:	984a      	ldr	r0, [sp, #296]	; 0x128
 1ae:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1b2:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 1b6:	994a      	ldr	r1, [sp, #296]	; 0x128
 1b8:	4388      	bics	r0, r1
 1ba:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1be:	2800      	cmp	r0, #0
 1c0:	bf18      	it	ne
 1c2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1c4:	f88d 00a5 	strb.w	r0, [sp, #165]	; 0xa5
 1c8:	e7ff      	b.n	1ca <memchr::fallback::memchr2+0x1ca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ca:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1cc:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ce:	4048      	eors	r0, r1
 1d0:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1d2:	984b      	ldr	r0, [sp, #300]	; 0x12c
 1d4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1d8:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 1dc:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1de:	4388      	bics	r0, r1
 1e0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1e4:	2800      	cmp	r0, #0
 1e6:	bf18      	it	ne
 1e8:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ea:	f88d 00a6 	strb.w	r0, [sp, #166]	; 0xa6
 1ee:	e7ff      	b.n	1f0 <memchr::fallback::memchr2+0x1f0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:101
        if eq1 || eq2 {
 1f0:	f89d 00a5 	ldrb.w	r0, [sp, #165]	; 0xa5
 1f4:	07c0      	lsls	r0, r0, #31
 1f6:	2800      	cmp	r0, #0
 1f8:	d004      	beq.n	204 <memchr::fallback::memchr2+0x204>
 1fa:	e7ff      	b.n	1fc <memchr::fallback::memchr2+0x1fc>
 1fc:	2001      	movs	r0, #1
 1fe:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 202:	e004      	b.n	20e <memchr::fallback::memchr2+0x20e>
 204:	f89d 00a6 	ldrb.w	r0, [sp, #166]	; 0xa6
 208:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 20c:	e7ff      	b.n	20e <memchr::fallback::memchr2+0x20e>
 20e:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 212:	07c0      	lsls	r0, r0, #31
 214:	2800      	cmp	r0, #0
 216:	d04d      	beq.n	2b4 <memchr::fallback::memchr2+0x2b4>
 218:	e7ff      	b.n	21a <memchr::fallback::memchr2+0x21a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 21a:	9824      	ldr	r0, [sp, #144]	; 0x90
 21c:	9925      	ldr	r1, [sp, #148]	; 0x94
 21e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 220:	9b21      	ldr	r3, [sp, #132]	; 0x84
 222:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 226:	904c      	str	r0, [sp, #304]	; 0x130
 228:	914d      	str	r1, [sp, #308]	; 0x134
 22a:	924e      	str	r2, [sp, #312]	; 0x138
 22c:	934f      	str	r3, [sp, #316]	; 0x13c
 22e:	f8cd c140 	str.w	ip, [sp, #320]	; 0x140
_ZN6memchr8fallback14forward_search17he8219d70f1f7fcc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 232:	984c      	ldr	r0, [sp, #304]	; 0x130
 234:	994e      	ldr	r1, [sp, #312]	; 0x138
 236:	4288      	cmp	r0, r1
 238:	d907      	bls.n	24a <memchr::fallback::memchr2+0x24a>
 23a:	e7ff      	b.n	23c <memchr::fallback::memchr2+0x23c>
 23c:	f240 0000 	movw	r0, #0
 240:	f2c0 0000 	movt	r0, #0
 244:	f7ff fffe 	bl	0 <core::panicking::panic>
 248:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 24a:	984e      	ldr	r0, [sp, #312]	; 0x138
 24c:	994d      	ldr	r1, [sp, #308]	; 0x134
 24e:	4288      	cmp	r0, r1
 250:	d907      	bls.n	262 <memchr::fallback::memchr2+0x262>
 252:	e7ff      	b.n	254 <memchr::fallback::memchr2+0x254>
 254:	f240 0000 	movw	r0, #0
 258:	f2c0 0000 	movt	r0, #0
 25c:	f7ff fffe 	bl	0 <core::panicking::panic>
 260:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 262:	e7ff      	b.n	264 <memchr::fallback::memchr2+0x264>
 264:	984e      	ldr	r0, [sp, #312]	; 0x138
 266:	994d      	ldr	r1, [sp, #308]	; 0x134
 268:	4288      	cmp	r0, r1
 26a:	d303      	bcc.n	274 <memchr::fallback::memchr2+0x274>
 26c:	e7ff      	b.n	26e <memchr::fallback::memchr2+0x26e>
 26e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 270:	9051      	str	r0, [sp, #324]	; 0x144
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 272:	e019      	b.n	2a8 <memchr::fallback::memchr2+0x2a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 274:	984e      	ldr	r0, [sp, #312]	; 0x138
 276:	7800      	ldrb	r0, [r0, #0]
 278:	f88d 014f 	strb.w	r0, [sp, #335]	; 0x14f
 27c:	f89d 114f 	ldrb.w	r1, [sp, #335]	; 0x14f
 280:	a84f      	add	r0, sp, #316	; 0x13c
 282:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 286:	2800      	cmp	r0, #0
 288:	d008      	beq.n	29c <memchr::fallback::memchr2+0x29c>
 28a:	e7ff      	b.n	28c <memchr::fallback::memchr2+0x28c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 28c:	984e      	ldr	r0, [sp, #312]	; 0x138
 28e:	994c      	ldr	r1, [sp, #304]	; 0x130
 290:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 294:	9052      	str	r0, [sp, #328]	; 0x148
 296:	2001      	movs	r0, #1
 298:	9051      	str	r0, [sp, #324]	; 0x144
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 29a:	e005      	b.n	2a8 <memchr::fallback::memchr2+0x2a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 29c:	984e      	ldr	r0, [sp, #312]	; 0x138
 29e:	2101      	movs	r1, #1
 2a0:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 2a4:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2a6:	e7dd      	b.n	264 <memchr::fallback::memchr2+0x264>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 2a8:	9851      	ldr	r0, [sp, #324]	; 0x144
 2aa:	9952      	ldr	r1, [sp, #328]	; 0x148
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2ac:	911e      	str	r1, [sp, #120]	; 0x78
 2ae:	901d      	str	r0, [sp, #116]	; 0x74
 2b0:	e7ff      	b.n	2b2 <memchr::fallback::memchr2+0x2b2>
 2b2:	e771      	b.n	198 <memchr::fallback::memchr2+0x198>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 2b4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2b6:	9924      	ldr	r1, [sp, #144]	; 0x90
 2b8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 2ba:	4011      	ands	r1, r2
 2bc:	f1c1 0204 	rsb	r2, r1, #4
 2c0:	2304      	movs	r3, #4
 2c2:	428b      	cmp	r3, r1
 2c4:	900c      	str	r0, [sp, #48]	; 0x30
 2c6:	920b      	str	r2, [sp, #44]	; 0x2c
 2c8:	f0c0 813a 	bcc.w	540 <memchr::fallback::memchr2+0x540>
 2cc:	e7ff      	b.n	2ce <memchr::fallback::memchr2+0x2ce>
 2ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 2d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 2d2:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 2d6:	900a      	str	r0, [sp, #40]	; 0x28
 2d8:	e7ff      	b.n	2da <memchr::fallback::memchr2+0x2da>
 2da:	980a      	ldr	r0, [sp, #40]	; 0x28
 2dc:	9027      	str	r0, [sp, #156]	; 0x9c
 2de:	2100      	movs	r1, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:106
        debug_assert!(ptr > start_ptr);
 2e0:	2900      	cmp	r1, #0
 2e2:	d10d      	bne.n	300 <memchr::fallback::memchr2+0x300>
 2e4:	e7ff      	b.n	2e6 <memchr::fallback::memchr2+0x2e6>
 2e6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2e8:	9924      	ldr	r1, [sp, #144]	; 0x90
 2ea:	4288      	cmp	r0, r1
 2ec:	d807      	bhi.n	2fe <memchr::fallback::memchr2+0x2fe>
 2ee:	e7ff      	b.n	2f0 <memchr::fallback::memchr2+0x2f0>
 2f0:	f240 0000 	movw	r0, #0
 2f4:	f2c0 0000 	movt	r0, #0
 2f8:	f7ff fffe 	bl	0 <core::panicking::panic>
 2fc:	defe      	udf	#254	; 0xfe
 2fe:	e7ff      	b.n	300 <memchr::fallback::memchr2+0x300>
 300:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:107
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 302:	2800      	cmp	r0, #0
 304:	d113      	bne.n	32e <memchr::fallback::memchr2+0x32e>
 306:	e7ff      	b.n	308 <memchr::fallback::memchr2+0x308>
 308:	9825      	ldr	r0, [sp, #148]	; 0x94
 30a:	2104      	movs	r1, #4
 30c:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 310:	9009      	str	r0, [sp, #36]	; 0x24
 312:	e7ff      	b.n	314 <memchr::fallback::memchr2+0x314>
 314:	9824      	ldr	r0, [sp, #144]	; 0x90
 316:	9909      	ldr	r1, [sp, #36]	; 0x24
 318:	4281      	cmp	r1, r0
 31a:	d207      	bcs.n	32c <memchr::fallback::memchr2+0x32c>
 31c:	e7ff      	b.n	31e <memchr::fallback::memchr2+0x31e>
 31e:	f240 0000 	movw	r0, #0
 322:	f2c0 0000 	movt	r0, #0
 326:	f7ff fffe 	bl	0 <core::panicking::panic>
 32a:	defe      	udf	#254	; 0xfe
 32c:	e7ff      	b.n	32e <memchr::fallback::memchr2+0x32e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 32e:	e7ff      	b.n	330 <memchr::fallback::memchr2+0x330>
 330:	9827      	ldr	r0, [sp, #156]	; 0x9c
 332:	9925      	ldr	r1, [sp, #148]	; 0x94
 334:	2204      	movs	r2, #4
 336:	9008      	str	r0, [sp, #32]
 338:	4608      	mov	r0, r1
 33a:	4611      	mov	r1, r2
 33c:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 340:	9007      	str	r0, [sp, #28]
 342:	e04b      	b.n	3dc <memchr::fallback::memchr2+0x3dc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 344:	9824      	ldr	r0, [sp, #144]	; 0x90
 346:	9925      	ldr	r1, [sp, #148]	; 0x94
 348:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 34a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 34c:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 350:	9054      	str	r0, [sp, #336]	; 0x150
 352:	9155      	str	r1, [sp, #340]	; 0x154
 354:	9256      	str	r2, [sp, #344]	; 0x158
 356:	9357      	str	r3, [sp, #348]	; 0x15c
 358:	f8cd c160 	str.w	ip, [sp, #352]	; 0x160
_ZN6memchr8fallback14forward_search17he8219d70f1f7fcc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 35c:	9854      	ldr	r0, [sp, #336]	; 0x150
 35e:	9956      	ldr	r1, [sp, #344]	; 0x158
 360:	4288      	cmp	r0, r1
 362:	d907      	bls.n	374 <memchr::fallback::memchr2+0x374>
 364:	e7ff      	b.n	366 <memchr::fallback::memchr2+0x366>
 366:	f240 0000 	movw	r0, #0
 36a:	f2c0 0000 	movt	r0, #0
 36e:	f7ff fffe 	bl	0 <core::panicking::panic>
 372:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 374:	9856      	ldr	r0, [sp, #344]	; 0x158
 376:	9955      	ldr	r1, [sp, #340]	; 0x154
 378:	4288      	cmp	r0, r1
 37a:	d907      	bls.n	38c <memchr::fallback::memchr2+0x38c>
 37c:	e7ff      	b.n	37e <memchr::fallback::memchr2+0x37e>
 37e:	f240 0000 	movw	r0, #0
 382:	f2c0 0000 	movt	r0, #0
 386:	f7ff fffe 	bl	0 <core::panicking::panic>
 38a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 38c:	e7ff      	b.n	38e <memchr::fallback::memchr2+0x38e>
 38e:	9856      	ldr	r0, [sp, #344]	; 0x158
 390:	9955      	ldr	r1, [sp, #340]	; 0x154
 392:	4288      	cmp	r0, r1
 394:	d303      	bcc.n	39e <memchr::fallback::memchr2+0x39e>
 396:	e7ff      	b.n	398 <memchr::fallback::memchr2+0x398>
 398:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 39a:	9059      	str	r0, [sp, #356]	; 0x164
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 39c:	e019      	b.n	3d2 <memchr::fallback::memchr2+0x3d2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 39e:	9856      	ldr	r0, [sp, #344]	; 0x158
 3a0:	7800      	ldrb	r0, [r0, #0]
 3a2:	f88d 016f 	strb.w	r0, [sp, #367]	; 0x16f
 3a6:	f89d 116f 	ldrb.w	r1, [sp, #367]	; 0x16f
 3aa:	a857      	add	r0, sp, #348	; 0x15c
 3ac:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 3b0:	2800      	cmp	r0, #0
 3b2:	d008      	beq.n	3c6 <memchr::fallback::memchr2+0x3c6>
 3b4:	e7ff      	b.n	3b6 <memchr::fallback::memchr2+0x3b6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 3b6:	9856      	ldr	r0, [sp, #344]	; 0x158
 3b8:	9954      	ldr	r1, [sp, #336]	; 0x150
 3ba:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 3be:	905a      	str	r0, [sp, #360]	; 0x168
 3c0:	2001      	movs	r0, #1
 3c2:	9059      	str	r0, [sp, #356]	; 0x164
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3c4:	e005      	b.n	3d2 <memchr::fallback::memchr2+0x3d2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 3c6:	9856      	ldr	r0, [sp, #344]	; 0x158
 3c8:	2101      	movs	r1, #1
 3ca:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 3ce:	9056      	str	r0, [sp, #344]	; 0x158
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 3d0:	e7dd      	b.n	38e <memchr::fallback::memchr2+0x38e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 3d4:	995a      	ldr	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3d6:	911e      	str	r1, [sp, #120]	; 0x78
 3d8:	901d      	str	r0, [sp, #116]	; 0x74
 3da:	e0a9      	b.n	530 <memchr::fallback::memchr2+0x530>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3dc:	9808      	ldr	r0, [sp, #32]
 3de:	9907      	ldr	r1, [sp, #28]
 3e0:	4288      	cmp	r0, r1
 3e2:	d8af      	bhi.n	344 <memchr::fallback::memchr2+0x344>
 3e4:	e7ff      	b.n	3e6 <memchr::fallback::memchr2+0x3e6>
 3e6:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:109
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3e8:	2800      	cmp	r0, #0
 3ea:	d159      	bne.n	4a0 <memchr::fallback::memchr2+0x4a0>
 3ec:	e7ff      	b.n	3ee <memchr::fallback::memchr2+0x3ee>
 3ee:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3f0:	9006      	str	r0, [sp, #24]
 3f2:	e7ff      	b.n	3f4 <memchr::fallback::memchr2+0x3f4>
 3f4:	9806      	ldr	r0, [sp, #24]
 3f6:	f000 0103 	and.w	r1, r0, #3
 3fa:	912c      	str	r1, [sp, #176]	; 0xb0
 3fc:	f240 0100 	movw	r1, #0
 400:	f2c0 0100 	movt	r1, #0
 404:	912a      	str	r1, [sp, #168]	; 0xa8
 406:	a92c      	add	r1, sp, #176	; 0xb0
 408:	912b      	str	r1, [sp, #172]	; 0xac
 40a:	992a      	ldr	r1, [sp, #168]	; 0xa8
 40c:	912d      	str	r1, [sp, #180]	; 0xb4
 40e:	992b      	ldr	r1, [sp, #172]	; 0xac
 410:	912e      	str	r1, [sp, #184]	; 0xb8
 412:	992d      	ldr	r1, [sp, #180]	; 0xb4
 414:	6809      	ldr	r1, [r1, #0]
 416:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 418:	6812      	ldr	r2, [r2, #0]
 41a:	4291      	cmp	r1, r2
 41c:	d016      	beq.n	44c <memchr::fallback::memchr2+0x44c>
 41e:	e7ff      	b.n	420 <memchr::fallback::memchr2+0x420>
 420:	982d      	ldr	r0, [sp, #180]	; 0xb4
 422:	903b      	str	r0, [sp, #236]	; 0xec
 424:	982e      	ldr	r0, [sp, #184]	; 0xb8
 426:	903c      	str	r0, [sp, #240]	; 0xf0
 428:	a83b      	add	r0, sp, #236	; 0xec
 42a:	9039      	str	r0, [sp, #228]	; 0xe4
 42c:	a83c      	add	r0, sp, #240	; 0xf0
 42e:	903a      	str	r0, [sp, #232]	; 0xe8
 430:	9839      	ldr	r0, [sp, #228]	; 0xe4
 432:	903d      	str	r0, [sp, #244]	; 0xf4
 434:	983a      	ldr	r0, [sp, #232]	; 0xe8
 436:	903e      	str	r0, [sp, #248]	; 0xf8
 438:	983d      	ldr	r0, [sp, #244]	; 0xf4
 43a:	f240 0100 	movw	r1, #0
 43e:	f2c0 0100 	movt	r1, #0
 442:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 446:	9005      	str	r0, [sp, #20]
 448:	9104      	str	r1, [sp, #16]
 44a:	e000      	b.n	44e <memchr::fallback::memchr2+0x44e>
 44c:	e028      	b.n	4a0 <memchr::fallback::memchr2+0x4a0>
 44e:	983e      	ldr	r0, [sp, #248]	; 0xf8
 450:	f240 0100 	movw	r1, #0
 454:	f2c0 0100 	movt	r1, #0
 458:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 45c:	9003      	str	r0, [sp, #12]
 45e:	9102      	str	r1, [sp, #8]
 460:	e7ff      	b.n	462 <memchr::fallback::memchr2+0x462>
 462:	9805      	ldr	r0, [sp, #20]
 464:	9035      	str	r0, [sp, #212]	; 0xd4
 466:	9904      	ldr	r1, [sp, #16]
 468:	9136      	str	r1, [sp, #216]	; 0xd8
 46a:	9a03      	ldr	r2, [sp, #12]
 46c:	9237      	str	r2, [sp, #220]	; 0xdc
 46e:	9b02      	ldr	r3, [sp, #8]
 470:	9338      	str	r3, [sp, #224]	; 0xe0
 472:	46ec      	mov	ip, sp
 474:	f04f 0e02 	mov.w	lr, #2
 478:	f8cc e000 	str.w	lr, [ip]
 47c:	f240 0100 	movw	r1, #0
 480:	f2c0 0100 	movt	r1, #0
 484:	a82f      	add	r0, sp, #188	; 0xbc
 486:	2203      	movs	r2, #3
 488:	ab35      	add	r3, sp, #212	; 0xd4
 48a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 48e:	e7ff      	b.n	2 <memchr::fallback::memchr2+0x2>
 490:	f240 0100 	movw	r1, #0
 494:	f2c0 0100 	movt	r1, #0
 498:	a82f      	add	r0, sp, #188	; 0xbc
 49a:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 49e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:111
            let chunk = *(ptr as *const usize);
 4a0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4a2:	6800      	ldr	r0, [r0, #0]
 4a4:	903f      	str	r0, [sp, #252]	; 0xfc
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4a6:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4a8:	991f      	ldr	r1, [sp, #124]	; 0x7c
 4aa:	4048      	eors	r0, r1
 4ac:	905c      	str	r0, [sp, #368]	; 0x170
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4ae:	985c      	ldr	r0, [sp, #368]	; 0x170
 4b0:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4b4:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 4b8:	995c      	ldr	r1, [sp, #368]	; 0x170
 4ba:	4388      	bics	r0, r1
 4bc:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4c0:	2800      	cmp	r0, #0
 4c2:	bf18      	it	ne
 4c4:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4c6:	f88d 0103 	strb.w	r0, [sp, #259]	; 0x103
 4ca:	e7ff      	b.n	4cc <memchr::fallback::memchr2+0x4cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4cc:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4ce:	9920      	ldr	r1, [sp, #128]	; 0x80
 4d0:	4048      	eors	r0, r1
 4d2:	905d      	str	r0, [sp, #372]	; 0x174
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4d4:	985d      	ldr	r0, [sp, #372]	; 0x174
 4d6:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4da:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 4de:	995d      	ldr	r1, [sp, #372]	; 0x174
 4e0:	4388      	bics	r0, r1
 4e2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4e6:	2800      	cmp	r0, #0
 4e8:	bf18      	it	ne
 4ea:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ec:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 4f0:	e7ff      	b.n	4f2 <memchr::fallback::memchr2+0x4f2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:114
            if eq1 || eq2 {
 4f2:	f89d 0103 	ldrb.w	r0, [sp, #259]	; 0x103
 4f6:	07c0      	lsls	r0, r0, #31
 4f8:	2800      	cmp	r0, #0
 4fa:	d004      	beq.n	506 <memchr::fallback::memchr2+0x506>
 4fc:	e7ff      	b.n	4fe <memchr::fallback::memchr2+0x4fe>
 4fe:	2001      	movs	r0, #1
 500:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 504:	e004      	b.n	510 <memchr::fallback::memchr2+0x510>
 506:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 50a:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 50e:	e7ff      	b.n	510 <memchr::fallback::memchr2+0x510>
 510:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 514:	07c0      	lsls	r0, r0, #31
 516:	2800      	cmp	r0, #0
 518:	d001      	beq.n	51e <memchr::fallback::memchr2+0x51e>
 51a:	e7ff      	b.n	51c <memchr::fallback::memchr2+0x51c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:115
                break;
 51c:	e712      	b.n	344 <memchr::fallback::memchr2+0x344>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:117
            ptr = ptr_add(ptr, USIZE_BYTES);
 51e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 520:	2104      	movs	r1, #4
 522:	f7ff fffe 	bl	0 <memchr::fallback::memchr2>
 526:	9001      	str	r0, [sp, #4]
 528:	e7ff      	b.n	52a <memchr::fallback::memchr2+0x52a>
 52a:	9801      	ldr	r0, [sp, #4]
 52c:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 52e:	e6ff      	b.n	330 <memchr::fallback::memchr2+0x330>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 530:	e62e      	b.n	190 <memchr::fallback::memchr2+0x190>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
 532:	f240 0000 	movw	r0, #0
 536:	f2c0 0000 	movt	r0, #0
 53a:	f7ff fffe 	bl	0 <core::panicking::panic>
 53e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 540:	f240 0000 	movw	r0, #0
 544:	f2c0 0000 	movt	r0, #0
 548:	f7ff fffe 	bl	0 <core::panicking::panic>
 54c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E:

00000000 <memchr::fallback::memchr2::{{closure}}>:
_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <memchr::fallback::memchr2::{{closure}}+0x28>
  1e:	e7ff      	b.n	20 <memchr::fallback::memchr2::{{closure}}+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <memchr::fallback::memchr2::{{closure}}+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <memchr::fallback::memchr2::{{closure}}+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E:

00000000 <memchr::fallback::memchr3>:
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:124
pub fn memchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
  14:	f88d 106e 	strb.w	r1, [sp, #110]	; 0x6e
  18:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  1c:	931c      	str	r3, [sp, #112]	; 0x70
  1e:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  22:	f89d 006d 	ldrb.w	r0, [sp, #109]	; 0x6d
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  3c:	9419      	str	r4, [sp, #100]	; 0x64
  3e:	9518      	str	r5, [sp, #96]	; 0x60
  40:	9617      	str	r6, [sp, #92]	; 0x5c
  42:	9016      	str	r0, [sp, #88]	; 0x58
  44:	d007      	beq.n	56 <memchr::fallback::memchr3+0x56>
  46:	e7ff      	b.n	48 <memchr::fallback::memchr3+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <core::panicking::panic>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  56:	9816      	ldr	r0, [sp, #88]	; 0x58
  58:	9020      	str	r0, [sp, #128]	; 0x80
  5a:	e7ff      	b.n	5c <memchr::fallback::memchr3+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  5c:	f89d 006e 	ldrb.w	r0, [sp, #110]	; 0x6e
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9015      	str	r0, [sp, #84]	; 0x54
  74:	d007      	beq.n	86 <memchr::fallback::memchr3+0x86>
  76:	e7ff      	b.n	78 <memchr::fallback::memchr3+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <core::panicking::panic>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  86:	9815      	ldr	r0, [sp, #84]	; 0x54
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	e7ff      	b.n	8c <memchr::fallback::memchr3+0x8c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  8c:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9014      	str	r0, [sp, #80]	; 0x50
  a4:	d007      	beq.n	b6 <memchr::fallback::memchr3+0xb6>
  a6:	e7ff      	b.n	a8 <memchr::fallback::memchr3+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <core::panicking::panic>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  b6:	9814      	ldr	r0, [sp, #80]	; 0x50
  b8:	9022      	str	r0, [sp, #136]	; 0x88
  ba:	e7ff      	b.n	bc <memchr::fallback::memchr3+0xbc>
  bc:	f10d 006d 	add.w	r0, sp, #109	; 0x6d
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9023      	str	r0, [sp, #140]	; 0x8c
  c2:	f10d 006e 	add.w	r0, sp, #110	; 0x6e
  c6:	9024      	str	r0, [sp, #144]	; 0x90
  c8:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
  cc:	9025      	str	r0, [sp, #148]	; 0x94
  ce:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9113      	str	r1, [sp, #76]	; 0x4c
  d6:	f0c0 829b 	bcc.w	610 <memchr::fallback::memchr3+0x610>
  da:	e7ff      	b.n	dc <memchr::fallback::memchr3+0xdc>
  dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
  de:	9026      	str	r0, [sp, #152]	; 0x98
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:130
    let start_ptr = haystack.as_ptr();
  e0:	981c      	ldr	r0, [sp, #112]	; 0x70
  e2:	991d      	ldr	r1, [sp, #116]	; 0x74
  e4:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  e8:	9027      	str	r0, [sp, #156]	; 0x9c
  ea:	e7ff      	b.n	ec <memchr::fallback::memchr3+0xec>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:131
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981c      	ldr	r0, [sp, #112]	; 0x70
  ee:	991d      	ldr	r1, [sp, #116]	; 0x74
  f0:	9012      	str	r0, [sp, #72]	; 0x48
  f2:	9111      	str	r1, [sp, #68]	; 0x44
  f4:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  f8:	9010      	str	r0, [sp, #64]	; 0x40
  fa:	e7ff      	b.n	fc <memchr::fallback::memchr3+0xfc>
  fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  fe:	9029      	str	r0, [sp, #164]	; 0xa4
 100:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 102:	9812      	ldr	r0, [sp, #72]	; 0x48
 104:	9911      	ldr	r1, [sp, #68]	; 0x44
 106:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>
 10a:	900f      	str	r0, [sp, #60]	; 0x3c
 10c:	910e      	str	r1, [sp, #56]	; 0x38
 10e:	e7ff      	b.n	110 <memchr::fallback::memchr3+0x110>
 110:	980f      	ldr	r0, [sp, #60]	; 0x3c
 112:	990e      	ldr	r1, [sp, #56]	; 0x38
 114:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
 118:	9028      	str	r0, [sp, #160]	; 0xa0
 11a:	e7ff      	b.n	11c <memchr::fallback::memchr3+0x11c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:132
    let mut ptr = start_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	902a      	str	r0, [sp, #168]	; 0xa8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:135
        if haystack.len() < USIZE_BYTES {
 120:	981c      	ldr	r0, [sp, #112]	; 0x70
 122:	991d      	ldr	r1, [sp, #116]	; 0x74
 124:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
 128:	900d      	str	r0, [sp, #52]	; 0x34
 12a:	e7ff      	b.n	12c <memchr::fallback::memchr3+0x12c>
 12c:	980d      	ldr	r0, [sp, #52]	; 0x34
 12e:	2803      	cmp	r0, #3
 130:	d856      	bhi.n	1e0 <memchr::fallback::memchr3+0x1e0>
 132:	e7ff      	b.n	134 <memchr::fallback::memchr3+0x134>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 134:	9827      	ldr	r0, [sp, #156]	; 0x9c
 136:	9928      	ldr	r1, [sp, #160]	; 0xa0
 138:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 13a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 13c:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 140:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 144:	f8cd e0b4 	str.w	lr, [sp, #180]	; 0xb4
 148:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 14c:	932b      	str	r3, [sp, #172]	; 0xac
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14forward_search17h17e09f09911fae1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <memchr::fallback::memchr3+0x16c>
 15c:	e7ff      	b.n	15e <memchr::fallback::memchr3+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <core::panicking::panic>
 16a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <memchr::fallback::memchr3+0x184>
 174:	e7ff      	b.n	176 <memchr::fallback::memchr3+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <core::panicking::panic>
 182:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 184:	e7ff      	b.n	186 <memchr::fallback::memchr3+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9951      	ldr	r1, [sp, #324]	; 0x144
 18a:	4288      	cmp	r0, r1
 18c:	d303      	bcc.n	196 <memchr::fallback::memchr3+0x196>
 18e:	e7ff      	b.n	190 <memchr::fallback::memchr3+0x190>
 190:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 194:	e019      	b.n	1ca <memchr::fallback::memchr3+0x1ca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	7800      	ldrb	r0, [r0, #0]
 19a:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 19e:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1a2:	a82b      	add	r0, sp, #172	; 0xac
 1a4:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 1a8:	2800      	cmp	r0, #0
 1aa:	d008      	beq.n	1be <memchr::fallback::memchr3+0x1be>
 1ac:	e7ff      	b.n	1ae <memchr::fallback::memchr3+0x1ae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 1ae:	9852      	ldr	r0, [sp, #328]	; 0x148
 1b0:	9950      	ldr	r1, [sp, #320]	; 0x140
 1b2:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 1b6:	9054      	str	r0, [sp, #336]	; 0x150
 1b8:	2001      	movs	r0, #1
 1ba:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1bc:	e005      	b.n	1ca <memchr::fallback::memchr3+0x1ca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 1be:	9852      	ldr	r0, [sp, #328]	; 0x148
 1c0:	2101      	movs	r1, #1
 1c2:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 1c6:	9052      	str	r0, [sp, #328]	; 0x148
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1c8:	e7dd      	b.n	186 <memchr::fallback::memchr3+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1ca:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1cc:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1ce:	911f      	str	r1, [sp, #124]	; 0x7c
 1d0:	901e      	str	r0, [sp, #120]	; 0x78
 1d2:	e7ff      	b.n	1d4 <memchr::fallback::memchr3+0x1d4>
 1d4:	e003      	b.n	1de <memchr::fallback::memchr3+0x1de>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 1d6:	981e      	ldr	r0, [sp, #120]	; 0x78
 1d8:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1da:	b068      	add	sp, #416	; 0x1a0
 1dc:	bd70      	pop	{r4, r5, r6, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1de:	e7fa      	b.n	1d6 <memchr::fallback::memchr3+0x1d6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:139
        let chunk = read_unaligned_usize(ptr);
 1e0:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1e2:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 1e6:	902e      	str	r0, [sp, #184]	; 0xb8
 1e8:	e7ff      	b.n	1ea <memchr::fallback::memchr3+0x1ea>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1ea:	982e      	ldr	r0, [sp, #184]	; 0xb8
 1ec:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ee:	4048      	eors	r0, r1
 1f0:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1f2:	9856      	ldr	r0, [sp, #344]	; 0x158
 1f4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1f8:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 1fc:	9956      	ldr	r1, [sp, #344]	; 0x158
 1fe:	4388      	bics	r0, r1
 200:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 204:	2800      	cmp	r0, #0
 206:	bf18      	it	ne
 208:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 20a:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 20e:	e7ff      	b.n	210 <memchr::fallback::memchr3+0x210>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 210:	982e      	ldr	r0, [sp, #184]	; 0xb8
 212:	9921      	ldr	r1, [sp, #132]	; 0x84
 214:	4048      	eors	r0, r1
 216:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 218:	9857      	ldr	r0, [sp, #348]	; 0x15c
 21a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 21e:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 222:	9957      	ldr	r1, [sp, #348]	; 0x15c
 224:	4388      	bics	r0, r1
 226:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 22a:	2800      	cmp	r0, #0
 22c:	bf18      	it	ne
 22e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 230:	f88d 00c0 	strb.w	r0, [sp, #192]	; 0xc0
 234:	e7ff      	b.n	236 <memchr::fallback::memchr3+0x236>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 236:	982e      	ldr	r0, [sp, #184]	; 0xb8
 238:	9922      	ldr	r1, [sp, #136]	; 0x88
 23a:	4048      	eors	r0, r1
 23c:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 23e:	9858      	ldr	r0, [sp, #352]	; 0x160
 240:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 244:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 248:	9958      	ldr	r1, [sp, #352]	; 0x160
 24a:	4388      	bics	r0, r1
 24c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 250:	2800      	cmp	r0, #0
 252:	bf18      	it	ne
 254:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 256:	f88d 00c1 	strb.w	r0, [sp, #193]	; 0xc1
 25a:	e7ff      	b.n	25c <memchr::fallback::memchr3+0x25c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:143
        if eq1 || eq2 || eq3 {
 25c:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 260:	07c0      	lsls	r0, r0, #31
 262:	2800      	cmp	r0, #0
 264:	d10f      	bne.n	286 <memchr::fallback::memchr3+0x286>
 266:	e012      	b.n	28e <memchr::fallback::memchr3+0x28e>
 268:	2001      	movs	r0, #1
 26a:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 26e:	e004      	b.n	27a <memchr::fallback::memchr3+0x27a>
 270:	f89d 00c1 	ldrb.w	r0, [sp, #193]	; 0xc1
 274:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 278:	e7ff      	b.n	27a <memchr::fallback::memchr3+0x27a>
 27a:	f89d 00c2 	ldrb.w	r0, [sp, #194]	; 0xc2
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d10f      	bne.n	2a4 <memchr::fallback::memchr3+0x2a4>
 284:	e05f      	b.n	346 <memchr::fallback::memchr3+0x346>
 286:	2001      	movs	r0, #1
 288:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 28c:	e004      	b.n	298 <memchr::fallback::memchr3+0x298>
 28e:	f89d 00c0 	ldrb.w	r0, [sp, #192]	; 0xc0
 292:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 296:	e7ff      	b.n	298 <memchr::fallback::memchr3+0x298>
 298:	f89d 00c3 	ldrb.w	r0, [sp, #195]	; 0xc3
 29c:	07c0      	lsls	r0, r0, #31
 29e:	2800      	cmp	r0, #0
 2a0:	d1e2      	bne.n	268 <memchr::fallback::memchr3+0x268>
 2a2:	e7e5      	b.n	270 <memchr::fallback::memchr3+0x270>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2a4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2a6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 2a8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 2aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2ac:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 2b0:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 2b4:	f8cd e0cc 	str.w	lr, [sp, #204]	; 0xcc
 2b8:	f8cd c0c8 	str.w	ip, [sp, #200]	; 0xc8
 2bc:	9331      	str	r3, [sp, #196]	; 0xc4
 2be:	9059      	str	r0, [sp, #356]	; 0x164
 2c0:	915a      	str	r1, [sp, #360]	; 0x168
 2c2:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14forward_search17h17e09f09911fae1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2c4:	9859      	ldr	r0, [sp, #356]	; 0x164
 2c6:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2c8:	4288      	cmp	r0, r1
 2ca:	d907      	bls.n	2dc <memchr::fallback::memchr3+0x2dc>
 2cc:	e7ff      	b.n	2ce <memchr::fallback::memchr3+0x2ce>
 2ce:	f240 0000 	movw	r0, #0
 2d2:	f2c0 0000 	movt	r0, #0
 2d6:	f7ff fffe 	bl	0 <core::panicking::panic>
 2da:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2dc:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2de:	995a      	ldr	r1, [sp, #360]	; 0x168
 2e0:	4288      	cmp	r0, r1
 2e2:	d907      	bls.n	2f4 <memchr::fallback::memchr3+0x2f4>
 2e4:	e7ff      	b.n	2e6 <memchr::fallback::memchr3+0x2e6>
 2e6:	f240 0000 	movw	r0, #0
 2ea:	f2c0 0000 	movt	r0, #0
 2ee:	f7ff fffe 	bl	0 <core::panicking::panic>
 2f2:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2f4:	e7ff      	b.n	2f6 <memchr::fallback::memchr3+0x2f6>
 2f6:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2f8:	995a      	ldr	r1, [sp, #360]	; 0x168
 2fa:	4288      	cmp	r0, r1
 2fc:	d303      	bcc.n	306 <memchr::fallback::memchr3+0x306>
 2fe:	e7ff      	b.n	300 <memchr::fallback::memchr3+0x300>
 300:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 302:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 304:	e019      	b.n	33a <memchr::fallback::memchr3+0x33a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 306:	985b      	ldr	r0, [sp, #364]	; 0x16c
 308:	7800      	ldrb	r0, [r0, #0]
 30a:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 30e:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 312:	a831      	add	r0, sp, #196	; 0xc4
 314:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 318:	2800      	cmp	r0, #0
 31a:	d008      	beq.n	32e <memchr::fallback::memchr3+0x32e>
 31c:	e7ff      	b.n	31e <memchr::fallback::memchr3+0x31e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 31e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 320:	9959      	ldr	r1, [sp, #356]	; 0x164
 322:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 326:	905d      	str	r0, [sp, #372]	; 0x174
 328:	2001      	movs	r0, #1
 32a:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 32c:	e005      	b.n	33a <memchr::fallback::memchr3+0x33a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 32e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 330:	2101      	movs	r1, #1
 332:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 336:	905b      	str	r0, [sp, #364]	; 0x16c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 338:	e7dd      	b.n	2f6 <memchr::fallback::memchr3+0x2f6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 33a:	985c      	ldr	r0, [sp, #368]	; 0x170
 33c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 33e:	911f      	str	r1, [sp, #124]	; 0x7c
 340:	901e      	str	r0, [sp, #120]	; 0x78
 342:	e7ff      	b.n	344 <memchr::fallback::memchr3+0x344>
 344:	e74b      	b.n	1de <memchr::fallback::memchr3+0x1de>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 346:	982a      	ldr	r0, [sp, #168]	; 0xa8
 348:	9927      	ldr	r1, [sp, #156]	; 0x9c
 34a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 34c:	4011      	ands	r1, r2
 34e:	f1c1 0204 	rsb	r2, r1, #4
 352:	2304      	movs	r3, #4
 354:	428b      	cmp	r3, r1
 356:	900c      	str	r0, [sp, #48]	; 0x30
 358:	920b      	str	r2, [sp, #44]	; 0x2c
 35a:	f0c0 8160 	bcc.w	61e <memchr::fallback::memchr3+0x61e>
 35e:	e7ff      	b.n	360 <memchr::fallback::memchr3+0x360>
 360:	980c      	ldr	r0, [sp, #48]	; 0x30
 362:	990b      	ldr	r1, [sp, #44]	; 0x2c
 364:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 368:	900a      	str	r0, [sp, #40]	; 0x28
 36a:	e7ff      	b.n	36c <memchr::fallback::memchr3+0x36c>
 36c:	980a      	ldr	r0, [sp, #40]	; 0x28
 36e:	902a      	str	r0, [sp, #168]	; 0xa8
 370:	2100      	movs	r1, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:148
        debug_assert!(ptr > start_ptr);
 372:	2900      	cmp	r1, #0
 374:	d10d      	bne.n	392 <memchr::fallback::memchr3+0x392>
 376:	e7ff      	b.n	378 <memchr::fallback::memchr3+0x378>
 378:	982a      	ldr	r0, [sp, #168]	; 0xa8
 37a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 37c:	4288      	cmp	r0, r1
 37e:	d807      	bhi.n	390 <memchr::fallback::memchr3+0x390>
 380:	e7ff      	b.n	382 <memchr::fallback::memchr3+0x382>
 382:	f240 0000 	movw	r0, #0
 386:	f2c0 0000 	movt	r0, #0
 38a:	f7ff fffe 	bl	0 <core::panicking::panic>
 38e:	defe      	udf	#254	; 0xfe
 390:	e7ff      	b.n	392 <memchr::fallback::memchr3+0x392>
 392:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:149
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 394:	2800      	cmp	r0, #0
 396:	d113      	bne.n	3c0 <memchr::fallback::memchr3+0x3c0>
 398:	e7ff      	b.n	39a <memchr::fallback::memchr3+0x39a>
 39a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 39c:	2104      	movs	r1, #4
 39e:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 3a2:	9009      	str	r0, [sp, #36]	; 0x24
 3a4:	e7ff      	b.n	3a6 <memchr::fallback::memchr3+0x3a6>
 3a6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 3aa:	4281      	cmp	r1, r0
 3ac:	d207      	bcs.n	3be <memchr::fallback::memchr3+0x3be>
 3ae:	e7ff      	b.n	3b0 <memchr::fallback::memchr3+0x3b0>
 3b0:	f240 0000 	movw	r0, #0
 3b4:	f2c0 0000 	movt	r0, #0
 3b8:	f7ff fffe 	bl	0 <core::panicking::panic>
 3bc:	defe      	udf	#254	; 0xfe
 3be:	e7ff      	b.n	3c0 <memchr::fallback::memchr3+0x3c0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3c0:	e7ff      	b.n	3c2 <memchr::fallback::memchr3+0x3c2>
 3c2:	982a      	ldr	r0, [sp, #168]	; 0xa8
 3c4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3c6:	2204      	movs	r2, #4
 3c8:	9008      	str	r0, [sp, #32]
 3ca:	4608      	mov	r0, r1
 3cc:	4611      	mov	r1, r2
 3ce:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 3d2:	9007      	str	r0, [sp, #28]
 3d4:	e04f      	b.n	476 <memchr::fallback::memchr3+0x476>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3d6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d8:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3da:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 3dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 3de:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 3e2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 3e6:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3ea:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3ee:	934c      	str	r3, [sp, #304]	; 0x130
 3f0:	905f      	str	r0, [sp, #380]	; 0x17c
 3f2:	9160      	str	r1, [sp, #384]	; 0x180
 3f4:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14forward_search17h17e09f09911fae1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 3f6:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3f8:	9961      	ldr	r1, [sp, #388]	; 0x184
 3fa:	4288      	cmp	r0, r1
 3fc:	d907      	bls.n	40e <memchr::fallback::memchr3+0x40e>
 3fe:	e7ff      	b.n	400 <memchr::fallback::memchr3+0x400>
 400:	f240 0000 	movw	r0, #0
 404:	f2c0 0000 	movt	r0, #0
 408:	f7ff fffe 	bl	0 <core::panicking::panic>
 40c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 40e:	9861      	ldr	r0, [sp, #388]	; 0x184
 410:	9960      	ldr	r1, [sp, #384]	; 0x180
 412:	4288      	cmp	r0, r1
 414:	d907      	bls.n	426 <memchr::fallback::memchr3+0x426>
 416:	e7ff      	b.n	418 <memchr::fallback::memchr3+0x418>
 418:	f240 0000 	movw	r0, #0
 41c:	f2c0 0000 	movt	r0, #0
 420:	f7ff fffe 	bl	0 <core::panicking::panic>
 424:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 426:	e7ff      	b.n	428 <memchr::fallback::memchr3+0x428>
 428:	9861      	ldr	r0, [sp, #388]	; 0x184
 42a:	9960      	ldr	r1, [sp, #384]	; 0x180
 42c:	4288      	cmp	r0, r1
 42e:	d303      	bcc.n	438 <memchr::fallback::memchr3+0x438>
 430:	e7ff      	b.n	432 <memchr::fallback::memchr3+0x432>
 432:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 434:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 436:	e019      	b.n	46c <memchr::fallback::memchr3+0x46c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 438:	9861      	ldr	r0, [sp, #388]	; 0x184
 43a:	7800      	ldrb	r0, [r0, #0]
 43c:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 440:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 444:	a84c      	add	r0, sp, #304	; 0x130
 446:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 44a:	2800      	cmp	r0, #0
 44c:	d008      	beq.n	460 <memchr::fallback::memchr3+0x460>
 44e:	e7ff      	b.n	450 <memchr::fallback::memchr3+0x450>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 450:	9861      	ldr	r0, [sp, #388]	; 0x184
 452:	995f      	ldr	r1, [sp, #380]	; 0x17c
 454:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 458:	9063      	str	r0, [sp, #396]	; 0x18c
 45a:	2001      	movs	r0, #1
 45c:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 45e:	e005      	b.n	46c <memchr::fallback::memchr3+0x46c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 460:	9861      	ldr	r0, [sp, #388]	; 0x184
 462:	2101      	movs	r1, #1
 464:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 468:	9061      	str	r0, [sp, #388]	; 0x184
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 46a:	e7dd      	b.n	428 <memchr::fallback::memchr3+0x428>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 46c:	9862      	ldr	r0, [sp, #392]	; 0x188
 46e:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 470:	911f      	str	r1, [sp, #124]	; 0x7c
 472:	901e      	str	r0, [sp, #120]	; 0x78
 474:	e0cb      	b.n	60e <memchr::fallback::memchr3+0x60e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 476:	9808      	ldr	r0, [sp, #32]
 478:	9907      	ldr	r1, [sp, #28]
 47a:	4288      	cmp	r0, r1
 47c:	d8ab      	bhi.n	3d6 <memchr::fallback::memchr3+0x3d6>
 47e:	e7ff      	b.n	480 <memchr::fallback::memchr3+0x480>
 480:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:151
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 482:	2800      	cmp	r0, #0
 484:	d159      	bne.n	53a <memchr::fallback::memchr3+0x53a>
 486:	e7ff      	b.n	488 <memchr::fallback::memchr3+0x488>
 488:	982a      	ldr	r0, [sp, #168]	; 0xa8
 48a:	9006      	str	r0, [sp, #24]
 48c:	e7ff      	b.n	48e <memchr::fallback::memchr3+0x48e>
 48e:	9806      	ldr	r0, [sp, #24]
 490:	f000 0103 	and.w	r1, r0, #3
 494:	9136      	str	r1, [sp, #216]	; 0xd8
 496:	f240 0100 	movw	r1, #0
 49a:	f2c0 0100 	movt	r1, #0
 49e:	9134      	str	r1, [sp, #208]	; 0xd0
 4a0:	a936      	add	r1, sp, #216	; 0xd8
 4a2:	9135      	str	r1, [sp, #212]	; 0xd4
 4a4:	9934      	ldr	r1, [sp, #208]	; 0xd0
 4a6:	9137      	str	r1, [sp, #220]	; 0xdc
 4a8:	9935      	ldr	r1, [sp, #212]	; 0xd4
 4aa:	9138      	str	r1, [sp, #224]	; 0xe0
 4ac:	9937      	ldr	r1, [sp, #220]	; 0xdc
 4ae:	6809      	ldr	r1, [r1, #0]
 4b0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 4b2:	6812      	ldr	r2, [r2, #0]
 4b4:	4291      	cmp	r1, r2
 4b6:	d016      	beq.n	4e6 <memchr::fallback::memchr3+0x4e6>
 4b8:	e7ff      	b.n	4ba <memchr::fallback::memchr3+0x4ba>
 4ba:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4bc:	9045      	str	r0, [sp, #276]	; 0x114
 4be:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4c0:	9046      	str	r0, [sp, #280]	; 0x118
 4c2:	a845      	add	r0, sp, #276	; 0x114
 4c4:	9043      	str	r0, [sp, #268]	; 0x10c
 4c6:	a846      	add	r0, sp, #280	; 0x118
 4c8:	9044      	str	r0, [sp, #272]	; 0x110
 4ca:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4cc:	9047      	str	r0, [sp, #284]	; 0x11c
 4ce:	9844      	ldr	r0, [sp, #272]	; 0x110
 4d0:	9048      	str	r0, [sp, #288]	; 0x120
 4d2:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4d4:	f240 0100 	movw	r1, #0
 4d8:	f2c0 0100 	movt	r1, #0
 4dc:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 4e0:	9005      	str	r0, [sp, #20]
 4e2:	9104      	str	r1, [sp, #16]
 4e4:	e000      	b.n	4e8 <memchr::fallback::memchr3+0x4e8>
 4e6:	e028      	b.n	53a <memchr::fallback::memchr3+0x53a>
 4e8:	9848      	ldr	r0, [sp, #288]	; 0x120
 4ea:	f240 0100 	movw	r1, #0
 4ee:	f2c0 0100 	movt	r1, #0
 4f2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 4f6:	9003      	str	r0, [sp, #12]
 4f8:	9102      	str	r1, [sp, #8]
 4fa:	e7ff      	b.n	4fc <memchr::fallback::memchr3+0x4fc>
 4fc:	9805      	ldr	r0, [sp, #20]
 4fe:	903f      	str	r0, [sp, #252]	; 0xfc
 500:	9904      	ldr	r1, [sp, #16]
 502:	9140      	str	r1, [sp, #256]	; 0x100
 504:	9a03      	ldr	r2, [sp, #12]
 506:	9241      	str	r2, [sp, #260]	; 0x104
 508:	9b02      	ldr	r3, [sp, #8]
 50a:	9342      	str	r3, [sp, #264]	; 0x108
 50c:	46ec      	mov	ip, sp
 50e:	f04f 0e02 	mov.w	lr, #2
 512:	f8cc e000 	str.w	lr, [ip]
 516:	f240 0100 	movw	r1, #0
 51a:	f2c0 0100 	movt	r1, #0
 51e:	a839      	add	r0, sp, #228	; 0xe4
 520:	2203      	movs	r2, #3
 522:	ab3f      	add	r3, sp, #252	; 0xfc
 524:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 528:	e7ff      	b.n	2 <memchr::fallback::memchr3+0x2>
 52a:	f240 0100 	movw	r1, #0
 52e:	f2c0 0100 	movt	r1, #0
 532:	a839      	add	r0, sp, #228	; 0xe4
 534:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 538:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:153
            let chunk = *(ptr as *const usize);
 53a:	982a      	ldr	r0, [sp, #168]	; 0xa8
 53c:	6800      	ldr	r0, [r0, #0]
 53e:	9049      	str	r0, [sp, #292]	; 0x124
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 540:	9849      	ldr	r0, [sp, #292]	; 0x124
 542:	9920      	ldr	r1, [sp, #128]	; 0x80
 544:	4048      	eors	r0, r1
 546:	9065      	str	r0, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 548:	9865      	ldr	r0, [sp, #404]	; 0x194
 54a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 54e:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 552:	9965      	ldr	r1, [sp, #404]	; 0x194
 554:	4388      	bics	r0, r1
 556:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 55a:	2800      	cmp	r0, #0
 55c:	bf18      	it	ne
 55e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 560:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 564:	e7ff      	b.n	566 <memchr::fallback::memchr3+0x566>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 566:	9849      	ldr	r0, [sp, #292]	; 0x124
 568:	9921      	ldr	r1, [sp, #132]	; 0x84
 56a:	4048      	eors	r0, r1
 56c:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 56e:	9866      	ldr	r0, [sp, #408]	; 0x198
 570:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 574:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 578:	9966      	ldr	r1, [sp, #408]	; 0x198
 57a:	4388      	bics	r0, r1
 57c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 580:	2800      	cmp	r0, #0
 582:	bf18      	it	ne
 584:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 586:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 58a:	e7ff      	b.n	58c <memchr::fallback::memchr3+0x58c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 58c:	9849      	ldr	r0, [sp, #292]	; 0x124
 58e:	9922      	ldr	r1, [sp, #136]	; 0x88
 590:	4048      	eors	r0, r1
 592:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 594:	9867      	ldr	r0, [sp, #412]	; 0x19c
 596:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 59a:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 59e:	9967      	ldr	r1, [sp, #412]	; 0x19c
 5a0:	4388      	bics	r0, r1
 5a2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 5a6:	2800      	cmp	r0, #0
 5a8:	bf18      	it	ne
 5aa:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 5ac:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 5b0:	e7ff      	b.n	5b2 <memchr::fallback::memchr3+0x5b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:157
            if eq1 || eq2 || eq3 {
 5b2:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 5b6:	07c0      	lsls	r0, r0, #31
 5b8:	2800      	cmp	r0, #0
 5ba:	d10f      	bne.n	5dc <memchr::fallback::memchr3+0x5dc>
 5bc:	e012      	b.n	5e4 <memchr::fallback::memchr3+0x5e4>
 5be:	2001      	movs	r0, #1
 5c0:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5c4:	e004      	b.n	5d0 <memchr::fallback::memchr3+0x5d0>
 5c6:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5ca:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5ce:	e7ff      	b.n	5d0 <memchr::fallback::memchr3+0x5d0>
 5d0:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5d4:	07c0      	lsls	r0, r0, #31
 5d6:	2800      	cmp	r0, #0
 5d8:	d10f      	bne.n	5fa <memchr::fallback::memchr3+0x5fa>
 5da:	e00f      	b.n	5fc <memchr::fallback::memchr3+0x5fc>
 5dc:	2001      	movs	r0, #1
 5de:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5e2:	e004      	b.n	5ee <memchr::fallback::memchr3+0x5ee>
 5e4:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5e8:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5ec:	e7ff      	b.n	5ee <memchr::fallback::memchr3+0x5ee>
 5ee:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5f2:	07c0      	lsls	r0, r0, #31
 5f4:	2800      	cmp	r0, #0
 5f6:	d1e2      	bne.n	5be <memchr::fallback::memchr3+0x5be>
 5f8:	e7e5      	b.n	5c6 <memchr::fallback::memchr3+0x5c6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:158
                break;
 5fa:	e6ec      	b.n	3d6 <memchr::fallback::memchr3+0x3d6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:160
            ptr = ptr_add(ptr, USIZE_BYTES);
 5fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 5fe:	2104      	movs	r1, #4
 600:	f7ff fffe 	bl	0 <memchr::fallback::memchr3>
 604:	9001      	str	r0, [sp, #4]
 606:	e7ff      	b.n	608 <memchr::fallback::memchr3+0x608>
 608:	9801      	ldr	r0, [sp, #4]
 60a:	902a      	str	r0, [sp, #168]	; 0xa8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 60c:	e6d9      	b.n	3c2 <memchr::fallback::memchr3+0x3c2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 60e:	e5e2      	b.n	1d6 <memchr::fallback::memchr3+0x1d6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
 610:	f240 0000 	movw	r0, #0
 614:	f2c0 0000 	movt	r0, #0
 618:	f7ff fffe 	bl	0 <core::panicking::panic>
 61c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 61e:	f240 0000 	movw	r0, #0
 622:	f2c0 0000 	movt	r0, #0
 626:	f7ff fffe 	bl	0 <core::panicking::panic>
 62a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E:

00000000 <memchr::fallback::memchr3::{{closure}}>:
_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <memchr::fallback::memchr3::{{closure}}+0x48>
  1e:	e017      	b.n	50 <memchr::fallback::memchr3::{{closure}}+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <memchr::fallback::memchr3::{{closure}}+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <memchr::fallback::memchr3::{{closure}}+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <memchr::fallback::memchr3::{{closure}}+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <memchr::fallback::memchr3::{{closure}}+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <memchr::fallback::memchr3::{{closure}}+0x20>
  72:	e7d9      	b.n	28 <memchr::fallback::memchr3::{{closure}}+0x28>

Disassembly of section .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE:

00000000 <memchr::fallback::memrchr>:
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:167
pub fn memrchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0077 	strb.w	r0, [sp, #119]	; 0x77
   e:	911e      	str	r1, [sp, #120]	; 0x78
  10:	921f      	str	r2, [sp, #124]	; 0x7c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  12:	f89d 0077 	ldrb.w	r0, [sp, #119]	; 0x77
  16:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 010f 	ldrb.w	r0, [sp, #271]	; 0x10f
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931c      	str	r3, [sp, #112]	; 0x70
  2a:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
  2e:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  32:	9019      	str	r0, [sp, #100]	; 0x64
  34:	d007      	beq.n	46 <memchr::fallback::memrchr+0x46>
  36:	e7ff      	b.n	38 <memchr::fallback::memrchr+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <core::panicking::panic>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  46:	9819      	ldr	r0, [sp, #100]	; 0x64
  48:	9022      	str	r0, [sp, #136]	; 0x88
  4a:	e7ff      	b.n	4c <memchr::fallback::memrchr+0x4c>
  4c:	f10d 0077 	add.w	r0, sp, #119	; 0x77
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
  50:	9023      	str	r0, [sp, #140]	; 0x8c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:170
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981e      	ldr	r0, [sp, #120]	; 0x78
  54:	991f      	ldr	r1, [sp, #124]	; 0x7c
  56:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  5a:	9018      	str	r0, [sp, #96]	; 0x60
  5c:	e7ff      	b.n	5e <memchr::fallback::memrchr+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9918      	ldr	r1, [sp, #96]	; 0x60
  62:	f7ff fffe 	bl	0 <core::cmp::min>
  66:	9024      	str	r0, [sp, #144]	; 0x90
  68:	e7ff      	b.n	6a <memchr::fallback::memrchr+0x6a>
  6a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9117      	str	r1, [sp, #92]	; 0x5c
  72:	f0c0 8244 	bcc.w	4fe <memchr::fallback::memrchr+0x4fe>
  76:	e7ff      	b.n	78 <memchr::fallback::memrchr+0x78>
  78:	9817      	ldr	r0, [sp, #92]	; 0x5c
  7a:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:172
    let start_ptr = haystack.as_ptr();
  7c:	981e      	ldr	r0, [sp, #120]	; 0x78
  7e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  80:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  84:	9026      	str	r0, [sp, #152]	; 0x98
  86:	e7ff      	b.n	88 <memchr::fallback::memrchr+0x88>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:173
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981e      	ldr	r0, [sp, #120]	; 0x78
  8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  8c:	9016      	str	r0, [sp, #88]	; 0x58
  8e:	9115      	str	r1, [sp, #84]	; 0x54
  90:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  94:	9014      	str	r0, [sp, #80]	; 0x50
  96:	e7ff      	b.n	98 <memchr::fallback::memrchr+0x98>
  98:	9814      	ldr	r0, [sp, #80]	; 0x50
  9a:	9028      	str	r0, [sp, #160]	; 0xa0
  9c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  9e:	9816      	ldr	r0, [sp, #88]	; 0x58
  a0:	9915      	ldr	r1, [sp, #84]	; 0x54
  a2:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>
  a6:	9013      	str	r0, [sp, #76]	; 0x4c
  a8:	9112      	str	r1, [sp, #72]	; 0x48
  aa:	e7ff      	b.n	ac <memchr::fallback::memrchr+0xac>
  ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ae:	9912      	ldr	r1, [sp, #72]	; 0x48
  b0:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  b4:	9027      	str	r0, [sp, #156]	; 0x9c
  b6:	e7ff      	b.n	b8 <memchr::fallback::memrchr+0xb8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:174
    let mut ptr = end_ptr;
  b8:	9827      	ldr	r0, [sp, #156]	; 0x9c
  ba:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:177
        if haystack.len() < USIZE_BYTES {
  bc:	981e      	ldr	r0, [sp, #120]	; 0x78
  be:	991f      	ldr	r1, [sp, #124]	; 0x7c
  c0:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  c4:	9011      	str	r0, [sp, #68]	; 0x44
  c6:	e7ff      	b.n	c8 <memchr::fallback::memrchr+0xc8>
  c8:	9811      	ldr	r0, [sp, #68]	; 0x44
  ca:	2803      	cmp	r0, #3
  cc:	d84f      	bhi.n	16e <memchr::fallback::memrchr+0x16e>
  ce:	e7ff      	b.n	d0 <memchr::fallback::memrchr+0xd0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9826      	ldr	r0, [sp, #152]	; 0x98
  d2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  d8:	9044      	str	r0, [sp, #272]	; 0x110
  da:	9145      	str	r1, [sp, #276]	; 0x114
  dc:	9246      	str	r2, [sp, #280]	; 0x118
  de:	9347      	str	r3, [sp, #284]	; 0x11c
_ZN6memchr8fallback14reverse_search17hfad8306b895a730dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9844      	ldr	r0, [sp, #272]	; 0x110
  e2:	9946      	ldr	r1, [sp, #280]	; 0x118
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <memchr::fallback::memrchr+0xf8>
  e8:	e7ff      	b.n	ea <memchr::fallback::memrchr+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <core::panicking::panic>
  f6:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
  f8:	9846      	ldr	r0, [sp, #280]	; 0x118
  fa:	9945      	ldr	r1, [sp, #276]	; 0x114
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <memchr::fallback::memrchr+0x110>
 100:	e7ff      	b.n	102 <memchr::fallback::memrchr+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <core::panicking::panic>
 10e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314

    while ptr > start_ptr {
 110:	e7ff      	b.n	112 <memchr::fallback::memrchr+0x112>
 112:	9846      	ldr	r0, [sp, #280]	; 0x118
 114:	9944      	ldr	r1, [sp, #272]	; 0x110
 116:	4288      	cmp	r0, r1
 118:	d803      	bhi.n	122 <memchr::fallback::memrchr+0x122>
 11a:	e7ff      	b.n	11c <memchr::fallback::memrchr+0x11c>
 11c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
        ptr = ptr.offset(-1);
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
    }
    None
 11e:	9048      	str	r0, [sp, #288]	; 0x120
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 120:	e01a      	b.n	158 <memchr::fallback::memrchr+0x158>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 122:	9846      	ldr	r0, [sp, #280]	; 0x118
 124:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 128:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 12c:	9046      	str	r0, [sp, #280]	; 0x118
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 12e:	9846      	ldr	r0, [sp, #280]	; 0x118
 130:	7800      	ldrb	r0, [r0, #0]
 132:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 136:	f89d 112b 	ldrb.w	r1, [sp, #299]	; 0x12b
 13a:	a847      	add	r0, sp, #284	; 0x11c
 13c:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 140:	2800      	cmp	r0, #0
 142:	d008      	beq.n	156 <memchr::fallback::memrchr+0x156>
 144:	e7ff      	b.n	146 <memchr::fallback::memrchr+0x146>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 146:	9846      	ldr	r0, [sp, #280]	; 0x118
 148:	9944      	ldr	r1, [sp, #272]	; 0x110
 14a:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 14e:	9049      	str	r0, [sp, #292]	; 0x124
 150:	2001      	movs	r0, #1
 152:	9048      	str	r0, [sp, #288]	; 0x120
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 154:	e000      	b.n	158 <memchr::fallback::memrchr+0x158>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 156:	e7dc      	b.n	112 <memchr::fallback::memrchr+0x112>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 158:	9848      	ldr	r0, [sp, #288]	; 0x120
 15a:	9949      	ldr	r1, [sp, #292]	; 0x124
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 15c:	9121      	str	r1, [sp, #132]	; 0x84
 15e:	9020      	str	r0, [sp, #128]	; 0x80
 160:	e7ff      	b.n	162 <memchr::fallback::memrchr+0x162>
 162:	e003      	b.n	16c <memchr::fallback::memrchr+0x16c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 164:	9820      	ldr	r0, [sp, #128]	; 0x80
 166:	9921      	ldr	r1, [sp, #132]	; 0x84
 168:	b05c      	add	sp, #368	; 0x170
 16a:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 16c:	e7fa      	b.n	164 <memchr::fallback::memrchr+0x164>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:181
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 16e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 170:	2104      	movs	r1, #4
 172:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 176:	9010      	str	r0, [sp, #64]	; 0x40
 178:	e7ff      	b.n	17a <memchr::fallback::memrchr+0x17a>
 17a:	9810      	ldr	r0, [sp, #64]	; 0x40
 17c:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 180:	902a      	str	r0, [sp, #168]	; 0xa8
 182:	e7ff      	b.n	184 <memchr::fallback::memrchr+0x184>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 184:	982a      	ldr	r0, [sp, #168]	; 0xa8
 186:	9922      	ldr	r1, [sp, #136]	; 0x88
 188:	4048      	eors	r0, r1
 18a:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 18c:	984b      	ldr	r0, [sp, #300]	; 0x12c
 18e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 192:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 196:	994b      	ldr	r1, [sp, #300]	; 0x12c
 198:	4388      	bics	r0, r1
 19a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 19e:	2800      	cmp	r0, #0
 1a0:	bf18      	it	ne
 1a2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 1a4:	900f      	str	r0, [sp, #60]	; 0x3c
 1a6:	e7ff      	b.n	1a8 <memchr::fallback::memrchr+0x1a8>
 1a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 1aa:	07c1      	lsls	r1, r0, #31
 1ac:	2900      	cmp	r1, #0
 1ae:	d04a      	beq.n	246 <memchr::fallback::memrchr+0x246>
 1b0:	e7ff      	b.n	1b2 <memchr::fallback::memrchr+0x1b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 1b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 1ba:	904c      	str	r0, [sp, #304]	; 0x130
 1bc:	914d      	str	r1, [sp, #308]	; 0x134
 1be:	924e      	str	r2, [sp, #312]	; 0x138
 1c0:	934f      	str	r3, [sp, #316]	; 0x13c
_ZN6memchr8fallback14reverse_search17hfad8306b895a730dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 1c2:	984c      	ldr	r0, [sp, #304]	; 0x130
 1c4:	994e      	ldr	r1, [sp, #312]	; 0x138
 1c6:	4288      	cmp	r0, r1
 1c8:	d907      	bls.n	1da <memchr::fallback::memrchr+0x1da>
 1ca:	e7ff      	b.n	1cc <memchr::fallback::memrchr+0x1cc>
 1cc:	f240 0000 	movw	r0, #0
 1d0:	f2c0 0000 	movt	r0, #0
 1d4:	f7ff fffe 	bl	0 <core::panicking::panic>
 1d8:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 1da:	984e      	ldr	r0, [sp, #312]	; 0x138
 1dc:	994d      	ldr	r1, [sp, #308]	; 0x134
 1de:	4288      	cmp	r0, r1
 1e0:	d907      	bls.n	1f2 <memchr::fallback::memrchr+0x1f2>
 1e2:	e7ff      	b.n	1e4 <memchr::fallback::memrchr+0x1e4>
 1e4:	f240 0000 	movw	r0, #0
 1e8:	f2c0 0000 	movt	r0, #0
 1ec:	f7ff fffe 	bl	0 <core::panicking::panic>
 1f0:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1f2:	e7ff      	b.n	1f4 <memchr::fallback::memrchr+0x1f4>
 1f4:	984e      	ldr	r0, [sp, #312]	; 0x138
 1f6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1f8:	4288      	cmp	r0, r1
 1fa:	d803      	bhi.n	204 <memchr::fallback::memrchr+0x204>
 1fc:	e7ff      	b.n	1fe <memchr::fallback::memrchr+0x1fe>
 1fe:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 200:	9050      	str	r0, [sp, #320]	; 0x140
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 202:	e01a      	b.n	23a <memchr::fallback::memrchr+0x23a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 204:	984e      	ldr	r0, [sp, #312]	; 0x138
 206:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 20a:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 20e:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 210:	984e      	ldr	r0, [sp, #312]	; 0x138
 212:	7800      	ldrb	r0, [r0, #0]
 214:	f88d 014b 	strb.w	r0, [sp, #331]	; 0x14b
 218:	f89d 114b 	ldrb.w	r1, [sp, #331]	; 0x14b
 21c:	a84f      	add	r0, sp, #316	; 0x13c
 21e:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 222:	2800      	cmp	r0, #0
 224:	d008      	beq.n	238 <memchr::fallback::memrchr+0x238>
 226:	e7ff      	b.n	228 <memchr::fallback::memrchr+0x228>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 228:	984e      	ldr	r0, [sp, #312]	; 0x138
 22a:	994c      	ldr	r1, [sp, #304]	; 0x130
 22c:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 230:	9051      	str	r0, [sp, #324]	; 0x144
 232:	2001      	movs	r0, #1
 234:	9050      	str	r0, [sp, #320]	; 0x140
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 236:	e000      	b.n	23a <memchr::fallback::memrchr+0x23a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 238:	e7dc      	b.n	1f4 <memchr::fallback::memrchr+0x1f4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 23a:	9850      	ldr	r0, [sp, #320]	; 0x140
 23c:	9951      	ldr	r1, [sp, #324]	; 0x144
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 23e:	9121      	str	r1, [sp, #132]	; 0x84
 240:	9020      	str	r0, [sp, #128]	; 0x80
 242:	e7ff      	b.n	244 <memchr::fallback::memrchr+0x244>
 244:	e792      	b.n	16c <memchr::fallback::memrchr+0x16c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:186
        ptr = (end_ptr as usize & !align) as *const u8;
 246:	9827      	ldr	r0, [sp, #156]	; 0x9c
 248:	9925      	ldr	r1, [sp, #148]	; 0x94
 24a:	4388      	bics	r0, r1
 24c:	9029      	str	r0, [sp, #164]	; 0xa4
 24e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:187
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 250:	2800      	cmp	r0, #0
 252:	d120      	bne.n	296 <memchr::fallback::memrchr+0x296>
 254:	e7ff      	b.n	256 <memchr::fallback::memrchr+0x256>
 256:	9826      	ldr	r0, [sp, #152]	; 0x98
 258:	9929      	ldr	r1, [sp, #164]	; 0xa4
 25a:	4288      	cmp	r0, r1
 25c:	d904      	bls.n	268 <memchr::fallback::memrchr+0x268>
 25e:	e7ff      	b.n	260 <memchr::fallback::memrchr+0x260>
 260:	2000      	movs	r0, #0
 262:	f88d 00ae 	strb.w	r0, [sp, #174]	; 0xae
 266:	e008      	b.n	27a <memchr::fallback::memrchr+0x27a>
 268:	9829      	ldr	r0, [sp, #164]	; 0xa4
 26a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 26c:	2200      	movs	r2, #0
 26e:	4288      	cmp	r0, r1
 270:	bf98      	it	ls
 272:	2201      	movls	r2, #1
 274:	f88d 20ae 	strb.w	r2, [sp, #174]	; 0xae
 278:	e7ff      	b.n	27a <memchr::fallback::memrchr+0x27a>
 27a:	f89d 00ae 	ldrb.w	r0, [sp, #174]	; 0xae
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d107      	bne.n	294 <memchr::fallback::memrchr+0x294>
 284:	e7ff      	b.n	286 <memchr::fallback::memrchr+0x286>
 286:	f240 0000 	movw	r0, #0
 28a:	f2c0 0000 	movt	r0, #0
 28e:	f7ff fffe 	bl	0 <core::panicking::panic>
 292:	defe      	udf	#254	; 0xfe
 294:	e7ff      	b.n	296 <memchr::fallback::memrchr+0x296>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 296:	e7ff      	b.n	298 <memchr::fallback::memrchr+0x298>
 298:	9824      	ldr	r0, [sp, #144]	; 0x90
 29a:	2808      	cmp	r0, #8
 29c:	d04d      	beq.n	33a <memchr::fallback::memrchr+0x33a>
 29e:	e048      	b.n	332 <memchr::fallback::memrchr+0x332>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 2a0:	9826      	ldr	r0, [sp, #152]	; 0x98
 2a2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2a4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2a8:	9053      	str	r0, [sp, #332]	; 0x14c
 2aa:	9154      	str	r1, [sp, #336]	; 0x150
 2ac:	9255      	str	r2, [sp, #340]	; 0x154
 2ae:	9356      	str	r3, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hfad8306b895a730dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2b0:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2b2:	9955      	ldr	r1, [sp, #340]	; 0x154
 2b4:	4288      	cmp	r0, r1
 2b6:	d907      	bls.n	2c8 <memchr::fallback::memrchr+0x2c8>
 2b8:	e7ff      	b.n	2ba <memchr::fallback::memrchr+0x2ba>
 2ba:	f240 0000 	movw	r0, #0
 2be:	f2c0 0000 	movt	r0, #0
 2c2:	f7ff fffe 	bl	0 <core::panicking::panic>
 2c6:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2c8:	9855      	ldr	r0, [sp, #340]	; 0x154
 2ca:	9954      	ldr	r1, [sp, #336]	; 0x150
 2cc:	4288      	cmp	r0, r1
 2ce:	d907      	bls.n	2e0 <memchr::fallback::memrchr+0x2e0>
 2d0:	e7ff      	b.n	2d2 <memchr::fallback::memrchr+0x2d2>
 2d2:	f240 0000 	movw	r0, #0
 2d6:	f2c0 0000 	movt	r0, #0
 2da:	f7ff fffe 	bl	0 <core::panicking::panic>
 2de:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2e0:	e7ff      	b.n	2e2 <memchr::fallback::memrchr+0x2e2>
 2e2:	9855      	ldr	r0, [sp, #340]	; 0x154
 2e4:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2e6:	4288      	cmp	r0, r1
 2e8:	d803      	bhi.n	2f2 <memchr::fallback::memrchr+0x2f2>
 2ea:	e7ff      	b.n	2ec <memchr::fallback::memrchr+0x2ec>
 2ec:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 2ee:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2f0:	e01a      	b.n	328 <memchr::fallback::memrchr+0x328>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 2f2:	9855      	ldr	r0, [sp, #340]	; 0x154
 2f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 2f8:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 2fc:	9055      	str	r0, [sp, #340]	; 0x154
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 2fe:	9855      	ldr	r0, [sp, #340]	; 0x154
 300:	7800      	ldrb	r0, [r0, #0]
 302:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 306:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 30a:	a856      	add	r0, sp, #344	; 0x158
 30c:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 310:	2800      	cmp	r0, #0
 312:	d008      	beq.n	326 <memchr::fallback::memrchr+0x326>
 314:	e7ff      	b.n	316 <memchr::fallback::memrchr+0x316>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 316:	9855      	ldr	r0, [sp, #340]	; 0x154
 318:	9953      	ldr	r1, [sp, #332]	; 0x14c
 31a:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 31e:	9058      	str	r0, [sp, #352]	; 0x160
 320:	2001      	movs	r0, #1
 322:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 324:	e000      	b.n	328 <memchr::fallback::memrchr+0x328>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 326:	e7dc      	b.n	2e2 <memchr::fallback::memrchr+0x2e2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 328:	9857      	ldr	r0, [sp, #348]	; 0x15c
 32a:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 32c:	9121      	str	r1, [sp, #132]	; 0x84
 32e:	9020      	str	r0, [sp, #128]	; 0x80
 330:	e0e4      	b.n	4fc <memchr::fallback::memrchr+0x4fc>
 332:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 334:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 338:	e009      	b.n	34e <memchr::fallback::memrchr+0x34e>
 33a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 33c:	9926      	ldr	r1, [sp, #152]	; 0x98
 33e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 340:	900e      	str	r0, [sp, #56]	; 0x38
 342:	4608      	mov	r0, r1
 344:	4611      	mov	r1, r2
 346:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 34a:	900d      	str	r0, [sp, #52]	; 0x34
 34c:	e005      	b.n	35a <memchr::fallback::memrchr+0x35a>
 34e:	f89d 00af 	ldrb.w	r0, [sp, #175]	; 0xaf
 352:	07c0      	lsls	r0, r0, #31
 354:	2800      	cmp	r0, #0
 356:	d109      	bne.n	36c <memchr::fallback::memrchr+0x36c>
 358:	e7a2      	b.n	2a0 <memchr::fallback::memrchr+0x2a0>
 35a:	2000      	movs	r0, #0
 35c:	990e      	ldr	r1, [sp, #56]	; 0x38
 35e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 360:	4291      	cmp	r1, r2
 362:	bf28      	it	cs
 364:	2001      	movcs	r0, #1
 366:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 36a:	e7f0      	b.n	34e <memchr::fallback::memrchr+0x34e>
 36c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:189
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 36e:	2800      	cmp	r0, #0
 370:	d159      	bne.n	426 <memchr::fallback::memrchr+0x426>
 372:	e7ff      	b.n	374 <memchr::fallback::memrchr+0x374>
 374:	9829      	ldr	r0, [sp, #164]	; 0xa4
 376:	900c      	str	r0, [sp, #48]	; 0x30
 378:	e7ff      	b.n	37a <memchr::fallback::memrchr+0x37a>
 37a:	980c      	ldr	r0, [sp, #48]	; 0x30
 37c:	f000 0103 	and.w	r1, r0, #3
 380:	912e      	str	r1, [sp, #184]	; 0xb8
 382:	f240 0100 	movw	r1, #0
 386:	f2c0 0100 	movt	r1, #0
 38a:	912c      	str	r1, [sp, #176]	; 0xb0
 38c:	a92e      	add	r1, sp, #184	; 0xb8
 38e:	912d      	str	r1, [sp, #180]	; 0xb4
 390:	992c      	ldr	r1, [sp, #176]	; 0xb0
 392:	912f      	str	r1, [sp, #188]	; 0xbc
 394:	992d      	ldr	r1, [sp, #180]	; 0xb4
 396:	9130      	str	r1, [sp, #192]	; 0xc0
 398:	992f      	ldr	r1, [sp, #188]	; 0xbc
 39a:	6809      	ldr	r1, [r1, #0]
 39c:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 39e:	6812      	ldr	r2, [r2, #0]
 3a0:	4291      	cmp	r1, r2
 3a2:	d016      	beq.n	3d2 <memchr::fallback::memrchr+0x3d2>
 3a4:	e7ff      	b.n	3a6 <memchr::fallback::memrchr+0x3a6>
 3a6:	982f      	ldr	r0, [sp, #188]	; 0xbc
 3a8:	903d      	str	r0, [sp, #244]	; 0xf4
 3aa:	9830      	ldr	r0, [sp, #192]	; 0xc0
 3ac:	903e      	str	r0, [sp, #248]	; 0xf8
 3ae:	a83d      	add	r0, sp, #244	; 0xf4
 3b0:	903b      	str	r0, [sp, #236]	; 0xec
 3b2:	a83e      	add	r0, sp, #248	; 0xf8
 3b4:	903c      	str	r0, [sp, #240]	; 0xf0
 3b6:	983b      	ldr	r0, [sp, #236]	; 0xec
 3b8:	903f      	str	r0, [sp, #252]	; 0xfc
 3ba:	983c      	ldr	r0, [sp, #240]	; 0xf0
 3bc:	9040      	str	r0, [sp, #256]	; 0x100
 3be:	983f      	ldr	r0, [sp, #252]	; 0xfc
 3c0:	f240 0100 	movw	r1, #0
 3c4:	f2c0 0100 	movt	r1, #0
 3c8:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 3cc:	900b      	str	r0, [sp, #44]	; 0x2c
 3ce:	910a      	str	r1, [sp, #40]	; 0x28
 3d0:	e000      	b.n	3d4 <memchr::fallback::memrchr+0x3d4>
 3d2:	e028      	b.n	426 <memchr::fallback::memrchr+0x426>
 3d4:	9840      	ldr	r0, [sp, #256]	; 0x100
 3d6:	f240 0100 	movw	r1, #0
 3da:	f2c0 0100 	movt	r1, #0
 3de:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 3e2:	9009      	str	r0, [sp, #36]	; 0x24
 3e4:	9108      	str	r1, [sp, #32]
 3e6:	e7ff      	b.n	3e8 <memchr::fallback::memrchr+0x3e8>
 3e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 3ea:	9037      	str	r0, [sp, #220]	; 0xdc
 3ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 3ee:	9138      	str	r1, [sp, #224]	; 0xe0
 3f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 3f2:	9239      	str	r2, [sp, #228]	; 0xe4
 3f4:	9b08      	ldr	r3, [sp, #32]
 3f6:	933a      	str	r3, [sp, #232]	; 0xe8
 3f8:	46ec      	mov	ip, sp
 3fa:	f04f 0e02 	mov.w	lr, #2
 3fe:	f8cc e000 	str.w	lr, [ip]
 402:	f240 0100 	movw	r1, #0
 406:	f2c0 0100 	movt	r1, #0
 40a:	a831      	add	r0, sp, #196	; 0xc4
 40c:	2203      	movs	r2, #3
 40e:	ab37      	add	r3, sp, #220	; 0xdc
 410:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 414:	e7ff      	b.n	2 <memchr::fallback::memrchr+0x2>
 416:	f240 0100 	movw	r1, #0
 41a:	f2c0 0100 	movt	r1, #0
 41e:	a831      	add	r0, sp, #196	; 0xc4
 420:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 424:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 426:	9829      	ldr	r0, [sp, #164]	; 0xa4
 428:	2104      	movs	r1, #4
 42a:	2202      	movs	r2, #2
 42c:	fba2 1201 	umull	r1, r2, r2, r1
 430:	2a00      	cmp	r2, #0
 432:	9007      	str	r0, [sp, #28]
 434:	9106      	str	r1, [sp, #24]
 436:	d169      	bne.n	50c <memchr::fallback::memrchr+0x50c>
 438:	e7ff      	b.n	43a <memchr::fallback::memrchr+0x43a>
 43a:	9807      	ldr	r0, [sp, #28]
 43c:	9906      	ldr	r1, [sp, #24]
 43e:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 442:	9005      	str	r0, [sp, #20]
 444:	e7ff      	b.n	446 <memchr::fallback::memrchr+0x446>
 446:	9805      	ldr	r0, [sp, #20]
 448:	6801      	ldr	r1, [r0, #0]
 44a:	9141      	str	r1, [sp, #260]	; 0x104
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 44c:	9829      	ldr	r0, [sp, #164]	; 0xa4
 44e:	2104      	movs	r1, #4
 450:	2201      	movs	r2, #1
 452:	fba2 1201 	umull	r1, r2, r2, r1
 456:	2a00      	cmp	r2, #0
 458:	9004      	str	r0, [sp, #16]
 45a:	9103      	str	r1, [sp, #12]
 45c:	d15d      	bne.n	51a <memchr::fallback::memrchr+0x51a>
 45e:	e7ff      	b.n	460 <memchr::fallback::memrchr+0x460>
 460:	9804      	ldr	r0, [sp, #16]
 462:	9903      	ldr	r1, [sp, #12]
 464:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 468:	9002      	str	r0, [sp, #8]
 46a:	e7ff      	b.n	46c <memchr::fallback::memrchr+0x46c>
 46c:	9802      	ldr	r0, [sp, #8]
 46e:	6801      	ldr	r1, [r0, #0]
 470:	9142      	str	r1, [sp, #264]	; 0x108
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 472:	9941      	ldr	r1, [sp, #260]	; 0x104
 474:	9a22      	ldr	r2, [sp, #136]	; 0x88
 476:	4051      	eors	r1, r2
 478:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 47a:	985a      	ldr	r0, [sp, #360]	; 0x168
 47c:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 480:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 484:	995a      	ldr	r1, [sp, #360]	; 0x168
 486:	4388      	bics	r0, r1
 488:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 48c:	2800      	cmp	r0, #0
 48e:	bf18      	it	ne
 490:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 492:	f88d 010c 	strb.w	r0, [sp, #268]	; 0x10c
 496:	e7ff      	b.n	498 <memchr::fallback::memrchr+0x498>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 498:	9842      	ldr	r0, [sp, #264]	; 0x108
 49a:	9922      	ldr	r1, [sp, #136]	; 0x88
 49c:	4048      	eors	r0, r1
 49e:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4a0:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4a2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4a6:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 4aa:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4ac:	4388      	bics	r0, r1
 4ae:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4b2:	2800      	cmp	r0, #0
 4b4:	bf18      	it	ne
 4b6:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 4b8:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 4bc:	e7ff      	b.n	4be <memchr::fallback::memrchr+0x4be>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:195
            if eqa || eqb {
 4be:	f89d 010c 	ldrb.w	r0, [sp, #268]	; 0x10c
 4c2:	07c0      	lsls	r0, r0, #31
 4c4:	2800      	cmp	r0, #0
 4c6:	d004      	beq.n	4d2 <memchr::fallback::memrchr+0x4d2>
 4c8:	e7ff      	b.n	4ca <memchr::fallback::memrchr+0x4ca>
 4ca:	2001      	movs	r0, #1
 4cc:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4d0:	e004      	b.n	4dc <memchr::fallback::memrchr+0x4dc>
 4d2:	f89d 010d 	ldrb.w	r0, [sp, #269]	; 0x10d
 4d6:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4da:	e7ff      	b.n	4dc <memchr::fallback::memrchr+0x4dc>
 4dc:	f89d 010e 	ldrb.w	r0, [sp, #270]	; 0x10e
 4e0:	07c0      	lsls	r0, r0, #31
 4e2:	2800      	cmp	r0, #0
 4e4:	d001      	beq.n	4ea <memchr::fallback::memrchr+0x4ea>
 4e6:	e7ff      	b.n	4e8 <memchr::fallback::memrchr+0x4e8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:196
                break;
 4e8:	e6da      	b.n	2a0 <memchr::fallback::memrchr+0x2a0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:198
            ptr = ptr_sub(ptr, loop_size);
 4ea:	9829      	ldr	r0, [sp, #164]	; 0xa4
 4ec:	9924      	ldr	r1, [sp, #144]	; 0x90
 4ee:	f7ff fffe 	bl	0 <memchr::fallback::memrchr>
 4f2:	9001      	str	r0, [sp, #4]
 4f4:	e7ff      	b.n	4f6 <memchr::fallback::memrchr+0x4f6>
 4f6:	9801      	ldr	r0, [sp, #4]
 4f8:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 4fa:	e6cd      	b.n	298 <memchr::fallback::memrchr+0x298>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 4fc:	e632      	b.n	164 <memchr::fallback::memrchr+0x164>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
 4fe:	f240 0000 	movw	r0, #0
 502:	f2c0 0000 	movt	r0, #0
 506:	f7ff fffe 	bl	0 <core::panicking::panic>
 50a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 50c:	f240 0000 	movw	r0, #0
 510:	f2c0 0000 	movt	r0, #0
 514:	f7ff fffe 	bl	0 <core::panicking::panic>
 518:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 51a:	f240 0000 	movw	r0, #0
 51e:	f2c0 0000 	movt	r0, #0
 522:	f7ff fffe 	bl	0 <core::panicking::panic>
 526:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE:

00000000 <memchr::fallback::memrchr::{{closure}}>:
_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E:

00000000 <memchr::fallback::memrchr2>:
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:205
pub fn memrchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 0062 	strb.w	r0, [sp, #98]	; 0x62
  10:	f88d 1063 	strb.w	r1, [sp, #99]	; 0x63
  14:	9219      	str	r2, [sp, #100]	; 0x64
  16:	931a      	str	r3, [sp, #104]	; 0x68
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  18:	f89d 0062 	ldrb.w	r0, [sp, #98]	; 0x62
  1c:	f88d 00fe 	strb.w	r0, [sp, #254]	; 0xfe
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 00fe 	ldrb.w	r0, [sp, #254]	; 0xfe
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
  32:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
  36:	9415      	str	r4, [sp, #84]	; 0x54
  38:	9514      	str	r5, [sp, #80]	; 0x50
  3a:	9013      	str	r0, [sp, #76]	; 0x4c
  3c:	d007      	beq.n	4e <memchr::fallback::memrchr2+0x4e>
  3e:	e7ff      	b.n	40 <memchr::fallback::memrchr2+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <core::panicking::panic>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  4e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  50:	901d      	str	r0, [sp, #116]	; 0x74
  52:	e7ff      	b.n	54 <memchr::fallback::memrchr2+0x54>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  54:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
  58:	f88d 00ff 	strb.w	r0, [sp, #255]	; 0xff
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 00ff 	ldrb.w	r0, [sp, #255]	; 0xff
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9012      	str	r0, [sp, #72]	; 0x48
  6c:	d007      	beq.n	7e <memchr::fallback::memrchr2+0x7e>
  6e:	e7ff      	b.n	70 <memchr::fallback::memrchr2+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <core::panicking::panic>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  7e:	9812      	ldr	r0, [sp, #72]	; 0x48
  80:	901e      	str	r0, [sp, #120]	; 0x78
  82:	e7ff      	b.n	84 <memchr::fallback::memrchr2+0x84>
  84:	f10d 0062 	add.w	r0, sp, #98	; 0x62
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
  88:	901f      	str	r0, [sp, #124]	; 0x7c
  8a:	f10d 0063 	add.w	r0, sp, #99	; 0x63
  8e:	9020      	str	r0, [sp, #128]	; 0x80
  90:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9111      	str	r1, [sp, #68]	; 0x44
  98:	f0c0 8245 	bcc.w	526 <memchr::fallback::memrchr2+0x526>
  9c:	e7ff      	b.n	9e <memchr::fallback::memrchr2+0x9e>
  9e:	9811      	ldr	r0, [sp, #68]	; 0x44
  a0:	9021      	str	r0, [sp, #132]	; 0x84
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:210
    let start_ptr = haystack.as_ptr();
  a2:	9819      	ldr	r0, [sp, #100]	; 0x64
  a4:	991a      	ldr	r1, [sp, #104]	; 0x68
  a6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  aa:	9022      	str	r0, [sp, #136]	; 0x88
  ac:	e7ff      	b.n	ae <memchr::fallback::memrchr2+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:211
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  b0:	991a      	ldr	r1, [sp, #104]	; 0x68
  b2:	9010      	str	r0, [sp, #64]	; 0x40
  b4:	910f      	str	r1, [sp, #60]	; 0x3c
  b6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  ba:	900e      	str	r0, [sp, #56]	; 0x38
  bc:	e7ff      	b.n	be <memchr::fallback::memrchr2+0xbe>
  be:	980e      	ldr	r0, [sp, #56]	; 0x38
  c0:	9024      	str	r0, [sp, #144]	; 0x90
  c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  c4:	9810      	ldr	r0, [sp, #64]	; 0x40
  c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c8:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>
  cc:	900d      	str	r0, [sp, #52]	; 0x34
  ce:	910c      	str	r1, [sp, #48]	; 0x30
  d0:	e7ff      	b.n	d2 <memchr::fallback::memrchr2+0xd2>
  d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  d4:	990c      	ldr	r1, [sp, #48]	; 0x30
  d6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  da:	9023      	str	r0, [sp, #140]	; 0x8c
  dc:	e7ff      	b.n	de <memchr::fallback::memrchr2+0xde>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:212
    let mut ptr = end_ptr;
  de:	9823      	ldr	r0, [sp, #140]	; 0x8c
  e0:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:215
        if haystack.len() < USIZE_BYTES {
  e2:	9819      	ldr	r0, [sp, #100]	; 0x64
  e4:	991a      	ldr	r1, [sp, #104]	; 0x68
  e6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  ea:	900b      	str	r0, [sp, #44]	; 0x2c
  ec:	e7ff      	b.n	ee <memchr::fallback::memrchr2+0xee>
  ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
  f0:	2803      	cmp	r0, #3
  f2:	d853      	bhi.n	19c <memchr::fallback::memrchr2+0x19c>
  f4:	e7ff      	b.n	f6 <memchr::fallback::memrchr2+0xf6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9822      	ldr	r0, [sp, #136]	; 0x88
  f8:	9923      	ldr	r1, [sp, #140]	; 0x8c
  fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
  fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  fe:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 102:	9040      	str	r0, [sp, #256]	; 0x100
 104:	9141      	str	r1, [sp, #260]	; 0x104
 106:	9242      	str	r2, [sp, #264]	; 0x108
 108:	9343      	str	r3, [sp, #268]	; 0x10c
 10a:	f8cd c110 	str.w	ip, [sp, #272]	; 0x110
_ZN6memchr8fallback14reverse_search17hcb8726e52fd19798E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 10e:	9840      	ldr	r0, [sp, #256]	; 0x100
 110:	9942      	ldr	r1, [sp, #264]	; 0x108
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <memchr::fallback::memrchr2+0x126>
 116:	e7ff      	b.n	118 <memchr::fallback::memrchr2+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <core::panicking::panic>
 124:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 126:	9842      	ldr	r0, [sp, #264]	; 0x108
 128:	9941      	ldr	r1, [sp, #260]	; 0x104
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <memchr::fallback::memrchr2+0x13e>
 12e:	e7ff      	b.n	130 <memchr::fallback::memrchr2+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <core::panicking::panic>
 13c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 13e:	e7ff      	b.n	140 <memchr::fallback::memrchr2+0x140>
 140:	9842      	ldr	r0, [sp, #264]	; 0x108
 142:	9940      	ldr	r1, [sp, #256]	; 0x100
 144:	4288      	cmp	r0, r1
 146:	d803      	bhi.n	150 <memchr::fallback::memrchr2+0x150>
 148:	e7ff      	b.n	14a <memchr::fallback::memrchr2+0x14a>
 14a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 14c:	9045      	str	r0, [sp, #276]	; 0x114
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 14e:	e01a      	b.n	186 <memchr::fallback::memrchr2+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 150:	9842      	ldr	r0, [sp, #264]	; 0x108
 152:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 156:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 15a:	9042      	str	r0, [sp, #264]	; 0x108
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 15c:	9842      	ldr	r0, [sp, #264]	; 0x108
 15e:	7800      	ldrb	r0, [r0, #0]
 160:	f88d 011f 	strb.w	r0, [sp, #287]	; 0x11f
 164:	f89d 111f 	ldrb.w	r1, [sp, #287]	; 0x11f
 168:	a843      	add	r0, sp, #268	; 0x10c
 16a:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 16e:	2800      	cmp	r0, #0
 170:	d008      	beq.n	184 <memchr::fallback::memrchr2+0x184>
 172:	e7ff      	b.n	174 <memchr::fallback::memrchr2+0x174>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 174:	9842      	ldr	r0, [sp, #264]	; 0x108
 176:	9940      	ldr	r1, [sp, #256]	; 0x100
 178:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 17c:	9046      	str	r0, [sp, #280]	; 0x118
 17e:	2001      	movs	r0, #1
 180:	9045      	str	r0, [sp, #276]	; 0x114
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 182:	e000      	b.n	186 <memchr::fallback::memrchr2+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7dc      	b.n	140 <memchr::fallback::memrchr2+0x140>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 186:	9845      	ldr	r0, [sp, #276]	; 0x114
 188:	9946      	ldr	r1, [sp, #280]	; 0x118
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 18a:	911c      	str	r1, [sp, #112]	; 0x70
 18c:	901b      	str	r0, [sp, #108]	; 0x6c
 18e:	e7ff      	b.n	190 <memchr::fallback::memrchr2+0x190>
 190:	e003      	b.n	19a <memchr::fallback::memrchr2+0x19a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 192:	981b      	ldr	r0, [sp, #108]	; 0x6c
 194:	991c      	ldr	r1, [sp, #112]	; 0x70
 196:	b05c      	add	sp, #368	; 0x170
 198:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 19a:	e7fa      	b.n	192 <memchr::fallback::memrchr2+0x192>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:219
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 19c:	9825      	ldr	r0, [sp, #148]	; 0x94
 19e:	2104      	movs	r1, #4
 1a0:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 1a4:	900a      	str	r0, [sp, #40]	; 0x28
 1a6:	e7ff      	b.n	1a8 <memchr::fallback::memrchr2+0x1a8>
 1a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 1aa:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 1ae:	9026      	str	r0, [sp, #152]	; 0x98
 1b0:	e7ff      	b.n	1b2 <memchr::fallback::memrchr2+0x1b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	991d      	ldr	r1, [sp, #116]	; 0x74
 1b6:	4048      	eors	r0, r1
 1b8:	9048      	str	r0, [sp, #288]	; 0x120
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ba:	9848      	ldr	r0, [sp, #288]	; 0x120
 1bc:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1c0:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 1c4:	9948      	ldr	r1, [sp, #288]	; 0x120
 1c6:	4388      	bics	r0, r1
 1c8:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1cc:	2800      	cmp	r0, #0
 1ce:	bf18      	it	ne
 1d0:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1d2:	f88d 009c 	strb.w	r0, [sp, #156]	; 0x9c
 1d6:	e7ff      	b.n	1d8 <memchr::fallback::memrchr2+0x1d8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	4048      	eors	r0, r1
 1de:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1e0:	9849      	ldr	r0, [sp, #292]	; 0x124
 1e2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1e6:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 1ea:	9949      	ldr	r1, [sp, #292]	; 0x124
 1ec:	4388      	bics	r0, r1
 1ee:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1f2:	2800      	cmp	r0, #0
 1f4:	bf18      	it	ne
 1f6:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1f8:	f88d 009d 	strb.w	r0, [sp, #157]	; 0x9d
 1fc:	e7ff      	b.n	1fe <memchr::fallback::memrchr2+0x1fe>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:222
        if eq1 || eq2 {
 1fe:	f89d 009c 	ldrb.w	r0, [sp, #156]	; 0x9c
 202:	07c0      	lsls	r0, r0, #31
 204:	2800      	cmp	r0, #0
 206:	d004      	beq.n	212 <memchr::fallback::memrchr2+0x212>
 208:	e7ff      	b.n	20a <memchr::fallback::memrchr2+0x20a>
 20a:	2001      	movs	r0, #1
 20c:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 210:	e004      	b.n	21c <memchr::fallback::memrchr2+0x21c>
 212:	f89d 009d 	ldrb.w	r0, [sp, #157]	; 0x9d
 216:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 21a:	e7ff      	b.n	21c <memchr::fallback::memrchr2+0x21c>
 21c:	f89d 009e 	ldrb.w	r0, [sp, #158]	; 0x9e
 220:	07c0      	lsls	r0, r0, #31
 222:	2800      	cmp	r0, #0
 224:	d04e      	beq.n	2c4 <memchr::fallback::memrchr2+0x2c4>
 226:	e7ff      	b.n	228 <memchr::fallback::memrchr2+0x228>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 228:	9822      	ldr	r0, [sp, #136]	; 0x88
 22a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 22c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 22e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 230:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 234:	904a      	str	r0, [sp, #296]	; 0x128
 236:	914b      	str	r1, [sp, #300]	; 0x12c
 238:	924c      	str	r2, [sp, #304]	; 0x130
 23a:	934d      	str	r3, [sp, #308]	; 0x134
 23c:	f8cd c138 	str.w	ip, [sp, #312]	; 0x138
_ZN6memchr8fallback14reverse_search17hcb8726e52fd19798E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 240:	984a      	ldr	r0, [sp, #296]	; 0x128
 242:	994c      	ldr	r1, [sp, #304]	; 0x130
 244:	4288      	cmp	r0, r1
 246:	d907      	bls.n	258 <memchr::fallback::memrchr2+0x258>
 248:	e7ff      	b.n	24a <memchr::fallback::memrchr2+0x24a>
 24a:	f240 0000 	movw	r0, #0
 24e:	f2c0 0000 	movt	r0, #0
 252:	f7ff fffe 	bl	0 <core::panicking::panic>
 256:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 258:	984c      	ldr	r0, [sp, #304]	; 0x130
 25a:	994b      	ldr	r1, [sp, #300]	; 0x12c
 25c:	4288      	cmp	r0, r1
 25e:	d907      	bls.n	270 <memchr::fallback::memrchr2+0x270>
 260:	e7ff      	b.n	262 <memchr::fallback::memrchr2+0x262>
 262:	f240 0000 	movw	r0, #0
 266:	f2c0 0000 	movt	r0, #0
 26a:	f7ff fffe 	bl	0 <core::panicking::panic>
 26e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 270:	e7ff      	b.n	272 <memchr::fallback::memrchr2+0x272>
 272:	984c      	ldr	r0, [sp, #304]	; 0x130
 274:	994a      	ldr	r1, [sp, #296]	; 0x128
 276:	4288      	cmp	r0, r1
 278:	d803      	bhi.n	282 <memchr::fallback::memrchr2+0x282>
 27a:	e7ff      	b.n	27c <memchr::fallback::memrchr2+0x27c>
 27c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 27e:	904f      	str	r0, [sp, #316]	; 0x13c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 280:	e01a      	b.n	2b8 <memchr::fallback::memrchr2+0x2b8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 282:	984c      	ldr	r0, [sp, #304]	; 0x130
 284:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 288:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 28c:	904c      	str	r0, [sp, #304]	; 0x130
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 28e:	984c      	ldr	r0, [sp, #304]	; 0x130
 290:	7800      	ldrb	r0, [r0, #0]
 292:	f88d 0147 	strb.w	r0, [sp, #327]	; 0x147
 296:	f89d 1147 	ldrb.w	r1, [sp, #327]	; 0x147
 29a:	a84d      	add	r0, sp, #308	; 0x134
 29c:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 2a0:	2800      	cmp	r0, #0
 2a2:	d008      	beq.n	2b6 <memchr::fallback::memrchr2+0x2b6>
 2a4:	e7ff      	b.n	2a6 <memchr::fallback::memrchr2+0x2a6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 2a6:	984c      	ldr	r0, [sp, #304]	; 0x130
 2a8:	994a      	ldr	r1, [sp, #296]	; 0x128
 2aa:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 2ae:	9050      	str	r0, [sp, #320]	; 0x140
 2b0:	2001      	movs	r0, #1
 2b2:	904f      	str	r0, [sp, #316]	; 0x13c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b4:	e000      	b.n	2b8 <memchr::fallback::memrchr2+0x2b8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2b6:	e7dc      	b.n	272 <memchr::fallback::memrchr2+0x272>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b8:	984f      	ldr	r0, [sp, #316]	; 0x13c
 2ba:	9950      	ldr	r1, [sp, #320]	; 0x140
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2bc:	911c      	str	r1, [sp, #112]	; 0x70
 2be:	901b      	str	r0, [sp, #108]	; 0x6c
 2c0:	e7ff      	b.n	2c2 <memchr::fallback::memrchr2+0x2c2>
 2c2:	e76a      	b.n	19a <memchr::fallback::memrchr2+0x19a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:226
        ptr = (end_ptr as usize & !align) as *const u8;
 2c4:	9823      	ldr	r0, [sp, #140]	; 0x8c
 2c6:	9921      	ldr	r1, [sp, #132]	; 0x84
 2c8:	4388      	bics	r0, r1
 2ca:	9025      	str	r0, [sp, #148]	; 0x94
 2cc:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:227
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 2ce:	2800      	cmp	r0, #0
 2d0:	d120      	bne.n	314 <memchr::fallback::memrchr2+0x314>
 2d2:	e7ff      	b.n	2d4 <memchr::fallback::memrchr2+0x2d4>
 2d4:	9822      	ldr	r0, [sp, #136]	; 0x88
 2d6:	9925      	ldr	r1, [sp, #148]	; 0x94
 2d8:	4288      	cmp	r0, r1
 2da:	d904      	bls.n	2e6 <memchr::fallback::memrchr2+0x2e6>
 2dc:	e7ff      	b.n	2de <memchr::fallback::memrchr2+0x2de>
 2de:	2000      	movs	r0, #0
 2e0:	f88d 009f 	strb.w	r0, [sp, #159]	; 0x9f
 2e4:	e008      	b.n	2f8 <memchr::fallback::memrchr2+0x2f8>
 2e6:	9825      	ldr	r0, [sp, #148]	; 0x94
 2e8:	9923      	ldr	r1, [sp, #140]	; 0x8c
 2ea:	2200      	movs	r2, #0
 2ec:	4288      	cmp	r0, r1
 2ee:	bf98      	it	ls
 2f0:	2201      	movls	r2, #1
 2f2:	f88d 209f 	strb.w	r2, [sp, #159]	; 0x9f
 2f6:	e7ff      	b.n	2f8 <memchr::fallback::memrchr2+0x2f8>
 2f8:	f89d 009f 	ldrb.w	r0, [sp, #159]	; 0x9f
 2fc:	07c0      	lsls	r0, r0, #31
 2fe:	2800      	cmp	r0, #0
 300:	d107      	bne.n	312 <memchr::fallback::memrchr2+0x312>
 302:	e7ff      	b.n	304 <memchr::fallback::memrchr2+0x304>
 304:	f240 0000 	movw	r0, #0
 308:	f2c0 0000 	movt	r0, #0
 30c:	f7ff fffe 	bl	0 <core::panicking::panic>
 310:	defe      	udf	#254	; 0xfe
 312:	e7ff      	b.n	314 <memchr::fallback::memrchr2+0x314>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 314:	e7ff      	b.n	316 <memchr::fallback::memrchr2+0x316>
 316:	9825      	ldr	r0, [sp, #148]	; 0x94
 318:	9922      	ldr	r1, [sp, #136]	; 0x88
 31a:	2204      	movs	r2, #4
 31c:	9009      	str	r0, [sp, #36]	; 0x24
 31e:	4608      	mov	r0, r1
 320:	4611      	mov	r1, r2
 322:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 326:	9008      	str	r0, [sp, #32]
 328:	e04c      	b.n	3c4 <memchr::fallback::memrchr2+0x3c4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 32a:	9822      	ldr	r0, [sp, #136]	; 0x88
 32c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 32e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 330:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 332:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 336:	9052      	str	r0, [sp, #328]	; 0x148
 338:	9153      	str	r1, [sp, #332]	; 0x14c
 33a:	9254      	str	r2, [sp, #336]	; 0x150
 33c:	9355      	str	r3, [sp, #340]	; 0x154
 33e:	f8cd c158 	str.w	ip, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hcb8726e52fd19798E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 342:	9852      	ldr	r0, [sp, #328]	; 0x148
 344:	9954      	ldr	r1, [sp, #336]	; 0x150
 346:	4288      	cmp	r0, r1
 348:	d907      	bls.n	35a <memchr::fallback::memrchr2+0x35a>
 34a:	e7ff      	b.n	34c <memchr::fallback::memrchr2+0x34c>
 34c:	f240 0000 	movw	r0, #0
 350:	f2c0 0000 	movt	r0, #0
 354:	f7ff fffe 	bl	0 <core::panicking::panic>
 358:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 35a:	9854      	ldr	r0, [sp, #336]	; 0x150
 35c:	9953      	ldr	r1, [sp, #332]	; 0x14c
 35e:	4288      	cmp	r0, r1
 360:	d907      	bls.n	372 <memchr::fallback::memrchr2+0x372>
 362:	e7ff      	b.n	364 <memchr::fallback::memrchr2+0x364>
 364:	f240 0000 	movw	r0, #0
 368:	f2c0 0000 	movt	r0, #0
 36c:	f7ff fffe 	bl	0 <core::panicking::panic>
 370:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 372:	e7ff      	b.n	374 <memchr::fallback::memrchr2+0x374>
 374:	9854      	ldr	r0, [sp, #336]	; 0x150
 376:	9952      	ldr	r1, [sp, #328]	; 0x148
 378:	4288      	cmp	r0, r1
 37a:	d803      	bhi.n	384 <memchr::fallback::memrchr2+0x384>
 37c:	e7ff      	b.n	37e <memchr::fallback::memrchr2+0x37e>
 37e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 380:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 382:	e01a      	b.n	3ba <memchr::fallback::memrchr2+0x3ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 384:	9854      	ldr	r0, [sp, #336]	; 0x150
 386:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 38a:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 38e:	9054      	str	r0, [sp, #336]	; 0x150
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 390:	9854      	ldr	r0, [sp, #336]	; 0x150
 392:	7800      	ldrb	r0, [r0, #0]
 394:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 398:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 39c:	a855      	add	r0, sp, #340	; 0x154
 39e:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 3a2:	2800      	cmp	r0, #0
 3a4:	d008      	beq.n	3b8 <memchr::fallback::memrchr2+0x3b8>
 3a6:	e7ff      	b.n	3a8 <memchr::fallback::memrchr2+0x3a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 3a8:	9854      	ldr	r0, [sp, #336]	; 0x150
 3aa:	9952      	ldr	r1, [sp, #328]	; 0x148
 3ac:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 3b0:	9058      	str	r0, [sp, #352]	; 0x160
 3b2:	2001      	movs	r0, #1
 3b4:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3b6:	e000      	b.n	3ba <memchr::fallback::memrchr2+0x3ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 3b8:	e7dc      	b.n	374 <memchr::fallback::memrchr2+0x374>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3ba:	9857      	ldr	r0, [sp, #348]	; 0x15c
 3bc:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3be:	911c      	str	r1, [sp, #112]	; 0x70
 3c0:	901b      	str	r0, [sp, #108]	; 0x6c
 3c2:	e0af      	b.n	524 <memchr::fallback::memrchr2+0x524>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 3c6:	9908      	ldr	r1, [sp, #32]
 3c8:	4288      	cmp	r0, r1
 3ca:	d3ae      	bcc.n	32a <memchr::fallback::memrchr2+0x32a>
 3cc:	e7ff      	b.n	3ce <memchr::fallback::memrchr2+0x3ce>
 3ce:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:229
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3d0:	2800      	cmp	r0, #0
 3d2:	d159      	bne.n	488 <memchr::fallback::memrchr2+0x488>
 3d4:	e7ff      	b.n	3d6 <memchr::fallback::memrchr2+0x3d6>
 3d6:	9825      	ldr	r0, [sp, #148]	; 0x94
 3d8:	9007      	str	r0, [sp, #28]
 3da:	e7ff      	b.n	3dc <memchr::fallback::memrchr2+0x3dc>
 3dc:	9807      	ldr	r0, [sp, #28]
 3de:	f000 0103 	and.w	r1, r0, #3
 3e2:	912a      	str	r1, [sp, #168]	; 0xa8
 3e4:	f240 0100 	movw	r1, #0
 3e8:	f2c0 0100 	movt	r1, #0
 3ec:	9128      	str	r1, [sp, #160]	; 0xa0
 3ee:	a92a      	add	r1, sp, #168	; 0xa8
 3f0:	9129      	str	r1, [sp, #164]	; 0xa4
 3f2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3f4:	912b      	str	r1, [sp, #172]	; 0xac
 3f6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 3f8:	912c      	str	r1, [sp, #176]	; 0xb0
 3fa:	992b      	ldr	r1, [sp, #172]	; 0xac
 3fc:	6809      	ldr	r1, [r1, #0]
 3fe:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 400:	6812      	ldr	r2, [r2, #0]
 402:	4291      	cmp	r1, r2
 404:	d016      	beq.n	434 <memchr::fallback::memrchr2+0x434>
 406:	e7ff      	b.n	408 <memchr::fallback::memrchr2+0x408>
 408:	982b      	ldr	r0, [sp, #172]	; 0xac
 40a:	9039      	str	r0, [sp, #228]	; 0xe4
 40c:	982c      	ldr	r0, [sp, #176]	; 0xb0
 40e:	903a      	str	r0, [sp, #232]	; 0xe8
 410:	a839      	add	r0, sp, #228	; 0xe4
 412:	9037      	str	r0, [sp, #220]	; 0xdc
 414:	a83a      	add	r0, sp, #232	; 0xe8
 416:	9038      	str	r0, [sp, #224]	; 0xe0
 418:	9837      	ldr	r0, [sp, #220]	; 0xdc
 41a:	903b      	str	r0, [sp, #236]	; 0xec
 41c:	9838      	ldr	r0, [sp, #224]	; 0xe0
 41e:	903c      	str	r0, [sp, #240]	; 0xf0
 420:	983b      	ldr	r0, [sp, #236]	; 0xec
 422:	f240 0100 	movw	r1, #0
 426:	f2c0 0100 	movt	r1, #0
 42a:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 42e:	9006      	str	r0, [sp, #24]
 430:	9105      	str	r1, [sp, #20]
 432:	e000      	b.n	436 <memchr::fallback::memrchr2+0x436>
 434:	e028      	b.n	488 <memchr::fallback::memrchr2+0x488>
 436:	983c      	ldr	r0, [sp, #240]	; 0xf0
 438:	f240 0100 	movw	r1, #0
 43c:	f2c0 0100 	movt	r1, #0
 440:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 444:	9004      	str	r0, [sp, #16]
 446:	9103      	str	r1, [sp, #12]
 448:	e7ff      	b.n	44a <memchr::fallback::memrchr2+0x44a>
 44a:	9806      	ldr	r0, [sp, #24]
 44c:	9033      	str	r0, [sp, #204]	; 0xcc
 44e:	9905      	ldr	r1, [sp, #20]
 450:	9134      	str	r1, [sp, #208]	; 0xd0
 452:	9a04      	ldr	r2, [sp, #16]
 454:	9235      	str	r2, [sp, #212]	; 0xd4
 456:	9b03      	ldr	r3, [sp, #12]
 458:	9336      	str	r3, [sp, #216]	; 0xd8
 45a:	46ec      	mov	ip, sp
 45c:	f04f 0e02 	mov.w	lr, #2
 460:	f8cc e000 	str.w	lr, [ip]
 464:	f240 0100 	movw	r1, #0
 468:	f2c0 0100 	movt	r1, #0
 46c:	a82d      	add	r0, sp, #180	; 0xb4
 46e:	2203      	movs	r2, #3
 470:	ab33      	add	r3, sp, #204	; 0xcc
 472:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 476:	e7ff      	b.n	2 <memchr::fallback::memrchr2+0x2>
 478:	f240 0100 	movw	r1, #0
 47c:	f2c0 0100 	movt	r1, #0
 480:	a82d      	add	r0, sp, #180	; 0xb4
 482:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 486:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:231
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 488:	9825      	ldr	r0, [sp, #148]	; 0x94
 48a:	2104      	movs	r1, #4
 48c:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 490:	9002      	str	r0, [sp, #8]
 492:	e7ff      	b.n	494 <memchr::fallback::memrchr2+0x494>
 494:	9802      	ldr	r0, [sp, #8]
 496:	6801      	ldr	r1, [r0, #0]
 498:	913d      	str	r1, [sp, #244]	; 0xf4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 49a:	993d      	ldr	r1, [sp, #244]	; 0xf4
 49c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 49e:	4051      	eors	r1, r2
 4a0:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4a2:	985a      	ldr	r0, [sp, #360]	; 0x168
 4a4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4a8:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 4ac:	995a      	ldr	r1, [sp, #360]	; 0x168
 4ae:	4388      	bics	r0, r1
 4b0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4b4:	2800      	cmp	r0, #0
 4b6:	bf18      	it	ne
 4b8:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4ba:	f88d 00fb 	strb.w	r0, [sp, #251]	; 0xfb
 4be:	e7ff      	b.n	4c0 <memchr::fallback::memrchr2+0x4c0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4c0:	983d      	ldr	r0, [sp, #244]	; 0xf4
 4c2:	991e      	ldr	r1, [sp, #120]	; 0x78
 4c4:	4048      	eors	r0, r1
 4c6:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4c8:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4ca:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4ce:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 4d2:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4d4:	4388      	bics	r0, r1
 4d6:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4da:	2800      	cmp	r0, #0
 4dc:	bf18      	it	ne
 4de:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4e0:	f88d 00fc 	strb.w	r0, [sp, #252]	; 0xfc
 4e4:	e7ff      	b.n	4e6 <memchr::fallback::memrchr2+0x4e6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:234
            if eq1 || eq2 {
 4e6:	f89d 00fb 	ldrb.w	r0, [sp, #251]	; 0xfb
 4ea:	07c0      	lsls	r0, r0, #31
 4ec:	2800      	cmp	r0, #0
 4ee:	d004      	beq.n	4fa <memchr::fallback::memrchr2+0x4fa>
 4f0:	e7ff      	b.n	4f2 <memchr::fallback::memrchr2+0x4f2>
 4f2:	2001      	movs	r0, #1
 4f4:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 4f8:	e004      	b.n	504 <memchr::fallback::memrchr2+0x504>
 4fa:	f89d 00fc 	ldrb.w	r0, [sp, #252]	; 0xfc
 4fe:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 502:	e7ff      	b.n	504 <memchr::fallback::memrchr2+0x504>
 504:	f89d 00fd 	ldrb.w	r0, [sp, #253]	; 0xfd
 508:	07c0      	lsls	r0, r0, #31
 50a:	2800      	cmp	r0, #0
 50c:	d001      	beq.n	512 <memchr::fallback::memrchr2+0x512>
 50e:	e7ff      	b.n	510 <memchr::fallback::memrchr2+0x510>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:235
                break;
 510:	e70b      	b.n	32a <memchr::fallback::memrchr2+0x32a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:237
            ptr = ptr_sub(ptr, USIZE_BYTES);
 512:	9825      	ldr	r0, [sp, #148]	; 0x94
 514:	2104      	movs	r1, #4
 516:	f7ff fffe 	bl	0 <memchr::fallback::memrchr2>
 51a:	9001      	str	r0, [sp, #4]
 51c:	e7ff      	b.n	51e <memchr::fallback::memrchr2+0x51e>
 51e:	9801      	ldr	r0, [sp, #4]
 520:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 522:	e6f8      	b.n	316 <memchr::fallback::memrchr2+0x316>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 524:	e635      	b.n	192 <memchr::fallback::memrchr2+0x192>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
 526:	f240 0000 	movw	r0, #0
 52a:	f2c0 0000 	movt	r0, #0
 52e:	f7ff fffe 	bl	0 <core::panicking::panic>
 532:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE:

00000000 <memchr::fallback::memrchr2::{{closure}}>:
_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <memchr::fallback::memrchr2::{{closure}}+0x28>
  1e:	e7ff      	b.n	20 <memchr::fallback::memrchr2::{{closure}}+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <memchr::fallback::memrchr2::{{closure}}+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <memchr::fallback::memrchr2::{{closure}}+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E:

00000000 <memchr::fallback::memrchr3>:
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:244
pub fn memrchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 0069 	strb.w	r0, [sp, #105]	; 0x69
  14:	f88d 106a 	strb.w	r1, [sp, #106]	; 0x6a
  18:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
  1c:	931b      	str	r3, [sp, #108]	; 0x6c
  1e:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  22:	f89d 0069 	ldrb.w	r0, [sp, #105]	; 0x69
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
  3c:	9418      	str	r4, [sp, #96]	; 0x60
  3e:	9517      	str	r5, [sp, #92]	; 0x5c
  40:	9616      	str	r6, [sp, #88]	; 0x58
  42:	9015      	str	r0, [sp, #84]	; 0x54
  44:	d007      	beq.n	56 <memchr::fallback::memrchr3+0x56>
  46:	e7ff      	b.n	48 <memchr::fallback::memrchr3+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <core::panicking::panic>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  56:	9815      	ldr	r0, [sp, #84]	; 0x54
  58:	901f      	str	r0, [sp, #124]	; 0x7c
  5a:	e7ff      	b.n	5c <memchr::fallback::memrchr3+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  5c:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9014      	str	r0, [sp, #80]	; 0x50
  74:	d007      	beq.n	86 <memchr::fallback::memrchr3+0x86>
  76:	e7ff      	b.n	78 <memchr::fallback::memrchr3+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <core::panicking::panic>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	9020      	str	r0, [sp, #128]	; 0x80
  8a:	e7ff      	b.n	8c <memchr::fallback::memrchr3+0x8c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  8c:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9013      	str	r0, [sp, #76]	; 0x4c
  a4:	d007      	beq.n	b6 <memchr::fallback::memrchr3+0xb6>
  a6:	e7ff      	b.n	a8 <memchr::fallback::memrchr3+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <core::panicking::panic>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b8:	9021      	str	r0, [sp, #132]	; 0x84
  ba:	e7ff      	b.n	bc <memchr::fallback::memrchr3+0xbc>
  bc:	f10d 0069 	add.w	r0, sp, #105	; 0x69
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9022      	str	r0, [sp, #136]	; 0x88
  c2:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
  c6:	9023      	str	r0, [sp, #140]	; 0x8c
  c8:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  cc:	9024      	str	r0, [sp, #144]	; 0x90
  ce:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9112      	str	r1, [sp, #72]	; 0x48
  d6:	f0c0 8295 	bcc.w	604 <memchr::fallback::memrchr3+0x604>
  da:	e7ff      	b.n	dc <memchr::fallback::memrchr3+0xdc>
  dc:	9812      	ldr	r0, [sp, #72]	; 0x48
  de:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:250
    let start_ptr = haystack.as_ptr();
  e0:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e2:	991c      	ldr	r1, [sp, #112]	; 0x70
  e4:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  e8:	9026      	str	r0, [sp, #152]	; 0x98
  ea:	e7ff      	b.n	ec <memchr::fallback::memrchr3+0xec>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:251
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
  ee:	991c      	ldr	r1, [sp, #112]	; 0x70
  f0:	9011      	str	r0, [sp, #68]	; 0x44
  f2:	9110      	str	r1, [sp, #64]	; 0x40
  f4:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  f8:	900f      	str	r0, [sp, #60]	; 0x3c
  fa:	e7ff      	b.n	fc <memchr::fallback::memrchr3+0xfc>
  fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
  fe:	9028      	str	r0, [sp, #160]	; 0xa0
 100:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 102:	9811      	ldr	r0, [sp, #68]	; 0x44
 104:	9910      	ldr	r1, [sp, #64]	; 0x40
 106:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>
 10a:	900e      	str	r0, [sp, #56]	; 0x38
 10c:	910d      	str	r1, [sp, #52]	; 0x34
 10e:	e7ff      	b.n	110 <memchr::fallback::memrchr3+0x110>
 110:	980e      	ldr	r0, [sp, #56]	; 0x38
 112:	990d      	ldr	r1, [sp, #52]	; 0x34
 114:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
 118:	9027      	str	r0, [sp, #156]	; 0x9c
 11a:	e7ff      	b.n	11c <memchr::fallback::memrchr3+0x11c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:252
    let mut ptr = end_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:255
        if haystack.len() < USIZE_BYTES {
 120:	981b      	ldr	r0, [sp, #108]	; 0x6c
 122:	991c      	ldr	r1, [sp, #112]	; 0x70
 124:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
 128:	900c      	str	r0, [sp, #48]	; 0x30
 12a:	e7ff      	b.n	12c <memchr::fallback::memrchr3+0x12c>
 12c:	980c      	ldr	r0, [sp, #48]	; 0x30
 12e:	2803      	cmp	r0, #3
 130:	d857      	bhi.n	1e2 <memchr::fallback::memrchr3+0x1e2>
 132:	e7ff      	b.n	134 <memchr::fallback::memrchr3+0x134>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 134:	9826      	ldr	r0, [sp, #152]	; 0x98
 136:	9927      	ldr	r1, [sp, #156]	; 0x9c
 138:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 13a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 13c:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 140:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 144:	f8cd e0b0 	str.w	lr, [sp, #176]	; 0xb0
 148:	f8cd c0ac 	str.w	ip, [sp, #172]	; 0xac
 14c:	932a      	str	r3, [sp, #168]	; 0xa8
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14reverse_search17haf6eb9d9b4bae76bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <memchr::fallback::memrchr3+0x16c>
 15c:	e7ff      	b.n	15e <memchr::fallback::memrchr3+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <core::panicking::panic>
 16a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <memchr::fallback::memrchr3+0x184>
 174:	e7ff      	b.n	176 <memchr::fallback::memrchr3+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <core::panicking::panic>
 182:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7ff      	b.n	186 <memchr::fallback::memrchr3+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9950      	ldr	r1, [sp, #320]	; 0x140
 18a:	4288      	cmp	r0, r1
 18c:	d803      	bhi.n	196 <memchr::fallback::memrchr3+0x196>
 18e:	e7ff      	b.n	190 <memchr::fallback::memrchr3+0x190>
 190:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 194:	e01a      	b.n	1cc <memchr::fallback::memrchr3+0x1cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 19c:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 1a0:	9052      	str	r0, [sp, #328]	; 0x148
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 1a2:	9852      	ldr	r0, [sp, #328]	; 0x148
 1a4:	7800      	ldrb	r0, [r0, #0]
 1a6:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 1aa:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1ae:	a82a      	add	r0, sp, #168	; 0xa8
 1b0:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 1b4:	2800      	cmp	r0, #0
 1b6:	d008      	beq.n	1ca <memchr::fallback::memrchr3+0x1ca>
 1b8:	e7ff      	b.n	1ba <memchr::fallback::memrchr3+0x1ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 1ba:	9852      	ldr	r0, [sp, #328]	; 0x148
 1bc:	9950      	ldr	r1, [sp, #320]	; 0x140
 1be:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 1c2:	9054      	str	r0, [sp, #336]	; 0x150
 1c4:	2001      	movs	r0, #1
 1c6:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1c8:	e000      	b.n	1cc <memchr::fallback::memrchr3+0x1cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1ca:	e7dc      	b.n	186 <memchr::fallback::memrchr3+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1cc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1ce:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1d0:	911e      	str	r1, [sp, #120]	; 0x78
 1d2:	901d      	str	r0, [sp, #116]	; 0x74
 1d4:	e7ff      	b.n	1d6 <memchr::fallback::memrchr3+0x1d6>
 1d6:	e003      	b.n	1e0 <memchr::fallback::memrchr3+0x1e0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 1d8:	981d      	ldr	r0, [sp, #116]	; 0x74
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	b068      	add	sp, #416	; 0x1a0
 1de:	bd70      	pop	{r4, r5, r6, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1e0:	e7fa      	b.n	1d8 <memchr::fallback::memrchr3+0x1d8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:259
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1e2:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1e4:	2104      	movs	r1, #4
 1e6:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 1ea:	900b      	str	r0, [sp, #44]	; 0x2c
 1ec:	e7ff      	b.n	1ee <memchr::fallback::memrchr3+0x1ee>
 1ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1f0:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 1f4:	902d      	str	r0, [sp, #180]	; 0xb4
 1f6:	e7ff      	b.n	1f8 <memchr::fallback::memrchr3+0x1f8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1f8:	982d      	ldr	r0, [sp, #180]	; 0xb4
 1fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1fc:	4048      	eors	r0, r1
 1fe:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 200:	9856      	ldr	r0, [sp, #344]	; 0x158
 202:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 206:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 20a:	9956      	ldr	r1, [sp, #344]	; 0x158
 20c:	4388      	bics	r0, r1
 20e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 212:	2800      	cmp	r0, #0
 214:	bf18      	it	ne
 216:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 218:	f88d 00bb 	strb.w	r0, [sp, #187]	; 0xbb
 21c:	e7ff      	b.n	21e <memchr::fallback::memrchr3+0x21e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 21e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 220:	9920      	ldr	r1, [sp, #128]	; 0x80
 222:	4048      	eors	r0, r1
 224:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 226:	9857      	ldr	r0, [sp, #348]	; 0x15c
 228:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 22c:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 230:	9957      	ldr	r1, [sp, #348]	; 0x15c
 232:	4388      	bics	r0, r1
 234:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 238:	2800      	cmp	r0, #0
 23a:	bf18      	it	ne
 23c:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 23e:	f88d 00bc 	strb.w	r0, [sp, #188]	; 0xbc
 242:	e7ff      	b.n	244 <memchr::fallback::memrchr3+0x244>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 244:	982d      	ldr	r0, [sp, #180]	; 0xb4
 246:	9921      	ldr	r1, [sp, #132]	; 0x84
 248:	4048      	eors	r0, r1
 24a:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 24c:	9858      	ldr	r0, [sp, #352]	; 0x160
 24e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 252:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 256:	9958      	ldr	r1, [sp, #352]	; 0x160
 258:	4388      	bics	r0, r1
 25a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 25e:	2800      	cmp	r0, #0
 260:	bf18      	it	ne
 262:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 264:	f88d 00bd 	strb.w	r0, [sp, #189]	; 0xbd
 268:	e7ff      	b.n	26a <memchr::fallback::memrchr3+0x26a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:263
        if eq1 || eq2 || eq3 {
 26a:	f89d 00bb 	ldrb.w	r0, [sp, #187]	; 0xbb
 26e:	07c0      	lsls	r0, r0, #31
 270:	2800      	cmp	r0, #0
 272:	d10f      	bne.n	294 <memchr::fallback::memrchr3+0x294>
 274:	e012      	b.n	29c <memchr::fallback::memrchr3+0x29c>
 276:	2001      	movs	r0, #1
 278:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 27c:	e004      	b.n	288 <memchr::fallback::memrchr3+0x288>
 27e:	f89d 00bd 	ldrb.w	r0, [sp, #189]	; 0xbd
 282:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 286:	e7ff      	b.n	288 <memchr::fallback::memrchr3+0x288>
 288:	f89d 00be 	ldrb.w	r0, [sp, #190]	; 0xbe
 28c:	07c0      	lsls	r0, r0, #31
 28e:	2800      	cmp	r0, #0
 290:	d10f      	bne.n	2b2 <memchr::fallback::memrchr3+0x2b2>
 292:	e060      	b.n	356 <memchr::fallback::memrchr3+0x356>
 294:	2001      	movs	r0, #1
 296:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 29a:	e004      	b.n	2a6 <memchr::fallback::memrchr3+0x2a6>
 29c:	f89d 00bc 	ldrb.w	r0, [sp, #188]	; 0xbc
 2a0:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 2a4:	e7ff      	b.n	2a6 <memchr::fallback::memrchr3+0x2a6>
 2a6:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 2aa:	07c0      	lsls	r0, r0, #31
 2ac:	2800      	cmp	r0, #0
 2ae:	d1e2      	bne.n	276 <memchr::fallback::memrchr3+0x276>
 2b0:	e7e5      	b.n	27e <memchr::fallback::memrchr3+0x27e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 2b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 2ba:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 2be:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 2c2:	f8cd e0c8 	str.w	lr, [sp, #200]	; 0xc8
 2c6:	f8cd c0c4 	str.w	ip, [sp, #196]	; 0xc4
 2ca:	9330      	str	r3, [sp, #192]	; 0xc0
 2cc:	9059      	str	r0, [sp, #356]	; 0x164
 2ce:	915a      	str	r1, [sp, #360]	; 0x168
 2d0:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14reverse_search17haf6eb9d9b4bae76bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 2d4:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2d6:	4288      	cmp	r0, r1
 2d8:	d907      	bls.n	2ea <memchr::fallback::memrchr3+0x2ea>
 2da:	e7ff      	b.n	2dc <memchr::fallback::memrchr3+0x2dc>
 2dc:	f240 0000 	movw	r0, #0
 2e0:	f2c0 0000 	movt	r0, #0
 2e4:	f7ff fffe 	bl	0 <core::panicking::panic>
 2e8:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2ea:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2ec:	995a      	ldr	r1, [sp, #360]	; 0x168
 2ee:	4288      	cmp	r0, r1
 2f0:	d907      	bls.n	302 <memchr::fallback::memrchr3+0x302>
 2f2:	e7ff      	b.n	2f4 <memchr::fallback::memrchr3+0x2f4>
 2f4:	f240 0000 	movw	r0, #0
 2f8:	f2c0 0000 	movt	r0, #0
 2fc:	f7ff fffe 	bl	0 <core::panicking::panic>
 300:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 302:	e7ff      	b.n	304 <memchr::fallback::memrchr3+0x304>
 304:	985b      	ldr	r0, [sp, #364]	; 0x16c
 306:	9959      	ldr	r1, [sp, #356]	; 0x164
 308:	4288      	cmp	r0, r1
 30a:	d803      	bhi.n	314 <memchr::fallback::memrchr3+0x314>
 30c:	e7ff      	b.n	30e <memchr::fallback::memrchr3+0x30e>
 30e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 310:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 312:	e01a      	b.n	34a <memchr::fallback::memrchr3+0x34a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 314:	985b      	ldr	r0, [sp, #364]	; 0x16c
 316:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 31a:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 31e:	905b      	str	r0, [sp, #364]	; 0x16c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 320:	985b      	ldr	r0, [sp, #364]	; 0x16c
 322:	7800      	ldrb	r0, [r0, #0]
 324:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 328:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 32c:	a830      	add	r0, sp, #192	; 0xc0
 32e:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 332:	2800      	cmp	r0, #0
 334:	d008      	beq.n	348 <memchr::fallback::memrchr3+0x348>
 336:	e7ff      	b.n	338 <memchr::fallback::memrchr3+0x338>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 338:	985b      	ldr	r0, [sp, #364]	; 0x16c
 33a:	9959      	ldr	r1, [sp, #356]	; 0x164
 33c:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 340:	905d      	str	r0, [sp, #372]	; 0x174
 342:	2001      	movs	r0, #1
 344:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 346:	e000      	b.n	34a <memchr::fallback::memrchr3+0x34a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 348:	e7dc      	b.n	304 <memchr::fallback::memrchr3+0x304>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 34a:	985c      	ldr	r0, [sp, #368]	; 0x170
 34c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 34e:	911e      	str	r1, [sp, #120]	; 0x78
 350:	901d      	str	r0, [sp, #116]	; 0x74
 352:	e7ff      	b.n	354 <memchr::fallback::memrchr3+0x354>
 354:	e744      	b.n	1e0 <memchr::fallback::memrchr3+0x1e0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:267
        ptr = (end_ptr as usize & !align) as *const u8;
 356:	9827      	ldr	r0, [sp, #156]	; 0x9c
 358:	9925      	ldr	r1, [sp, #148]	; 0x94
 35a:	4388      	bics	r0, r1
 35c:	9029      	str	r0, [sp, #164]	; 0xa4
 35e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:268
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 360:	2800      	cmp	r0, #0
 362:	d120      	bne.n	3a6 <memchr::fallback::memrchr3+0x3a6>
 364:	e7ff      	b.n	366 <memchr::fallback::memrchr3+0x366>
 366:	9826      	ldr	r0, [sp, #152]	; 0x98
 368:	9929      	ldr	r1, [sp, #164]	; 0xa4
 36a:	4288      	cmp	r0, r1
 36c:	d904      	bls.n	378 <memchr::fallback::memrchr3+0x378>
 36e:	e7ff      	b.n	370 <memchr::fallback::memrchr3+0x370>
 370:	2000      	movs	r0, #0
 372:	f88d 00cf 	strb.w	r0, [sp, #207]	; 0xcf
 376:	e008      	b.n	38a <memchr::fallback::memrchr3+0x38a>
 378:	9829      	ldr	r0, [sp, #164]	; 0xa4
 37a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 37c:	2200      	movs	r2, #0
 37e:	4288      	cmp	r0, r1
 380:	bf98      	it	ls
 382:	2201      	movls	r2, #1
 384:	f88d 20cf 	strb.w	r2, [sp, #207]	; 0xcf
 388:	e7ff      	b.n	38a <memchr::fallback::memrchr3+0x38a>
 38a:	f89d 00cf 	ldrb.w	r0, [sp, #207]	; 0xcf
 38e:	07c0      	lsls	r0, r0, #31
 390:	2800      	cmp	r0, #0
 392:	d107      	bne.n	3a4 <memchr::fallback::memrchr3+0x3a4>
 394:	e7ff      	b.n	396 <memchr::fallback::memrchr3+0x396>
 396:	f240 0000 	movw	r0, #0
 39a:	f2c0 0000 	movt	r0, #0
 39e:	f7ff fffe 	bl	0 <core::panicking::panic>
 3a2:	defe      	udf	#254	; 0xfe
 3a4:	e7ff      	b.n	3a6 <memchr::fallback::memrchr3+0x3a6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3a6:	e7ff      	b.n	3a8 <memchr::fallback::memrchr3+0x3a8>
 3a8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 3aa:	9926      	ldr	r1, [sp, #152]	; 0x98
 3ac:	2204      	movs	r2, #4
 3ae:	900a      	str	r0, [sp, #40]	; 0x28
 3b0:	4608      	mov	r0, r1
 3b2:	4611      	mov	r1, r2
 3b4:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 3b8:	9009      	str	r0, [sp, #36]	; 0x24
 3ba:	e050      	b.n	45e <memchr::fallback::memrchr3+0x45e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3bc:	9826      	ldr	r0, [sp, #152]	; 0x98
 3be:	9927      	ldr	r1, [sp, #156]	; 0x9c
 3c0:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 3c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 3c4:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 3c8:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 3cc:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3d0:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3d4:	934c      	str	r3, [sp, #304]	; 0x130
 3d6:	905f      	str	r0, [sp, #380]	; 0x17c
 3d8:	9160      	str	r1, [sp, #384]	; 0x180
 3da:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14reverse_search17haf6eb9d9b4bae76bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 3dc:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3de:	9961      	ldr	r1, [sp, #388]	; 0x184
 3e0:	4288      	cmp	r0, r1
 3e2:	d907      	bls.n	3f4 <memchr::fallback::memrchr3+0x3f4>
 3e4:	e7ff      	b.n	3e6 <memchr::fallback::memrchr3+0x3e6>
 3e6:	f240 0000 	movw	r0, #0
 3ea:	f2c0 0000 	movt	r0, #0
 3ee:	f7ff fffe 	bl	0 <core::panicking::panic>
 3f2:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 3f4:	9861      	ldr	r0, [sp, #388]	; 0x184
 3f6:	9960      	ldr	r1, [sp, #384]	; 0x180
 3f8:	4288      	cmp	r0, r1
 3fa:	d907      	bls.n	40c <memchr::fallback::memrchr3+0x40c>
 3fc:	e7ff      	b.n	3fe <memchr::fallback::memrchr3+0x3fe>
 3fe:	f240 0000 	movw	r0, #0
 402:	f2c0 0000 	movt	r0, #0
 406:	f7ff fffe 	bl	0 <core::panicking::panic>
 40a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 40c:	e7ff      	b.n	40e <memchr::fallback::memrchr3+0x40e>
 40e:	9861      	ldr	r0, [sp, #388]	; 0x184
 410:	995f      	ldr	r1, [sp, #380]	; 0x17c
 412:	4288      	cmp	r0, r1
 414:	d803      	bhi.n	41e <memchr::fallback::memrchr3+0x41e>
 416:	e7ff      	b.n	418 <memchr::fallback::memrchr3+0x418>
 418:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 41a:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 41c:	e01a      	b.n	454 <memchr::fallback::memrchr3+0x454>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 41e:	9861      	ldr	r0, [sp, #388]	; 0x184
 420:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 424:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
 428:	9061      	str	r0, [sp, #388]	; 0x184
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 42a:	9861      	ldr	r0, [sp, #388]	; 0x184
 42c:	7800      	ldrb	r0, [r0, #0]
 42e:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 432:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 436:	a84c      	add	r0, sp, #304	; 0x130
 438:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 43c:	2800      	cmp	r0, #0
 43e:	d008      	beq.n	452 <memchr::fallback::memrchr3+0x452>
 440:	e7ff      	b.n	442 <memchr::fallback::memrchr3+0x442>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 442:	9861      	ldr	r0, [sp, #388]	; 0x184
 444:	995f      	ldr	r1, [sp, #380]	; 0x17c
 446:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 44a:	9063      	str	r0, [sp, #396]	; 0x18c
 44c:	2001      	movs	r0, #1
 44e:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 450:	e000      	b.n	454 <memchr::fallback::memrchr3+0x454>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 452:	e7dc      	b.n	40e <memchr::fallback::memrchr3+0x40e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 454:	9862      	ldr	r0, [sp, #392]	; 0x188
 456:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 458:	911e      	str	r1, [sp, #120]	; 0x78
 45a:	901d      	str	r0, [sp, #116]	; 0x74
 45c:	e0d1      	b.n	602 <memchr::fallback::memrchr3+0x602>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 45e:	980a      	ldr	r0, [sp, #40]	; 0x28
 460:	9909      	ldr	r1, [sp, #36]	; 0x24
 462:	4288      	cmp	r0, r1
 464:	d3aa      	bcc.n	3bc <memchr::fallback::memrchr3+0x3bc>
 466:	e7ff      	b.n	468 <memchr::fallback::memrchr3+0x468>
 468:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:270
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 46a:	2800      	cmp	r0, #0
 46c:	d159      	bne.n	522 <memchr::fallback::memrchr3+0x522>
 46e:	e7ff      	b.n	470 <memchr::fallback::memrchr3+0x470>
 470:	9829      	ldr	r0, [sp, #164]	; 0xa4
 472:	9008      	str	r0, [sp, #32]
 474:	e7ff      	b.n	476 <memchr::fallback::memrchr3+0x476>
 476:	9808      	ldr	r0, [sp, #32]
 478:	f000 0103 	and.w	r1, r0, #3
 47c:	9136      	str	r1, [sp, #216]	; 0xd8
 47e:	f240 0100 	movw	r1, #0
 482:	f2c0 0100 	movt	r1, #0
 486:	9134      	str	r1, [sp, #208]	; 0xd0
 488:	a936      	add	r1, sp, #216	; 0xd8
 48a:	9135      	str	r1, [sp, #212]	; 0xd4
 48c:	9934      	ldr	r1, [sp, #208]	; 0xd0
 48e:	9137      	str	r1, [sp, #220]	; 0xdc
 490:	9935      	ldr	r1, [sp, #212]	; 0xd4
 492:	9138      	str	r1, [sp, #224]	; 0xe0
 494:	9937      	ldr	r1, [sp, #220]	; 0xdc
 496:	6809      	ldr	r1, [r1, #0]
 498:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 49a:	6812      	ldr	r2, [r2, #0]
 49c:	4291      	cmp	r1, r2
 49e:	d016      	beq.n	4ce <memchr::fallback::memrchr3+0x4ce>
 4a0:	e7ff      	b.n	4a2 <memchr::fallback::memrchr3+0x4a2>
 4a2:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4a4:	9045      	str	r0, [sp, #276]	; 0x114
 4a6:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4a8:	9046      	str	r0, [sp, #280]	; 0x118
 4aa:	a845      	add	r0, sp, #276	; 0x114
 4ac:	9043      	str	r0, [sp, #268]	; 0x10c
 4ae:	a846      	add	r0, sp, #280	; 0x118
 4b0:	9044      	str	r0, [sp, #272]	; 0x110
 4b2:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4b4:	9047      	str	r0, [sp, #284]	; 0x11c
 4b6:	9844      	ldr	r0, [sp, #272]	; 0x110
 4b8:	9048      	str	r0, [sp, #288]	; 0x120
 4ba:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4bc:	f240 0100 	movw	r1, #0
 4c0:	f2c0 0100 	movt	r1, #0
 4c4:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 4c8:	9007      	str	r0, [sp, #28]
 4ca:	9106      	str	r1, [sp, #24]
 4cc:	e000      	b.n	4d0 <memchr::fallback::memrchr3+0x4d0>
 4ce:	e028      	b.n	522 <memchr::fallback::memrchr3+0x522>
 4d0:	9848      	ldr	r0, [sp, #288]	; 0x120
 4d2:	f240 0100 	movw	r1, #0
 4d6:	f2c0 0100 	movt	r1, #0
 4da:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 4de:	9005      	str	r0, [sp, #20]
 4e0:	9104      	str	r1, [sp, #16]
 4e2:	e7ff      	b.n	4e4 <memchr::fallback::memrchr3+0x4e4>
 4e4:	9807      	ldr	r0, [sp, #28]
 4e6:	903f      	str	r0, [sp, #252]	; 0xfc
 4e8:	9906      	ldr	r1, [sp, #24]
 4ea:	9140      	str	r1, [sp, #256]	; 0x100
 4ec:	9a05      	ldr	r2, [sp, #20]
 4ee:	9241      	str	r2, [sp, #260]	; 0x104
 4f0:	9b04      	ldr	r3, [sp, #16]
 4f2:	9342      	str	r3, [sp, #264]	; 0x108
 4f4:	46ec      	mov	ip, sp
 4f6:	f04f 0e02 	mov.w	lr, #2
 4fa:	f8cc e000 	str.w	lr, [ip]
 4fe:	f240 0100 	movw	r1, #0
 502:	f2c0 0100 	movt	r1, #0
 506:	a839      	add	r0, sp, #228	; 0xe4
 508:	2203      	movs	r2, #3
 50a:	ab3f      	add	r3, sp, #252	; 0xfc
 50c:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 510:	e7ff      	b.n	2 <memchr::fallback::memrchr3+0x2>
 512:	f240 0100 	movw	r1, #0
 516:	f2c0 0100 	movt	r1, #0
 51a:	a839      	add	r0, sp, #228	; 0xe4
 51c:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 520:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:272
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 522:	9829      	ldr	r0, [sp, #164]	; 0xa4
 524:	2104      	movs	r1, #4
 526:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 52a:	9003      	str	r0, [sp, #12]
 52c:	e7ff      	b.n	52e <memchr::fallback::memrchr3+0x52e>
 52e:	9803      	ldr	r0, [sp, #12]
 530:	6801      	ldr	r1, [r0, #0]
 532:	9149      	str	r1, [sp, #292]	; 0x124
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 534:	9949      	ldr	r1, [sp, #292]	; 0x124
 536:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 538:	4051      	eors	r1, r2
 53a:	9165      	str	r1, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 53c:	9865      	ldr	r0, [sp, #404]	; 0x194
 53e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 542:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 546:	9965      	ldr	r1, [sp, #404]	; 0x194
 548:	4388      	bics	r0, r1
 54a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 54e:	2800      	cmp	r0, #0
 550:	bf18      	it	ne
 552:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 554:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 558:	e7ff      	b.n	55a <memchr::fallback::memrchr3+0x55a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 55a:	9849      	ldr	r0, [sp, #292]	; 0x124
 55c:	9920      	ldr	r1, [sp, #128]	; 0x80
 55e:	4048      	eors	r0, r1
 560:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 562:	9866      	ldr	r0, [sp, #408]	; 0x198
 564:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 568:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 56c:	9966      	ldr	r1, [sp, #408]	; 0x198
 56e:	4388      	bics	r0, r1
 570:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 574:	2800      	cmp	r0, #0
 576:	bf18      	it	ne
 578:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 57a:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 57e:	e7ff      	b.n	580 <memchr::fallback::memrchr3+0x580>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 580:	9849      	ldr	r0, [sp, #292]	; 0x124
 582:	9921      	ldr	r1, [sp, #132]	; 0x84
 584:	4048      	eors	r0, r1
 586:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 588:	9867      	ldr	r0, [sp, #412]	; 0x19c
 58a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 58e:	f7ff fffe 	bl	0 <core::num::<impl usize>::wrapping_sub>
 592:	9967      	ldr	r1, [sp, #412]	; 0x19c
 594:	4388      	bics	r0, r1
 596:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 59a:	2800      	cmp	r0, #0
 59c:	bf18      	it	ne
 59e:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 5a0:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 5a4:	e7ff      	b.n	5a6 <memchr::fallback::memrchr3+0x5a6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:276
            if eq1 || eq2 || eq3 {
 5a6:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 5aa:	07c0      	lsls	r0, r0, #31
 5ac:	2800      	cmp	r0, #0
 5ae:	d10f      	bne.n	5d0 <memchr::fallback::memrchr3+0x5d0>
 5b0:	e012      	b.n	5d8 <memchr::fallback::memrchr3+0x5d8>
 5b2:	2001      	movs	r0, #1
 5b4:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5b8:	e004      	b.n	5c4 <memchr::fallback::memrchr3+0x5c4>
 5ba:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5be:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5c2:	e7ff      	b.n	5c4 <memchr::fallback::memrchr3+0x5c4>
 5c4:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5c8:	07c0      	lsls	r0, r0, #31
 5ca:	2800      	cmp	r0, #0
 5cc:	d10f      	bne.n	5ee <memchr::fallback::memrchr3+0x5ee>
 5ce:	e00f      	b.n	5f0 <memchr::fallback::memrchr3+0x5f0>
 5d0:	2001      	movs	r0, #1
 5d2:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5d6:	e004      	b.n	5e2 <memchr::fallback::memrchr3+0x5e2>
 5d8:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5dc:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5e0:	e7ff      	b.n	5e2 <memchr::fallback::memrchr3+0x5e2>
 5e2:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5e6:	07c0      	lsls	r0, r0, #31
 5e8:	2800      	cmp	r0, #0
 5ea:	d1e2      	bne.n	5b2 <memchr::fallback::memrchr3+0x5b2>
 5ec:	e7e5      	b.n	5ba <memchr::fallback::memrchr3+0x5ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:277
                break;
 5ee:	e6e5      	b.n	3bc <memchr::fallback::memrchr3+0x3bc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:279
            ptr = ptr_sub(ptr, USIZE_BYTES);
 5f0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 5f2:	2104      	movs	r1, #4
 5f4:	f7ff fffe 	bl	0 <memchr::fallback::memrchr3>
 5f8:	9002      	str	r0, [sp, #8]
 5fa:	e7ff      	b.n	5fc <memchr::fallback::memrchr3+0x5fc>
 5fc:	9802      	ldr	r0, [sp, #8]
 5fe:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 600:	e6d2      	b.n	3a8 <memchr::fallback::memrchr3+0x3a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 602:	e5e9      	b.n	1d8 <memchr::fallback::memrchr3+0x1d8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
 604:	f240 0000 	movw	r0, #0
 608:	f2c0 0000 	movt	r0, #0
 60c:	f7ff fffe 	bl	0 <core::panicking::panic>
 610:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE:

00000000 <memchr::fallback::memrchr3::{{closure}}>:
_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <memchr::fallback::memrchr3::{{closure}}+0x48>
  1e:	e017      	b.n	50 <memchr::fallback::memrchr3::{{closure}}+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <memchr::fallback::memrchr3::{{closure}}+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <memchr::fallback::memrchr3::{{closure}}+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <memchr::fallback::memrchr3::{{closure}}+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <memchr::fallback::memrchr3::{{closure}}+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <memchr::fallback::memrchr3::{{closure}}+0x20>
  72:	e7d9      	b.n	28 <memchr::fallback::memrchr3::{{closure}}+0x28>

Disassembly of section .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E:

00000000 <memchr::fallback::ptr_add>:
_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:324

/// Increment the given pointer by the given amount.
unsafe fn ptr_add(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:325
    debug_assert!(amt < ::core::isize::MAX as usize);
   e:	2800      	cmp	r0, #0
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	d10e      	bne.n	34 <memchr::fallback::ptr_add+0x34>
  16:	e7ff      	b.n	18 <memchr::fallback::ptr_add+0x18>
  18:	9805      	ldr	r0, [sp, #20]
  1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  1e:	4288      	cmp	r0, r1
  20:	d307      	bcc.n	32 <memchr::fallback::ptr_add+0x32>
  22:	e7ff      	b.n	24 <memchr::fallback::ptr_add+0x24>
  24:	f240 0000 	movw	r0, #0
  28:	f2c0 0000 	movt	r0, #0
  2c:	f7ff fffe 	bl	0 <core::panicking::panic>
  30:	defe      	udf	#254	; 0xfe
  32:	e7ff      	b.n	34 <memchr::fallback::ptr_add+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:326
    ptr.offset(amt as isize)
  34:	9804      	ldr	r0, [sp, #16]
  36:	9905      	ldr	r1, [sp, #20]
  38:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  3c:	9001      	str	r0, [sp, #4]
  3e:	e7ff      	b.n	40 <memchr::fallback::ptr_add+0x40>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:327
}
  40:	9801      	ldr	r0, [sp, #4]
  42:	b006      	add	sp, #24
  44:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E:

00000000 <memchr::fallback::ptr_sub>:
_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:330

/// Decrement the given pointer by the given amount.
unsafe fn ptr_sub(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:331
    debug_assert!(amt < ::core::isize::MAX as usize);
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d10e      	bne.n	34 <memchr::fallback::ptr_sub+0x34>
  16:	e7ff      	b.n	18 <memchr::fallback::ptr_sub+0x18>
  18:	9807      	ldr	r0, [sp, #28]
  1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  1e:	4288      	cmp	r0, r1
  20:	d307      	bcc.n	32 <memchr::fallback::ptr_sub+0x32>
  22:	e7ff      	b.n	24 <memchr::fallback::ptr_sub+0x24>
  24:	f240 0000 	movw	r0, #0
  28:	f2c0 0000 	movt	r0, #0
  2c:	f7ff fffe 	bl	0 <core::panicking::panic>
  30:	defe      	udf	#254	; 0xfe
  32:	e7ff      	b.n	34 <memchr::fallback::ptr_sub+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:332
    ptr.offset((amt as isize).wrapping_neg())
  34:	9806      	ldr	r0, [sp, #24]
  36:	9907      	ldr	r1, [sp, #28]
  38:	9003      	str	r0, [sp, #12]
  3a:	4608      	mov	r0, r1
  3c:	f7ff fffe 	bl	0 <core::num::<impl isize>::wrapping_neg>
  40:	9002      	str	r0, [sp, #8]
  42:	e7ff      	b.n	44 <memchr::fallback::ptr_sub+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	9902      	ldr	r1, [sp, #8]
  48:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::offset>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <memchr::fallback::ptr_sub+0x50>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:333
}
  50:	9801      	ldr	r0, [sp, #4]
  52:	b008      	add	sp, #32
  54:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E:

00000000 <memchr::fallback::read_unaligned_usize>:
_ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:335

unsafe fn read_unaligned_usize(ptr: *const u8) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:336
    let mut n: usize = 0;
   a:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:337
    ptr::copy_nonoverlapping(ptr, &mut n as *mut _ as *mut u8, USIZE_BYTES);
   c:	9802      	ldr	r0, [sp, #8]
   e:	aa03      	add	r2, sp, #12
  10:	2304      	movs	r3, #4
  12:	9101      	str	r1, [sp, #4]
  14:	4611      	mov	r1, r2
  16:	461a      	mov	r2, r3
  18:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  1c:	e7ff      	b.n	1e <memchr::fallback::read_unaligned_usize+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:338
    n
  1e:	9803      	ldr	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:339
}
  20:	b004      	add	sp, #16
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback3sub17heb16f96665fc0060E:

00000000 <memchr::fallback::sub>:
_ZN6memchr8fallback3sub17heb16f96665fc0060E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:343

/// Subtract `b` from `a` and return the difference. `a` should be greater than
/// or equal to `b`.
fn sub(a: *const u8, b: *const u8) -> usize {
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:344
    debug_assert!(a >= b);
   c:	2800      	cmp	r0, #0
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	d10d      	bne.n	30 <memchr::fallback::sub+0x30>
  14:	e7ff      	b.n	16 <memchr::fallback::sub+0x16>
  16:	9804      	ldr	r0, [sp, #16]
  18:	9905      	ldr	r1, [sp, #20]
  1a:	4288      	cmp	r0, r1
  1c:	d207      	bcs.n	2e <memchr::fallback::sub+0x2e>
  1e:	e7ff      	b.n	20 <memchr::fallback::sub+0x20>
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	f7ff fffe 	bl	0 <core::panicking::panic>
  2c:	defe      	udf	#254	; 0xfe
  2e:	e7ff      	b.n	30 <memchr::fallback::sub+0x30>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  30:	9804      	ldr	r0, [sp, #16]
  32:	9905      	ldr	r1, [sp, #20]
  34:	1a42      	subs	r2, r0, r1
  36:	4288      	cmp	r0, r1
  38:	9201      	str	r2, [sp, #4]
  3a:	d303      	bcc.n	44 <memchr::fallback::sub+0x44>
  3c:	e7ff      	b.n	3e <memchr::fallback::sub+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:346
}
  3e:	9801      	ldr	r0, [sp, #4]
  40:	b006      	add	sp, #24
  42:	4770      	bx	lr
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  44:	f240 0000 	movw	r0, #0
  48:	f2c0 0000 	movt	r0, #0
  4c:	f7ff fffe 	bl	0 <core::panicking::panic>
  50:	defe      	udf	#254	; 0xfe

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.3
000003d6 l       .debug_str	00000000 
000004cd l       .debug_str	00000000 
000004d8 l       .debug_str	00000000 
000004df l       .debug_str	00000000 
00000510 l       .debug_str	00000000 
0000051c l       .debug_str	00000000 
0000054e l       .debug_str	00000000 
00000555 l       .debug_str	00000000 
0000055a l       .debug_str	00000000 
00000562 l       .debug_str	00000000 
00000564 l       .debug_str	00000000 
00000566 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
0000021f l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
00000280 l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002dc l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
00000392 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003b4 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
000003c5 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000409 l       .debug_str	00000000 
00000412 l       .debug_str	00000000 
00000435 l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
0000047b l       .debug_str	00000000 
00000485 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E	00000000 .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E	00000000 .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E	00000028 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E	00000032 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::num::<impl core::fmt::Debug for usize>::fmt
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E	0000004c .hidden core::fmt::Arguments::new_v1



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E:

00000000 <core::fmt::Arguments::new_v1>:
_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.4
00000158 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E	00000000 .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E
00000000 l    d  .text._ZN4core3cmp3min17h092024cef1827f27E	00000000 .text._ZN4core3cmp3min17h092024cef1827f27E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E	00000080 core::cmp::Ord::min
00000000 g     F .text._ZN4core3cmp3min17h092024cef1827f27E	00000022 core::cmp::min
00000000         *UND*	00000000 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for usize>::le



Disassembly of section .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E:

00000000 <core::cmp::Ord::min>:
_ZN4core3cmp3Ord3min17h563c891acf46b9c1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:566
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:568
   e:	f88d 001f 	strb.w	r0, [sp, #31]
  12:	f88d 001e 	strb.w	r0, [sp, #30]
  16:	2001      	movs	r0, #1
  18:	f88d 001f 	strb.w	r0, [sp, #31]
  1c:	f88d 001e 	strb.w	r0, [sp, #30]
  20:	a804      	add	r0, sp, #16
  22:	a905      	add	r1, sp, #20
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::le>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <core::cmp::Ord::min+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	07c1      	lsls	r1, r0, #31
  34:	2900      	cmp	r1, #0
  36:	d006      	beq.n	46 <core::cmp::Ord::min+0x46>
  38:	e7ff      	b.n	3a <core::cmp::Ord::min+0x3a>
  3a:	2000      	movs	r0, #0
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9804      	ldr	r0, [sp, #16]
  42:	9006      	str	r0, [sp, #24]
  44:	e005      	b.n	52 <core::cmp::Ord::min+0x52>
  46:	2000      	movs	r0, #0
  48:	f88d 001e 	strb.w	r0, [sp, #30]
  4c:	9805      	ldr	r0, [sp, #20]
  4e:	9006      	str	r0, [sp, #24]
  50:	e7ff      	b.n	52 <core::cmp::Ord::min+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:569
  52:	f89d 001e 	ldrb.w	r0, [sp, #30]
  56:	07c0      	lsls	r0, r0, #31
  58:	2800      	cmp	r0, #0
  5a:	d109      	bne.n	70 <core::cmp::Ord::min+0x70>
  5c:	e7ff      	b.n	5e <core::cmp::Ord::min+0x5e>
  5e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d107      	bne.n	78 <core::cmp::Ord::min+0x78>
  68:	e7ff      	b.n	6a <core::cmp::Ord::min+0x6a>
  6a:	9806      	ldr	r0, [sp, #24]
  6c:	b008      	add	sp, #32
  6e:	bd80      	pop	{r7, pc}
  70:	2000      	movs	r0, #0
  72:	f88d 001e 	strb.w	r0, [sp, #30]
  76:	e7f2      	b.n	5e <core::cmp::Ord::min+0x5e>
  78:	2000      	movs	r0, #0
  7a:	f88d 001f 	strb.w	r0, [sp, #31]
  7e:	e7f4      	b.n	6a <core::cmp::Ord::min+0x6a>

Disassembly of section .text._ZN4core3cmp3min17h092024cef1827f27E:

00000000 <core::cmp::min>:
_ZN4core3cmp3min17h092024cef1827f27E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:861
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:862
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::cmp::min>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <core::cmp::min+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:863
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.5
0000021b l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.0	00000018 .Lanon.22ab24294251aa43c30b8661cd4a5519.0
00000000 l     O .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.3	00000018 .Lanon.22ab24294251aa43c30b8661cd4a5519.3
00000000 l     O .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.5	00000018 .Lanon.22ab24294251aa43c30b8661cd4a5519.5
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000039 str.1
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE	00000000 .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.1	00000000 .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.1
00000000 l    d  .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.2	00000000 .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.2
00000000 l    d  .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.4	00000000 .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <core::ops::range::RangeFrom<usize> as core::slice::SliceIndex<[T]>>::index
00000000         *UND*	00000000 core::mem::size_of
00000000         *UND*	00000000 core::mem::align_of
00000000         *UND*	00000000 .hidden core::num::<impl usize>::saturating_mul
00000000 g     F .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE	000000aa core::slice::from_raw_parts
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE	0000001c core::slice::<impl [T]>::len
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE	00000014 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E	00000032 core::slice::<impl core::ops::index::Index<I> for [T]>::index
00000000         *UND*	00000000 core::panicking::panic



Disassembly of section .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE:

00000000 <core::slice::from_raw_parts>:
_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <core::slice::from_raw_parts+0x4e>
  16:	e7ff      	b.n	18 <core::slice::from_raw_parts+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <core::mem::align_of>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <core::slice::from_raw_parts+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <core::slice::from_raw_parts+0x9c>
  2a:	e7ff      	b.n	2c <core::slice::from_raw_parts+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <core::slice::from_raw_parts+0x4c>
  3c:	e7ff      	b.n	3e <core::slice::from_raw_parts+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <core::panicking::panic>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <core::slice::from_raw_parts+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <core::slice::from_raw_parts+0x84>
  54:	e7ff      	b.n	56 <core::slice::from_raw_parts+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <core::mem::size_of>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <core::slice::from_raw_parts+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <core::slice::from_raw_parts+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <core::slice::from_raw_parts+0x82>
  72:	e7ff      	b.n	74 <core::slice::from_raw_parts+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <core::panicking::panic>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <core::slice::from_raw_parts+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <core::panicking::panic>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE:

00000000 <core::slice::<impl [T]>::len>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE:

00000000 <core::slice::<impl [T]>::as_ptr>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E:

00000000 <core::slice::<impl core::ops::index::Index<I> for [T]>::index>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2551
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2552
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <<core::ops::range::RangeFrom<usize> as core::slice::SliceIndex<[T]>>::index>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <core::slice::<impl core::ops::index::Index<I> for [T]>::index+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2553
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.6
0000016b l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E	0000002c core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 __aeabi_memcpy



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E:

00000000 <core::intrinsics::copy_nonoverlapping>:
_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <core::intrinsics::copy_nonoverlapping+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.7
00000170 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E	00000028 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for usize>::le



Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E:

00000000 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::le>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:976
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf98      	it	ls
  1a:	f04f 0c01 	movls.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.8
000002be l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000260 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
0000028f l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000371 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE	00000000 .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt
00000000 g     F .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE	00000072 .hidden core::fmt::num::<impl core::fmt::Debug for usize>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::LowerHex for usize>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt
00000000         *UND*	00000000 core::fmt::Formatter::debug_lower_hex
00000000         *UND*	00000000 core::fmt::Formatter::debug_upper_hex



Disassembly of section .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE:

00000000 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt>:
_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_lower_hex>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x34>
  22:	e7ff      	b.n	24 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::LowerHex for usize>::fmt>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_upper_hex>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x58>
  46:	e7ff      	b.n	48 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for usize>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.9
000001ac l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E	00000022 core::ptr::<impl *const T>::add
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E	00000022 core::ptr::<impl *const T>::offset



Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E:

00000000 <core::ptr::<impl *const T>::add>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1294
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1297
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::add>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *const T>::add+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1298
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E:

00000000 <core::ptr::<impl *const T>::offset>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <core::ptr::<impl *const T>::offset+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.194n6936juue56kt.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 194n6936juue56kt
000002ed l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
0000040b l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
0000042e l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000de l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
0000029c l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
00000393 l       .debug_str	00000000 
00000397 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0d904e52b303477E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0d904e52b303477E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0d904e52b303477E	00000028 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0d904e52b303477E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0d904e52b303477E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.1fpckkoijis9syfm.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1fpckkoijis9syfm
00002376 l       .debug_str	00000000 
000029b1 l       .debug_str	00000000 
000029b7 l       .debug_str	00000000 
000029c1 l       .debug_str	00000000 
000029c4 l       .debug_str	00000000 
000029ca l       .debug_str	00000000 
000029d4 l       .debug_str	00000000 
000029dc l       .debug_str	00000000 
000029e2 l       .debug_str	00000000 
000029e8 l       .debug_str	00000000 
000029f3 l       .debug_str	00000000 
000029fc l       .debug_str	00000000 
00002a1f l       .debug_str	00000000 
00002a3e l       .debug_str	00000000 
00002a65 l       .debug_str	00000000 
00002a6a l       .debug_str	00000000 
00002a70 l       .debug_str	00000000 
00002a76 l       .debug_str	00000000 
00002a85 l       .debug_str	00000000 
00002a89 l       .debug_str	00000000 
00002a92 l       .debug_str	00000000 
00002a9a l       .debug_str	00000000 
00002aa2 l       .debug_str	00000000 
00002aa9 l       .debug_str	00000000 
00002ab5 l       .debug_str	00000000 
00002ac1 l       .debug_str	00000000 
00002ada l       .debug_str	00000000 
00002adf l       .debug_str	00000000 
00002af0 l       .debug_str	00000000 
00002afa l       .debug_str	00000000 
00002b08 l       .debug_str	00000000 
00002b0c l       .debug_str	00000000 
00002b17 l       .debug_str	00000000 
00002b1e l       .debug_str	00000000 
00002b24 l       .debug_str	00000000 
00002b28 l       .debug_str	00000000 
00002b2c l       .debug_str	00000000 
00002b34 l       .debug_str	00000000 
00002b4b l       .debug_str	00000000 
00002b6f l       .debug_str	00000000 
00002b8b l       .debug_str	00000000 
00002b95 l       .debug_str	00000000 
00002baf l       .debug_str	00000000 
00002c0d l       .debug_str	00000000 
00002c18 l       .debug_str	00000000 
00002c35 l       .debug_str	00000000 
00002c4e l       .debug_str	00000000 
00002c58 l       .debug_str	00000000 
00002c6e l       .debug_str	00000000 
00002c77 l       .debug_str	00000000 
00002c7b l       .debug_str	00000000 
00002c80 l       .debug_str	00000000 
00002c86 l       .debug_str	00000000 
00002c8c l       .debug_str	00000000 
00002c90 l       .debug_str	00000000 
00002c9d l       .debug_str	00000000 
00002ca4 l       .debug_str	00000000 
00002ca6 l       .debug_str	00000000 
00002cab l       .debug_str	00000000 
00002cb7 l       .debug_str	00000000 
00002cc4 l       .debug_str	00000000 
00002cd0 l       .debug_str	00000000 
00002cde l       .debug_str	00000000 
00002cf5 l       .debug_str	00000000 
00002d0a l       .debug_str	00000000 
00002d0d l       .debug_str	00000000 
00002d12 l       .debug_str	00000000 
00002d18 l       .debug_str	00000000 
00002d1c l       .debug_str	00000000 
00002d21 l       .debug_str	00000000 
00002d29 l       .debug_str	00000000 
00002d2e l       .debug_str	00000000 
00002d3b l       .debug_str	00000000 
00002d48 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000092 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000c4 l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000d1 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
00000386 l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
000003a2 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003bd l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003f1 l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
000004b2 l       .debug_str	00000000 
000004bd l       .debug_str	00000000 
00000504 l       .debug_str	00000000 
00000553 l       .debug_str	00000000 
0000055d l       .debug_str	00000000 
0000059a l       .debug_str	00000000 
000005df l       .debug_str	00000000 
000005e8 l       .debug_str	00000000 
000005f8 l       .debug_str	00000000 
00000600 l       .debug_str	00000000 
00000655 l       .debug_str	00000000 
000006b2 l       .debug_str	00000000 
000006be l       .debug_str	00000000 
000006c7 l       .debug_str	00000000 
000006d3 l       .debug_str	00000000 
000006df l       .debug_str	00000000 
000006e8 l       .debug_str	00000000 
000006f0 l       .debug_str	00000000 
000006f8 l       .debug_str	00000000 
00000702 l       .debug_str	00000000 
00000717 l       .debug_str	00000000 
0000071e l       .debug_str	00000000 
0000073e l       .debug_str	00000000 
00000745 l       .debug_str	00000000 
0000074d l       .debug_str	00000000 
00000757 l       .debug_str	00000000 
00000762 l       .debug_str	00000000 
0000076b l       .debug_str	00000000 
00000776 l       .debug_str	00000000 
00000782 l       .debug_str	00000000 
00000786 l       .debug_str	00000000 
0000078f l       .debug_str	00000000 
00000796 l       .debug_str	00000000 
0000079e l       .debug_str	00000000 
000007a6 l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
000007b6 l       .debug_str	00000000 
000007bd l       .debug_str	00000000 
000007c4 l       .debug_str	00000000 
000007f1 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000832 l       .debug_str	00000000 
00000841 l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
00000861 l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
00000892 l       .debug_str	00000000 
000008f0 l       .debug_str	00000000 
00000956 l       .debug_str	00000000 
0000095d l       .debug_str	00000000 
00000965 l       .debug_str	00000000 
0000096e l       .debug_str	00000000 
0000098c l       .debug_str	00000000 
0000099c l       .debug_str	00000000 
000009aa l       .debug_str	00000000 
000009b5 l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009d1 l       .debug_str	00000000 
000009e7 l       .debug_str	00000000 
000009f1 l       .debug_str	00000000 
000009fa l       .debug_str	00000000 
00000a03 l       .debug_str	00000000 
00000a29 l       .debug_str	00000000 
00000a3f l       .debug_str	00000000 
00000a4a l       .debug_str	00000000 
00000a60 l       .debug_str	00000000 
00000a68 l       .debug_str	00000000 
00000a89 l       .debug_str	00000000 
00000aa0 l       .debug_str	00000000 
00000aa5 l       .debug_str	00000000 
00000aad l       .debug_str	00000000 
00000ab6 l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000ac8 l       .debug_str	00000000 
00000ad0 l       .debug_str	00000000 
00000ad7 l       .debug_str	00000000 
00000ae3 l       .debug_str	00000000 
00000aee l       .debug_str	00000000 
00000af6 l       .debug_str	00000000 
00000afe l       .debug_str	00000000 
00000bfa l       .debug_str	00000000 
00000cfe l       .debug_str	00000000 
00000d0c l       .debug_str	00000000 
00000d17 l       .debug_str	00000000 
00000d21 l       .debug_str	00000000 
00000d2c l       .debug_str	00000000 
00000d5a l       .debug_str	00000000 
00000dd5 l       .debug_str	00000000 
00000e58 l       .debug_str	00000000 
00000e66 l       .debug_str	00000000 
00000ec5 l       .debug_str	00000000 
00000f2c l       .debug_str	00000000 
00000f42 l       .debug_str	00000000 
00000f52 l       .debug_str	00000000 
00000f61 l       .debug_str	00000000 
00000f65 l       .debug_str	00000000 
00000f6c l       .debug_str	00000000 
00000f72 l       .debug_str	00000000 
00000f78 l       .debug_str	00000000 
00000f7e l       .debug_str	00000000 
00000f8a l       .debug_str	00000000 
00000f92 l       .debug_str	00000000 
00000f98 l       .debug_str	00000000 
00000fa0 l       .debug_str	00000000 
00000fa6 l       .debug_str	00000000 
00000fc9 l       .debug_str	00000000 
00000fd9 l       .debug_str	00000000 
0000100c l       .debug_str	00000000 
0000104c l       .debug_str	00000000 
00001094 l       .debug_str	00000000 
00001098 l       .debug_str	00000000 
0000109e l       .debug_str	00000000 
000010a4 l       .debug_str	00000000 
000010aa l       .debug_str	00000000 
000010bc l       .debug_str	00000000 
000010f1 l       .debug_str	00000000 
00001133 l       .debug_str	00000000 
0000117d l       .debug_str	00000000 
00001181 l       .debug_str	00000000 
00001187 l       .debug_str	00000000 
0000118d l       .debug_str	00000000 
00001193 l       .debug_str	00000000 
000011a5 l       .debug_str	00000000 
000011da l       .debug_str	00000000 
0000121c l       .debug_str	00000000 
00001266 l       .debug_str	00000000 
0000126a l       .debug_str	00000000 
00001270 l       .debug_str	00000000 
00001276 l       .debug_str	00000000 
0000127c l       .debug_str	00000000 
00001282 l       .debug_str	00000000 
00001293 l       .debug_str	00000000 
000012c7 l       .debug_str	00000000 
00001308 l       .debug_str	00000000 
00001351 l       .debug_str	00000000 
00001356 l       .debug_str	00000000 
0000135b l       .debug_str	00000000 
0000135f l       .debug_str	00000000 
00001365 l       .debug_str	00000000 
0000136b l       .debug_str	00000000 
00001371 l       .debug_str	00000000 
00001382 l       .debug_str	00000000 
000013b6 l       .debug_str	00000000 
000013f7 l       .debug_str	00000000 
00001440 l       .debug_str	00000000 
00001444 l       .debug_str	00000000 
0000144d l       .debug_str	00000000 
0000145e l       .debug_str	00000000 
00001492 l       .debug_str	00000000 
000014d3 l       .debug_str	00000000 
0000151c l       .debug_str	00000000 
00001521 l       .debug_str	00000000 
00001525 l       .debug_str	00000000 
0000152e l       .debug_str	00000000 
00001535 l       .debug_str	00000000 
0000153d l       .debug_str	00000000 
0000154f l       .debug_str	00000000 
00001584 l       .debug_str	00000000 
000015c6 l       .debug_str	00000000 
00001610 l       .debug_str	00000000 
00001614 l       .debug_str	00000000 
0000161a l       .debug_str	00000000 
00001620 l       .debug_str	00000000 
00001626 l       .debug_str	00000000 
0000162c l       .debug_str	00000000 
00001634 l       .debug_str	00000000 
00001642 l       .debug_str	00000000 
00001651 l       .debug_str	00000000 
00001662 l       .debug_str	00000000 
0000166d l       .debug_str	00000000 
00001678 l       .debug_str	00000000 
00001683 l       .debug_str	00000000 
0000168a l       .debug_str	00000000 
000016ad l       .debug_str	00000000 
000016bf l       .debug_str	00000000 
000016f4 l       .debug_str	00000000 
00001736 l       .debug_str	00000000 
00001780 l       .debug_str	00000000 
00001784 l       .debug_str	00000000 
0000178e l       .debug_str	00000000 
000017a0 l       .debug_str	00000000 
000017d5 l       .debug_str	00000000 
00001817 l       .debug_str	00000000 
00001861 l       .debug_str	00000000 
00001866 l       .debug_str	00000000 
00001870 l       .debug_str	00000000 
00001882 l       .debug_str	00000000 
000018b7 l       .debug_str	00000000 
000018f9 l       .debug_str	00000000 
00001943 l       .debug_str	00000000 
00001957 l       .debug_str	00000000 
0000195b l       .debug_str	00000000 
00001969 l       .debug_str	00000000 
00001979 l       .debug_str	00000000 
00001982 l       .debug_str	00000000 
0000198d l       .debug_str	00000000 
0000199c l       .debug_str	00000000 
000019b1 l       .debug_str	00000000 
000019e2 l       .debug_str	00000000 
00001a7f l       .debug_str	00000000 
00001b24 l       .debug_str	00000000 
00001b2f l       .debug_str	00000000 
00001b38 l       .debug_str	00000000 
00001b59 l       .debug_str	00000000 
00001b6c l       .debug_str	00000000 
00001ba2 l       .debug_str	00000000 
00001c25 l       .debug_str	00000000 
00001cb0 l       .debug_str	00000000 
00001ccc l       .debug_str	00000000 
00001d18 l       .debug_str	00000000 
00001d6c l       .debug_str	00000000 
00001d89 l       .debug_str	00000000 
00001d9d l       .debug_str	00000000 
00001de9 l       .debug_str	00000000 
00001e3d l       .debug_str	00000000 
00001e53 l       .debug_str	00000000 
00001e67 l       .debug_str	00000000 
00001eae l       .debug_str	00000000 
00001efd l       .debug_str	00000000 
00001f06 l       .debug_str	00000000 
00001f14 l       .debug_str	00000000 
00001f45 l       .debug_str	00000000 
00001f4b l       .debug_str	00000000 
00001f53 l       .debug_str	00000000 
00001f5a l       .debug_str	00000000 
00001f62 l       .debug_str	00000000 
00001f6d l       .debug_str	00000000 
00001f75 l       .debug_str	00000000 
00001f84 l       .debug_str	00000000 
00001f88 l       .debug_str	00000000 
00001f93 l       .debug_str	00000000 
00001f9f l       .debug_str	00000000 
00001faa l       .debug_str	00000000 
00001fbb l       .debug_str	00000000 
00001fc1 l       .debug_str	00000000 
00001fc9 l       .debug_str	00000000 
00001fd0 l       .debug_str	00000000 
00001fda l       .debug_str	00000000 
00001fe2 l       .debug_str	00000000 
00001fea l       .debug_str	00000000 
0000200c l       .debug_str	00000000 
00002017 l       .debug_str	00000000 
00002023 l       .debug_str	00000000 
0000202b l       .debug_str	00000000 
00002034 l       .debug_str	00000000 
0000203f l       .debug_str	00000000 
00002046 l       .debug_str	00000000 
00002051 l       .debug_str	00000000 
0000205c l       .debug_str	00000000 
0000206c l       .debug_str	00000000 
00002076 l       .debug_str	00000000 
0000207c l       .debug_str	00000000 
0000209e l       .debug_str	00000000 
000020d6 l       .debug_str	00000000 
00002116 l       .debug_str	00000000 
0000211d l       .debug_str	00000000 
00002125 l       .debug_str	00000000 
0000213c l       .debug_str	00000000 
00002145 l       .debug_str	00000000 
00002155 l       .debug_str	00000000 
00002188 l       .debug_str	00000000 
0000219d l       .debug_str	00000000 
000021a6 l       .debug_str	00000000 
00002203 l       .debug_str	00000000 
00002268 l       .debug_str	00000000 
00002272 l       .debug_str	00000000 
00002282 l       .debug_str	00000000 
00002297 l       .debug_str	00000000 
0000229f l       .debug_str	00000000 
00002303 l       .debug_str	00000000 
0000236f l       .debug_str	00000000 
0000237e l       .debug_str	00000000 
0000239c l       .debug_str	00000000 
000023ac l       .debug_str	00000000 
000023df l       .debug_str	00000000 
000023f4 l       .debug_str	00000000 
00002407 l       .debug_str	00000000 
0000241c l       .debug_str	00000000 
00002423 l       .debug_str	00000000 
00002438 l       .debug_str	00000000 
00002462 l       .debug_str	00000000 
000024de l       .debug_str	00000000 
00002562 l       .debug_str	00000000 
00002569 l       .debug_str	00000000 
00002571 l       .debug_str	00000000 
0000258f l       .debug_str	00000000 
0000259f l       .debug_str	00000000 
000025db l       .debug_str	00000000 
000025df l       .debug_str	00000000 
000025e2 l       .debug_str	00000000 
000025e5 l       .debug_str	00000000 
000025ea l       .debug_str	00000000 
000025f0 l       .debug_str	00000000 
000025f7 l       .debug_str	00000000 
000025ff l       .debug_str	00000000 
00002609 l       .debug_str	00000000 
00002610 l       .debug_str	00000000 
00002645 l       .debug_str	00000000 
00002650 l       .debug_str	00000000 
0000268c l       .debug_str	00000000 
0000269e l       .debug_str	00000000 
000026dc l       .debug_str	00000000 
000026f0 l       .debug_str	00000000 
00002743 l       .debug_str	00000000 
00002782 l       .debug_str	00000000 
00002797 l       .debug_str	00000000 
000027d5 l       .debug_str	00000000 
000027e9 l       .debug_str	00000000 
00002829 l       .debug_str	00000000 
0000283f l       .debug_str	00000000 
00002880 l       .debug_str	00000000 
00002897 l       .debug_str	00000000 
0000289d l       .debug_str	00000000 
00002931 l       .debug_str	00000000 
00002939 l       .debug_str	00000000 
00002942 l       .debug_str	00000000 
00002947 l       .debug_str	00000000 
00002951 l       .debug_str	00000000 
00002956 l       .debug_str	00000000 
0000295c l       .debug_str	00000000 
00002961 l       .debug_str	00000000 
00002966 l       .debug_str	00000000 
0000296d l       .debug_str	00000000 
00002972 l       .debug_str	00000000 
0000297e l       .debug_str	00000000 
00002986 l       .debug_str	00000000 
0000298f l       .debug_str	00000000 
00002994 l       .debug_str	00000000 
00002997 l       .debug_str	00000000 
000029a0 l       .debug_str	00000000 
000029a7 l       .debug_str	00000000 
000029ac l       .debug_str	00000000 
00000000 l     O .rodata.cst8	00000008 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.0
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.11	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.11
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.12	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.12
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.13	00000010 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.13
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.15	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.15
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.16	00000010 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.16
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.18	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.18
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.19	00000010 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.19
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.20	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.20
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.22	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.22
00000008 l     O .rodata.cst8	00000008 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.23
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.24	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.24
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.25	00000014 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.25
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.26	00000001 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.26
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.30	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.30
00000000 l     O .rodata.cst4	00000004 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.31
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.33	00000008 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.33
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.34	00000010 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.34
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.36	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.36
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.38	00000008 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.38
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.39	00000010 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.39
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.4	00000018 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.4
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.6	00000008 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.6
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.7	00000000 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.7
00000000 l     O .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.9	00000010 .Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.9
00000000 l     O .data._ZN6mynewt2hw6sensor16SENSOR_LISTENERS17h99039162b3c37fefE	00000020 mynewt::hw::sensor::SENSOR_LISTENERS
00000000 l     O .data._ZN6mynewt2hw6sensor17LISTENER_INTERNAL17h87f3dcf2549a472dE	00000018 mynewt::hw::sensor::LISTENER_INTERNAL
00000000 l     F .text._ZN6mynewt2hw6sensor19convert_sensor_data17h086e35ed9e215af6E	0000026a mynewt::hw::sensor::convert_sensor_data
00000000 l     F .text._ZN6mynewt2hw6sensor20wrap_sensor_listener17h7a008544d0614689E	0000014a mynewt::hw::sensor::wrap_sensor_listener
00000000 l     F .text._ZN6mynewt2hw6sensor21null_sensor_data_func17h22bc01955fd253adE	0000002a mynewt::hw::sensor::null_sensor_data_func
00000000 l     F .text._ZN6mynewt2hw6sensor22null_sensor_value_func17hd8c4d7c519208173E	00000016 mynewt::hw::sensor::null_sensor_value_func
00000000 l     O .rodata.str.0	0000001c str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l    d  .text._ZN6mynewt2hw6sensor10as_untyped17hf4c7558e853ffc61E	00000000 .text._ZN6mynewt2hw6sensor10as_untyped17hf4c7558e853ffc61E
00000000 l    d  .text._ZN6mynewt2hw6sensor17register_listener17h1bd7e4beeee805d1E	00000000 .text._ZN6mynewt2hw6sensor17register_listener17h1bd7e4beeee805d1E
00000000 l    d  .text._ZN6mynewt2hw6sensor19new_sensor_listener17h44b80d9bb99e8fceE	00000000 .text._ZN6mynewt2hw6sensor19new_sensor_listener17h44b80d9bb99e8fceE
00000000 l    d  .text._ZN6mynewt2hw6sensor20wrap_sensor_listener17h7a008544d0614689E	00000000 .text._ZN6mynewt2hw6sensor20wrap_sensor_listener17h7a008544d0614689E
00000000 l    d  .text._ZN6mynewt2hw6sensor19convert_sensor_data17h086e35ed9e215af6E	00000000 .text._ZN6mynewt2hw6sensor19convert_sensor_data17h086e35ed9e215af6E
00000000 l    d  .text._ZN6mynewt2hw6sensor21null_sensor_data_func17h22bc01955fd253adE	00000000 .text._ZN6mynewt2hw6sensor21null_sensor_data_func17h22bc01955fd253adE
00000000 l    d  .text._ZN6mynewt2hw6sensor22null_sensor_value_func17hd8c4d7c519208173E	00000000 .text._ZN6mynewt2hw6sensor22null_sensor_value_func17hd8c4d7c519208173E
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.1	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.1
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.2	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.2
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.3	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.3
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.5	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.5
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.8	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.8
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.10	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.10
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.14	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.14
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.17	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.17
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.21	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.21
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.26	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.26
00000000 l    d  .data..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.27	00000000 .data..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.27
00000000 l    d  .data..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.28	00000000 .data..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.28
00000000 l    d  .data._ZN6mynewt2hw6sensor16SENSOR_LISTENERS17h99039162b3c37fefE	00000000 .data._ZN6mynewt2hw6sensor16SENSOR_LISTENERS17h99039162b3c37fefE
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.29	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.29
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.32	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.32
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.35	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.35
00000000 l    d  .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.37	00000000 .rodata..Lanon.d39fbe26ed67b9c5c7983edc2d0bd6f6.37
00000000 l    d  .data._ZN6mynewt2hw6sensor17LISTENER_INTERNAL17h87f3dcf2549a472dE	00000000 .data._ZN6mynewt2hw6sensor17LISTENER_INTERNAL17h87f3dcf2549a472dE
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 core::ptr::<impl *mut T>::is_null
00000000         *UND*	00000000 core::ptr::<impl *mut T>::is_null
00000000         *UND*	00000000 core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next
00000000         *UND*	00000000 core::result::Result<T,E>::expect
00000000         *UND*	00000000 core::panicking::panic_bounds_check
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 core::panicking::panic_fmt
00000000         *UND*	00000000 <core::fmt::Arguments as core::fmt::Display>::fmt
00000000         *UND*	00000000 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000 g     F .text._ZN6mynewt2hw6sensor10as_untyped17hf4c7558e853ffc61E	00000018 mynewt::hw::sensor::as_untyped
00000000 g     F .text._ZN6mynewt2hw6sensor17register_listener17h1bd7e4beeee805d1E	00000148 mynewt::hw::sensor::register_listener
00000000 g     F .text._ZN6mynewt2hw6sensor19new_sensor_listener17h44b80d9bb99e8fceE	000001f8 mynewt::hw::sensor::new_sensor_listener
00000000         *UND*	00000000 mynewt::Strn::is_empty
00000000         *UND*	00000000 __aeabi_memcpy
00000000         *UND*	00000000 get_temp_raw_data
00000000         *UND*	00000000 sensor_register_listener



Disassembly of section .text._ZN6mynewt2hw6sensor10as_untyped17hf4c7558e853ffc61E:

00000000 <mynewt::hw::sensor::as_untyped>:
_ZN6mynewt2hw6sensor10as_untyped17hf4c7558e853ffc61E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:47
        data:   sensor_data_ptr,
        stype:  sensor_type_t,
    ) -> i32;

/// Cast sensor data function from typed to untyped
pub fn as_untyped(typed: sensor_data_func) -> Option<sensor_data_func_untyped> {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:51
    let untyped = unsafe { 
        ::core::mem::transmute::
            <sensor_data_func, sensor_data_func_untyped>
            (typed)
   6:	9801      	ldr	r0, [sp, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:49
        ::core::mem::transmute::
   8:	9003      	str	r0, [sp, #12]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <mynewt::hw::sensor::as_untyped+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:53
    };
    Some(untyped)
   e:	9803      	ldr	r0, [sp, #12]
  10:	9002      	str	r0, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:54
}
  12:	9802      	ldr	r0, [sp, #8]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

Disassembly of section .text._ZN6mynewt2hw6sensor17register_listener17h1bd7e4beeee805d1E:

00000000 <mynewt::hw::sensor::register_listener>:
_ZN6mynewt2hw6sensor17register_listener17h1bd7e4beeee805d1E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:75
///  For more information on the type of callbacks available, see the documentation
///  for the sensor listener structure.
///  `sensor`: The sensor to register a listener on.
///  `listener`: The listener to register onto the sensor.
///  Returns `Ok()` on success, `Err()` containing `MynewtError` error code on failure.
pub fn register_listener(sensor: *mut sensor, listener: sensor_listener) -> MynewtResult<()> {  //  Returns an error code upon error. 
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0b2      	sub	sp, #200	; 0xc8
   4:	4602      	mov	r2, r0
   6:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:76
    unsafe { assert_eq!(LISTENER_INTERNAL.sl_sensor_type, 0, "reg lis") };  //  Make sure it's not used.
   8:	f240 0000 	movw	r0, #0
   c:	f2c0 0000 	movt	r0, #0
  10:	900c      	str	r0, [sp, #48]	; 0x30
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	900d      	str	r0, [sp, #52]	; 0x34
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	900e      	str	r0, [sp, #56]	; 0x38
  20:	980d      	ldr	r0, [sp, #52]	; 0x34
  22:	900f      	str	r0, [sp, #60]	; 0x3c
  24:	980e      	ldr	r0, [sp, #56]	; 0x38
  26:	6803      	ldr	r3, [r0, #0]
  28:	6840      	ldr	r0, [r0, #4]
  2a:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  2e:	f8dc e000 	ldr.w	lr, [ip]
  32:	f8dc c004 	ldr.w	ip, [ip, #4]
  36:	ea80 000c 	eor.w	r0, r0, ip
  3a:	ea83 030e 	eor.w	r3, r3, lr
  3e:	4318      	orrs	r0, r3
  40:	2800      	cmp	r0, #0
  42:	9109      	str	r1, [sp, #36]	; 0x24
  44:	9208      	str	r2, [sp, #32]
  46:	d014      	beq.n	72 <mynewt::hw::sensor::register_listener+0x72>
  48:	e7ff      	b.n	4a <mynewt::hw::sensor::register_listener+0x4a>
  4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  4c:	901f      	str	r0, [sp, #124]	; 0x7c
  4e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  50:	9020      	str	r0, [sp, #128]	; 0x80
  52:	4668      	mov	r0, sp
  54:	2100      	movs	r1, #0
  56:	6001      	str	r1, [r0, #0]
  58:	f240 0100 	movw	r1, #0
  5c:	f2c0 0100 	movt	r1, #0
  60:	f240 0300 	movw	r3, #0
  64:	f2c0 0300 	movt	r3, #0
  68:	a821      	add	r0, sp, #132	; 0x84
  6a:	2201      	movs	r2, #1
  6c:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  70:	e014      	b.n	9c <mynewt::hw::sensor::register_listener+0x9c>
  72:	a82a      	add	r0, sp, #168	; 0xa8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:78
    //  Copy the caller's listener to the internal listener.
    unsafe { LISTENER_INTERNAL = listener };
  74:	9909      	ldr	r1, [sp, #36]	; 0x24
  76:	4602      	mov	r2, r0
  78:	e891 5078 	ldmia.w	r1, {r3, r4, r5, r6, ip, lr}
  7c:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
  80:	f240 0100 	movw	r1, #0
  84:	f2c0 0100 	movt	r1, #0
  88:	460a      	mov	r2, r1
  8a:	e890 5078 	ldmia.w	r0, {r3, r4, r5, r6, ip, lr}
  8e:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:80
    //  Pass the internal listener to the unsafe Mynewt API.
    unsafe { sensor_register_listener(sensor, &mut LISTENER_INTERNAL) };
  92:	980a      	ldr	r0, [sp, #40]	; 0x28
  94:	f7ff fffe 	bl	0 <sensor_register_listener>
  98:	9007      	str	r0, [sp, #28]
  9a:	e04e      	b.n	13a <mynewt::hw::sensor::register_listener+0x13a>
  9c:	a81f      	add	r0, sp, #124	; 0x7c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:76
    unsafe { assert_eq!(LISTENER_INTERNAL.sl_sensor_type, 0, "reg lis") };  //  Make sure it's not used.
  9e:	901c      	str	r0, [sp, #112]	; 0x70
  a0:	a820      	add	r0, sp, #128	; 0x80
  a2:	901d      	str	r0, [sp, #116]	; 0x74
  a4:	a821      	add	r0, sp, #132	; 0x84
  a6:	901e      	str	r0, [sp, #120]	; 0x78
  a8:	981c      	ldr	r0, [sp, #112]	; 0x70
  aa:	9027      	str	r0, [sp, #156]	; 0x9c
  ac:	981d      	ldr	r0, [sp, #116]	; 0x74
  ae:	9028      	str	r0, [sp, #160]	; 0xa0
  b0:	981e      	ldr	r0, [sp, #120]	; 0x78
  b2:	9029      	str	r0, [sp, #164]	; 0xa4
  b4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  b6:	f240 0100 	movw	r1, #0
  ba:	f2c0 0100 	movt	r1, #0
  be:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  c2:	9006      	str	r0, [sp, #24]
  c4:	9105      	str	r1, [sp, #20]
  c6:	e7ff      	b.n	c8 <mynewt::hw::sensor::register_listener+0xc8>
  c8:	9828      	ldr	r0, [sp, #160]	; 0xa0
  ca:	f240 0100 	movw	r1, #0
  ce:	f2c0 0100 	movt	r1, #0
  d2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  d6:	9004      	str	r0, [sp, #16]
  d8:	9103      	str	r1, [sp, #12]
  da:	e7ff      	b.n	dc <mynewt::hw::sensor::register_listener+0xdc>
  dc:	9829      	ldr	r0, [sp, #164]	; 0xa4
  de:	f240 0100 	movw	r1, #0
  e2:	f2c0 0100 	movt	r1, #0
  e6:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  ea:	9002      	str	r0, [sp, #8]
  ec:	9101      	str	r1, [sp, #4]
  ee:	e7ff      	b.n	f0 <mynewt::hw::sensor::register_listener+0xf0>
  f0:	9806      	ldr	r0, [sp, #24]
  f2:	9016      	str	r0, [sp, #88]	; 0x58
  f4:	9905      	ldr	r1, [sp, #20]
  f6:	9117      	str	r1, [sp, #92]	; 0x5c
  f8:	9a04      	ldr	r2, [sp, #16]
  fa:	9218      	str	r2, [sp, #96]	; 0x60
  fc:	9b03      	ldr	r3, [sp, #12]
  fe:	9319      	str	r3, [sp, #100]	; 0x64
 100:	f8dd c008 	ldr.w	ip, [sp, #8]
 104:	f8cd c068 	str.w	ip, [sp, #104]	; 0x68
 108:	f8dd e004 	ldr.w	lr, [sp, #4]
 10c:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 110:	466c      	mov	r4, sp
 112:	2503      	movs	r5, #3
 114:	6025      	str	r5, [r4, #0]
 116:	f240 0100 	movw	r1, #0
 11a:	f2c0 0100 	movt	r1, #0
 11e:	a810      	add	r0, sp, #64	; 0x40
 120:	ab16      	add	r3, sp, #88	; 0x58
 122:	462a      	mov	r2, r5
 124:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 128:	e7ff      	b.n	2 <mynewt::hw::sensor::register_listener+0x2>
 12a:	f240 0100 	movw	r1, #0
 12e:	f2c0 0100 	movt	r1, #0
 132:	a810      	add	r0, sp, #64	; 0x40
 134:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 138:	defe      	udf	#254	; 0xfe
 13a:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:81
    Ok(())
 13c:	900b      	str	r0, [sp, #44]	; 0x2c
 13e:	2001      	movs	r0, #1
 140:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:82
}
 142:	980b      	ldr	r0, [sp, #44]	; 0x2c
 144:	b032      	add	sp, #200	; 0xc8
 146:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN6mynewt2hw6sensor19new_sensor_listener17h44b80d9bb99e8fceE:

00000000 <mynewt::hw::sensor::new_sensor_listener>:
_ZN6mynewt2hw6sensor19new_sensor_listener17h44b80d9bb99e8fceE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:88

///  Wrapped version of `sensor_data_func` used by Visual Embedded Rust
pub type SensorValueFunc = fn(sensor_value: &SensorValue) -> MynewtResult<()>;

///  Return a new `sensor_listener` with the sensor type and sensor value function. Called by Visual Embedded Rust.
pub fn new_sensor_listener(
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	b0c1      	sub	sp, #260	; 0x104
   6:	469c      	mov	ip, r3
   8:	4696      	mov	lr, r2
   a:	9c48      	ldr	r4, [sp, #288]	; 0x120
   c:	460d      	mov	r5, r1
   e:	9115      	str	r1, [sp, #84]	; 0x54
  10:	9317      	str	r3, [sp, #92]	; 0x5c
  12:	9216      	str	r2, [sp, #88]	; 0x58
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:93
    sensor_key:     &'static Strn,
    sensor_type:    sensor_type_t, 
    listener_func:  SensorValueFunc
) -> MynewtResult<sensor_listener> {
    assert!(!sensor_key.is_empty(), "missing sensor key");
  14:	9915      	ldr	r1, [sp, #84]	; 0x54
  16:	9014      	str	r0, [sp, #80]	; 0x50
  18:	4608      	mov	r0, r1
  1a:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  1e:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  22:	9411      	str	r4, [sp, #68]	; 0x44
  24:	9510      	str	r5, [sp, #64]	; 0x40
  26:	f7ff fffe 	bl	0 <mynewt::Strn::is_empty>
  2a:	900f      	str	r0, [sp, #60]	; 0x3c
  2c:	e7ff      	b.n	2e <mynewt::hw::sensor::new_sensor_listener+0x2e>
  2e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  30:	07c1      	lsls	r1, r0, #31
  32:	2900      	cmp	r1, #0
  34:	d007      	beq.n	46 <mynewt::hw::sensor::new_sensor_listener+0x46>
  36:	e7ff      	b.n	38 <mynewt::hw::sensor::new_sensor_listener+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <core::panicking::panic>
  44:	defe      	udf	#254	; 0xfe
  46:	2003      	movs	r0, #3
  48:	2100      	movs	r1, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:95
    //  Allocate a `sensor_listener_info`
    let mut arg = MAX_SENSOR_LISTENERS + 1;
  4a:	2900      	cmp	r1, #0
  4c:	900e      	str	r0, [sp, #56]	; 0x38
  4e:	f040 80ba 	bne.w	1c6 <mynewt::hw::sensor::new_sensor_listener+0x1c6>
  52:	e7ff      	b.n	54 <mynewt::hw::sensor::new_sensor_listener+0x54>
  54:	980e      	ldr	r0, [sp, #56]	; 0x38
  56:	9018      	str	r0, [sp, #96]	; 0x60
  58:	2100      	movs	r1, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:96
    for i in 0 .. MAX_SENSOR_LISTENERS {
  5a:	9119      	str	r1, [sp, #100]	; 0x64
  5c:	2102      	movs	r1, #2
  5e:	911a      	str	r1, [sp, #104]	; 0x68
  60:	9819      	ldr	r0, [sp, #100]	; 0x64
  62:	991a      	ldr	r1, [sp, #104]	; 0x68
  64:	f7ff fffe 	bl	0 <<I as core::iter::traits::collect::IntoIterator>::into_iter>
  68:	900d      	str	r0, [sp, #52]	; 0x34
  6a:	910c      	str	r1, [sp, #48]	; 0x30
  6c:	e7ff      	b.n	6e <mynewt::hw::sensor::new_sensor_listener+0x6e>
  6e:	980d      	ldr	r0, [sp, #52]	; 0x34
  70:	901b      	str	r0, [sp, #108]	; 0x6c
  72:	990c      	ldr	r1, [sp, #48]	; 0x30
  74:	911c      	str	r1, [sp, #112]	; 0x70
  76:	e7ff      	b.n	78 <mynewt::hw::sensor::new_sensor_listener+0x78>
  78:	a81b      	add	r0, sp, #108	; 0x6c
  7a:	f7ff fffe 	bl	0 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next>
  7e:	911f      	str	r1, [sp, #124]	; 0x7c
  80:	901e      	str	r0, [sp, #120]	; 0x78
  82:	e7ff      	b.n	84 <mynewt::hw::sensor::new_sensor_listener+0x84>
  84:	981e      	ldr	r0, [sp, #120]	; 0x78
  86:	2800      	cmp	r0, #0
  88:	900b      	str	r0, [sp, #44]	; 0x2c
  8a:	d010      	beq.n	ae <mynewt::hw::sensor::new_sensor_listener+0xae>
  8c:	e7ff      	b.n	8e <mynewt::hw::sensor::new_sensor_listener+0x8e>
  8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  90:	2801      	cmp	r0, #1
  92:	d001      	beq.n	98 <mynewt::hw::sensor::new_sensor_listener+0x98>
  94:	e7ff      	b.n	96 <mynewt::hw::sensor::new_sensor_listener+0x96>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:116
        sl_func:        Some(wrap_sensor_listener),
        sl_arg:         arg as *mut c_void,
        ..fill_zero!(sensor_listener)
    };
    Ok(listener)
}
  96:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:96
    for i in 0 .. MAX_SENSOR_LISTENERS {
  98:	981f      	ldr	r0, [sp, #124]	; 0x7c
  9a:	9020      	str	r0, [sp, #128]	; 0x80
  9c:	9820      	ldr	r0, [sp, #128]	; 0x80
  9e:	901d      	str	r0, [sp, #116]	; 0x74
  a0:	981d      	ldr	r0, [sp, #116]	; 0x74
  a2:	9021      	str	r0, [sp, #132]	; 0x84
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:97
        let info = unsafe { SENSOR_LISTENERS[i] };
  a4:	9821      	ldr	r0, [sp, #132]	; 0x84
  a6:	2802      	cmp	r0, #2
  a8:	900a      	str	r0, [sp, #40]	; 0x28
  aa:	d305      	bcc.n	b8 <mynewt::hw::sensor::new_sensor_listener+0xb8>
  ac:	e092      	b.n	1d4 <mynewt::hw::sensor::new_sensor_listener+0x1d4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:96
    for i in 0 .. MAX_SENSOR_LISTENERS {
  ae:	e7ff      	b.n	b0 <mynewt::hw::sensor::new_sensor_listener+0xb0>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:103
    assert!(arg < MAX_SENSOR_LISTENERS, "increase MAX_SENSOR_LISTENERS");
  b0:	9818      	ldr	r0, [sp, #96]	; 0x60
  b2:	2801      	cmp	r0, #1
  b4:	d822      	bhi.n	fc <mynewt::hw::sensor::new_sensor_listener+0xfc>
  b6:	e028      	b.n	10a <mynewt::hw::sensor::new_sensor_listener+0x10a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:97
        let info = unsafe { SENSOR_LISTENERS[i] };
  b8:	f240 0000 	movw	r0, #0
  bc:	f2c0 0000 	movt	r0, #0
  c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  c2:	eb00 1201 	add.w	r2, r0, r1, lsl #4
  c6:	010b      	lsls	r3, r1, #4
  c8:	f8d2 c004 	ldr.w	ip, [r2, #4]
  cc:	f8d2 e008 	ldr.w	lr, [r2, #8]
  d0:	68d2      	ldr	r2, [r2, #12]
  d2:	9225      	str	r2, [sp, #148]	; 0x94
  d4:	f8cd e090 	str.w	lr, [sp, #144]	; 0x90
  d8:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  dc:	58c0      	ldr	r0, [r0, r3]
  de:	9022      	str	r0, [sp, #136]	; 0x88
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:98
        if info.sensor_key.is_empty() {
  e0:	9824      	ldr	r0, [sp, #144]	; 0x90
  e2:	f7ff fffe 	bl	0 <mynewt::Strn::is_empty>
  e6:	9009      	str	r0, [sp, #36]	; 0x24
  e8:	e7ff      	b.n	ea <mynewt::hw::sensor::new_sensor_listener+0xea>
  ea:	9809      	ldr	r0, [sp, #36]	; 0x24
  ec:	07c1      	lsls	r1, r0, #31
  ee:	2900      	cmp	r1, #0
  f0:	d003      	beq.n	fa <mynewt::hw::sensor::new_sensor_listener+0xfa>
  f2:	e7ff      	b.n	f4 <mynewt::hw::sensor::new_sensor_listener+0xf4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:99
            arg = i;
  f4:	9821      	ldr	r0, [sp, #132]	; 0x84
  f6:	9018      	str	r0, [sp, #96]	; 0x60
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:100
            break;
  f8:	e7da      	b.n	b0 <mynewt::hw::sensor::new_sensor_listener+0xb0>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:96
    for i in 0 .. MAX_SENSOR_LISTENERS {
  fa:	e7bd      	b.n	78 <mynewt::hw::sensor::new_sensor_listener+0x78>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:103
    assert!(arg < MAX_SENSOR_LISTENERS, "increase MAX_SENSOR_LISTENERS");
  fc:	f240 0000 	movw	r0, #0
 100:	f2c0 0000 	movt	r0, #0
 104:	f7ff fffe 	bl	0 <core::panicking::panic>
 108:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:105
        sensor_key,
 10a:	9815      	ldr	r0, [sp, #84]	; 0x54
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:106
        sensor_type,
 10c:	9916      	ldr	r1, [sp, #88]	; 0x58
 10e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:107
        listener_func,
 110:	9b48      	ldr	r3, [sp, #288]	; 0x120
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:104
    unsafe { SENSOR_LISTENERS[arg] = sensor_listener_info {
 112:	f8dd c060 	ldr.w	ip, [sp, #96]	; 0x60
 116:	f1bc 0f01 	cmp.w	ip, #1
 11a:	9008      	str	r0, [sp, #32]
 11c:	9107      	str	r1, [sp, #28]
 11e:	9206      	str	r2, [sp, #24]
 120:	9305      	str	r3, [sp, #20]
 122:	f8cd c010 	str.w	ip, [sp, #16]
 126:	d85e      	bhi.n	1e6 <mynewt::hw::sensor::new_sensor_listener+0x1e6>
 128:	e7ff      	b.n	12a <mynewt::hw::sensor::new_sensor_listener+0x12a>
 12a:	f240 0000 	movw	r0, #0
 12e:	f2c0 0000 	movt	r0, #0
 132:	9904      	ldr	r1, [sp, #16]
 134:	eb00 1201 	add.w	r2, r0, r1, lsl #4
 138:	010b      	lsls	r3, r1, #4
 13a:	f8dd c020 	ldr.w	ip, [sp, #32]
 13e:	f8c2 c008 	str.w	ip, [r2, #8]
 142:	f8dd e01c 	ldr.w	lr, [sp, #28]
 146:	f840 e003 	str.w	lr, [r0, r3]
 14a:	9806      	ldr	r0, [sp, #24]
 14c:	6050      	str	r0, [r2, #4]
 14e:	9b05      	ldr	r3, [sp, #20]
 150:	60d3      	str	r3, [r2, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:110
        sl_sensor_type: sensor_type,
 152:	9a16      	ldr	r2, [sp, #88]	; 0x58
 154:	9c17      	ldr	r4, [sp, #92]	; 0x5c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:111
        sl_func:        Some(wrap_sensor_listener),
 156:	f240 0500 	movw	r5, #0
 15a:	f2c0 0500 	movt	r5, #0
 15e:	952d      	str	r5, [sp, #180]	; 0xb4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:112
        sl_arg:         arg as *mut c_void,
 160:	9d18      	ldr	r5, [sp, #96]	; 0x60
 162:	2600      	movs	r6, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:113
        ..fill_zero!(sensor_listener)
 164:	9639      	str	r6, [sp, #228]	; 0xe4
 166:	9638      	str	r6, [sp, #224]	; 0xe0
 168:	9637      	str	r6, [sp, #220]	; 0xdc
 16a:	9636      	str	r6, [sp, #216]	; 0xd8
 16c:	9635      	str	r6, [sp, #212]	; 0xd4
 16e:	9634      	str	r6, [sp, #208]	; 0xd0
 170:	a82e      	add	r0, sp, #184	; 0xb8
 172:	a934      	add	r1, sp, #208	; 0xd0
 174:	2618      	movs	r6, #24
 176:	9203      	str	r2, [sp, #12]
 178:	4632      	mov	r2, r6
 17a:	9402      	str	r4, [sp, #8]
 17c:	9501      	str	r5, [sp, #4]
 17e:	f7ff fffe 	bl	0 <__aeabi_memcpy>
 182:	9000      	str	r0, [sp, #0]
 184:	e7ff      	b.n	186 <mynewt::hw::sensor::new_sensor_listener+0x186>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:109
    let listener = sensor_listener {
 186:	9803      	ldr	r0, [sp, #12]
 188:	9026      	str	r0, [sp, #152]	; 0x98
 18a:	9902      	ldr	r1, [sp, #8]
 18c:	9127      	str	r1, [sp, #156]	; 0x9c
 18e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 190:	9228      	str	r2, [sp, #160]	; 0xa0
 192:	9a01      	ldr	r2, [sp, #4]
 194:	9229      	str	r2, [sp, #164]	; 0xa4
 196:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 198:	932a      	str	r3, [sp, #168]	; 0xa8
 19a:	ab26      	add	r3, sp, #152	; 0x98
 19c:	f10d 0ce8 	add.w	ip, sp, #232	; 0xe8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:115
    Ok(listener)
 1a0:	46e6      	mov	lr, ip
 1a2:	e893 03f0 	ldmia.w	r3, {r4, r5, r6, r7, r8, r9}
 1a6:	e88e 03f0 	stmia.w	lr, {r4, r5, r6, r7, r8, r9}
 1aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 1ac:	f103 0e08 	add.w	lr, r3, #8
 1b0:	e89c 03f0 	ldmia.w	ip, {r4, r5, r6, r7, r8, r9}
 1b4:	e88e 03f0 	stmia.w	lr, {r4, r5, r6, r7, r8, r9}
 1b8:	f04f 0c00 	mov.w	ip, #0
 1bc:	f8c3 c000 	str.w	ip, [r3]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:116
}
 1c0:	b041      	add	sp, #260	; 0x104
 1c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:95
    let mut arg = MAX_SENSOR_LISTENERS + 1;
 1c6:	f240 0000 	movw	r0, #0
 1ca:	f2c0 0000 	movt	r0, #0
 1ce:	f7ff fffe 	bl	0 <core::panicking::panic>
 1d2:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:97
        let info = unsafe { SENSOR_LISTENERS[i] };
 1d4:	f240 0000 	movw	r0, #0
 1d8:	f2c0 0000 	movt	r0, #0
 1dc:	2202      	movs	r2, #2
 1de:	990a      	ldr	r1, [sp, #40]	; 0x28
 1e0:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
 1e4:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:104
    unsafe { SENSOR_LISTENERS[arg] = sensor_listener_info {
 1e6:	f240 0000 	movw	r0, #0
 1ea:	f2c0 0000 	movt	r0, #0
 1ee:	2202      	movs	r2, #2
 1f0:	9904      	ldr	r1, [sp, #16]
 1f2:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
 1f6:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6mynewt2hw6sensor20wrap_sensor_listener17h7a008544d0614689E:

00000000 <mynewt::hw::sensor::wrap_sensor_listener>:
_ZN6mynewt2hw6sensor20wrap_sensor_listener17h7a008544d0614689E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:119

///  Wrap the sensor value function into a sensor data function
extern "C" fn wrap_sensor_listener(
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   6:	f8dd c078 	ldr.w	ip, [sp, #120]	; 0x78
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	900b      	str	r0, [sp, #44]	; 0x2c
  12:	910c      	str	r1, [sp, #48]	; 0x30
  14:	920d      	str	r2, [sp, #52]	; 0x34
  16:	930f      	str	r3, [sp, #60]	; 0x3c
  18:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:126
    arg:           sensor_arg,
    sensor_data:   sensor_data_ptr,
    sensor_type:   sensor_type_t
) -> i32 {
    //  Use `arg` to fetch the `sensor_listener_info`
    let arg = arg as usize;
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	9011      	str	r0, [sp, #68]	; 0x44
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:127
    assert!(arg < MAX_SENSOR_LISTENERS, "bad sensor arg");
  20:	9811      	ldr	r0, [sp, #68]	; 0x44
  22:	2802      	cmp	r0, #2
  24:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
  28:	9409      	str	r4, [sp, #36]	; 0x24
  2a:	9508      	str	r5, [sp, #32]
  2c:	d307      	bcc.n	3e <mynewt::hw::sensor::wrap_sensor_listener+0x3e>
  2e:	e7ff      	b.n	30 <mynewt::hw::sensor::wrap_sensor_listener+0x30>
  30:	f240 0000 	movw	r0, #0
  34:	f2c0 0000 	movt	r0, #0
  38:	f7ff fffe 	bl	0 <core::panicking::panic>
  3c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:128
    let info = unsafe { SENSOR_LISTENERS[arg] };
  3e:	9811      	ldr	r0, [sp, #68]	; 0x44
  40:	2801      	cmp	r0, #1
  42:	9007      	str	r0, [sp, #28]
  44:	d878      	bhi.n	138 <mynewt::hw::sensor::wrap_sensor_listener+0x138>
  46:	e7ff      	b.n	48 <mynewt::hw::sensor::wrap_sensor_listener+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	9907      	ldr	r1, [sp, #28]
  52:	eb00 1201 	add.w	r2, r0, r1, lsl #4
  56:	010b      	lsls	r3, r1, #4
  58:	f8d2 c004 	ldr.w	ip, [r2, #4]
  5c:	f8d2 e008 	ldr.w	lr, [r2, #8]
  60:	68d2      	ldr	r2, [r2, #12]
  62:	9215      	str	r2, [sp, #84]	; 0x54
  64:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
  68:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  6c:	58c0      	ldr	r0, [r0, r3]
  6e:	9012      	str	r0, [sp, #72]	; 0x48
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:129
    assert!(!info.sensor_key.is_empty(), "missing sensor key");
  70:	9814      	ldr	r0, [sp, #80]	; 0x50
  72:	f7ff fffe 	bl	0 <mynewt::Strn::is_empty>
  76:	9006      	str	r0, [sp, #24]
  78:	e7ff      	b.n	7a <mynewt::hw::sensor::wrap_sensor_listener+0x7a>
  7a:	9806      	ldr	r0, [sp, #24]
  7c:	07c1      	lsls	r1, r0, #31
  7e:	2900      	cmp	r1, #0
  80:	d007      	beq.n	92 <mynewt::hw::sensor::wrap_sensor_listener+0x92>
  82:	e7ff      	b.n	84 <mynewt::hw::sensor::wrap_sensor_listener+0x84>
  84:	f240 0000 	movw	r0, #0
  88:	f2c0 0000 	movt	r0, #0
  8c:	f7ff fffe 	bl	0 <core::panicking::panic>
  90:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:132

    //  Check that the sensor data is valid
    if sensor_data.is_null() { return SYS_EINVAL }  //  Exit if data is missing
  92:	980d      	ldr	r0, [sp, #52]	; 0x34
  94:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::is_null>
  98:	9005      	str	r0, [sp, #20]
  9a:	e7ff      	b.n	9c <mynewt::hw::sensor::wrap_sensor_listener+0x9c>
  9c:	9805      	ldr	r0, [sp, #20]
  9e:	07c1      	lsls	r1, r0, #31
  a0:	2900      	cmp	r1, #0
  a2:	d007      	beq.n	b4 <mynewt::hw::sensor::wrap_sensor_listener+0xb4>
  a4:	e7ff      	b.n	a6 <mynewt::hw::sensor::wrap_sensor_listener+0xa6>
  a6:	f06f 0001 	mvn.w	r0, #1
  aa:	9010      	str	r0, [sp, #64]	; 0x40
  ac:	e7ff      	b.n	ae <mynewt::hw::sensor::wrap_sensor_listener+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:145
    (info.listener_func)(&sensor_value)
        .expect("sensor listener fail");

    //  Return 0 to Mynewt to indicate no error
    0
}
  ae:	9810      	ldr	r0, [sp, #64]	; 0x40
  b0:	b01a      	add	sp, #104	; 0x68
  b2:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:133
    assert!(!sensor.is_null(), "null sensor");
  b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  b6:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::is_null>
  ba:	9004      	str	r0, [sp, #16]
  bc:	e7ff      	b.n	be <mynewt::hw::sensor::wrap_sensor_listener+0xbe>
  be:	9804      	ldr	r0, [sp, #16]
  c0:	07c1      	lsls	r1, r0, #31
  c2:	2900      	cmp	r1, #0
  c4:	d007      	beq.n	d6 <mynewt::hw::sensor::wrap_sensor_listener+0xd6>
  c6:	e7ff      	b.n	c8 <mynewt::hw::sensor::wrap_sensor_listener+0xc8>
  c8:	f240 0000 	movw	r0, #0
  cc:	f2c0 0000 	movt	r0, #0
  d0:	f7ff fffe 	bl	0 <core::panicking::panic>
  d4:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:136
    let sensor_value = convert_sensor_data(sensor_data, info.sensor_key, sensor_type);
  d6:	990d      	ldr	r1, [sp, #52]	; 0x34
  d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
  da:	980e      	ldr	r0, [sp, #56]	; 0x38
  dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  de:	46ec      	mov	ip, sp
  e0:	f8cc 3004 	str.w	r3, [ip, #4]
  e4:	f8cc 0000 	str.w	r0, [ip]
  e8:	a817      	add	r0, sp, #92	; 0x5c
  ea:	f7ff fffe 	bl	0 <mynewt::hw::sensor::wrap_sensor_listener>
  ee:	e7ff      	b.n	f0 <mynewt::hw::sensor::wrap_sensor_listener+0xf0>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:137
    if let SensorValueType::None = sensor_value.val { assert!(false, "bad type"); }
  f0:	9818      	ldr	r0, [sp, #96]	; 0x60
  f2:	2800      	cmp	r0, #0
  f4:	d10c      	bne.n	110 <mynewt::hw::sensor::wrap_sensor_listener+0x110>
  f6:	e7ff      	b.n	f8 <mynewt::hw::sensor::wrap_sensor_listener+0xf8>
  f8:	2000      	movs	r0, #0
  fa:	2800      	cmp	r0, #0
  fc:	d107      	bne.n	10e <mynewt::hw::sensor::wrap_sensor_listener+0x10e>
  fe:	e7ff      	b.n	100 <mynewt::hw::sensor::wrap_sensor_listener+0x100>
 100:	f240 0000 	movw	r0, #0
 104:	f2c0 0000 	movt	r0, #0
 108:	f7ff fffe 	bl	0 <core::panicking::panic>
 10c:	defe      	udf	#254	; 0xfe
 10e:	e7ff      	b.n	110 <mynewt::hw::sensor::wrap_sensor_listener+0x110>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:140
    (info.listener_func)(&sensor_value)
 110:	9815      	ldr	r0, [sp, #84]	; 0x54
 112:	a917      	add	r1, sp, #92	; 0x5c
 114:	9003      	str	r0, [sp, #12]
 116:	4608      	mov	r0, r1
 118:	9903      	ldr	r1, [sp, #12]
 11a:	4788      	blx	r1
 11c:	9002      	str	r0, [sp, #8]
 11e:	e7ff      	b.n	120 <mynewt::hw::sensor::wrap_sensor_listener+0x120>
 120:	f240 0100 	movw	r1, #0
 124:	f2c0 0100 	movt	r1, #0
 128:	2214      	movs	r2, #20
 12a:	9802      	ldr	r0, [sp, #8]
 12c:	f7ff fffe 	bl	0 <core::result::Result<T,E>::expect>
 130:	e7ff      	b.n	132 <mynewt::hw::sensor::wrap_sensor_listener+0x132>
 132:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:144
    0
 134:	9010      	str	r0, [sp, #64]	; 0x40
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:145
}
 136:	e7ba      	b.n	ae <mynewt::hw::sensor::wrap_sensor_listener+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:128
    let info = unsafe { SENSOR_LISTENERS[arg] };
 138:	f240 0000 	movw	r0, #0
 13c:	f2c0 0000 	movt	r0, #0
 140:	2202      	movs	r2, #2
 142:	9907      	ldr	r1, [sp, #28]
 144:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
 148:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6mynewt2hw6sensor19convert_sensor_data17h086e35ed9e215af6E:

00000000 <mynewt::hw::sensor::convert_sensor_data>:
_ZN6mynewt2hw6sensor19convert_sensor_data17h086e35ed9e215af6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:167
];

///  Convert the sensor data received from Mynewt into a `SensorValue` for transmission, which includes the sensor data key. 
///  `sensor_type` indicates the type of data in `sensor_data`.
#[allow(non_snake_case, unused_variables)]
fn convert_sensor_data(sensor_data: sensor_data_ptr, sensor_key: &'static Strn, sensor_type: sensor_type_t) -> SensorValue {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0da      	sub	sp, #360	; 0x168
   4:	9b5f      	ldr	r3, [sp, #380]	; 0x17c
   6:	f8dd c178 	ldr.w	ip, [sp, #376]	; 0x178
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	9112      	str	r1, [sp, #72]	; 0x48
  10:	9213      	str	r2, [sp, #76]	; 0x4c
  12:	9315      	str	r3, [sp, #84]	; 0x54
  14:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:170
    //  Construct and return a new `SensorValue` (without semicolon)
    SensorValue {
        key: sensor_key,
  18:	9913      	ldr	r1, [sp, #76]	; 0x4c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:172
        val: match sensor_type {
            SENSOR_TYPE_AMBIENT_TEMPERATURE_RAW => {  //  If this is raw temperature...
  1a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  1e:	f082 6280 	eor.w	r2, r2, #67108864	; 0x4000000
  22:	431a      	orrs	r2, r3
  24:	2a00      	cmp	r2, #0
  26:	f8cd e044 	str.w	lr, [sp, #68]	; 0x44
  2a:	9410      	str	r4, [sp, #64]	; 0x40
  2c:	900f      	str	r0, [sp, #60]	; 0x3c
  2e:	910e      	str	r1, [sp, #56]	; 0x38
  30:	f040 8102 	bne.w	238 <mynewt::hw::sensor::convert_sensor_data+0x238>
  34:	e7ff      	b.n	36 <mynewt::hw::sensor::convert_sensor_data+0x36>
  36:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:174
                //  Interpret the sensor data as a `sensor_temp_raw_data` struct that contains raw temp.
                let mut rawtempdata = fill_zero!(sensor_temp_raw_data);
  38:	f88d 0070 	strb.w	r0, [sp, #112]	; 0x70
  3c:	901b      	str	r0, [sp, #108]	; 0x6c
  3e:	f89d 0070 	ldrb.w	r0, [sp, #112]	; 0x70
  42:	f88d 0068 	strb.w	r0, [sp, #104]	; 0x68
  46:	981b      	ldr	r0, [sp, #108]	; 0x6c
  48:	9019      	str	r0, [sp, #100]	; 0x64
  4a:	e7ff      	b.n	4c <mynewt::hw::sensor::convert_sensor_data+0x4c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:175
                let rc = unsafe { get_temp_raw_data(sensor_data, &mut rawtempdata) };
  4c:	9812      	ldr	r0, [sp, #72]	; 0x48
  4e:	a919      	add	r1, sp, #100	; 0x64
  50:	f7ff fffe 	bl	0 <get_temp_raw_data>
  54:	901d      	str	r0, [sp, #116]	; 0x74
  56:	e7ff      	b.n	58 <mynewt::hw::sensor::convert_sensor_data+0x58>
  58:	a81d      	add	r0, sp, #116	; 0x74
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:176
                assert_eq!(rc, 0, "rawtmp fail");
  5a:	901e      	str	r0, [sp, #120]	; 0x78
  5c:	f240 0000 	movw	r0, #0
  60:	f2c0 0000 	movt	r0, #0
  64:	901f      	str	r0, [sp, #124]	; 0x7c
  66:	981e      	ldr	r0, [sp, #120]	; 0x78
  68:	9020      	str	r0, [sp, #128]	; 0x80
  6a:	981f      	ldr	r0, [sp, #124]	; 0x7c
  6c:	9021      	str	r0, [sp, #132]	; 0x84
  6e:	9820      	ldr	r0, [sp, #128]	; 0x80
  70:	6800      	ldr	r0, [r0, #0]
  72:	9921      	ldr	r1, [sp, #132]	; 0x84
  74:	6809      	ldr	r1, [r1, #0]
  76:	4288      	cmp	r0, r1
  78:	d014      	beq.n	a4 <mynewt::hw::sensor::convert_sensor_data+0xa4>
  7a:	e7ff      	b.n	7c <mynewt::hw::sensor::convert_sensor_data+0x7c>
  7c:	9820      	ldr	r0, [sp, #128]	; 0x80
  7e:	9031      	str	r0, [sp, #196]	; 0xc4
  80:	9821      	ldr	r0, [sp, #132]	; 0x84
  82:	9032      	str	r0, [sp, #200]	; 0xc8
  84:	4668      	mov	r0, sp
  86:	2100      	movs	r1, #0
  88:	6001      	str	r1, [r0, #0]
  8a:	f240 0100 	movw	r1, #0
  8e:	f2c0 0100 	movt	r1, #0
  92:	f240 0300 	movw	r3, #0
  96:	f2c0 0300 	movt	r3, #0
  9a:	a833      	add	r0, sp, #204	; 0xcc
  9c:	2201      	movs	r2, #1
  9e:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  a2:	e012      	b.n	ca <mynewt::hw::sensor::convert_sensor_data+0xca>
  a4:	a819      	add	r0, sp, #100	; 0x64
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:178
                //  Check that the raw temperature data is valid.
                assert_ne!(rawtempdata.strd_temp_raw_is_valid, 0, "bad rawtmp");                
  a6:	3004      	adds	r0, #4
  a8:	903c      	str	r0, [sp, #240]	; 0xf0
  aa:	f240 0000 	movw	r0, #0
  ae:	f2c0 0000 	movt	r0, #0
  b2:	903d      	str	r0, [sp, #244]	; 0xf4
  b4:	983c      	ldr	r0, [sp, #240]	; 0xf0
  b6:	903e      	str	r0, [sp, #248]	; 0xf8
  b8:	983d      	ldr	r0, [sp, #244]	; 0xf4
  ba:	903f      	str	r0, [sp, #252]	; 0xfc
  bc:	983e      	ldr	r0, [sp, #248]	; 0xf8
  be:	7800      	ldrb	r0, [r0, #0]
  c0:	993f      	ldr	r1, [sp, #252]	; 0xfc
  c2:	7809      	ldrb	r1, [r1, #0]
  c4:	4288      	cmp	r0, r1
  c6:	d04f      	beq.n	168 <mynewt::hw::sensor::convert_sensor_data+0x168>
  c8:	e062      	b.n	190 <mynewt::hw::sensor::convert_sensor_data+0x190>
  ca:	a831      	add	r0, sp, #196	; 0xc4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:176
                assert_eq!(rc, 0, "rawtmp fail");
  cc:	902e      	str	r0, [sp, #184]	; 0xb8
  ce:	a832      	add	r0, sp, #200	; 0xc8
  d0:	902f      	str	r0, [sp, #188]	; 0xbc
  d2:	a833      	add	r0, sp, #204	; 0xcc
  d4:	9030      	str	r0, [sp, #192]	; 0xc0
  d6:	982e      	ldr	r0, [sp, #184]	; 0xb8
  d8:	9039      	str	r0, [sp, #228]	; 0xe4
  da:	982f      	ldr	r0, [sp, #188]	; 0xbc
  dc:	903a      	str	r0, [sp, #232]	; 0xe8
  de:	9830      	ldr	r0, [sp, #192]	; 0xc0
  e0:	903b      	str	r0, [sp, #236]	; 0xec
  e2:	9839      	ldr	r0, [sp, #228]	; 0xe4
  e4:	f240 0100 	movw	r1, #0
  e8:	f2c0 0100 	movt	r1, #0
  ec:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  f0:	900d      	str	r0, [sp, #52]	; 0x34
  f2:	910c      	str	r1, [sp, #48]	; 0x30
  f4:	e7ff      	b.n	f6 <mynewt::hw::sensor::convert_sensor_data+0xf6>
  f6:	983a      	ldr	r0, [sp, #232]	; 0xe8
  f8:	f240 0100 	movw	r1, #0
  fc:	f2c0 0100 	movt	r1, #0
 100:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 104:	900b      	str	r0, [sp, #44]	; 0x2c
 106:	910a      	str	r1, [sp, #40]	; 0x28
 108:	e7ff      	b.n	10a <mynewt::hw::sensor::convert_sensor_data+0x10a>
 10a:	983b      	ldr	r0, [sp, #236]	; 0xec
 10c:	f240 0100 	movw	r1, #0
 110:	f2c0 0100 	movt	r1, #0
 114:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 118:	9009      	str	r0, [sp, #36]	; 0x24
 11a:	9108      	str	r1, [sp, #32]
 11c:	e7ff      	b.n	11e <mynewt::hw::sensor::convert_sensor_data+0x11e>
 11e:	980d      	ldr	r0, [sp, #52]	; 0x34
 120:	9028      	str	r0, [sp, #160]	; 0xa0
 122:	990c      	ldr	r1, [sp, #48]	; 0x30
 124:	9129      	str	r1, [sp, #164]	; 0xa4
 126:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 128:	922a      	str	r2, [sp, #168]	; 0xa8
 12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 12c:	932b      	str	r3, [sp, #172]	; 0xac
 12e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 132:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 136:	f8dd e020 	ldr.w	lr, [sp, #32]
 13a:	f8cd e0b4 	str.w	lr, [sp, #180]	; 0xb4
 13e:	466c      	mov	r4, sp
 140:	2503      	movs	r5, #3
 142:	6025      	str	r5, [r4, #0]
 144:	f240 0100 	movw	r1, #0
 148:	f2c0 0100 	movt	r1, #0
 14c:	a822      	add	r0, sp, #136	; 0x88
 14e:	ab28      	add	r3, sp, #160	; 0xa0
 150:	462a      	mov	r2, r5
 152:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 156:	e7ff      	b.n	2 <mynewt::hw::sensor::convert_sensor_data+0x2>
 158:	f240 0100 	movw	r1, #0
 15c:	f2c0 0100 	movt	r1, #0
 160:	a822      	add	r0, sp, #136	; 0x88
 162:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 166:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:178
                assert_ne!(rawtempdata.strd_temp_raw_is_valid, 0, "bad rawtmp");                
 168:	983e      	ldr	r0, [sp, #248]	; 0xf8
 16a:	904f      	str	r0, [sp, #316]	; 0x13c
 16c:	983f      	ldr	r0, [sp, #252]	; 0xfc
 16e:	9050      	str	r0, [sp, #320]	; 0x140
 170:	4668      	mov	r0, sp
 172:	2100      	movs	r1, #0
 174:	6001      	str	r1, [r0, #0]
 176:	f240 0100 	movw	r1, #0
 17a:	f2c0 0100 	movt	r1, #0
 17e:	f240 0300 	movw	r3, #0
 182:	f2c0 0300 	movt	r3, #0
 186:	a851      	add	r0, sp, #324	; 0x144
 188:	2201      	movs	r2, #1
 18a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 18e:	e004      	b.n	19a <mynewt::hw::sensor::convert_sensor_data+0x19a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:180
                //  Raw temperature data is valid.  Return it.
                SensorValueType::Uint(rawtempdata.strd_temp_raw)  //  Raw Temperature in integer (0 to 4095)
 190:	9819      	ldr	r0, [sp, #100]	; 0x64
 192:	9018      	str	r0, [sp, #96]	; 0x60
 194:	2001      	movs	r0, #1
 196:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:171
        val: match sensor_type {
 198:	e05e      	b.n	258 <mynewt::hw::sensor::convert_sensor_data+0x258>
 19a:	a84f      	add	r0, sp, #316	; 0x13c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:178
                assert_ne!(rawtempdata.strd_temp_raw_is_valid, 0, "bad rawtmp");                
 19c:	904c      	str	r0, [sp, #304]	; 0x130
 19e:	a850      	add	r0, sp, #320	; 0x140
 1a0:	904d      	str	r0, [sp, #308]	; 0x134
 1a2:	a851      	add	r0, sp, #324	; 0x144
 1a4:	904e      	str	r0, [sp, #312]	; 0x138
 1a6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1a8:	9057      	str	r0, [sp, #348]	; 0x15c
 1aa:	984d      	ldr	r0, [sp, #308]	; 0x134
 1ac:	9058      	str	r0, [sp, #352]	; 0x160
 1ae:	984e      	ldr	r0, [sp, #312]	; 0x138
 1b0:	9059      	str	r0, [sp, #356]	; 0x164
 1b2:	9857      	ldr	r0, [sp, #348]	; 0x15c
 1b4:	f240 0100 	movw	r1, #0
 1b8:	f2c0 0100 	movt	r1, #0
 1bc:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 1c0:	9007      	str	r0, [sp, #28]
 1c2:	9106      	str	r1, [sp, #24]
 1c4:	e7ff      	b.n	1c6 <mynewt::hw::sensor::convert_sensor_data+0x1c6>
 1c6:	9858      	ldr	r0, [sp, #352]	; 0x160
 1c8:	f240 0100 	movw	r1, #0
 1cc:	f2c0 0100 	movt	r1, #0
 1d0:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 1d4:	9005      	str	r0, [sp, #20]
 1d6:	9104      	str	r1, [sp, #16]
 1d8:	e7ff      	b.n	1da <mynewt::hw::sensor::convert_sensor_data+0x1da>
 1da:	9859      	ldr	r0, [sp, #356]	; 0x164
 1dc:	f240 0100 	movw	r1, #0
 1e0:	f2c0 0100 	movt	r1, #0
 1e4:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
 1e8:	9003      	str	r0, [sp, #12]
 1ea:	9102      	str	r1, [sp, #8]
 1ec:	e7ff      	b.n	1ee <mynewt::hw::sensor::convert_sensor_data+0x1ee>
 1ee:	9807      	ldr	r0, [sp, #28]
 1f0:	9046      	str	r0, [sp, #280]	; 0x118
 1f2:	9906      	ldr	r1, [sp, #24]
 1f4:	9147      	str	r1, [sp, #284]	; 0x11c
 1f6:	9a05      	ldr	r2, [sp, #20]
 1f8:	9248      	str	r2, [sp, #288]	; 0x120
 1fa:	9b04      	ldr	r3, [sp, #16]
 1fc:	9349      	str	r3, [sp, #292]	; 0x124
 1fe:	f8dd c00c 	ldr.w	ip, [sp, #12]
 202:	f8cd c128 	str.w	ip, [sp, #296]	; 0x128
 206:	f8dd e008 	ldr.w	lr, [sp, #8]
 20a:	f8cd e12c 	str.w	lr, [sp, #300]	; 0x12c
 20e:	466c      	mov	r4, sp
 210:	2503      	movs	r5, #3
 212:	6025      	str	r5, [r4, #0]
 214:	f240 0100 	movw	r1, #0
 218:	f2c0 0100 	movt	r1, #0
 21c:	a840      	add	r0, sp, #256	; 0x100
 21e:	ab46      	add	r3, sp, #280	; 0x118
 220:	462a      	mov	r2, r5
 222:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 226:	e7ff      	b.n	2 <mynewt::hw::sensor::convert_sensor_data+0x2>
 228:	f240 0100 	movw	r1, #0
 22c:	f2c0 0100 	movt	r1, #0
 230:	a840      	add	r0, sp, #256	; 0x100
 232:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 236:	defe      	udf	#254	; 0xfe
 238:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:183
            }
            //  Unknown type of sensor value
            _ => { assert!(false, "sensor type"); SensorValueType::Uint(0) }
 23a:	2800      	cmp	r0, #0
 23c:	d107      	bne.n	24e <mynewt::hw::sensor::convert_sensor_data+0x24e>
 23e:	e7ff      	b.n	240 <mynewt::hw::sensor::convert_sensor_data+0x240>
 240:	f240 0000 	movw	r0, #0
 244:	f2c0 0000 	movt	r0, #0
 248:	f7ff fffe 	bl	0 <core::panicking::panic>
 24c:	defe      	udf	#254	; 0xfe
 24e:	2000      	movs	r0, #0
 250:	9018      	str	r0, [sp, #96]	; 0x60
 252:	2001      	movs	r0, #1
 254:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:171
        val: match sensor_type {
 256:	e7ff      	b.n	258 <mynewt::hw::sensor::convert_sensor_data+0x258>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:169
    SensorValue {
 258:	980e      	ldr	r0, [sp, #56]	; 0x38
 25a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 25c:	6008      	str	r0, [r1, #0]
 25e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 260:	9b18      	ldr	r3, [sp, #96]	; 0x60
 262:	608b      	str	r3, [r1, #8]
 264:	604a      	str	r2, [r1, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:186
        }
    }
}
 266:	b05a      	add	sp, #360	; 0x168
 268:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN6mynewt2hw6sensor21null_sensor_data_func17h22bc01955fd253adE:

00000000 <mynewt::hw::sensor::null_sensor_data_func>:
_ZN6mynewt2hw6sensor21null_sensor_data_func17h22bc01955fd253adE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:197
    sl_func: Some(null_sensor_data_func),
    ..fill_zero!(sensor_listener)
};

///  Define a default sensor data function in case there is none.
extern fn null_sensor_data_func(
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b088      	sub	sp, #32
   4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9003      	str	r0, [sp, #12]
  12:	9104      	str	r1, [sp, #16]
  14:	9205      	str	r2, [sp, #20]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:202
    _sensor: sensor_ptr, 
    _arg: sensor_arg, 
    _sensor_data: sensor_data_ptr, 
    _sensor_type: sensor_type_t) -> i32
    { 0 }
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	9401      	str	r4, [sp, #4]
  24:	9500      	str	r5, [sp, #0]
  26:	b008      	add	sp, #32
  28:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN6mynewt2hw6sensor22null_sensor_value_func17hd8c4d7c519208173E:

00000000 <mynewt::hw::sensor::null_sensor_value_func>:
_ZN6mynewt2hw6sensor22null_sensor_value_func17hd8c4d7c519208173E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:205

///  Define a default sensor value function in case there is none.
fn null_sensor_value_func(
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor.rs:208
    _sensor_value: &SensorValue
    ) -> MynewtResult<()> 
    { Ok(()) }
   8:	9002      	str	r0, [sp, #8]
   a:	2001      	movs	r0, #1
   c:	9002      	str	r0, [sp, #8]
   e:	9802      	ldr	r0, [sp, #8]
  10:	9100      	str	r1, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.1ky0fvcjmrx4btek.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1ky0fvcjmrx4btek
00000153 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17hab07d86969bf33e0E	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17hab07d86969bf33e0E
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hb67ccb3520c9e319E	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hb67ccb3520c9e319E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17hab07d86969bf33e0E	0000003c .hidden core::str::<impl str>::len
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hb67ccb3520c9e319E	00000014 .hidden core::str::<impl str>::as_ptr
00000000         *UND*	00000000 core::slice::<impl [T]>::len



Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17hab07d86969bf33e0E:

00000000 <core::str::<impl str>::len>:
_ZN4core3str21_$LT$impl$u20$str$GT$3len17hab07d86969bf33e0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2070
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9008      	str	r0, [sp, #32]
  12:	9109      	str	r1, [sp, #36]	; 0x24
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	910b      	str	r1, [sp, #44]	; 0x2c
  1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$3len17hab07d86969bf33e0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
  20:	9205      	str	r2, [sp, #20]
  22:	9304      	str	r3, [sp, #16]
  24:	9003      	str	r0, [sp, #12]
  26:	9102      	str	r1, [sp, #8]
  28:	e7ff      	b.n	2a <core::str::<impl str>::len+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  32:	9001      	str	r0, [sp, #4]
  34:	e7ff      	b.n	36 <core::str::<impl str>::len+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2072
  36:	9801      	ldr	r0, [sp, #4]
  38:	b00c      	add	sp, #48	; 0x30
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hb67ccb3520c9e319E:

00000000 <core::str::<impl str>::as_ptr>:
_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hb67ccb3520c9e319E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2217
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2218
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2219
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.1loi7wd5wgqsydi7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1loi7wd5wgqsydi7
000001d4 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
00000092 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000af l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000bb l       .debug_str	00000000 
000000c4 l       .debug_str	00000000 
000000d1 l       .debug_str	00000000 
000000da l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000000 l     F .text._ZN9cstr_core4CStr17to_bytes_with_nul17h53a1a8c4aa5da46eE	00000016 cstr_core::CStr::to_bytes_with_nul
00000000 l    d  .text._ZN9cstr_core4CStr17to_bytes_with_nul17h53a1a8c4aa5da46eE	00000000 .text._ZN9cstr_core4CStr17to_bytes_with_nul17h53a1a8c4aa5da46eE
00000000 l    d  .text._ZN87_$LT$cstr_core..CStr$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hadc69dca7fd9247aE	00000000 .text._ZN87_$LT$cstr_core..CStr$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hadc69dca7fd9247aE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN87_$LT$cstr_core..CStr$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hadc69dca7fd9247aE	00000026 <cstr_core::CStr as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul



Disassembly of section .text._ZN9cstr_core4CStr17to_bytes_with_nul17h53a1a8c4aa5da46eE:

00000000 <cstr_core::CStr::to_bytes_with_nul>:
_ZN9cstr_core4CStr17to_bytes_with_nul17h53a1a8c4aa5da46eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1056
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes_with_nul(), b"foo\0");
    /// ```
    #[inline]
    pub fn to_bytes_with_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1057
        unsafe { &*(&self.inner as *const [c_char] as *const [u8]) }
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1058
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN87_$LT$cstr_core..CStr$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hadc69dca7fd9247aE:

00000000 <<cstr_core::CStr as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>:
_ZN87_$LT$cstr_core..CStr$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hadc69dca7fd9247aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:177
}

/// Convert the type to array of bytes that may or may not end with null. CStr always ends with null.
impl ToBytesOptionalNull for CStr {
    /// Convert the type to array of bytes that may or may not end with null. CStr always ends with null.
    fn to_bytes_optional_nul(&self) -> &[u8] {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:178
        self.to_bytes_with_nul()
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <<cstr_core::CStr as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <<cstr_core::CStr as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x1e>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:179
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9900      	ldr	r1, [sp, #0]
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.1nnbew0hpgunolhi.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1nnbew0hpgunolhi
00001c15 l       .debug_str	00000000 
000022fc l       .debug_str	00000000 
00002303 l       .debug_str	00000000 
00002318 l       .debug_str	00000000 
00002362 l       .debug_str	00000000 
00002390 l       .debug_str	00000000 
00002395 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000de l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000028f l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
0000033c l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
0000040f l       .debug_str	00000000 
0000041b l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
0000043e l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
0000045d l       .debug_str	00000000 
00000464 l       .debug_str	00000000 
00000484 l       .debug_str	00000000 
0000048b l       .debug_str	00000000 
00000493 l       .debug_str	00000000 
0000049d l       .debug_str	00000000 
000004a8 l       .debug_str	00000000 
000004b1 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004c8 l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
000004d5 l       .debug_str	00000000 
000004dc l       .debug_str	00000000 
000004e4 l       .debug_str	00000000 
000004ec l       .debug_str	00000000 
000004f6 l       .debug_str	00000000 
000004fc l       .debug_str	00000000 
00000503 l       .debug_str	00000000 
0000050a l       .debug_str	00000000 
00000537 l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
00000578 l       .debug_str	00000000 
00000587 l       .debug_str	00000000 
00000597 l       .debug_str	00000000 
000005a7 l       .debug_str	00000000 
000005af l       .debug_str	00000000 
000005d8 l       .debug_str	00000000 
00000636 l       .debug_str	00000000 
0000069c l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
000006ab l       .debug_str	00000000 
000006b4 l       .debug_str	00000000 
000006d2 l       .debug_str	00000000 
000006e2 l       .debug_str	00000000 
000006f0 l       .debug_str	00000000 
000006fb l       .debug_str	00000000 
00000708 l       .debug_str	00000000 
00000717 l       .debug_str	00000000 
0000072d l       .debug_str	00000000 
00000737 l       .debug_str	00000000 
00000740 l       .debug_str	00000000 
00000749 l       .debug_str	00000000 
0000076f l       .debug_str	00000000 
00000785 l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
000007a6 l       .debug_str	00000000 
000007ae l       .debug_str	00000000 
000007cf l       .debug_str	00000000 
000007e6 l       .debug_str	00000000 
000007eb l       .debug_str	00000000 
000007f3 l       .debug_str	00000000 
000007fc l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
00000816 l       .debug_str	00000000 
0000081a l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
0000082d l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
00000840 l       .debug_str	00000000 
00000848 l       .debug_str	00000000 
00000872 l       .debug_str	00000000 
000008ee l       .debug_str	00000000 
00000972 l       .debug_str	00000000 
00000a6e l       .debug_str	00000000 
00000b72 l       .debug_str	00000000 
00000b80 l       .debug_str	00000000 
00000b8b l       .debug_str	00000000 
00000b95 l       .debug_str	00000000 
00000ba9 l       .debug_str	00000000 
00000bb4 l       .debug_str	00000000 
00000be2 l       .debug_str	00000000 
00000c5d l       .debug_str	00000000 
00000ce0 l       .debug_str	00000000 
00000cee l       .debug_str	00000000 
00000d4d l       .debug_str	00000000 
00000db4 l       .debug_str	00000000 
00000dca l       .debug_str	00000000 
00000dda l       .debug_str	00000000 
00000de9 l       .debug_str	00000000 
00000ded l       .debug_str	00000000 
00000df4 l       .debug_str	00000000 
00000dfa l       .debug_str	00000000 
00000dfe l       .debug_str	00000000 
00000e04 l       .debug_str	00000000 
00000e0a l       .debug_str	00000000 
00000e16 l       .debug_str	00000000 
00000e1e l       .debug_str	00000000 
00000e24 l       .debug_str	00000000 
00000e2c l       .debug_str	00000000 
00000e32 l       .debug_str	00000000 
00000e55 l       .debug_str	00000000 
00000e65 l       .debug_str	00000000 
00000e98 l       .debug_str	00000000 
00000ed8 l       .debug_str	00000000 
00000f20 l       .debug_str	00000000 
00000f24 l       .debug_str	00000000 
00000f2a l       .debug_str	00000000 
00000f30 l       .debug_str	00000000 
00000f36 l       .debug_str	00000000 
00000f48 l       .debug_str	00000000 
00000f7d l       .debug_str	00000000 
00000fbf l       .debug_str	00000000 
00001009 l       .debug_str	00000000 
0000100d l       .debug_str	00000000 
00001013 l       .debug_str	00000000 
00001019 l       .debug_str	00000000 
0000101f l       .debug_str	00000000 
00001031 l       .debug_str	00000000 
00001066 l       .debug_str	00000000 
000010a8 l       .debug_str	00000000 
000010f2 l       .debug_str	00000000 
000010f6 l       .debug_str	00000000 
000010fc l       .debug_str	00000000 
00001102 l       .debug_str	00000000 
00001108 l       .debug_str	00000000 
0000110e l       .debug_str	00000000 
0000111f l       .debug_str	00000000 
00001153 l       .debug_str	00000000 
00001194 l       .debug_str	00000000 
000011dd l       .debug_str	00000000 
000011e2 l       .debug_str	00000000 
000011e7 l       .debug_str	00000000 
000011eb l       .debug_str	00000000 
000011f1 l       .debug_str	00000000 
000011f7 l       .debug_str	00000000 
000011fd l       .debug_str	00000000 
0000120e l       .debug_str	00000000 
00001242 l       .debug_str	00000000 
00001283 l       .debug_str	00000000 
000012cc l       .debug_str	00000000 
000012d0 l       .debug_str	00000000 
000012d9 l       .debug_str	00000000 
000012ea l       .debug_str	00000000 
0000131e l       .debug_str	00000000 
0000135f l       .debug_str	00000000 
000013a8 l       .debug_str	00000000 
000013ad l       .debug_str	00000000 
000013b1 l       .debug_str	00000000 
000013ba l       .debug_str	00000000 
000013c1 l       .debug_str	00000000 
000013c9 l       .debug_str	00000000 
000013db l       .debug_str	00000000 
00001410 l       .debug_str	00000000 
00001452 l       .debug_str	00000000 
0000149c l       .debug_str	00000000 
000014a0 l       .debug_str	00000000 
000014a6 l       .debug_str	00000000 
000014ac l       .debug_str	00000000 
000014b2 l       .debug_str	00000000 
000014b8 l       .debug_str	00000000 
000014c0 l       .debug_str	00000000 
000014ce l       .debug_str	00000000 
000014dd l       .debug_str	00000000 
000014ee l       .debug_str	00000000 
000014f9 l       .debug_str	00000000 
00001504 l       .debug_str	00000000 
0000150f l       .debug_str	00000000 
00001516 l       .debug_str	00000000 
00001539 l       .debug_str	00000000 
0000154b l       .debug_str	00000000 
00001580 l       .debug_str	00000000 
000015c2 l       .debug_str	00000000 
0000160c l       .debug_str	00000000 
00001610 l       .debug_str	00000000 
0000161a l       .debug_str	00000000 
0000162c l       .debug_str	00000000 
00001661 l       .debug_str	00000000 
000016a3 l       .debug_str	00000000 
000016ed l       .debug_str	00000000 
000016f2 l       .debug_str	00000000 
000016fc l       .debug_str	00000000 
0000170e l       .debug_str	00000000 
00001743 l       .debug_str	00000000 
00001785 l       .debug_str	00000000 
000017cf l       .debug_str	00000000 
000017e3 l       .debug_str	00000000 
000017e7 l       .debug_str	00000000 
000017f5 l       .debug_str	00000000 
00001805 l       .debug_str	00000000 
0000180e l       .debug_str	00000000 
00001819 l       .debug_str	00000000 
00001828 l       .debug_str	00000000 
0000183d l       .debug_str	00000000 
0000186e l       .debug_str	00000000 
0000190b l       .debug_str	00000000 
000019b0 l       .debug_str	00000000 
000019bb l       .debug_str	00000000 
000019c4 l       .debug_str	00000000 
000019e5 l       .debug_str	00000000 
000019f8 l       .debug_str	00000000 
00001a2e l       .debug_str	00000000 
00001ab1 l       .debug_str	00000000 
00001b3c l       .debug_str	00000000 
00001b58 l       .debug_str	00000000 
00001ba4 l       .debug_str	00000000 
00001bf8 l       .debug_str	00000000 
00001c29 l       .debug_str	00000000 
00001c75 l       .debug_str	00000000 
00001cc9 l       .debug_str	00000000 
00001cdf l       .debug_str	00000000 
00001cf3 l       .debug_str	00000000 
00001d3a l       .debug_str	00000000 
00001d89 l       .debug_str	00000000 
00001d92 l       .debug_str	00000000 
00001da0 l       .debug_str	00000000 
00001dd1 l       .debug_str	00000000 
00001dd7 l       .debug_str	00000000 
00001ddf l       .debug_str	00000000 
00001de6 l       .debug_str	00000000 
00001dee l       .debug_str	00000000 
00001df9 l       .debug_str	00000000 
00001e01 l       .debug_str	00000000 
00001e10 l       .debug_str	00000000 
00001e14 l       .debug_str	00000000 
00001e1f l       .debug_str	00000000 
00001e2b l       .debug_str	00000000 
00001e36 l       .debug_str	00000000 
00001e47 l       .debug_str	00000000 
00001e4d l       .debug_str	00000000 
00001e55 l       .debug_str	00000000 
00001e5c l       .debug_str	00000000 
00001e66 l       .debug_str	00000000 
00001e6e l       .debug_str	00000000 
00001e76 l       .debug_str	00000000 
00001e98 l       .debug_str	00000000 
00001ea3 l       .debug_str	00000000 
00001eaf l       .debug_str	00000000 
00001eb7 l       .debug_str	00000000 
00001ec0 l       .debug_str	00000000 
00001ecb l       .debug_str	00000000 
00001ed2 l       .debug_str	00000000 
00001edd l       .debug_str	00000000 
00001ee8 l       .debug_str	00000000 
00001ef8 l       .debug_str	00000000 
00001f02 l       .debug_str	00000000 
00001f08 l       .debug_str	00000000 
00001f2a l       .debug_str	00000000 
00001f62 l       .debug_str	00000000 
00001fa2 l       .debug_str	00000000 
00001fa9 l       .debug_str	00000000 
00001fb1 l       .debug_str	00000000 
00001fc8 l       .debug_str	00000000 
00001fd1 l       .debug_str	00000000 
00001fe1 l       .debug_str	00000000 
00001ff0 l       .debug_str	00000000 
00001ff8 l       .debug_str	00000000 
00001fff l       .debug_str	00000000 
00002007 l       .debug_str	00000000 
00002025 l       .debug_str	00000000 
00002035 l       .debug_str	00000000 
00002068 l       .debug_str	00000000 
0000207d l       .debug_str	00000000 
00002086 l       .debug_str	00000000 
000020e3 l       .debug_str	00000000 
00002148 l       .debug_str	00000000 
00002152 l       .debug_str	00000000 
00002162 l       .debug_str	00000000 
00002177 l       .debug_str	00000000 
0000217f l       .debug_str	00000000 
000021e3 l       .debug_str	00000000 
0000224f l       .debug_str	00000000 
00002256 l       .debug_str	00000000 
0000225e l       .debug_str	00000000 
0000227c l       .debug_str	00000000 
0000228c l       .debug_str	00000000 
000022bf l       .debug_str	00000000 
000022d4 l       .debug_str	00000000 
000022e7 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h338d2aa41f137666E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h338d2aa41f137666E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h338d2aa41f137666E	00000026 core::ptr::<impl *mut T>::is_null
00000000         *UND*	00000000 core::ptr::null_mut



Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h338d2aa41f137666E:

00000000 <core::ptr::<impl *mut T>::is_null>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h338d2aa41f137666E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1588
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1591
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	f7ff fffe 	bl	0 <core::ptr::null_mut>
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <core::ptr::<impl *mut T>::is_null+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	9900      	ldr	r1, [sp, #0]
  1a:	1a42      	subs	r2, r0, r1
  1c:	fab2 f282 	clz	r2, r2
  20:	0950      	lsrs	r0, r2, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1592
  22:	b004      	add	sp, #16
  24:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.1rsf583wx0wd74cs.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1rsf583wx0wd74cs
00000131 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000092 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000000 l    d  .text._ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf839f106045fa6ebE	00000000 .text._ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf839f106045fa6ebE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf839f106045fa6ebE	00000054 .hidden <u32 as core::iter::range::Step>::add_usize
00000000         *UND*	00000000 .hidden core::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u32>::try_from
00000000         *UND*	00000000 .hidden core::num::<impl u32>::checked_add



Disassembly of section .text._ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf839f106045fa6ebE:

00000000 <<u32 as core::iter::range::Step>::add_usize>:
_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf839f106045fa6ebE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
   c:	9804      	ldr	r0, [sp, #16]
   e:	9202      	str	r2, [sp, #8]
  10:	9301      	str	r3, [sp, #4]
  12:	f7ff fffe 	bl	0 <core::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u32>::try_from>
  16:	9108      	str	r1, [sp, #32]
  18:	9007      	str	r0, [sp, #28]
  1a:	e7ff      	b.n	1c <<u32 as core::iter::range::Step>::add_usize+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  1c:	9807      	ldr	r0, [sp, #28]
  1e:	2800      	cmp	r0, #0
  20:	9000      	str	r0, [sp, #0]
  22:	d005      	beq.n	30 <<u32 as core::iter::range::Step>::add_usize+0x30>
  24:	e7ff      	b.n	26 <<u32 as core::iter::range::Step>::add_usize+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	2801      	cmp	r0, #1
  2a:	d00c      	beq.n	46 <<u32 as core::iter::range::Step>::add_usize+0x46>
  2c:	e7ff      	b.n	2e <<u32 as core::iter::range::Step>::add_usize+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  2e:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  30:	9808      	ldr	r0, [sp, #32]
  32:	9009      	str	r0, [sp, #36]	; 0x24
  34:	9803      	ldr	r0, [sp, #12]
  36:	6800      	ldr	r0, [r0, #0]
  38:	9909      	ldr	r1, [sp, #36]	; 0x24
  3a:	f7ff fffe 	bl	0 <core::num::<impl u32>::checked_add>
  3e:	9106      	str	r1, [sp, #24]
  40:	9005      	str	r0, [sp, #20]
  42:	e7ff      	b.n	44 <<u32 as core::iter::range::Step>::add_usize+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
  44:	e002      	b.n	4c <<u32 as core::iter::range::Step>::add_usize+0x4c>
  46:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:84
  48:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
  4a:	e7ff      	b.n	4c <<u32 as core::iter::range::Step>::add_usize+0x4c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  4c:	9805      	ldr	r0, [sp, #20]
  4e:	9906      	ldr	r1, [sp, #24]
  50:	b00a      	add	sp, #40	; 0x28
  52:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.1s8ln7xuxj7rmcfk.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1s8ln7xuxj7rmcfk
0000182d l       .debug_str	00000000 
0000185a l       .debug_str	00000000 
00001865 l       .debug_str	00000000 
0000186c l       .debug_str	00000000 
0000187c l       .debug_str	00000000 
00001880 l       .debug_str	00000000 
00001894 l       .debug_str	00000000 
000018af l       .debug_str	00000000 
000018b7 l       .debug_str	00000000 
000018d8 l       .debug_str	00000000 
000018ee l       .debug_str	00000000 
00001956 l       .debug_str	00000000 
000019ce l       .debug_str	00000000 
000019fb l       .debug_str	00000000 
00001a13 l       .debug_str	00000000 
00001a7d l       .debug_str	00000000 
00001a85 l       .debug_str	00000000 
00001a8b l       .debug_str	00000000 
00001a95 l       .debug_str	00000000 
00001b0f l       .debug_str	00000000 
00001b7b l       .debug_str	00000000 
00001bf4 l       .debug_str	00000000 
00001c6d l       .debug_str	00000000 
00001cd8 l       .debug_str	00000000 
00001d47 l       .debug_str	00000000 
00001d4e l       .debug_str	00000000 
00001d59 l       .debug_str	00000000 
00001d81 l       .debug_str	00000000 
00001df6 l       .debug_str	00000000 
00001e73 l       .debug_str	00000000 
00001e7f l       .debug_str	00000000 
00001e8e l       .debug_str	00000000 
00001f05 l       .debug_str	00000000 
00001f1c l       .debug_str	00000000 
00001f85 l       .debug_str	00000000 
00001f8d l       .debug_str	00000000 
00001f92 l       .debug_str	00000000 
00001f9a l       .debug_str	00000000 
00001fa3 l       .debug_str	00000000 
00001fac l       .debug_str	00000000 
00001fb5 l       .debug_str	00000000 
00002033 l       .debug_str	00000000 
000020a3 l       .debug_str	00000000 
0000211d l       .debug_str	00000000 
00002137 l       .debug_str	00000000 
000021a3 l       .debug_str	00000000 
000021ac l       .debug_str	00000000 
000021b8 l       .debug_str	00000000 
0000222e l       .debug_str	00000000 
000022a4 l       .debug_str	00000000 
0000231a l       .debug_str	00000000 
00002382 l       .debug_str	00000000 
000023f1 l       .debug_str	00000000 
00002400 l       .debug_str	00000000 
0000246d l       .debug_str	00000000 
0000247a l       .debug_str	00000000 
000024ef l       .debug_str	00000000 
00002504 l       .debug_str	00000000 
0000256b l       .debug_str	00000000 
00002574 l       .debug_str	00000000 
0000257f l       .debug_str	00000000 
00002586 l       .debug_str	00000000 
000025bb l       .debug_str	00000000 
000025c6 l       .debug_str	00000000 
000025c9 l       .debug_str	00000000 
000025cc l       .debug_str	00000000 
000025ce l       .debug_str	00000000 
000025d2 l       .debug_str	00000000 
000025fa l       .debug_str	00000000 
00002634 l       .debug_str	00000000 
00002644 l       .debug_str	00000000 
0000268c l       .debug_str	00000000 
000026bf l       .debug_str	00000000 
000026c9 l       .debug_str	00000000 
000026cd l       .debug_str	00000000 
000026da l       .debug_str	00000000 
000026df l       .debug_str	00000000 
00002700 l       .debug_str	00000000 
00002705 l       .debug_str	00000000 
00002709 l       .debug_str	00000000 
00002711 l       .debug_str	00000000 
0000271a l       .debug_str	00000000 
00002721 l       .debug_str	00000000 
00002727 l       .debug_str	00000000 
0000272d l       .debug_str	00000000 
00002732 l       .debug_str	00000000 
0000273a l       .debug_str	00000000 
0000273f l       .debug_str	00000000 
0000274d l       .debug_str	00000000 
00002752 l       .debug_str	00000000 
00002757 l       .debug_str	00000000 
0000275c l       .debug_str	00000000 
00002761 l       .debug_str	00000000 
00002766 l       .debug_str	00000000 
00002771 l       .debug_str	00000000 
0000277c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000d6 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
00000288 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
000002f1 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
000003a2 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
00000455 l       .debug_str	00000000 
00000457 l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
00000460 l       .debug_str	00000000 
000004c5 l       .debug_str	00000000 
000004cd l       .debug_str	00000000 
000004d6 l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
0000051f l       .debug_str	00000000 
00000545 l       .debug_str	00000000 
000005bd l       .debug_str	00000000 
00000634 l       .debug_str	00000000 
0000063e l       .debug_str	00000000 
00000644 l       .debug_str	00000000 
0000067c l       .debug_str	00000000 
000006bc l       .debug_str	00000000 
000006c3 l       .debug_str	00000000 
000006cb l       .debug_str	00000000 
000006d4 l       .debug_str	00000000 
000006f6 l       .debug_str	00000000 
0000070d l       .debug_str	00000000 
00000776 l       .debug_str	00000000 
000007ee l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
00000803 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
00000842 l       .debug_str	00000000 
000008ac l       .debug_str	00000000 
000008b6 l       .debug_str	00000000 
000008c1 l       .debug_str	00000000 
000008ca l       .debug_str	00000000 
000008d5 l       .debug_str	00000000 
000008e1 l       .debug_str	00000000 
000008e5 l       .debug_str	00000000 
000008ee l       .debug_str	00000000 
000008f5 l       .debug_str	00000000 
000008fd l       .debug_str	00000000 
00000905 l       .debug_str	00000000 
0000090f l       .debug_str	00000000 
00000915 l       .debug_str	00000000 
0000091c l       .debug_str	00000000 
00000926 l       .debug_str	00000000 
0000092d l       .debug_str	00000000 
0000095a l       .debug_str	00000000 
0000098f l       .debug_str	00000000 
00000995 l       .debug_str	00000000 
0000099b l       .debug_str	00000000 
000009aa l       .debug_str	00000000 
000009ba l       .debug_str	00000000 
000009ca l       .debug_str	00000000 
000009d2 l       .debug_str	00000000 
000009fb l       .debug_str	00000000 
00000a59 l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000ac6 l       .debug_str	00000000 
00000ace l       .debug_str	00000000 
00000ad7 l       .debug_str	00000000 
00000af5 l       .debug_str	00000000 
00000b05 l       .debug_str	00000000 
00000b13 l       .debug_str	00000000 
00000b1e l       .debug_str	00000000 
00000b2b l       .debug_str	00000000 
00000b3a l       .debug_str	00000000 
00000b50 l       .debug_str	00000000 
00000b5a l       .debug_str	00000000 
00000b63 l       .debug_str	00000000 
00000b6c l       .debug_str	00000000 
00000b92 l       .debug_str	00000000 
00000ba8 l       .debug_str	00000000 
00000bb3 l       .debug_str	00000000 
00000bc9 l       .debug_str	00000000 
00000bd1 l       .debug_str	00000000 
00000bf2 l       .debug_str	00000000 
00000bfb l       .debug_str	00000000 
00000c04 l       .debug_str	00000000 
00000c0e l       .debug_str	00000000 
00000c87 l       .debug_str	00000000 
00000c8c l       .debug_str	00000000 
00000c92 l       .debug_str	00000000 
00000cb5 l       .debug_str	00000000 
00000cbd l       .debug_str	00000000 
00000cc4 l       .debug_str	00000000 
00000ccf l       .debug_str	00000000 
00000cf3 l       .debug_str	00000000 
00000d1c l       .debug_str	00000000 
00000d35 l       .debug_str	00000000 
00000da0 l       .debug_str	00000000 
00000e10 l       .debug_str	00000000 
00000e1a l       .debug_str	00000000 
00000e23 l       .debug_str	00000000 
00000e33 l       .debug_str	00000000 
00000eab l       .debug_str	00000000 
00000eb5 l       .debug_str	00000000 
00000ebd l       .debug_str	00000000 
00000ec4 l       .debug_str	00000000 
00000ecb l       .debug_str	00000000 
00000ed0 l       .debug_str	00000000 
00000eda l       .debug_str	00000000 
00000efd l       .debug_str	00000000 
00000f25 l       .debug_str	00000000 
00000f3d l       .debug_str	00000000 
00000fa7 l       .debug_str	00000000 
0000101c l       .debug_str	00000000 
00001028 l       .debug_str	00000000 
00001030 l       .debug_str	00000000 
0000108a l       .debug_str	00000000 
000010ec l       .debug_str	00000000 
000010f7 l       .debug_str	00000000 
0000113e l       .debug_str	00000000 
0000118d l       .debug_str	00000000 
00001197 l       .debug_str	00000000 
000011d4 l       .debug_str	00000000 
00001219 l       .debug_str	00000000 
00001222 l       .debug_str	00000000 
00001232 l       .debug_str	00000000 
0000123a l       .debug_str	00000000 
0000128f l       .debug_str	00000000 
000012ec l       .debug_str	00000000 
000012f8 l       .debug_str	00000000 
00001301 l       .debug_str	00000000 
0000130d l       .debug_str	00000000 
00001319 l       .debug_str	00000000 
00001322 l       .debug_str	00000000 
0000132a l       .debug_str	00000000 
00001332 l       .debug_str	00000000 
00001339 l       .debug_str	00000000 
00001359 l       .debug_str	00000000 
0000136e l       .debug_str	00000000 
000013d5 l       .debug_str	00000000 
00001450 l       .debug_str	00000000 
00001460 l       .debug_str	00000000 
00001469 l       .debug_str	00000000 
00001477 l       .debug_str	00000000 
00001485 l       .debug_str	00000000 
00001491 l       .debug_str	00000000 
0000149d l       .debug_str	00000000 
000014a6 l       .debug_str	00000000 
000014b5 l       .debug_str	00000000 
000014bd l       .debug_str	00000000 
000014d6 l       .debug_str	00000000 
000014e7 l       .debug_str	00000000 
000014f1 l       .debug_str	00000000 
000014f9 l       .debug_str	00000000 
00001513 l       .debug_str	00000000 
0000151f l       .debug_str	00000000 
00001544 l       .debug_str	00000000 
0000155d l       .debug_str	00000000 
00001562 l       .debug_str	00000000 
0000156a l       .debug_str	00000000 
00001575 l       .debug_str	00000000 
00001599 l       .debug_str	00000000 
000015a2 l       .debug_str	00000000 
000015af l       .debug_str	00000000 
000015d5 l       .debug_str	00000000 
000015f0 l       .debug_str	00000000 
0000165d l       .debug_str	00000000 
000016da l       .debug_str	00000000 
000016e2 l       .debug_str	00000000 
000016ec l       .debug_str	00000000 
000016fb l       .debug_str	00000000 
00001723 l       .debug_str	00000000 
00001740 l       .debug_str	00000000 
000017af l       .debug_str	00000000 
00001825 l       .debug_str	00000000 
00001836 l       .debug_str	00000000 
00001844 l       .debug_str	00000000 
0000184b l       .debug_str	00000000 
00001852 l       .debug_str	00000000 
00000000 l    d  .text._ZN82_$LT$mynewt..kernel..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h952ce95f8c3ce498E	00000000 .text._ZN82_$LT$mynewt..kernel..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h952ce95f8c3ce498E
00000000 l    d  .text._ZN100_$LT$mynewt..kernel..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd77715d4e7b350f7E	00000000 .text._ZN100_$LT$mynewt..kernel..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd77715d4e7b350f7E
00000000 l    d  .text._ZN86_$LT$mynewt..kernel..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h90074603584ffdf8E	00000000 .text._ZN86_$LT$mynewt..kernel..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h90074603584ffdf8E
00000000 l    d  .text._ZN85_$LT$mynewt..kernel..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb0c22f5370423baeE	00000000 .text._ZN85_$LT$mynewt..kernel..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb0c22f5370423baeE
00000000 l    d  .text._ZN71_$LT$mynewt..kernel..os..os_event$u20$as$u20$core..default..Default$GT$7default17h07814ecf62a0881fE	00000000 .text._ZN71_$LT$mynewt..kernel..os..os_event$u20$as$u20$core..default..Default$GT$7default17h07814ecf62a0881fE
00000000 l    d  .text._ZN86_$LT$mynewt..kernel..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h40dc67586cd5f8cdE	00000000 .text._ZN86_$LT$mynewt..kernel..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h40dc67586cd5f8cdE
00000000 l    d  .text._ZN72_$LT$mynewt..kernel..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hd778c355f2d98bebE	00000000 .text._ZN72_$LT$mynewt..kernel..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hd778c355f2d98bebE
00000000 l    d  .text._ZN87_$LT$mynewt..kernel..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9bb92f39598d6c4cE	00000000 .text._ZN87_$LT$mynewt..kernel..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9bb92f39598d6c4cE
00000000 l    d  .text._ZN73_$LT$mynewt..kernel..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h83e952d96f5fdeb6E	00000000 .text._ZN73_$LT$mynewt..kernel..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h83e952d96f5fdeb6E
00000000 l    d  .text._ZN78_$LT$mynewt..kernel..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hca331fa3e6796997E	00000000 .text._ZN78_$LT$mynewt..kernel..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hca331fa3e6796997E
00000000 l    d  .text._ZN86_$LT$mynewt..kernel..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb8dce2ae1e96d945E	00000000 .text._ZN86_$LT$mynewt..kernel..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb8dce2ae1e96d945E
00000000 l    d  .text._ZN72_$LT$mynewt..kernel..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17ha8830c9b4a6c1e52E	00000000 .text._ZN72_$LT$mynewt..kernel..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17ha8830c9b4a6c1e52E
00000000 l    d  .text._ZN83_$LT$mynewt..kernel..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf6b5adf097b242ecE	00000000 .text._ZN83_$LT$mynewt..kernel..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf6b5adf097b242ecE
00000000 l    d  .text._ZN69_$LT$mynewt..kernel..os..os_dev$u20$as$u20$core..default..Default$GT$7default17hde6df15e4fce5750E	00000000 .text._ZN69_$LT$mynewt..kernel..os..os_dev$u20$as$u20$core..default..Default$GT$7default17hde6df15e4fce5750E
00000000 l    d  .text._ZN89_$LT$mynewt..kernel..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h747ce2f1e5d723b6E	00000000 .text._ZN89_$LT$mynewt..kernel..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h747ce2f1e5d723b6E
00000000 l    d  .text._ZN75_$LT$mynewt..kernel..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17hf90531ec3b5668a0E	00000000 .text._ZN75_$LT$mynewt..kernel..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17hf90531ec3b5668a0E
00000000 l    d  .text._ZN91_$LT$mynewt..kernel..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h239f18a9e41d6fdaE	00000000 .text._ZN91_$LT$mynewt..kernel..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h239f18a9e41d6fdaE
00000000 l    d  .text._ZN77_$LT$mynewt..kernel..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17h6ae36e4a5dc24665E	00000000 .text._ZN77_$LT$mynewt..kernel..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17h6ae36e4a5dc24665E
00000000 l    d  .text._ZN84_$LT$mynewt..kernel..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc295b6ee33e5a32dE	00000000 .text._ZN84_$LT$mynewt..kernel..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc295b6ee33e5a32dE
00000000 l    d  .text._ZN70_$LT$mynewt..kernel..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h3f88f26609dc1de7E	00000000 .text._ZN70_$LT$mynewt..kernel..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h3f88f26609dc1de7E
00000000 l    d  .text._ZN86_$LT$mynewt..kernel..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd959d37973a74f19E	00000000 .text._ZN86_$LT$mynewt..kernel..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd959d37973a74f19E
00000000 l    d  .text._ZN72_$LT$mynewt..kernel..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h28eddbe62623ec78E	00000000 .text._ZN72_$LT$mynewt..kernel..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h28eddbe62623ec78E
00000000 l    d  .text._ZN88_$LT$mynewt..kernel..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7d36252b71c9d2d0E	00000000 .text._ZN88_$LT$mynewt..kernel..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7d36252b71c9d2d0E
00000000 l    d  .text._ZN74_$LT$mynewt..kernel..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h10eefebe9d4d9b09E	00000000 .text._ZN74_$LT$mynewt..kernel..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h10eefebe9d4d9b09E
00000000 l    d  .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h90df0ab3e205f8b3E	00000000 .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h90df0ab3e205f8b3E
00000000 l    d  .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h6a391061e946c25eE	00000000 .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h6a391061e946c25eE
00000000 l    d  .text._ZN73_$LT$mynewt..kernel..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17h6fa3fb865c8d753aE	00000000 .text._ZN73_$LT$mynewt..kernel..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17h6fa3fb865c8d753aE
00000000 l    d  .text._ZN77_$LT$mynewt..kernel..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17h9ae62f6dc72c6050E	00000000 .text._ZN77_$LT$mynewt..kernel..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17h9ae62f6dc72c6050E
00000000 l    d  .text._ZN85_$LT$mynewt..kernel..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbeffd7161e157be5E	00000000 .text._ZN85_$LT$mynewt..kernel..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbeffd7161e157be5E
00000000 l    d  .text._ZN71_$LT$mynewt..kernel..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17h7ebc107aa04f431aE	00000000 .text._ZN71_$LT$mynewt..kernel..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17h7ebc107aa04f431aE
00000000 l    d  .text._ZN92_$LT$mynewt..kernel..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2c7ec2739a95a4d9E	00000000 .text._ZN92_$LT$mynewt..kernel..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2c7ec2739a95a4d9E
00000000 l    d  .text._ZN78_$LT$mynewt..kernel..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h63e051310668bb78E	00000000 .text._ZN78_$LT$mynewt..kernel..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h63e051310668bb78E
00000000 l    d  .text._ZN88_$LT$mynewt..kernel..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf87f5b35b789a424E	00000000 .text._ZN88_$LT$mynewt..kernel..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf87f5b35b789a424E
00000000 l    d  .text._ZN74_$LT$mynewt..kernel..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17hd0f64245b0234e8fE	00000000 .text._ZN74_$LT$mynewt..kernel..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17hd0f64245b0234e8fE
00000000 l    d  .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h5a6ec95d55a11806E	00000000 .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h5a6ec95d55a11806E
00000000 l    d  .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h9a61c9b5df3803b9E	00000000 .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h9a61c9b5df3803b9E
00000000 l    d  .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h910720d7cf9780c8E	00000000 .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h910720d7cf9780c8E
00000000 l    d  .text._ZN70_$LT$mynewt..kernel..os..os_task$u20$as$u20$core..default..Default$GT$7default17h0b9e1a1d37653a46E	00000000 .text._ZN70_$LT$mynewt..kernel..os..os_task$u20$as$u20$core..default..Default$GT$7default17h0b9e1a1d37653a46E
00000000 l    d  .text._ZN77_$LT$mynewt..kernel..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h5529400221a3c67eE	00000000 .text._ZN77_$LT$mynewt..kernel..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h5529400221a3c67eE
00000000 l    d  .text._ZN75_$LT$mynewt..kernel..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h17568b1a62ac034fE	00000000 .text._ZN75_$LT$mynewt..kernel..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h17568b1a62ac034fE
00000000 l    d  .text._ZN83_$LT$mynewt..kernel..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h86a22cb8c4162654E	00000000 .text._ZN83_$LT$mynewt..kernel..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h86a22cb8c4162654E
00000000 l    d  .text._ZN69_$LT$mynewt..kernel..os..os_sem$u20$as$u20$core..default..Default$GT$7default17hc12fa1f1d09b4d56E	00000000 .text._ZN69_$LT$mynewt..kernel..os..os_sem$u20$as$u20$core..default..Default$GT$7default17hc12fa1f1d09b4d56E
00000000 l    d  .text._ZN6mynewt6kernel2os10eventq_run17hf94349a19187232aE	00000000 .text._ZN6mynewt6kernel2os10eventq_run17hf94349a19187232aE
00000000 l    d  .text._ZN6mynewt6kernel2os15eventq_dflt_get17hb4dc273e7d2c43d5E	00000000 .text._ZN6mynewt6kernel2os15eventq_dflt_get17hb4dc273e7d2c43d5E
00000000 l    d  .text._ZN6mynewt6kernel2os9task_init17hee1c501751f14e2eE	00000000 .text._ZN6mynewt6kernel2os9task_init17hee1c501751f14e2eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN100_$LT$mynewt..kernel..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd77715d4e7b350f7E	00000016 <mynewt::kernel::os::os_time_change_listener__bindgen_ty_1 as core::default::Default>::default
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN69_$LT$mynewt..kernel..os..os_dev$u20$as$u20$core..default..Default$GT$7default17hde6df15e4fce5750E	00000012 <mynewt::kernel::os::os_dev as core::default::Default>::default
00000000 g     F .text._ZN69_$LT$mynewt..kernel..os..os_sem$u20$as$u20$core..default..Default$GT$7default17hc12fa1f1d09b4d56E	00000012 <mynewt::kernel::os::os_sem as core::default::Default>::default
00000000         *UND*	00000000 mynewt::Strn::as_ptr
00000000         *UND*	00000000 mynewt::Strn::validate
00000000 g     F .text._ZN6mynewt6kernel2os10eventq_run17hf94349a19187232aE	00000020 mynewt::kernel::os::eventq_run
00000000 g     F .text._ZN6mynewt6kernel2os15eventq_dflt_get17hb4dc273e7d2c43d5E	0000001c mynewt::kernel::os::eventq_dflt_get
00000000 g     F .text._ZN6mynewt6kernel2os9task_init17hee1c501751f14e2eE	000000d4 mynewt::kernel::os::task_init
00000000 g     F .text._ZN70_$LT$mynewt..kernel..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h3f88f26609dc1de7E	00000012 <mynewt::kernel::os::os_mbuf as core::default::Default>::default
00000000 g     F .text._ZN70_$LT$mynewt..kernel..os..os_task$u20$as$u20$core..default..Default$GT$7default17h0b9e1a1d37653a46E	00000012 <mynewt::kernel::os::os_task as core::default::Default>::default
00000000 g     F .text._ZN71_$LT$mynewt..kernel..os..os_event$u20$as$u20$core..default..Default$GT$7default17h07814ecf62a0881fE	00000012 <mynewt::kernel::os::os_event as core::default::Default>::default
00000000 g     F .text._ZN71_$LT$mynewt..kernel..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17h7ebc107aa04f431aE	00000012 <mynewt::kernel::os::os_mutex as core::default::Default>::default
00000000 g     F .text._ZN72_$LT$mynewt..kernel..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17ha8830c9b4a6c1e52E	00000012 <mynewt::kernel::os::hal_timer as core::default::Default>::default
00000000 g     F .text._ZN72_$LT$mynewt..kernel..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hd778c355f2d98bebE	00000012 <mynewt::kernel::os::os_eventq as core::default::Default>::default
00000000 g     F .text._ZN72_$LT$mynewt..kernel..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h28eddbe62623ec78E	00000012 <mynewt::kernel::os::os_mqueue as core::default::Default>::default
00000000 g     F .text._ZN73_$LT$mynewt..kernel..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h83e952d96f5fdeb6E	00000012 <mynewt::kernel::os::os_callout as core::default::Default>::default
00000000 g     F .text._ZN73_$LT$mynewt..kernel..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17h6fa3fb865c8d753aE	00000012 <mynewt::kernel::os::os_mempool as core::default::Default>::default
00000000 g     F .text._ZN74_$LT$mynewt..kernel..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h10eefebe9d4d9b09E	00000016 <mynewt::kernel::os::os_memblock as core::default::Default>::default
00000000 g     F .text._ZN74_$LT$mynewt..kernel..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17hd0f64245b0234e8fE	00000016 <mynewt::kernel::os::os_task_obj as core::default::Default>::default
00000000 g     F .text._ZN75_$LT$mynewt..kernel..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17hf90531ec3b5668a0E	00000012 <mynewt::kernel::os::os_mbuf_pool as core::default::Default>::default
00000000 g     F .text._ZN75_$LT$mynewt..kernel..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h17568b1a62ac034fE	00000016 <mynewt::kernel::os::os_task_list as core::default::Default>::default
00000000 g     F .text._ZN77_$LT$mynewt..kernel..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17h6ae36e4a5dc24665E	00000012 <mynewt::kernel::os::os_mbuf_pkthdr as core::default::Default>::default
00000000 g     F .text._ZN77_$LT$mynewt..kernel..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17h9ae62f6dc72c6050E	00000012 <mynewt::kernel::os::os_mempool_ext as core::default::Default>::default
00000000 g     F .text._ZN77_$LT$mynewt..kernel..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h5529400221a3c67eE	00000016 <mynewt::kernel::os::os_task_stailq as core::default::Default>::default
00000000 g     F .text._ZN78_$LT$mynewt..kernel..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hca331fa3e6796997E	00000016 <mynewt::kernel::os::os_callout_list as core::default::Default>::default
00000000 g     F .text._ZN78_$LT$mynewt..kernel..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h63e051310668bb78E	00000012 <mynewt::kernel::os::os_sanity_check as core::default::Default>::default
00000000         *UND*	00000000 <mynewt::result::MynewtError as core::convert::From<i32>>::from
00000000 g     F .text._ZN82_$LT$mynewt..kernel..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h952ce95f8c3ce498E	00000012 <mynewt::kernel::os::os_time_change_info as core::default::Default>::default
00000000 g     F .text._ZN83_$LT$mynewt..kernel..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf6b5adf097b242ecE	00000016 <mynewt::kernel::os::os_dev__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN83_$LT$mynewt..kernel..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h86a22cb8c4162654E	00000016 <mynewt::kernel::os::os_sem__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN84_$LT$mynewt..kernel..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc295b6ee33e5a32dE	00000016 <mynewt::kernel::os::os_mbuf__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h5a6ec95d55a11806E	00000016 <mynewt::kernel::os::os_task__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h9a61c9b5df3803b9E	00000016 <mynewt::kernel::os::os_task__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h910720d7cf9780c8E	00000016 <mynewt::kernel::os::os_task__bindgen_ty_3 as core::default::Default>::default
00000000 g     F .text._ZN85_$LT$mynewt..kernel..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb0c22f5370423baeE	00000016 <mynewt::kernel::os::os_event__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN85_$LT$mynewt..kernel..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbeffd7161e157be5E	00000016 <mynewt::kernel::os::os_mutex__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN86_$LT$mynewt..kernel..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb8dce2ae1e96d945E	00000016 <mynewt::kernel::os::hal_timer__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN86_$LT$mynewt..kernel..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h40dc67586cd5f8cdE	00000016 <mynewt::kernel::os::os_eventq__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN86_$LT$mynewt..kernel..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd959d37973a74f19E	00000016 <mynewt::kernel::os::os_mqueue__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN86_$LT$mynewt..kernel..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h90074603584ffdf8E	00000012 <mynewt::kernel::os::os_time_change_listener as core::default::Default>::default
00000000 g     F .text._ZN87_$LT$mynewt..kernel..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9bb92f39598d6c4cE	00000016 <mynewt::kernel::os::os_callout__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h90df0ab3e205f8b3E	00000016 <mynewt::kernel::os::os_mempool__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h6a391061e946c25eE	00000016 <mynewt::kernel::os::os_mempool__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN88_$LT$mynewt..kernel..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7d36252b71c9d2d0E	00000016 <mynewt::kernel::os::os_memblock__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN88_$LT$mynewt..kernel..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf87f5b35b789a424E	00000016 <mynewt::kernel::os::os_task_obj__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN89_$LT$mynewt..kernel..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h747ce2f1e5d723b6E	00000016 <mynewt::kernel::os::os_mbuf_pool__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..kernel..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h239f18a9e41d6fdaE	00000016 <mynewt::kernel::os::os_mbuf_pkthdr__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN92_$LT$mynewt..kernel..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2c7ec2739a95a4d9E	00000016 <mynewt::kernel::os::os_sanity_check__bindgen_ty_1 as core::default::Default>::default
00000000         *UND*	00000000 os_eventq_dflt_get
00000000         *UND*	00000000 os_eventq_run
00000000         *UND*	00000000 os_task_init



Disassembly of section .text._ZN82_$LT$mynewt..kernel..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h952ce95f8c3ce498E:

00000000 <<mynewt::kernel::os::os_time_change_info as core::default::Default>::default>:
_ZN82_$LT$mynewt..kernel..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h952ce95f8c3ce498E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:269
    #[doc = " Time zone after change."]
    pub tci_cur_tz: *const os_timezone,
    pub tci_newly_synced: bool,
}
impl Default for os_time_change_info {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:270
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_time_change_info as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:271
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN100_$LT$mynewt..kernel..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd77715d4e7b350f7E:

00000000 <<mynewt::kernel::os::os_time_change_listener__bindgen_ty_1 as core::default::Default>::default>:
_ZN100_$LT$mynewt..kernel..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd77715d4e7b350f7E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:294
#[repr(C)]
pub struct os_time_change_listener__bindgen_ty_1 {
    pub stqe_next: *mut os_time_change_listener,
}
impl Default for os_time_change_listener__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:295
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_time_change_listener__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:296
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mynewt..kernel..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h90074603584ffdf8E:

00000000 <<mynewt::kernel::os::os_time_change_listener as core::default::Default>::default>:
_ZN86_$LT$mynewt..kernel..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h90074603584ffdf8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:299
}
impl Default for os_time_change_listener {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:300
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_time_change_listener as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:301
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN85_$LT$mynewt..kernel..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb0c22f5370423baeE:

00000000 <<mynewt::kernel::os::os_event__bindgen_ty_1 as core::default::Default>::default>:
_ZN85_$LT$mynewt..kernel..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb0c22f5370423baeE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:407
#[repr(C)]
pub struct os_event__bindgen_ty_1 {
    pub stqe_next: *mut os_event,
}
impl Default for os_event__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:408
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_event__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:409
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$mynewt..kernel..os..os_event$u20$as$u20$core..default..Default$GT$7default17h07814ecf62a0881fE:

00000000 <<mynewt::kernel::os::os_event as core::default::Default>::default>:
_ZN71_$LT$mynewt..kernel..os..os_event$u20$as$u20$core..default..Default$GT$7default17h07814ecf62a0881fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:412
}
impl Default for os_event {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:413
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_event as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:414
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mynewt..kernel..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h40dc67586cd5f8cdE:

00000000 <<mynewt::kernel::os::os_eventq__bindgen_ty_1 as core::default::Default>::default>:
_ZN86_$LT$mynewt..kernel..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h40dc67586cd5f8cdE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:431
pub struct os_eventq__bindgen_ty_1 {
    pub stqh_first: *mut os_event,
    pub stqh_last: *mut *mut os_event,
}
impl Default for os_eventq__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:432
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_eventq__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:433
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$mynewt..kernel..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hd778c355f2d98bebE:

00000000 <<mynewt::kernel::os::os_eventq as core::default::Default>::default>:
_ZN72_$LT$mynewt..kernel..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hd778c355f2d98bebE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:436
}
impl Default for os_eventq {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:437
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_eventq as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:438
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN87_$LT$mynewt..kernel..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9bb92f39598d6c4cE:

00000000 <<mynewt::kernel::os::os_callout__bindgen_ty_1 as core::default::Default>::default>:
_ZN87_$LT$mynewt..kernel..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9bb92f39598d6c4cE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:539
pub struct os_callout__bindgen_ty_1 {
    pub tqe_next: *mut os_callout,
    pub tqe_prev: *mut *mut os_callout,
}
impl Default for os_callout__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:540
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_callout__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:541
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$mynewt..kernel..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h83e952d96f5fdeb6E:

00000000 <<mynewt::kernel::os::os_callout as core::default::Default>::default>:
_ZN73_$LT$mynewt..kernel..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h83e952d96f5fdeb6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:544
}
impl Default for os_callout {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:545
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_callout as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:546
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN78_$LT$mynewt..kernel..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hca331fa3e6796997E:

00000000 <<mynewt::kernel::os::os_callout_list as core::default::Default>::default>:
_ZN78_$LT$mynewt..kernel..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hca331fa3e6796997E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:555
pub struct os_callout_list {
    pub tqh_first: *mut os_callout,
    pub tqh_last: *mut *mut os_callout,
}
impl Default for os_callout_list {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:556
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_callout_list as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:557
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mynewt..kernel..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb8dce2ae1e96d945E:

00000000 <<mynewt::kernel::os::hal_timer__bindgen_ty_1 as core::default::Default>::default>:
_ZN86_$LT$mynewt..kernel..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb8dce2ae1e96d945E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:640
pub struct hal_timer__bindgen_ty_1 {
    pub tqe_next: *mut hal_timer,
    pub tqe_prev: *mut *mut hal_timer,
}
impl Default for hal_timer__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:641
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::hal_timer__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:642
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$mynewt..kernel..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17ha8830c9b4a6c1e52E:

00000000 <<mynewt::kernel::os::hal_timer as core::default::Default>::default>:
_ZN72_$LT$mynewt..kernel..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17ha8830c9b4a6c1e52E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:645
}
impl Default for hal_timer {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:646
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::hal_timer as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:647
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN83_$LT$mynewt..kernel..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf6b5adf097b242ecE:

00000000 <<mynewt::kernel::os::os_dev__bindgen_ty_1 as core::default::Default>::default>:
_ZN83_$LT$mynewt..kernel..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf6b5adf097b242ecE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:810
#[repr(C)]
pub struct os_dev__bindgen_ty_1 {
    pub stqe_next: *mut os_dev,
}
impl Default for os_dev__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:811
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_dev__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:812
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN69_$LT$mynewt..kernel..os..os_dev$u20$as$u20$core..default..Default$GT$7default17hde6df15e4fce5750E:

00000000 <<mynewt::kernel::os::os_dev as core::default::Default>::default>:
_ZN69_$LT$mynewt..kernel..os..os_dev$u20$as$u20$core..default..Default$GT$7default17hde6df15e4fce5750E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:815
}
impl Default for os_dev {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:816
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_dev as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:817
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN89_$LT$mynewt..kernel..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h747ce2f1e5d723b6E:

00000000 <<mynewt::kernel::os::os_mbuf_pool__bindgen_ty_1 as core::default::Default>::default>:
_ZN89_$LT$mynewt..kernel..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h747ce2f1e5d723b6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:984
#[repr(C)]
pub struct os_mbuf_pool__bindgen_ty_1 {
    pub stqe_next: *mut os_mbuf_pool,
}
impl Default for os_mbuf_pool__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:985
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_mbuf_pool__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:986
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$mynewt..kernel..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17hf90531ec3b5668a0E:

00000000 <<mynewt::kernel::os::os_mbuf_pool as core::default::Default>::default>:
_ZN75_$LT$mynewt..kernel..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17hf90531ec3b5668a0E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:989
}
impl Default for os_mbuf_pool {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:990
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mbuf_pool as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:991
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..kernel..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h239f18a9e41d6fdaE:

00000000 <<mynewt::kernel::os::os_mbuf_pkthdr__bindgen_ty_1 as core::default::Default>::default>:
_ZN91_$LT$mynewt..kernel..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h239f18a9e41d6fdaE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1007
#[repr(C)]
pub struct os_mbuf_pkthdr__bindgen_ty_1 {
    pub stqe_next: *mut os_mbuf_pkthdr,
}
impl Default for os_mbuf_pkthdr__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1008
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_mbuf_pkthdr__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1009
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$mynewt..kernel..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17h6ae36e4a5dc24665E:

00000000 <<mynewt::kernel::os::os_mbuf_pkthdr as core::default::Default>::default>:
_ZN77_$LT$mynewt..kernel..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17h6ae36e4a5dc24665E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1012
}
impl Default for os_mbuf_pkthdr {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1013
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mbuf_pkthdr as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1014
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN84_$LT$mynewt..kernel..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc295b6ee33e5a32dE:

00000000 <<mynewt::kernel::os::os_mbuf__bindgen_ty_1 as core::default::Default>::default>:
_ZN84_$LT$mynewt..kernel..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc295b6ee33e5a32dE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1038
#[repr(C)]
pub struct os_mbuf__bindgen_ty_1 {
    pub sle_next: *mut os_mbuf,
}
impl Default for os_mbuf__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1039
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_mbuf__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1040
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN70_$LT$mynewt..kernel..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h3f88f26609dc1de7E:

00000000 <<mynewt::kernel::os::os_mbuf as core::default::Default>::default>:
_ZN70_$LT$mynewt..kernel..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h3f88f26609dc1de7E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1043
}
impl Default for os_mbuf {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1044
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mbuf as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1045
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mynewt..kernel..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd959d37973a74f19E:

00000000 <<mynewt::kernel::os::os_mqueue__bindgen_ty_1 as core::default::Default>::default>:
_ZN86_$LT$mynewt..kernel..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd959d37973a74f19E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1060
pub struct os_mqueue__bindgen_ty_1 {
    pub stqh_first: *mut os_mbuf_pkthdr,
    pub stqh_last: *mut *mut os_mbuf_pkthdr,
}
impl Default for os_mqueue__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1061
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mqueue__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1062
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$mynewt..kernel..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h28eddbe62623ec78E:

00000000 <<mynewt::kernel::os::os_mqueue as core::default::Default>::default>:
_ZN72_$LT$mynewt..kernel..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h28eddbe62623ec78E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1065
}
impl Default for os_mqueue {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1066
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mqueue as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1067
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN88_$LT$mynewt..kernel..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7d36252b71c9d2d0E:

00000000 <<mynewt::kernel::os::os_memblock__bindgen_ty_1 as core::default::Default>::default>:
_ZN88_$LT$mynewt..kernel..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7d36252b71c9d2d0E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1476
#[repr(C)]
pub struct os_memblock__bindgen_ty_1 {
    pub sle_next: *mut os_memblock,
}
impl Default for os_memblock__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1477
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_memblock__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1478
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$mynewt..kernel..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h10eefebe9d4d9b09E:

00000000 <<mynewt::kernel::os::os_memblock as core::default::Default>::default>:
_ZN74_$LT$mynewt..kernel..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h10eefebe9d4d9b09E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1481
}
impl Default for os_memblock {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1482
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_memblock as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1483
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h90df0ab3e205f8b3E:

00000000 <<mynewt::kernel::os::os_mempool__bindgen_ty_1 as core::default::Default>::default>:
_ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h90df0ab3e205f8b3E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1510
#[repr(C)]
pub struct os_mempool__bindgen_ty_1 {
    pub stqe_next: *mut os_mempool,
}
impl Default for os_mempool__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1511
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_mempool__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1512
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h6a391061e946c25eE:

00000000 <<mynewt::kernel::os::os_mempool__bindgen_ty_2 as core::default::Default>::default>:
_ZN87_$LT$mynewt..kernel..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h6a391061e946c25eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1519
#[repr(C)]
pub struct os_mempool__bindgen_ty_2 {
    pub slh_first: *mut os_memblock,
}
impl Default for os_mempool__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1520
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_mempool__bindgen_ty_2 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1521
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$mynewt..kernel..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17h6fa3fb865c8d753aE:

00000000 <<mynewt::kernel::os::os_mempool as core::default::Default>::default>:
_ZN73_$LT$mynewt..kernel..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17h6fa3fb865c8d753aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1524
}
impl Default for os_mempool {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1525
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mempool as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1526
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$mynewt..kernel..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17h9ae62f6dc72c6050E:

00000000 <<mynewt::kernel::os::os_mempool_ext as core::default::Default>::default>:
_ZN77_$LT$mynewt..kernel..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17h9ae62f6dc72c6050E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1558
    pub mpe_mp: os_mempool,
    pub mpe_put_cb: os_mempool_put_fn,
    pub mpe_put_arg: *mut ::cty::c_void,
}
impl Default for os_mempool_ext {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1559
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mempool_ext as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1560
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN85_$LT$mynewt..kernel..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbeffd7161e157be5E:

00000000 <<mynewt::kernel::os::os_mutex__bindgen_ty_1 as core::default::Default>::default>:
_ZN85_$LT$mynewt..kernel..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbeffd7161e157be5E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1713
#[repr(C)]
pub struct os_mutex__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_mutex__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1714
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_mutex__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1715
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$mynewt..kernel..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17h7ebc107aa04f431aE:

00000000 <<mynewt::kernel::os::os_mutex as core::default::Default>::default>:
_ZN71_$LT$mynewt..kernel..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17h7ebc107aa04f431aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1718
}
impl Default for os_mutex {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1719
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_mutex as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1720
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN92_$LT$mynewt..kernel..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2c7ec2739a95a4d9E:

00000000 <<mynewt::kernel::os::os_sanity_check__bindgen_ty_1 as core::default::Default>::default>:
_ZN92_$LT$mynewt..kernel..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2c7ec2739a95a4d9E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1778
#[repr(C)]
pub struct os_sanity_check__bindgen_ty_1 {
    pub sle_next: *mut os_sanity_check,
}
impl Default for os_sanity_check__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1779
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_sanity_check__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1780
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN78_$LT$mynewt..kernel..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h63e051310668bb78E:

00000000 <<mynewt::kernel::os::os_sanity_check as core::default::Default>::default>:
_ZN78_$LT$mynewt..kernel..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h63e051310668bb78E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1783
}
impl Default for os_sanity_check {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1784
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_sanity_check as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1785
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN88_$LT$mynewt..kernel..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf87f5b35b789a424E:

00000000 <<mynewt::kernel::os::os_task_obj__bindgen_ty_1 as core::default::Default>::default>:
_ZN88_$LT$mynewt..kernel..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hf87f5b35b789a424E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1836
#[repr(C)]
pub struct os_task_obj__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_task_obj__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1837
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_task_obj__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1838
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$mynewt..kernel..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17hd0f64245b0234e8fE:

00000000 <<mynewt::kernel::os::os_task_obj as core::default::Default>::default>:
_ZN74_$LT$mynewt..kernel..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17hd0f64245b0234e8fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1841
}
impl Default for os_task_obj {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1842
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_task_obj as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1843
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h5a6ec95d55a11806E:

00000000 <<mynewt::kernel::os::os_task__bindgen_ty_1 as core::default::Default>::default>:
_ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h5a6ec95d55a11806E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1897
#[repr(C)]
pub struct os_task__bindgen_ty_1 {
    pub stqe_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1898
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_task__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1899
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h9a61c9b5df3803b9E:

00000000 <<mynewt::kernel::os::os_task__bindgen_ty_2 as core::default::Default>::default>:
_ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h9a61c9b5df3803b9E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1907
pub struct os_task__bindgen_ty_2 {
    pub tqe_next: *mut os_task,
    pub tqe_prev: *mut *mut os_task,
}
impl Default for os_task__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1908
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_task__bindgen_ty_2 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1909
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h910720d7cf9780c8E:

00000000 <<mynewt::kernel::os::os_task__bindgen_ty_3 as core::default::Default>::default>:
_ZN84_$LT$mynewt..kernel..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h910720d7cf9780c8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1916
#[repr(C)]
pub struct os_task__bindgen_ty_3 {
    pub sle_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_3 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1917
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_task__bindgen_ty_3 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1918
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN70_$LT$mynewt..kernel..os..os_task$u20$as$u20$core..default..Default$GT$7default17h0b9e1a1d37653a46E:

00000000 <<mynewt::kernel::os::os_task as core::default::Default>::default>:
_ZN70_$LT$mynewt..kernel..os..os_task$u20$as$u20$core..default..Default$GT$7default17h0b9e1a1d37653a46E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1921
}
impl Default for os_task {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1922
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_task as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1923
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$mynewt..kernel..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h5529400221a3c67eE:

00000000 <<mynewt::kernel::os::os_task_stailq as core::default::Default>::default>:
_ZN77_$LT$mynewt..kernel..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h5529400221a3c67eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1932
pub struct os_task_stailq {
    pub stqh_first: *mut os_task,
    pub stqh_last: *mut *mut os_task,
}
impl Default for os_task_stailq {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1933
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_task_stailq as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1934
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$mynewt..kernel..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h17568b1a62ac034fE:

00000000 <<mynewt::kernel::os::os_task_list as core::default::Default>::default>:
_ZN75_$LT$mynewt..kernel..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h17568b1a62ac034fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2041
pub struct os_task_list {
    pub tqh_first: *mut os_task,
    pub tqh_last: *mut *mut os_task,
}
impl Default for os_task_list {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2042
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_task_list as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2043
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN83_$LT$mynewt..kernel..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h86a22cb8c4162654E:

00000000 <<mynewt::kernel::os::os_sem__bindgen_ty_1 as core::default::Default>::default>:
_ZN83_$LT$mynewt..kernel..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h86a22cb8c4162654E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2129
#[repr(C)]
pub struct os_sem__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_sem__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2130
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::kernel::os::os_sem__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2131
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN69_$LT$mynewt..kernel..os..os_sem$u20$as$u20$core..default..Default$GT$7default17hc12fa1f1d09b4d56E:

00000000 <<mynewt::kernel::os::os_sem as core::default::Default>::default>:
_ZN69_$LT$mynewt..kernel..os..os_sem$u20$as$u20$core..default..Default$GT$7default17hc12fa1f1d09b4d56E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2134
}
impl Default for os_sem {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2135
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::kernel::os::os_sem as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:2136
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt6kernel2os10eventq_run17hf94349a19187232aE:

00000000 <mynewt::kernel::os::eventq_run>:
_ZN6mynewt6kernel2os10eventq_run17hf94349a19187232aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:475
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9001      	str	r0, [sp, #4]
   8:	9801      	ldr	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	f7ff fffe 	bl	0 <os_eventq_run>
  10:	e7ff      	b.n	12 <mynewt::kernel::os::eventq_run+0x12>
  12:	2000      	movs	r0, #0
  14:	9002      	str	r0, [sp, #8]
  16:	2001      	movs	r0, #1
  18:	9002      	str	r0, [sp, #8]
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	b004      	add	sp, #16
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt6kernel2os15eventq_dflt_get17hb4dc273e7d2c43d5E:

00000000 <mynewt::kernel::os::eventq_dflt_get>:
_ZN6mynewt6kernel2os15eventq_dflt_get17hb4dc273e7d2c43d5E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:506
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	9000      	str	r0, [sp, #0]
   6:	f7ff fffe 	bl	0 <os_eventq_dflt_get>
   a:	9001      	str	r0, [sp, #4]
   c:	e7ff      	b.n	e <mynewt::kernel::os::eventq_dflt_get+0xe>
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	6048      	str	r0, [r1, #4]
  14:	2000      	movs	r0, #0
  16:	6008      	str	r0, [r1, #0]
  18:	b002      	add	sp, #8
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt6kernel2os9task_init17hee1c501751f14e2eE:

00000000 <mynewt::kernel::os::task_init>:
_ZN6mynewt6kernel2os9task_init17hee1c501751f14e2eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/kernel/os.rs:1936
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	b09c      	sub	sp, #112	; 0x70
   6:	f8dd c0a0 	ldr.w	ip, [sp, #160]	; 0xa0
   a:	f8dd e09c 	ldr.w	lr, [sp, #156]	; 0x9c
   e:	9c26      	ldr	r4, [sp, #152]	; 0x98
  10:	9d25      	ldr	r5, [sp, #148]	; 0x94
  12:	9e24      	ldr	r6, [sp, #144]	; 0x90
  14:	461f      	mov	r7, r3
  16:	4690      	mov	r8, r2
  18:	4689      	mov	r9, r1
  1a:	4682      	mov	sl, r0
  1c:	9011      	str	r0, [sp, #68]	; 0x44
  1e:	9112      	str	r1, [sp, #72]	; 0x48
  20:	9213      	str	r2, [sp, #76]	; 0x4c
  22:	9314      	str	r3, [sp, #80]	; 0x50
  24:	f88d 6057 	strb.w	r6, [sp, #87]	; 0x57
  28:	9416      	str	r4, [sp, #88]	; 0x58
  2a:	f8cd e05c 	str.w	lr, [sp, #92]	; 0x5c
  2e:	f8ad c062 	strh.w	ip, [sp, #98]	; 0x62
  32:	9812      	ldr	r0, [sp, #72]	; 0x48
  34:	9510      	str	r5, [sp, #64]	; 0x40
  36:	970f      	str	r7, [sp, #60]	; 0x3c
  38:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  3c:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  40:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
  44:	f7ff fffe 	bl	0 <mynewt::Strn::validate>
  48:	e7ff      	b.n	4a <mynewt::kernel::os::task_init+0x4a>
  4a:	9811      	ldr	r0, [sp, #68]	; 0x44
  4c:	9912      	ldr	r1, [sp, #72]	; 0x48
  4e:	900b      	str	r0, [sp, #44]	; 0x2c
  50:	4608      	mov	r0, r1
  52:	f7ff fffe 	bl	0 <mynewt::Strn::as_ptr>
  56:	900a      	str	r0, [sp, #40]	; 0x28
  58:	e7ff      	b.n	5a <mynewt::kernel::os::task_init+0x5a>
  5a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  5c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  5e:	f89d 0057 	ldrb.w	r0, [sp, #87]	; 0x57
  62:	9925      	ldr	r1, [sp, #148]	; 0x94
  64:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
  68:	f8dd e05c 	ldr.w	lr, [sp, #92]	; 0x5c
  6c:	9009      	str	r0, [sp, #36]	; 0x24
  6e:	4660      	mov	r0, ip
  70:	9108      	str	r1, [sp, #32]
  72:	4671      	mov	r1, lr
  74:	9207      	str	r2, [sp, #28]
  76:	9306      	str	r3, [sp, #24]
  78:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  7c:	9005      	str	r0, [sp, #20]
  7e:	e7ff      	b.n	80 <mynewt::kernel::os::task_init+0x80>
  80:	f8bd 0062 	ldrh.w	r0, [sp, #98]	; 0x62
  84:	4669      	mov	r1, sp
  86:	60c8      	str	r0, [r1, #12]
  88:	9805      	ldr	r0, [sp, #20]
  8a:	6088      	str	r0, [r1, #8]
  8c:	9a08      	ldr	r2, [sp, #32]
  8e:	604a      	str	r2, [r1, #4]
  90:	9b09      	ldr	r3, [sp, #36]	; 0x24
  92:	fa5f fc83 	uxtb.w	ip, r3
  96:	f8c1 c000 	str.w	ip, [r1]
  9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  9c:	990a      	ldr	r1, [sp, #40]	; 0x28
  9e:	9a07      	ldr	r2, [sp, #28]
  a0:	9b06      	ldr	r3, [sp, #24]
  a2:	f7ff fffe 	bl	0 <os_task_init>
  a6:	901a      	str	r0, [sp, #104]	; 0x68
  a8:	e7ff      	b.n	aa <mynewt::kernel::os::task_init+0xaa>
  aa:	981a      	ldr	r0, [sp, #104]	; 0x68
  ac:	2800      	cmp	r0, #0
  ae:	d105      	bne.n	bc <mynewt::kernel::os::task_init+0xbc>
  b0:	e7ff      	b.n	b2 <mynewt::kernel::os::task_init+0xb2>
  b2:	2000      	movs	r0, #0
  b4:	9019      	str	r0, [sp, #100]	; 0x64
  b6:	2001      	movs	r0, #1
  b8:	9019      	str	r0, [sp, #100]	; 0x64
  ba:	e007      	b.n	cc <mynewt::kernel::os::task_init+0xcc>
  bc:	981a      	ldr	r0, [sp, #104]	; 0x68
  be:	f7ff fffe 	bl	0 <<mynewt::result::MynewtError as core::convert::From<i32>>::from>
  c2:	9004      	str	r0, [sp, #16]
  c4:	e7ff      	b.n	c6 <mynewt::kernel::os::task_init+0xc6>
  c6:	9804      	ldr	r0, [sp, #16]
  c8:	9019      	str	r0, [sp, #100]	; 0x64
  ca:	e7ff      	b.n	cc <mynewt::kernel::os::task_init+0xcc>
  cc:	9819      	ldr	r0, [sp, #100]	; 0x64
  ce:	b01c      	add	sp, #112	; 0x70
  d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

mynewt-b7cad4e68e08d16e.23hvgdpv7xv4fsy0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 23hvgdpv7xv4fsy0
0000027f l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002b1 l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002d3 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
000000a2 l       .debug_str	00000000 
000000ad l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000d0 l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.2	00000010 .Lanon.5bf529e665bca7c47d3eb6270df6a5ae.2
00000000 l     O .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.4	00000010 .Lanon.5bf529e665bca7c47d3eb6270df6a5ae.4
00000000 l    d  .text._ZN4core6result13unwrap_failed17hd7a3ccac7d40646dE	00000000 .text._ZN4core6result13unwrap_failed17hd7a3ccac7d40646dE
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h5d84aa78d3cb1f4bE	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h5d84aa78d3cb1f4bE
00000000 l    d  .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.0	00000000 .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.0
00000000 l    d  .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.1	00000000 .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.1
00000000 l    d  .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.3	00000000 .rodata..Lanon.5bf529e665bca7c47d3eb6270df6a5ae.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <&T as core::fmt::Display>::fmt
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000 g     F .text._ZN4core6result13unwrap_failed17hd7a3ccac7d40646dE	0000008e core::result::unwrap_failed
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h5d84aa78d3cb1f4bE	00000052 core::result::Result<T,E>::expect
00000000         *UND*	00000000 core::panicking::panic_fmt
00000000         *UND*	00000000 <mynewt::result::MynewtError as core::fmt::Debug>::fmt



Disassembly of section .text._ZN4core6result13unwrap_failed17hd7a3ccac7d40646dE:

00000000 <core::result::unwrap_failed>:
_ZN4core6result13unwrap_failed17hd7a3ccac7d40646dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:998
   0:	b09a      	sub	sp, #104	; 0x68
   2:	4613      	mov	r3, r2
   4:	468c      	mov	ip, r1
   6:	4686      	mov	lr, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
   c:	920b      	str	r2, [sp, #44]	; 0x2c
   e:	a809      	add	r0, sp, #36	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  10:	9016      	str	r0, [sp, #88]	; 0x58
  12:	a80b      	add	r0, sp, #44	; 0x2c
  14:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:1
//! Mynewt API for Rust. Contains Rust bindings for Mynewt API for C, generated by `bindgen`.
  16:	9816      	ldr	r0, [sp, #88]	; 0x58
  18:	9018      	str	r0, [sp, #96]	; 0x60
  1a:	9817      	ldr	r0, [sp, #92]	; 0x5c
  1c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  1e:	9818      	ldr	r0, [sp, #96]	; 0x60
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  20:	f240 0100 	movw	r1, #0
  24:	f2c0 0100 	movt	r1, #0
  28:	9308      	str	r3, [sp, #32]
  2a:	f8cd c01c 	str.w	ip, [sp, #28]
  2e:	f8cd e018 	str.w	lr, [sp, #24]
  32:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  36:	9005      	str	r0, [sp, #20]
  38:	9104      	str	r1, [sp, #16]
  3a:	e7ff      	b.n	3c <core::result::unwrap_failed+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  3c:	9819      	ldr	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  3e:	f240 0100 	movw	r1, #0
  42:	f2c0 0100 	movt	r1, #0
  46:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  4a:	9003      	str	r0, [sp, #12]
  4c:	9102      	str	r1, [sp, #8]
  4e:	e7ff      	b.n	50 <core::result::unwrap_failed+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  50:	9805      	ldr	r0, [sp, #20]
  52:	9012      	str	r0, [sp, #72]	; 0x48
  54:	9904      	ldr	r1, [sp, #16]
  56:	9113      	str	r1, [sp, #76]	; 0x4c
  58:	9a03      	ldr	r2, [sp, #12]
  5a:	9214      	str	r2, [sp, #80]	; 0x50
  5c:	9b02      	ldr	r3, [sp, #8]
  5e:	9315      	str	r3, [sp, #84]	; 0x54
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  60:	46ec      	mov	ip, sp
  62:	f04f 0e02 	mov.w	lr, #2
  66:	f8cc e000 	str.w	lr, [ip]
  6a:	f240 0100 	movw	r1, #0
  6e:	f2c0 0100 	movt	r1, #0
  72:	a80c      	add	r0, sp, #48	; 0x30
  74:	ab12      	add	r3, sp, #72	; 0x48
  76:	4672      	mov	r2, lr
  78:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  7c:	e7ff      	b.n	2 <core::result::unwrap_failed+0x2>
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	a80c      	add	r0, sp, #48	; 0x30
  88:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
  8c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h5d84aa78d3cb1f4bE:

00000000 <core::result::Result<T,E>::expect>:
_ZN4core6result19Result$LT$T$C$E$GT$6expect17h5d84aa78d3cb1f4bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:824
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:826
  10:	9805      	ldr	r0, [sp, #20]
  12:	1e41      	subs	r1, r0, #1
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	2801      	cmp	r0, #1
  1a:	9304      	str	r3, [sp, #16]
  1c:	f8cd c00c 	str.w	ip, [sp, #12]
  20:	f8cd e008 	str.w	lr, [sp, #8]
  24:	9101      	str	r1, [sp, #4]
  26:	d005      	beq.n	34 <core::result::Result<T,E>::expect+0x34>
  28:	e7ff      	b.n	2a <core::result::Result<T,E>::expect+0x2a>
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	2801      	cmp	r0, #1
  2e:	d005      	beq.n	3c <core::result::Result<T,E>::expect+0x3c>
  30:	e7ff      	b.n	32 <core::result::Result<T,E>::expect+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:829
  32:	defe      	udf	#254	; 0xfe
  34:	9805      	ldr	r0, [sp, #20]
  36:	2801      	cmp	r0, #1
  38:	d008      	beq.n	4c <core::result::Result<T,E>::expect+0x4c>
  3a:	e009      	b.n	50 <core::result::Result<T,E>::expect+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:827
  3c:	9805      	ldr	r0, [sp, #20]
  3e:	9009      	str	r0, [sp, #36]	; 0x24
  40:	9806      	ldr	r0, [sp, #24]
  42:	9907      	ldr	r1, [sp, #28]
  44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  46:	f7ff fffe 	bl	0 <core::result::Result<T,E>::expect>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:829
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}
  50:	e7fc      	b.n	4c <core::result::Result<T,E>::expect+0x4c>

mynewt-b7cad4e68e08d16e.282o9sld9drrr8a9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 282o9sld9drrr8a9
000004b6 l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
00000558 l       .debug_str	00000000 
0000059b l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
000005ad l       .debug_str	00000000 
000005b5 l       .debug_str	00000000 
000005be l       .debug_str	00000000 
000005c5 l       .debug_str	00000000 
000005cb l       .debug_str	00000000 
000005d1 l       .debug_str	00000000 
000005d6 l       .debug_str	00000000 
000005de l       .debug_str	00000000 
000005e3 l       .debug_str	00000000 
00000615 l       .debug_str	00000000 
00000622 l       .debug_str	00000000 
00000626 l       .debug_str	00000000 
00000634 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000d6 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000287 l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
000002ae l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000310 l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003e5 l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
00000408 l       .debug_str	00000000 
00000430 l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
00000487 l       .debug_str	00000000 
0000048c l       .debug_str	00000000 
000004f8 l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
00000000 l    d  .text._ZN97_$LT$mynewt..libs..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h8b16c74882e65ad4E	00000000 .text._ZN97_$LT$mynewt..libs..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h8b16c74882e65ad4E
00000000 l    d  .text._ZN6mynewt4libs14sensor_network22start_server_transport17h7306c386f4542630E	00000000 .text._ZN6mynewt4libs14sensor_network22start_server_transport17h7306c386f4542630E
00000000 l    d  .text._ZN6mynewt4libs14sensor_network16init_server_post17hfaf42cdd297c81c3E	00000000 .text._ZN6mynewt4libs14sensor_network16init_server_post17hfaf42cdd297c81c3E
00000000 l    d  .text._ZN6mynewt4libs14sensor_network12prepare_post17h43168bc7920fca20E	00000000 .text._ZN6mynewt4libs14sensor_network12prepare_post17h43168bc7920fca20E
00000000 l    d  .text._ZN6mynewt4libs14sensor_network14do_server_post17h1c395988b4c7335aE	00000000 .text._ZN6mynewt4libs14sensor_network14do_server_post17h1c395988b4c7335aE
00000000 l    d  .text._ZN6mynewt4libs14sensor_network13get_device_id17hae084fb84eb86c74E	00000000 .text._ZN6mynewt4libs14sensor_network13get_device_id17hae084fb84eb86c74E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 mynewt::Strn::as_ptr
00000000         *UND*	00000000 mynewt::Strn::validate
00000000         *UND*	00000000 mynewt::Strn::from_cstr
00000000 g     F .text._ZN6mynewt4libs14sensor_network12prepare_post17h43168bc7920fca20E	0000002a mynewt::libs::sensor_network::prepare_post
00000000 g     F .text._ZN6mynewt4libs14sensor_network13get_device_id17hae084fb84eb86c74E	0000002e mynewt::libs::sensor_network::get_device_id
00000000 g     F .text._ZN6mynewt4libs14sensor_network14do_server_post17h1c395988b4c7335aE	00000020 mynewt::libs::sensor_network::do_server_post
00000000 g     F .text._ZN6mynewt4libs14sensor_network16init_server_post17hfaf42cdd297c81c3E	0000003c mynewt::libs::sensor_network::init_server_post
00000000 g     F .text._ZN6mynewt4libs14sensor_network22start_server_transport17h7306c386f4542630E	00000034 mynewt::libs::sensor_network::start_server_transport
00000000         *UND*	00000000 <mynewt::result::MynewtError as core::convert::From<i32>>::from
00000000 g     F .text._ZN97_$LT$mynewt..libs..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h8b16c74882e65ad4E	00000012 <mynewt::libs::sensor_network::sensor_network_interface as core::default::Default>::default
00000000         *UND*	00000000 do_server_post
00000000         *UND*	00000000 get_device_id
00000000         *UND*	00000000 init_server_post
00000000         *UND*	00000000 sensor_network_prepare_post
00000000         *UND*	00000000 start_server_transport



Disassembly of section .text._ZN97_$LT$mynewt..libs..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h8b16c74882e65ad4E:

00000000 <<mynewt::libs::sensor_network::sensor_network_interface as core::default::Default>::default>:
_ZN97_$LT$mynewt..libs..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h8b16c74882e65ad4E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:36
        ) -> ::cty::c_int,
    >,
    pub transport_registered: u8,
}
impl Default for sensor_network_interface {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:37
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::libs::sensor_network::sensor_network_interface as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:38
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4libs14sensor_network22start_server_transport17h7306c386f4542630E:

00000000 <mynewt::libs::sensor_network::start_server_transport>:
_ZN6mynewt4libs14sensor_network22start_server_transport17h7306c386f4542630E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:40
}
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	f7ff fffe 	bl	0 <start_server_transport>
   8:	9002      	str	r0, [sp, #8]
   a:	e7ff      	b.n	c <mynewt::libs::sensor_network::start_server_transport+0xc>
   c:	9802      	ldr	r0, [sp, #8]
   e:	2800      	cmp	r0, #0
  10:	d105      	bne.n	1e <mynewt::libs::sensor_network::start_server_transport+0x1e>
  12:	e7ff      	b.n	14 <mynewt::libs::sensor_network::start_server_transport+0x14>
  14:	2000      	movs	r0, #0
  16:	9001      	str	r0, [sp, #4]
  18:	2001      	movs	r0, #1
  1a:	9001      	str	r0, [sp, #4]
  1c:	e007      	b.n	2e <mynewt::libs::sensor_network::start_server_transport+0x2e>
  1e:	9802      	ldr	r0, [sp, #8]
  20:	f7ff fffe 	bl	0 <<mynewt::result::MynewtError as core::convert::From<i32>>::from>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <mynewt::libs::sensor_network::start_server_transport+0x28>
  28:	9800      	ldr	r0, [sp, #0]
  2a:	9001      	str	r0, [sp, #4]
  2c:	e7ff      	b.n	2e <mynewt::libs::sensor_network::start_server_transport+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	b004      	add	sp, #16
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4libs14sensor_network16init_server_post17hfaf42cdd297c81c3E:

00000000 <mynewt::libs::sensor_network::init_server_post>:
_ZN6mynewt4libs14sensor_network16init_server_post17hfaf42cdd297c81c3E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:60
    pub fn register_collector_transport() -> ::cty::c_int;
}
#[mynewt_macros::safe_wrap(attr)] extern "C" {
    pub fn sensor_network_register_transport(iface_type: u8) -> ::cty::c_int;
}
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	9104      	str	r1, [sp, #16]
   8:	9904      	ldr	r1, [sp, #16]
   a:	9003      	str	r0, [sp, #12]
   c:	4608      	mov	r0, r1
   e:	9202      	str	r2, [sp, #8]
  10:	f7ff fffe 	bl	0 <mynewt::Strn::validate>
  14:	e7ff      	b.n	16 <mynewt::libs::sensor_network::init_server_post+0x16>
  16:	9804      	ldr	r0, [sp, #16]
  18:	f7ff fffe 	bl	0 <mynewt::Strn::as_ptr>
  1c:	9001      	str	r0, [sp, #4]
  1e:	e7ff      	b.n	20 <mynewt::libs::sensor_network::init_server_post+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <init_server_post>
  26:	f88d 0017 	strb.w	r0, [sp, #23]
  2a:	e7ff      	b.n	2c <mynewt::libs::sensor_network::init_server_post+0x2c>
  2c:	f89d 0017 	ldrb.w	r0, [sp, #23]
  30:	9903      	ldr	r1, [sp, #12]
  32:	7048      	strb	r0, [r1, #1]
  34:	2000      	movs	r0, #0
  36:	7008      	strb	r0, [r1, #0]
  38:	b006      	add	sp, #24
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4libs14sensor_network12prepare_post17h43168bc7920fca20E:

00000000 <mynewt::libs::sensor_network::prepare_post>:
_ZN6mynewt4libs14sensor_network12prepare_post17h43168bc7920fca20E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:69
    pub fn init_collector_post() -> bool;
}
#[mynewt_macros::safe_wrap(attr)] extern "C" {
    pub fn sensor_network_init_post(iface_type: u8, uri: *const ::cty::c_char) -> bool;
}
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	9102      	str	r1, [sp, #8]
   8:	9902      	ldr	r1, [sp, #8]
   a:	9001      	str	r0, [sp, #4]
   c:	4608      	mov	r0, r1
   e:	9200      	str	r2, [sp, #0]
  10:	f7ff fffe 	bl	0 <sensor_network_prepare_post>
  14:	f88d 000f 	strb.w	r0, [sp, #15]
  18:	e7ff      	b.n	1a <mynewt::libs::sensor_network::prepare_post+0x1a>
  1a:	f89d 000f 	ldrb.w	r0, [sp, #15]
  1e:	9901      	ldr	r1, [sp, #4]
  20:	7048      	strb	r0, [r1, #1]
  22:	2000      	movs	r0, #0
  24:	7008      	strb	r0, [r1, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4libs14sensor_network14do_server_post17h1c395988b4c7335aE:

00000000 <mynewt::libs::sensor_network::do_server_post>:
_ZN6mynewt4libs14sensor_network14do_server_post17h1c395988b4c7335aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:72
    pub fn sensor_network_prepare_post(encoding: ::cty::c_int) -> bool;
}
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	9000      	str	r0, [sp, #0]
   6:	f7ff fffe 	bl	0 <do_server_post>
   a:	f88d 0007 	strb.w	r0, [sp, #7]
   e:	e7ff      	b.n	10 <mynewt::libs::sensor_network::do_server_post+0x10>
  10:	f89d 0007 	ldrb.w	r0, [sp, #7]
  14:	9900      	ldr	r1, [sp, #0]
  16:	7048      	strb	r0, [r1, #1]
  18:	2000      	movs	r0, #0
  1a:	7008      	strb	r0, [r1, #0]
  1c:	b002      	add	sp, #8
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4libs14sensor_network13get_device_id17hae084fb84eb86c74E:

00000000 <mynewt::libs::sensor_network::get_device_id>:
_ZN6mynewt4libs14sensor_network13get_device_id17hae084fb84eb86c74E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_network.rs:96
    pub fn should_send_to_collector(
        val: *mut sensor_value,
        device_name: *const ::cty::c_char,
    ) -> bool;
}
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	9001      	str	r0, [sp, #4]
   6:	f7ff fffe 	bl	0 <get_device_id>
   a:	9002      	str	r0, [sp, #8]
   c:	e7ff      	b.n	e <mynewt::libs::sensor_network::get_device_id+0xe>
   e:	9902      	ldr	r1, [sp, #8]
  10:	a803      	add	r0, sp, #12
  12:	f7ff fffe 	bl	0 <mynewt::Strn::from_cstr>
  16:	e7ff      	b.n	18 <mynewt::libs::sensor_network::get_device_id+0x18>
  18:	9803      	ldr	r0, [sp, #12]
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	60da      	str	r2, [r3, #12]
  22:	6099      	str	r1, [r3, #8]
  24:	6058      	str	r0, [r3, #4]
  26:	2000      	movs	r0, #0
  28:	6018      	str	r0, [r3, #0]
  2a:	b006      	add	sp, #24
  2c:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.2gmmcfbl0gt2cv65.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2gmmcfbl0gt2cv65
0000435a l       .debug_str	00000000 
000047d6 l       .debug_str	00000000 
000047fe l       .debug_str	00000000 
0000483f l       .debug_str	00000000 
00004867 l       .debug_str	00000000 
00004898 l       .debug_str	00000000 
000048a1 l       .debug_str	00000000 
000048aa l       .debug_str	00000000 
000048b2 l       .debug_str	00000000 
000048bd l       .debug_str	00000000 
000048e5 l       .debug_str	00000000 
00004914 l       .debug_str	00000000 
0000493c l       .debug_str	00000000 
0000496c l       .debug_str	00000000 
00004994 l       .debug_str	00000000 
000049bb l       .debug_str	00000000 
000049e3 l       .debug_str	00000000 
00004a2c l       .debug_str	00000000 
00004a54 l       .debug_str	00000000 
00004a8f l       .debug_str	00000000 
00004ab7 l       .debug_str	00000000 
00004adf l       .debug_str	00000000 
00004b18 l       .debug_str	00000000 
00004b20 l       .debug_str	00000000 
00004b26 l       .debug_str	00000000 
00004b30 l       .debug_str	00000000 
00004b58 l       .debug_str	00000000 
00004b7e l       .debug_str	00000000 
00004ba6 l       .debug_str	00000000 
00004be2 l       .debug_str	00000000 
00004c0a l       .debug_str	00000000 
00004c31 l       .debug_str	00000000 
00004c59 l       .debug_str	00000000 
00004c84 l       .debug_str	00000000 
00004cac l       .debug_str	00000000 
00004ce1 l       .debug_str	00000000 
00004d09 l       .debug_str	00000000 
00004d50 l       .debug_str	00000000 
00004d78 l       .debug_str	00000000 
00004daa l       .debug_str	00000000 
00004db3 l       .debug_str	00000000 
00004df5 l       .debug_str	00000000 
00004e3f l       .debug_str	00000000 
00004e46 l       .debug_str	00000000 
00004e54 l       .debug_str	00000000 
00004e61 l       .debug_str	00000000 
00004e89 l       .debug_str	00000000 
00004eb6 l       .debug_str	00000000 
00004ede l       .debug_str	00000000 
00004f14 l       .debug_str	00000000 
00004f3c l       .debug_str	00000000 
00004f7e l       .debug_str	00000000 
00004fa6 l       .debug_str	00000000 
00004fdf l       .debug_str	00000000 
00005007 l       .debug_str	00000000 
00005043 l       .debug_str	00000000 
0000506b l       .debug_str	00000000 
000050a5 l       .debug_str	00000000 
000050cd l       .debug_str	00000000 
00005102 l       .debug_str	00000000 
0000512a l       .debug_str	00000000 
00005163 l       .debug_str	00000000 
0000518b l       .debug_str	00000000 
000051b6 l       .debug_str	00000000 
000051de l       .debug_str	00000000 
0000521a l       .debug_str	00000000 
00005242 l       .debug_str	00000000 
0000528b l       .debug_str	00000000 
0000528f l       .debug_str	00000000 
00005298 l       .debug_str	00000000 
000052a0 l       .debug_str	00000000 
000052aa l       .debug_str	00000000 
000052b7 l       .debug_str	00000000 
000052df l       .debug_str	00000000 
0000530f l       .debug_str	00000000 
00005318 l       .debug_str	00000000 
00005324 l       .debug_str	00000000 
00005330 l       .debug_str	00000000 
00005344 l       .debug_str	00000000 
0000536c l       .debug_str	00000000 
000053a6 l       .debug_str	00000000 
000053ce l       .debug_str	00000000 
0000540d l       .debug_str	00000000 
00005435 l       .debug_str	00000000 
00005468 l       .debug_str	00000000 
00005490 l       .debug_str	00000000 
000054cd l       .debug_str	00000000 
000054f5 l       .debug_str	00000000 
0000553e l       .debug_str	00000000 
00005566 l       .debug_str	00000000 
000055af l       .debug_str	00000000 
000055d7 l       .debug_str	00000000 
0000560f l       .debug_str	00000000 
00005637 l       .debug_str	00000000 
00005674 l       .debug_str	00000000 
0000569c l       .debug_str	00000000 
000056d5 l       .debug_str	00000000 
000056fd l       .debug_str	00000000 
00005731 l       .debug_str	00000000 
00005759 l       .debug_str	00000000 
0000578d l       .debug_str	00000000 
000057b5 l       .debug_str	00000000 
000057e4 l       .debug_str	00000000 
0000580c l       .debug_str	00000000 
00005842 l       .debug_str	00000000 
0000586a l       .debug_str	00000000 
000058a0 l       .debug_str	00000000 
000058a7 l       .debug_str	00000000 
000058a9 l       .debug_str	00000000 
000058ae l       .debug_str	00000000 
00005904 l       .debug_str	00000000 
00005962 l       .debug_str	00000000 
00005968 l       .debug_str	00000000 
000059bf l       .debug_str	00000000 
00005a1e l       .debug_str	00000000 
00005a24 l       .debug_str	00000000 
00005a7b l       .debug_str	00000000 
00005ada l       .debug_str	00000000 
00005ae0 l       .debug_str	00000000 
00005b37 l       .debug_str	00000000 
00005b96 l       .debug_str	00000000 
00005b9a l       .debug_str	00000000 
00005c03 l       .debug_str	00000000 
00005c74 l       .debug_str	00000000 
00005c78 l       .debug_str	00000000 
00005c85 l       .debug_str	00000000 
00005c99 l       .debug_str	00000000 
00005cce l       .debug_str	00000000 
00005cd2 l       .debug_str	00000000 
00005cd8 l       .debug_str	00000000 
00005ce3 l       .debug_str	00000000 
00005d11 l       .debug_str	00000000 
00005d1b l       .debug_str	00000000 
00005d21 l       .debug_str	00000000 
00005d2b l       .debug_str	00000000 
00005d53 l       .debug_str	00000000 
00005d81 l       .debug_str	00000000 
00005da9 l       .debug_str	00000000 
00005dd6 l       .debug_str	00000000 
00005dfe l       .debug_str	00000000 
00005e36 l       .debug_str	00000000 
00005e5e l       .debug_str	00000000 
00005e9c l       .debug_str	00000000 
00005ec4 l       .debug_str	00000000 
00005ef5 l       .debug_str	00000000 
00005f1d l       .debug_str	00000000 
00005f57 l       .debug_str	00000000 
00005f7f l       .debug_str	00000000 
00005fbd l       .debug_str	00000000 
00005fe5 l       .debug_str	00000000 
00006013 l       .debug_str	00000000 
0000603b l       .debug_str	00000000 
0000607f l       .debug_str	00000000 
000060a7 l       .debug_str	00000000 
000060cb l       .debug_str	00000000 
000060f3 l       .debug_str	00000000 
0000612e l       .debug_str	00000000 
00006156 l       .debug_str	00000000 
00006182 l       .debug_str	00000000 
000061aa l       .debug_str	00000000 
000061dc l       .debug_str	00000000 
00006204 l       .debug_str	00000000 
0000623c l       .debug_str	00000000 
00006264 l       .debug_str	00000000 
0000628a l       .debug_str	00000000 
000062b2 l       .debug_str	00000000 
000062f3 l       .debug_str	00000000 
0000631b l       .debug_str	00000000 
00006365 l       .debug_str	00000000 
0000638d l       .debug_str	00000000 
000063c8 l       .debug_str	00000000 
000063d4 l       .debug_str	00000000 
000063e0 l       .debug_str	00000000 
000063f5 l       .debug_str	00000000 
0000641d l       .debug_str	00000000 
00006458 l       .debug_str	00000000 
00006480 l       .debug_str	00000000 
000064ac l       .debug_str	00000000 
000064d4 l       .debug_str	00000000 
00006500 l       .debug_str	00000000 
00006528 l       .debug_str	00000000 
0000656c l       .debug_str	00000000 
00006594 l       .debug_str	00000000 
000065d1 l       .debug_str	00000000 
000065f9 l       .debug_str	00000000 
00006642 l       .debug_str	00000000 
0000666a l       .debug_str	00000000 
000066ab l       .debug_str	00000000 
000066b2 l       .debug_str	00000000 
000066b8 l       .debug_str	00000000 
0000671a l       .debug_str	00000000 
00006784 l       .debug_str	00000000 
00006792 l       .debug_str	00000000 
000067a6 l       .debug_str	00000000 
000067db l       .debug_str	00000000 
000067e6 l       .debug_str	00000000 
000067ec l       .debug_str	00000000 
000067f8 l       .debug_str	00000000 
00006820 l       .debug_str	00000000 
00006850 l       .debug_str	00000000 
00006878 l       .debug_str	00000000 
000068af l       .debug_str	00000000 
000068bf l       .debug_str	00000000 
000068e7 l       .debug_str	00000000 
00006913 l       .debug_str	00000000 
00006917 l       .debug_str	00000000 
0000693d l       .debug_str	00000000 
00006994 l       .debug_str	00000000 
000069f3 l       .debug_str	00000000 
000069f8 l       .debug_str	00000000 
00006a4d l       .debug_str	00000000 
00006aaa l       .debug_str	00000000 
00006ab7 l       .debug_str	00000000 
00006ae7 l       .debug_str	00000000 
00006aec l       .debug_str	00000000 
00006b14 l       .debug_str	00000000 
00006b3d l       .debug_str	00000000 
00006b4c l       .debug_str	00000000 
00006b74 l       .debug_str	00000000 
00006b9f l       .debug_str	00000000 
00006bc7 l       .debug_str	00000000 
00006bea l       .debug_str	00000000 
00006c12 l       .debug_str	00000000 
00006c4c l       .debug_str	00000000 
00006c74 l       .debug_str	00000000 
00006ca3 l       .debug_str	00000000 
00006ccb l       .debug_str	00000000 
00006cf4 l       .debug_str	00000000 
00006d1c l       .debug_str	00000000 
00006d57 l       .debug_str	00000000 
00006d61 l       .debug_str	00000000 
00006d6a l       .debug_str	00000000 
00006d7a l       .debug_str	00000000 
00006da2 l       .debug_str	00000000 
00006dd8 l       .debug_str	00000000 
00006e00 l       .debug_str	00000000 
00006e36 l       .debug_str	00000000 
00006e5e l       .debug_str	00000000 
00006e83 l       .debug_str	00000000 
00006e92 l       .debug_str	00000000 
00006e9d l       .debug_str	00000000 
00006eac l       .debug_str	00000000 
00006ec1 l       .debug_str	00000000 
00006ed9 l       .debug_str	00000000 
00006f2c l       .debug_str	00000000 
00006f87 l       .debug_str	00000000 
00006f9c l       .debug_str	00000000 
00006fb5 l       .debug_str	00000000 
00006fdd l       .debug_str	00000000 
0000701c l       .debug_str	00000000 
00007045 l       .debug_str	00000000 
00007052 l       .debug_str	00000000 
00007054 l       .debug_str	00000000 
0000705d l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bb l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002db l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
00000355 l       .debug_str	00000000 
0000035d l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
00000374 l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
00000385 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003de l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000041f l       .debug_str	00000000 
0000042e l       .debug_str	00000000 
0000043e l       .debug_str	00000000 
0000044e l       .debug_str	00000000 
00000456 l       .debug_str	00000000 
0000045a l       .debug_str	00000000 
00000483 l       .debug_str	00000000 
000004e1 l       .debug_str	00000000 
00000547 l       .debug_str	00000000 
0000054e l       .debug_str	00000000 
00000556 l       .debug_str	00000000 
00000574 l       .debug_str	00000000 
00000584 l       .debug_str	00000000 
00000592 l       .debug_str	00000000 
0000059d l       .debug_str	00000000 
000005aa l       .debug_str	00000000 
000005b9 l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
000005e2 l       .debug_str	00000000 
000005eb l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
00000632 l       .debug_str	00000000 
00000648 l       .debug_str	00000000 
00000650 l       .debug_str	00000000 
00000671 l       .debug_str	00000000 
00000688 l       .debug_str	00000000 
000006b0 l       .debug_str	00000000 
000006e3 l       .debug_str	00000000 
000006e8 l       .debug_str	00000000 
000006f4 l       .debug_str	00000000 
000006f6 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
00000701 l       .debug_str	00000000 
00000712 l       .debug_str	00000000 
0000072b l       .debug_str	00000000 
0000072e l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
00000743 l       .debug_str	00000000 
0000075c l       .debug_str	00000000 
00000760 l       .debug_str	00000000 
00000775 l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
0000079c l       .debug_str	00000000 
000007a1 l       .debug_str	00000000 
000007ae l       .debug_str	00000000 
000007b5 l       .debug_str	00000000 
000007be l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
000007cb l       .debug_str	00000000 
000007d3 l       .debug_str	00000000 
000007da l       .debug_str	00000000 
000007e1 l       .debug_str	00000000 
00000808 l       .debug_str	00000000 
00000854 l       .debug_str	00000000 
000008a8 l       .debug_str	00000000 
000008bc l       .debug_str	00000000 
000008d0 l       .debug_str	00000000 
000008e9 l       .debug_str	00000000 
000008f4 l       .debug_str	00000000 
0000091c l       .debug_str	00000000 
00000949 l       .debug_str	00000000 
00000998 l       .debug_str	00000000 
000009ef l       .debug_str	00000000 
00000a17 l       .debug_str	00000000 
00000a53 l       .debug_str	00000000 
00000a7b l       .debug_str	00000000 
00000aa3 l       .debug_str	00000000 
00000aa6 l       .debug_str	00000000 
00000aad l       .debug_str	00000000 
00000ab6 l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000ac7 l       .debug_str	00000000 
00000acc l       .debug_str	00000000 
00000ad4 l       .debug_str	00000000 
00000add l       .debug_str	00000000 
00000ae6 l       .debug_str	00000000 
00000aef l       .debug_str	00000000 
00000b02 l       .debug_str	00000000 
00000b07 l       .debug_str	00000000 
00000b11 l       .debug_str	00000000 
00000b17 l       .debug_str	00000000 
00000b39 l       .debug_str	00000000 
00000b71 l       .debug_str	00000000 
00000bb1 l       .debug_str	00000000 
00000bb8 l       .debug_str	00000000 
00000bc0 l       .debug_str	00000000 
00000bd7 l       .debug_str	00000000 
00000be0 l       .debug_str	00000000 
00000be6 l       .debug_str	00000000 
00000bf0 l       .debug_str	00000000 
00000bf9 l       .debug_str	00000000 
00000c02 l       .debug_str	00000000 
00000c0d l       .debug_str	00000000 
00000c17 l       .debug_str	00000000 
00000c3e l       .debug_str	00000000 
00000c56 l       .debug_str	00000000 
00000c60 l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000c8b l       .debug_str	00000000 
00000c92 l       .debug_str	00000000 
00000cb6 l       .debug_str	00000000 
00000cdf l       .debug_str	00000000 
00000cf8 l       .debug_str	00000000 
00000d03 l       .debug_str	00000000 
00000d0e l       .debug_str	00000000 
00000d1e l       .debug_str	00000000 
00000d24 l       .debug_str	00000000 
00000d30 l       .debug_str	00000000 
00000d38 l       .debug_str	00000000 
00000d92 l       .debug_str	00000000 
00000df4 l       .debug_str	00000000 
00000dff l       .debug_str	00000000 
00000e46 l       .debug_str	00000000 
00000e95 l       .debug_str	00000000 
00000e9f l       .debug_str	00000000 
00000edc l       .debug_str	00000000 
00000f21 l       .debug_str	00000000 
00000f2a l       .debug_str	00000000 
00000f3a l       .debug_str	00000000 
00000f42 l       .debug_str	00000000 
00000f97 l       .debug_str	00000000 
00000ff4 l       .debug_str	00000000 
00001000 l       .debug_str	00000000 
00001009 l       .debug_str	00000000 
00001015 l       .debug_str	00000000 
00001021 l       .debug_str	00000000 
0000102a l       .debug_str	00000000 
00001032 l       .debug_str	00000000 
0000103a l       .debug_str	00000000 
0000104f l       .debug_str	00000000 
00001056 l       .debug_str	00000000 
00001076 l       .debug_str	00000000 
0000107d l       .debug_str	00000000 
00001085 l       .debug_str	00000000 
00001089 l       .debug_str	00000000 
00001090 l       .debug_str	00000000 
0000109c l       .debug_str	00000000 
000010a7 l       .debug_str	00000000 
000010af l       .debug_str	00000000 
000010b7 l       .debug_str	00000000 
00001133 l       .debug_str	00000000 
000011b7 l       .debug_str	00000000 
000012b3 l       .debug_str	00000000 
000013b7 l       .debug_str	00000000 
000013c5 l       .debug_str	00000000 
000013d0 l       .debug_str	00000000 
000013da l       .debug_str	00000000 
000013e5 l       .debug_str	00000000 
00001413 l       .debug_str	00000000 
0000148e l       .debug_str	00000000 
00001511 l       .debug_str	00000000 
0000151f l       .debug_str	00000000 
0000157e l       .debug_str	00000000 
000015e5 l       .debug_str	00000000 
000015fb l       .debug_str	00000000 
0000160b l       .debug_str	00000000 
0000161a l       .debug_str	00000000 
0000161e l       .debug_str	00000000 
00001624 l       .debug_str	00000000 
0000162a l       .debug_str	00000000 
00001630 l       .debug_str	00000000 
0000163c l       .debug_str	00000000 
00001644 l       .debug_str	00000000 
0000164a l       .debug_str	00000000 
00001652 l       .debug_str	00000000 
00001658 l       .debug_str	00000000 
0000167b l       .debug_str	00000000 
0000168b l       .debug_str	00000000 
000016be l       .debug_str	00000000 
000016fe l       .debug_str	00000000 
00001746 l       .debug_str	00000000 
0000174a l       .debug_str	00000000 
00001750 l       .debug_str	00000000 
00001756 l       .debug_str	00000000 
0000175c l       .debug_str	00000000 
0000176e l       .debug_str	00000000 
000017a3 l       .debug_str	00000000 
000017e5 l       .debug_str	00000000 
0000182f l       .debug_str	00000000 
00001833 l       .debug_str	00000000 
00001839 l       .debug_str	00000000 
0000183f l       .debug_str	00000000 
00001845 l       .debug_str	00000000 
00001857 l       .debug_str	00000000 
0000188c l       .debug_str	00000000 
000018ce l       .debug_str	00000000 
00001918 l       .debug_str	00000000 
0000191c l       .debug_str	00000000 
00001922 l       .debug_str	00000000 
00001928 l       .debug_str	00000000 
0000192e l       .debug_str	00000000 
00001934 l       .debug_str	00000000 
00001945 l       .debug_str	00000000 
00001979 l       .debug_str	00000000 
000019ba l       .debug_str	00000000 
00001a03 l       .debug_str	00000000 
00001a08 l       .debug_str	00000000 
00001a0d l       .debug_str	00000000 
00001a11 l       .debug_str	00000000 
00001a17 l       .debug_str	00000000 
00001a1d l       .debug_str	00000000 
00001a23 l       .debug_str	00000000 
00001a34 l       .debug_str	00000000 
00001a68 l       .debug_str	00000000 
00001aa9 l       .debug_str	00000000 
00001af2 l       .debug_str	00000000 
00001af6 l       .debug_str	00000000 
00001aff l       .debug_str	00000000 
00001b10 l       .debug_str	00000000 
00001b44 l       .debug_str	00000000 
00001b85 l       .debug_str	00000000 
00001bce l       .debug_str	00000000 
00001bd3 l       .debug_str	00000000 
00001bd7 l       .debug_str	00000000 
00001be0 l       .debug_str	00000000 
00001be7 l       .debug_str	00000000 
00001bef l       .debug_str	00000000 
00001c01 l       .debug_str	00000000 
00001c36 l       .debug_str	00000000 
00001c78 l       .debug_str	00000000 
00001cc2 l       .debug_str	00000000 
00001cc6 l       .debug_str	00000000 
00001ccc l       .debug_str	00000000 
00001cd2 l       .debug_str	00000000 
00001cd8 l       .debug_str	00000000 
00001cde l       .debug_str	00000000 
00001ce6 l       .debug_str	00000000 
00001cf4 l       .debug_str	00000000 
00001d03 l       .debug_str	00000000 
00001d14 l       .debug_str	00000000 
00001d1f l       .debug_str	00000000 
00001d2a l       .debug_str	00000000 
00001d35 l       .debug_str	00000000 
00001d3c l       .debug_str	00000000 
00001d5f l       .debug_str	00000000 
00001d71 l       .debug_str	00000000 
00001da6 l       .debug_str	00000000 
00001de8 l       .debug_str	00000000 
00001e32 l       .debug_str	00000000 
00001e36 l       .debug_str	00000000 
00001e40 l       .debug_str	00000000 
00001e52 l       .debug_str	00000000 
00001e87 l       .debug_str	00000000 
00001ec9 l       .debug_str	00000000 
00001f13 l       .debug_str	00000000 
00001f18 l       .debug_str	00000000 
00001f22 l       .debug_str	00000000 
00001f34 l       .debug_str	00000000 
00001f69 l       .debug_str	00000000 
00001fab l       .debug_str	00000000 
00001ff5 l       .debug_str	00000000 
00002003 l       .debug_str	00000000 
00002013 l       .debug_str	00000000 
0000201c l       .debug_str	00000000 
00002027 l       .debug_str	00000000 
00002036 l       .debug_str	00000000 
0000204b l       .debug_str	00000000 
0000207c l       .debug_str	00000000 
00002119 l       .debug_str	00000000 
000021be l       .debug_str	00000000 
000021c9 l       .debug_str	00000000 
000021d2 l       .debug_str	00000000 
000021f3 l       .debug_str	00000000 
00002206 l       .debug_str	00000000 
0000223c l       .debug_str	00000000 
000022bf l       .debug_str	00000000 
0000234a l       .debug_str	00000000 
00002366 l       .debug_str	00000000 
000023b2 l       .debug_str	00000000 
00002406 l       .debug_str	00000000 
00002423 l       .debug_str	00000000 
00002437 l       .debug_str	00000000 
00002483 l       .debug_str	00000000 
000024d7 l       .debug_str	00000000 
000024ed l       .debug_str	00000000 
00002501 l       .debug_str	00000000 
00002548 l       .debug_str	00000000 
00002597 l       .debug_str	00000000 
000025a0 l       .debug_str	00000000 
000025ae l       .debug_str	00000000 
000025df l       .debug_str	00000000 
000025e5 l       .debug_str	00000000 
000025ed l       .debug_str	00000000 
000025f4 l       .debug_str	00000000 
000025fc l       .debug_str	00000000 
00002607 l       .debug_str	00000000 
0000260f l       .debug_str	00000000 
0000261e l       .debug_str	00000000 
00002622 l       .debug_str	00000000 
0000262d l       .debug_str	00000000 
00002639 l       .debug_str	00000000 
00002644 l       .debug_str	00000000 
00002655 l       .debug_str	00000000 
0000265b l       .debug_str	00000000 
00002663 l       .debug_str	00000000 
0000266a l       .debug_str	00000000 
00002674 l       .debug_str	00000000 
0000267c l       .debug_str	00000000 
00002684 l       .debug_str	00000000 
000026a6 l       .debug_str	00000000 
000026b1 l       .debug_str	00000000 
000026bd l       .debug_str	00000000 
000026c5 l       .debug_str	00000000 
000026ce l       .debug_str	00000000 
000026d9 l       .debug_str	00000000 
000026e0 l       .debug_str	00000000 
000026eb l       .debug_str	00000000 
000026f6 l       .debug_str	00000000 
00002706 l       .debug_str	00000000 
00002716 l       .debug_str	00000000 
00002725 l       .debug_str	00000000 
0000272d l       .debug_str	00000000 
00002734 l       .debug_str	00000000 
0000273c l       .debug_str	00000000 
0000275a l       .debug_str	00000000 
0000276a l       .debug_str	00000000 
0000279d l       .debug_str	00000000 
000027b2 l       .debug_str	00000000 
000027bb l       .debug_str	00000000 
00002818 l       .debug_str	00000000 
0000287d l       .debug_str	00000000 
00002887 l       .debug_str	00000000 
00002897 l       .debug_str	00000000 
000028ac l       .debug_str	00000000 
000028b4 l       .debug_str	00000000 
00002918 l       .debug_str	00000000 
00002984 l       .debug_str	00000000 
0000298b l       .debug_str	00000000 
00002993 l       .debug_str	00000000 
000029b1 l       .debug_str	00000000 
000029c1 l       .debug_str	00000000 
000029f4 l       .debug_str	00000000 
00002a09 l       .debug_str	00000000 
00002a1c l       .debug_str	00000000 
00002a31 l       .debug_str	00000000 
00002a38 l       .debug_str	00000000 
00002a4d l       .debug_str	00000000 
00002a77 l       .debug_str	00000000 
00002a93 l       .debug_str	00000000 
00002aa1 l       .debug_str	00000000 
00002ac9 l       .debug_str	00000000 
00002afd l       .debug_str	00000000 
00002b09 l       .debug_str	00000000 
00002b31 l       .debug_str	00000000 
00002b6a l       .debug_str	00000000 
00002b92 l       .debug_str	00000000 
00002bd1 l       .debug_str	00000000 
00002bf9 l       .debug_str	00000000 
00002c2d l       .debug_str	00000000 
00002c35 l       .debug_str	00000000 
00002c3e l       .debug_str	00000000 
00002c4c l       .debug_str	00000000 
00002c53 l       .debug_str	00000000 
00002c5a l       .debug_str	00000000 
00002c62 l       .debug_str	00000000 
00002c6d l       .debug_str	00000000 
00002c7d l       .debug_str	00000000 
00002c81 l       .debug_str	00000000 
00002c9c l       .debug_str	00000000 
00002ca4 l       .debug_str	00000000 
00002cc5 l       .debug_str	00000000 
00002cdb l       .debug_str	00000000 
00002d03 l       .debug_str	00000000 
00002d35 l       .debug_str	00000000 
00002d5d l       .debug_str	00000000 
00002d95 l       .debug_str	00000000 
00002dbd l       .debug_str	00000000 
00002df2 l       .debug_str	00000000 
00002e1e l       .debug_str	00000000 
00002e49 l       .debug_str	00000000 
00002e76 l       .debug_str	00000000 
00002e9e l       .debug_str	00000000 
00002ece l       .debug_str	00000000 
00002ef6 l       .debug_str	00000000 
00002f32 l       .debug_str	00000000 
00002f3c l       .debug_str	00000000 
00002f44 l       .debug_str	00000000 
00002f4b l       .debug_str	00000000 
00002f52 l       .debug_str	00000000 
00002f57 l       .debug_str	00000000 
00002f7a l       .debug_str	00000000 
00002fa2 l       .debug_str	00000000 
00002fba l       .debug_str	00000000 
00002fc4 l       .debug_str	00000000 
00002fec l       .debug_str	00000000 
00003012 l       .debug_str	00000000 
0000301b l       .debug_str	00000000 
00003035 l       .debug_str	00000000 
00003041 l       .debug_str	00000000 
00003069 l       .debug_str	00000000 
00003091 l       .debug_str	00000000 
0000309b l       .debug_str	00000000 
000030a4 l       .debug_str	00000000 
000030b1 l       .debug_str	00000000 
000030d9 l       .debug_str	00000000 
00003102 l       .debug_str	00000000 
0000310a l       .debug_str	00000000 
00003114 l       .debug_str	00000000 
00003131 l       .debug_str	00000000 
00003140 l       .debug_str	00000000 
00003168 l       .debug_str	00000000 
00003195 l       .debug_str	00000000 
000031ad l       .debug_str	00000000 
000031d5 l       .debug_str	00000000 
00003209 l       .debug_str	00000000 
0000320f l       .debug_str	00000000 
00003214 l       .debug_str	00000000 
0000321e l       .debug_str	00000000 
00003247 l       .debug_str	00000000 
0000326f l       .debug_str	00000000 
000032b8 l       .debug_str	00000000 
000032e0 l       .debug_str	00000000 
00003320 l       .debug_str	00000000 
00003348 l       .debug_str	00000000 
00003384 l       .debug_str	00000000 
0000338b l       .debug_str	00000000 
00003396 l       .debug_str	00000000 
000033be l       .debug_str	00000000 
00003433 l       .debug_str	00000000 
000034b0 l       .debug_str	00000000 
000034bc l       .debug_str	00000000 
000034cb l       .debug_str	00000000 
000034f3 l       .debug_str	00000000 
0000351e l       .debug_str	00000000 
00003525 l       .debug_str	00000000 
00003531 l       .debug_str	00000000 
00003557 l       .debug_str	00000000 
00003563 l       .debug_str	00000000 
0000358a l       .debug_str	00000000 
00003595 l       .debug_str	00000000 
000035a0 l       .debug_str	00000000 
000035b1 l       .debug_str	00000000 
000035c5 l       .debug_str	00000000 
000035f4 l       .debug_str	00000000 
00003651 l       .debug_str	00000000 
000036b6 l       .debug_str	00000000 
000036be l       .debug_str	00000000 
000036c7 l       .debug_str	00000000 
000036df l       .debug_str	00000000 
00003710 l       .debug_str	00000000 
00003736 l       .debug_str	00000000 
0000375e l       .debug_str	00000000 
000037a0 l       .debug_str	00000000 
000037c8 l       .debug_str	00000000 
000037f3 l       .debug_str	00000000 
0000381b l       .debug_str	00000000 
0000385a l       .debug_str	00000000 
00003882 l       .debug_str	00000000 
000038bc l       .debug_str	00000000 
000038e4 l       .debug_str	00000000 
00003915 l       .debug_str	00000000 
0000393d l       .debug_str	00000000 
00003961 l       .debug_str	00000000 
0000396e l       .debug_str	00000000 
00003972 l       .debug_str	00000000 
0000397a l       .debug_str	00000000 
00003982 l       .debug_str	00000000 
0000398c l       .debug_str	00000000 
00003992 l       .debug_str	00000000 
00003997 l       .debug_str	00000000 
0000399f l       .debug_str	00000000 
000039a8 l       .debug_str	00000000 
000039be l       .debug_str	00000000 
000039dc l       .debug_str	00000000 
000039e5 l       .debug_str	00000000 
000039ee l       .debug_str	00000000 
00003a04 l       .debug_str	00000000 
00003a22 l       .debug_str	00000000 
00003a27 l       .debug_str	00000000 
00003a2b l       .debug_str	00000000 
00003a34 l       .debug_str	00000000 
00003a4a l       .debug_str	00000000 
00003a68 l       .debug_str	00000000 
00003a6f l       .debug_str	00000000 
00003a77 l       .debug_str	00000000 
00003a8e l       .debug_str	00000000 
00003aad l       .debug_str	00000000 
00003ab7 l       .debug_str	00000000 
00003abd l       .debug_str	00000000 
00003aef l       .debug_str	00000000 
00003b29 l       .debug_str	00000000 
00003b30 l       .debug_str	00000000 
00003b36 l       .debug_str	00000000 
00003b49 l       .debug_str	00000000 
00003b64 l       .debug_str	00000000 
00003b7e l       .debug_str	00000000 
00003b83 l       .debug_str	00000000 
00003b94 l       .debug_str	00000000 
00003bad l       .debug_str	00000000 
00003bbe l       .debug_str	00000000 
00003bd7 l       .debug_str	00000000 
00003be9 l       .debug_str	00000000 
00003c03 l       .debug_str	00000000 
00003c1b l       .debug_str	00000000 
00003c21 l       .debug_str	00000000 
00003c3b l       .debug_str	00000000 
00003c3f l       .debug_str	00000000 
00003c43 l       .debug_str	00000000 
00003c49 l       .debug_str	00000000 
00003c55 l       .debug_str	00000000 
00003c80 l       .debug_str	00000000 
00003c8a l       .debug_str	00000000 
00003c96 l       .debug_str	00000000 
00003cc1 l       .debug_str	00000000 
00003cc6 l       .debug_str	00000000 
00003ccd l       .debug_str	00000000 
00003cf6 l       .debug_str	00000000 
00003d44 l       .debug_str	00000000 
00003d9a l       .debug_str	00000000 
00003da2 l       .debug_str	00000000 
00003da7 l       .debug_str	00000000 
00003db0 l       .debug_str	00000000 
00003dd9 l       .debug_str	00000000 
00003e27 l       .debug_str	00000000 
00003e7d l       .debug_str	00000000 
00003e86 l       .debug_str	00000000 
00003eaf l       .debug_str	00000000 
00003efd l       .debug_str	00000000 
00003f53 l       .debug_str	00000000 
00003f5d l       .debug_str	00000000 
00003f86 l       .debug_str	00000000 
00003fd4 l       .debug_str	00000000 
0000402a l       .debug_str	00000000 
00004030 l       .debug_str	00000000 
00004059 l       .debug_str	00000000 
000040a7 l       .debug_str	00000000 
000040fd l       .debug_str	00000000 
00004106 l       .debug_str	00000000 
00004154 l       .debug_str	00000000 
000041aa l       .debug_str	00000000 
000041c5 l       .debug_str	00000000 
000041cb l       .debug_str	00000000 
000041d4 l       .debug_str	00000000 
000041db l       .debug_str	00000000 
000041e8 l       .debug_str	00000000 
00004210 l       .debug_str	00000000 
0000423d l       .debug_str	00000000 
00004265 l       .debug_str	00000000 
0000429f l       .debug_str	00000000 
000042c7 l       .debug_str	00000000 
000042f9 l       .debug_str	00000000 
00004321 l       .debug_str	00000000 
00004382 l       .debug_str	00000000 
000043ba l       .debug_str	00000000 
000043c6 l       .debug_str	00000000 
000043d0 l       .debug_str	00000000 
000043e3 l       .debug_str	00000000 
0000440b l       .debug_str	00000000 
00004444 l       .debug_str	00000000 
0000446c l       .debug_str	00000000 
000044b0 l       .debug_str	00000000 
000044d8 l       .debug_str	00000000 
0000450c l       .debug_str	00000000 
00004534 l       .debug_str	00000000 
0000456f l       .debug_str	00000000 
00004597 l       .debug_str	00000000 
000045d2 l       .debug_str	00000000 
000045fa l       .debug_str	00000000 
0000461f l       .debug_str	00000000 
00004647 l       .debug_str	00000000 
0000468b l       .debug_str	00000000 
00004694 l       .debug_str	00000000 
000046a9 l       .debug_str	00000000 
000046b4 l       .debug_str	00000000 
000046bb l       .debug_str	00000000 
000046e3 l       .debug_str	00000000 
00004706 l       .debug_str	00000000 
0000472e l       .debug_str	00000000 
00004775 l       .debug_str	00000000 
0000479d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem4swap17hf344e63cbd324af6E	00000000 .text._ZN4core3mem4swap17hf344e63cbd324af6E
00000000 l    d  .text._ZN4core3mem6zeroed17h016dcc76588fb62dE	00000000 .text._ZN4core3mem6zeroed17h016dcc76588fb62dE
00000000 l    d  .text._ZN4core3mem6zeroed17h02925197e5e125daE	00000000 .text._ZN4core3mem6zeroed17h02925197e5e125daE
00000000 l    d  .text._ZN4core3mem6zeroed17h03a8edc308b3394aE	00000000 .text._ZN4core3mem6zeroed17h03a8edc308b3394aE
00000000 l    d  .text._ZN4core3mem6zeroed17h04373a53dbae5dd1E	00000000 .text._ZN4core3mem6zeroed17h04373a53dbae5dd1E
00000000 l    d  .text._ZN4core3mem6zeroed17h04c2819c5253e73cE	00000000 .text._ZN4core3mem6zeroed17h04c2819c5253e73cE
00000000 l    d  .text._ZN4core3mem6zeroed17h06687670b8ca29caE	00000000 .text._ZN4core3mem6zeroed17h06687670b8ca29caE
00000000 l    d  .text._ZN4core3mem6zeroed17h09cd44e1cc486e5dE	00000000 .text._ZN4core3mem6zeroed17h09cd44e1cc486e5dE
00000000 l    d  .text._ZN4core3mem6zeroed17h0a45efe610796767E	00000000 .text._ZN4core3mem6zeroed17h0a45efe610796767E
00000000 l    d  .text._ZN4core3mem6zeroed17h0cd3d811694c86e4E	00000000 .text._ZN4core3mem6zeroed17h0cd3d811694c86e4E
00000000 l    d  .text._ZN4core3mem6zeroed17h11aebe4d4e05a9adE	00000000 .text._ZN4core3mem6zeroed17h11aebe4d4e05a9adE
00000000 l    d  .text._ZN4core3mem6zeroed17h128a1001821ffe1cE	00000000 .text._ZN4core3mem6zeroed17h128a1001821ffe1cE
00000000 l    d  .text._ZN4core3mem6zeroed17h12b54cac4e683703E	00000000 .text._ZN4core3mem6zeroed17h12b54cac4e683703E
00000000 l    d  .text._ZN4core3mem6zeroed17h1320d1e47a726694E	00000000 .text._ZN4core3mem6zeroed17h1320d1e47a726694E
00000000 l    d  .text._ZN4core3mem6zeroed17h15f017799fcdb4b9E	00000000 .text._ZN4core3mem6zeroed17h15f017799fcdb4b9E
00000000 l    d  .text._ZN4core3mem6zeroed17h1ba7b4fc54cf370cE	00000000 .text._ZN4core3mem6zeroed17h1ba7b4fc54cf370cE
00000000 l    d  .text._ZN4core3mem6zeroed17h1e8b473b0dd48e27E	00000000 .text._ZN4core3mem6zeroed17h1e8b473b0dd48e27E
00000000 l    d  .text._ZN4core3mem6zeroed17h1ec3ece0d7a2512dE	00000000 .text._ZN4core3mem6zeroed17h1ec3ece0d7a2512dE
00000000 l    d  .text._ZN4core3mem6zeroed17h1fe84882a39f41d9E	00000000 .text._ZN4core3mem6zeroed17h1fe84882a39f41d9E
00000000 l    d  .text._ZN4core3mem6zeroed17h264750ff0cf9c7b3E	00000000 .text._ZN4core3mem6zeroed17h264750ff0cf9c7b3E
00000000 l    d  .text._ZN4core3mem6zeroed17h271098bdcc49187bE	00000000 .text._ZN4core3mem6zeroed17h271098bdcc49187bE
00000000 l    d  .text._ZN4core3mem6zeroed17h2962bc9c36b3d6f3E	00000000 .text._ZN4core3mem6zeroed17h2962bc9c36b3d6f3E
00000000 l    d  .text._ZN4core3mem6zeroed17h2f00fb306e30c10dE	00000000 .text._ZN4core3mem6zeroed17h2f00fb306e30c10dE
00000000 l    d  .text._ZN4core3mem6zeroed17h303ddde7014763d5E	00000000 .text._ZN4core3mem6zeroed17h303ddde7014763d5E
00000000 l    d  .text._ZN4core3mem6zeroed17h30afafb1b7743ef8E	00000000 .text._ZN4core3mem6zeroed17h30afafb1b7743ef8E
00000000 l    d  .text._ZN4core3mem6zeroed17h34f68bfa9013e9e0E	00000000 .text._ZN4core3mem6zeroed17h34f68bfa9013e9e0E
00000000 l    d  .text._ZN4core3mem6zeroed17h35f090360b25400eE	00000000 .text._ZN4core3mem6zeroed17h35f090360b25400eE
00000000 l    d  .text._ZN4core3mem6zeroed17h3811b51aa7753098E	00000000 .text._ZN4core3mem6zeroed17h3811b51aa7753098E
00000000 l    d  .text._ZN4core3mem6zeroed17h3a4246848eb05ca7E	00000000 .text._ZN4core3mem6zeroed17h3a4246848eb05ca7E
00000000 l    d  .text._ZN4core3mem6zeroed17h3e4a8e388c9ee29eE	00000000 .text._ZN4core3mem6zeroed17h3e4a8e388c9ee29eE
00000000 l    d  .text._ZN4core3mem6zeroed17h3e53f48721694319E	00000000 .text._ZN4core3mem6zeroed17h3e53f48721694319E
00000000 l    d  .text._ZN4core3mem6zeroed17h3f83429506765d1cE	00000000 .text._ZN4core3mem6zeroed17h3f83429506765d1cE
00000000 l    d  .text._ZN4core3mem6zeroed17h41338bfdd65411e2E	00000000 .text._ZN4core3mem6zeroed17h41338bfdd65411e2E
00000000 l    d  .text._ZN4core3mem6zeroed17h45731888a6b778f5E	00000000 .text._ZN4core3mem6zeroed17h45731888a6b778f5E
00000000 l    d  .text._ZN4core3mem6zeroed17h49ec09e27d36ff0aE	00000000 .text._ZN4core3mem6zeroed17h49ec09e27d36ff0aE
00000000 l    d  .text._ZN4core3mem6zeroed17h4b4196c56fd30a05E	00000000 .text._ZN4core3mem6zeroed17h4b4196c56fd30a05E
00000000 l    d  .text._ZN4core3mem6zeroed17h4b471c3f983b6c8bE	00000000 .text._ZN4core3mem6zeroed17h4b471c3f983b6c8bE
00000000 l    d  .text._ZN4core3mem6zeroed17h4bc9d1125d02de62E	00000000 .text._ZN4core3mem6zeroed17h4bc9d1125d02de62E
00000000 l    d  .text._ZN4core3mem6zeroed17h4da8168ce5cf60b8E	00000000 .text._ZN4core3mem6zeroed17h4da8168ce5cf60b8E
00000000 l    d  .text._ZN4core3mem6zeroed17h4fc672ab19a22793E	00000000 .text._ZN4core3mem6zeroed17h4fc672ab19a22793E
00000000 l    d  .text._ZN4core3mem6zeroed17h535f5b81398b18eaE	00000000 .text._ZN4core3mem6zeroed17h535f5b81398b18eaE
00000000 l    d  .text._ZN4core3mem6zeroed17h5441a3b4324c82e7E	00000000 .text._ZN4core3mem6zeroed17h5441a3b4324c82e7E
00000000 l    d  .text._ZN4core3mem6zeroed17h57758508977899eaE	00000000 .text._ZN4core3mem6zeroed17h57758508977899eaE
00000000 l    d  .text._ZN4core3mem6zeroed17h5852095229954d56E	00000000 .text._ZN4core3mem6zeroed17h5852095229954d56E
00000000 l    d  .text._ZN4core3mem6zeroed17h59f59c44d16c3e28E	00000000 .text._ZN4core3mem6zeroed17h59f59c44d16c3e28E
00000000 l    d  .text._ZN4core3mem6zeroed17h5a2bce63abe4ebe4E	00000000 .text._ZN4core3mem6zeroed17h5a2bce63abe4ebe4E
00000000 l    d  .text._ZN4core3mem6zeroed17h5c0acc4dc07895aaE	00000000 .text._ZN4core3mem6zeroed17h5c0acc4dc07895aaE
00000000 l    d  .text._ZN4core3mem6zeroed17h62ede11147b4ad7bE	00000000 .text._ZN4core3mem6zeroed17h62ede11147b4ad7bE
00000000 l    d  .text._ZN4core3mem6zeroed17h6575e59470a52b5cE	00000000 .text._ZN4core3mem6zeroed17h6575e59470a52b5cE
00000000 l    d  .text._ZN4core3mem6zeroed17h698c4c84646946f3E	00000000 .text._ZN4core3mem6zeroed17h698c4c84646946f3E
00000000 l    d  .text._ZN4core3mem6zeroed17h6afdaecfe7931c8aE	00000000 .text._ZN4core3mem6zeroed17h6afdaecfe7931c8aE
00000000 l    d  .text._ZN4core3mem6zeroed17h6b801d2a81d3ad8bE	00000000 .text._ZN4core3mem6zeroed17h6b801d2a81d3ad8bE
00000000 l    d  .text._ZN4core3mem6zeroed17h6beeabb3cce91ddcE	00000000 .text._ZN4core3mem6zeroed17h6beeabb3cce91ddcE
00000000 l    d  .text._ZN4core3mem6zeroed17h6fc711a7493dda18E	00000000 .text._ZN4core3mem6zeroed17h6fc711a7493dda18E
00000000 l    d  .text._ZN4core3mem6zeroed17h6feaf4e008b80cc8E	00000000 .text._ZN4core3mem6zeroed17h6feaf4e008b80cc8E
00000000 l    d  .text._ZN4core3mem6zeroed17h6ff3e59fd731c8adE	00000000 .text._ZN4core3mem6zeroed17h6ff3e59fd731c8adE
00000000 l    d  .text._ZN4core3mem6zeroed17h7141a1fef4bb99aaE	00000000 .text._ZN4core3mem6zeroed17h7141a1fef4bb99aaE
00000000 l    d  .text._ZN4core3mem6zeroed17h718aa26c5acf3966E	00000000 .text._ZN4core3mem6zeroed17h718aa26c5acf3966E
00000000 l    d  .text._ZN4core3mem6zeroed17h7197562db147643bE	00000000 .text._ZN4core3mem6zeroed17h7197562db147643bE
00000000 l    d  .text._ZN4core3mem6zeroed17h71f8f797451c08fcE	00000000 .text._ZN4core3mem6zeroed17h71f8f797451c08fcE
00000000 l    d  .text._ZN4core3mem6zeroed17h73e7199c85f02257E	00000000 .text._ZN4core3mem6zeroed17h73e7199c85f02257E
00000000 l    d  .text._ZN4core3mem6zeroed17h77276d8e944e235fE	00000000 .text._ZN4core3mem6zeroed17h77276d8e944e235fE
00000000 l    d  .text._ZN4core3mem6zeroed17h786bd62cd5436337E	00000000 .text._ZN4core3mem6zeroed17h786bd62cd5436337E
00000000 l    d  .text._ZN4core3mem6zeroed17h7ac46e6d49429c65E	00000000 .text._ZN4core3mem6zeroed17h7ac46e6d49429c65E
00000000 l    d  .text._ZN4core3mem6zeroed17h7b2de353641b3f25E	00000000 .text._ZN4core3mem6zeroed17h7b2de353641b3f25E
00000000 l    d  .text._ZN4core3mem6zeroed17h7d50af392c50d215E	00000000 .text._ZN4core3mem6zeroed17h7d50af392c50d215E
00000000 l    d  .text._ZN4core3mem6zeroed17h7dbb1223d369f60eE	00000000 .text._ZN4core3mem6zeroed17h7dbb1223d369f60eE
00000000 l    d  .text._ZN4core3mem6zeroed17h80adffc732de6f94E	00000000 .text._ZN4core3mem6zeroed17h80adffc732de6f94E
00000000 l    d  .text._ZN4core3mem6zeroed17h86af6b100e004cf4E	00000000 .text._ZN4core3mem6zeroed17h86af6b100e004cf4E
00000000 l    d  .text._ZN4core3mem6zeroed17h8898ca27d94808f1E	00000000 .text._ZN4core3mem6zeroed17h8898ca27d94808f1E
00000000 l    d  .text._ZN4core3mem6zeroed17h8fbec1fea68b429dE	00000000 .text._ZN4core3mem6zeroed17h8fbec1fea68b429dE
00000000 l    d  .text._ZN4core3mem6zeroed17h9312b3e6514fcc5dE	00000000 .text._ZN4core3mem6zeroed17h9312b3e6514fcc5dE
00000000 l    d  .text._ZN4core3mem6zeroed17h989e071a5709a303E	00000000 .text._ZN4core3mem6zeroed17h989e071a5709a303E
00000000 l    d  .text._ZN4core3mem6zeroed17h9c55d95a10bd0cbeE	00000000 .text._ZN4core3mem6zeroed17h9c55d95a10bd0cbeE
00000000 l    d  .text._ZN4core3mem6zeroed17h9cb62f719026e9cfE	00000000 .text._ZN4core3mem6zeroed17h9cb62f719026e9cfE
00000000 l    d  .text._ZN4core3mem6zeroed17h9f5e933acf9c1067E	00000000 .text._ZN4core3mem6zeroed17h9f5e933acf9c1067E
00000000 l    d  .text._ZN4core3mem6zeroed17ha098e42854cc9f0aE	00000000 .text._ZN4core3mem6zeroed17ha098e42854cc9f0aE
00000000 l    d  .text._ZN4core3mem6zeroed17ha1f7fb33e09c1b85E	00000000 .text._ZN4core3mem6zeroed17ha1f7fb33e09c1b85E
00000000 l    d  .text._ZN4core3mem6zeroed17ha232014c987ae76eE	00000000 .text._ZN4core3mem6zeroed17ha232014c987ae76eE
00000000 l    d  .text._ZN4core3mem6zeroed17hac29bb05e561bdddE	00000000 .text._ZN4core3mem6zeroed17hac29bb05e561bdddE
00000000 l    d  .text._ZN4core3mem6zeroed17hac9494f847c76660E	00000000 .text._ZN4core3mem6zeroed17hac9494f847c76660E
00000000 l    d  .text._ZN4core3mem6zeroed17hada5770bd4a14af5E	00000000 .text._ZN4core3mem6zeroed17hada5770bd4a14af5E
00000000 l    d  .text._ZN4core3mem6zeroed17hae13181a233783d9E	00000000 .text._ZN4core3mem6zeroed17hae13181a233783d9E
00000000 l    d  .text._ZN4core3mem6zeroed17hb0026686e49536dcE	00000000 .text._ZN4core3mem6zeroed17hb0026686e49536dcE
00000000 l    d  .text._ZN4core3mem6zeroed17hb3b63f77021026e1E	00000000 .text._ZN4core3mem6zeroed17hb3b63f77021026e1E
00000000 l    d  .text._ZN4core3mem6zeroed17hb3b838aa8fcb8393E	00000000 .text._ZN4core3mem6zeroed17hb3b838aa8fcb8393E
00000000 l    d  .text._ZN4core3mem6zeroed17hb4004ad4b97fb2fbE	00000000 .text._ZN4core3mem6zeroed17hb4004ad4b97fb2fbE
00000000 l    d  .text._ZN4core3mem6zeroed17hb4a407373a60d7feE	00000000 .text._ZN4core3mem6zeroed17hb4a407373a60d7feE
00000000 l    d  .text._ZN4core3mem6zeroed17hb4f661be3b1de1fcE	00000000 .text._ZN4core3mem6zeroed17hb4f661be3b1de1fcE
00000000 l    d  .text._ZN4core3mem6zeroed17hb68d86131c8e0df4E	00000000 .text._ZN4core3mem6zeroed17hb68d86131c8e0df4E
00000000 l    d  .text._ZN4core3mem6zeroed17hb72e2625319a29a3E	00000000 .text._ZN4core3mem6zeroed17hb72e2625319a29a3E
00000000 l    d  .text._ZN4core3mem6zeroed17hba4aad890052e528E	00000000 .text._ZN4core3mem6zeroed17hba4aad890052e528E
00000000 l    d  .text._ZN4core3mem6zeroed17hbc8c6d33dc59c44cE	00000000 .text._ZN4core3mem6zeroed17hbc8c6d33dc59c44cE
00000000 l    d  .text._ZN4core3mem6zeroed17hbe663c8761101f14E	00000000 .text._ZN4core3mem6zeroed17hbe663c8761101f14E
00000000 l    d  .text._ZN4core3mem6zeroed17hbe9fbd836dbe443aE	00000000 .text._ZN4core3mem6zeroed17hbe9fbd836dbe443aE
00000000 l    d  .text._ZN4core3mem6zeroed17hc04bd928d453a8f8E	00000000 .text._ZN4core3mem6zeroed17hc04bd928d453a8f8E
00000000 l    d  .text._ZN4core3mem6zeroed17hc724b7ba9a664bbdE	00000000 .text._ZN4core3mem6zeroed17hc724b7ba9a664bbdE
00000000 l    d  .text._ZN4core3mem6zeroed17hc9af8354655e3722E	00000000 .text._ZN4core3mem6zeroed17hc9af8354655e3722E
00000000 l    d  .text._ZN4core3mem6zeroed17hc9e6cf7bb42281cdE	00000000 .text._ZN4core3mem6zeroed17hc9e6cf7bb42281cdE
00000000 l    d  .text._ZN4core3mem6zeroed17hce72c2fb36894c81E	00000000 .text._ZN4core3mem6zeroed17hce72c2fb36894c81E
00000000 l    d  .text._ZN4core3mem6zeroed17hcea28f954f29b304E	00000000 .text._ZN4core3mem6zeroed17hcea28f954f29b304E
00000000 l    d  .text._ZN4core3mem6zeroed17hcf502a4521d30bb6E	00000000 .text._ZN4core3mem6zeroed17hcf502a4521d30bb6E
00000000 l    d  .text._ZN4core3mem6zeroed17hcfe6e9eda27a0fd7E	00000000 .text._ZN4core3mem6zeroed17hcfe6e9eda27a0fd7E
00000000 l    d  .text._ZN4core3mem6zeroed17hd1014270f35c286eE	00000000 .text._ZN4core3mem6zeroed17hd1014270f35c286eE
00000000 l    d  .text._ZN4core3mem6zeroed17hd1ad2560a44cdd72E	00000000 .text._ZN4core3mem6zeroed17hd1ad2560a44cdd72E
00000000 l    d  .text._ZN4core3mem6zeroed17hd4e2c30cd66e5af5E	00000000 .text._ZN4core3mem6zeroed17hd4e2c30cd66e5af5E
00000000 l    d  .text._ZN4core3mem6zeroed17hd9a5e902d4fbc22eE	00000000 .text._ZN4core3mem6zeroed17hd9a5e902d4fbc22eE
00000000 l    d  .text._ZN4core3mem6zeroed17he380e5fe9a9c5d86E	00000000 .text._ZN4core3mem6zeroed17he380e5fe9a9c5d86E
00000000 l    d  .text._ZN4core3mem6zeroed17he58803c27a923be0E	00000000 .text._ZN4core3mem6zeroed17he58803c27a923be0E
00000000 l    d  .text._ZN4core3mem6zeroed17he5908265df7db136E	00000000 .text._ZN4core3mem6zeroed17he5908265df7db136E
00000000 l    d  .text._ZN4core3mem6zeroed17he60619519ab3fc27E	00000000 .text._ZN4core3mem6zeroed17he60619519ab3fc27E
00000000 l    d  .text._ZN4core3mem6zeroed17hea32e1fd6eb9de70E	00000000 .text._ZN4core3mem6zeroed17hea32e1fd6eb9de70E
00000000 l    d  .text._ZN4core3mem6zeroed17hea391b0b0629bccfE	00000000 .text._ZN4core3mem6zeroed17hea391b0b0629bccfE
00000000 l    d  .text._ZN4core3mem6zeroed17hea582ded5dac5768E	00000000 .text._ZN4core3mem6zeroed17hea582ded5dac5768E
00000000 l    d  .text._ZN4core3mem6zeroed17hec3c4ef3bc50e671E	00000000 .text._ZN4core3mem6zeroed17hec3c4ef3bc50e671E
00000000 l    d  .text._ZN4core3mem6zeroed17hf24b8175567e71b6E	00000000 .text._ZN4core3mem6zeroed17hf24b8175567e71b6E
00000000 l    d  .text._ZN4core3mem6zeroed17hf3384921bc9b89b5E	00000000 .text._ZN4core3mem6zeroed17hf3384921bc9b89b5E
00000000 l    d  .text._ZN4core3mem6zeroed17hf37c5758a382fd74E	00000000 .text._ZN4core3mem6zeroed17hf37c5758a382fd74E
00000000 l    d  .text._ZN4core3mem6zeroed17hf606987699ab4092E	00000000 .text._ZN4core3mem6zeroed17hf606987699ab4092E
00000000 l    d  .text._ZN4core3mem6zeroed17hf760563778a77a8eE	00000000 .text._ZN4core3mem6zeroed17hf760563778a77a8eE
00000000 l    d  .text._ZN4core3mem6zeroed17hf8ab2b7e59e05420E	00000000 .text._ZN4core3mem6zeroed17hf8ab2b7e59e05420E
00000000 l    d  .text._ZN4core3mem6zeroed17hfbd02d47c9419e14E	00000000 .text._ZN4core3mem6zeroed17hfbd02d47c9419e14E
00000000 l    d  .text._ZN4core3mem6zeroed17hfbd07d97be04484aE	00000000 .text._ZN4core3mem6zeroed17hfbd07d97be04484aE
00000000 l    d  .text._ZN4core3mem7size_of17h70ffede78f91f42fE	00000000 .text._ZN4core3mem7size_of17h70ffede78f91f42fE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem4swap17hf344e63cbd324af6E	0000001e core::mem::swap
00000000 g     F .text._ZN4core3mem6zeroed17h016dcc76588fb62dE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h02925197e5e125daE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h03a8edc308b3394aE	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h04373a53dbae5dd1E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h04c2819c5253e73cE	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h06687670b8ca29caE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h09cd44e1cc486e5dE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h0a45efe610796767E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h0cd3d811694c86e4E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h11aebe4d4e05a9adE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h128a1001821ffe1cE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h12b54cac4e683703E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h1320d1e47a726694E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h15f017799fcdb4b9E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h1ba7b4fc54cf370cE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h1e8b473b0dd48e27E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h1ec3ece0d7a2512dE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h1fe84882a39f41d9E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h264750ff0cf9c7b3E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h271098bdcc49187bE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h2962bc9c36b3d6f3E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h2f00fb306e30c10dE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h303ddde7014763d5E	00000014 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h30afafb1b7743ef8E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h34f68bfa9013e9e0E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h35f090360b25400eE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h3811b51aa7753098E	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h3a4246848eb05ca7E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h3e4a8e388c9ee29eE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h3e53f48721694319E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h3f83429506765d1cE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h41338bfdd65411e2E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h45731888a6b778f5E	00000026 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h49ec09e27d36ff0aE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h4b4196c56fd30a05E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h4b471c3f983b6c8bE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h4bc9d1125d02de62E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h4da8168ce5cf60b8E	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h4fc672ab19a22793E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h535f5b81398b18eaE	00000014 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h5441a3b4324c82e7E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h57758508977899eaE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h5852095229954d56E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h59f59c44d16c3e28E	0000001a core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h5a2bce63abe4ebe4E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h5c0acc4dc07895aaE	0000001a core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h62ede11147b4ad7bE	00000020 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h6575e59470a52b5cE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h698c4c84646946f3E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h6afdaecfe7931c8aE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h6b801d2a81d3ad8bE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h6beeabb3cce91ddcE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h6fc711a7493dda18E	0000001e core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h6feaf4e008b80cc8E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h6ff3e59fd731c8adE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h7141a1fef4bb99aaE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h718aa26c5acf3966E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h7197562db147643bE	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h71f8f797451c08fcE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h73e7199c85f02257E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h77276d8e944e235fE	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h786bd62cd5436337E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h7ac46e6d49429c65E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h7b2de353641b3f25E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h7d50af392c50d215E	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h7dbb1223d369f60eE	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h80adffc732de6f94E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h86af6b100e004cf4E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h8898ca27d94808f1E	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h8fbec1fea68b429dE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h9312b3e6514fcc5dE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h989e071a5709a303E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h9c55d95a10bd0cbeE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h9cb62f719026e9cfE	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17h9f5e933acf9c1067E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17ha098e42854cc9f0aE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17ha1f7fb33e09c1b85E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17ha232014c987ae76eE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hac29bb05e561bdddE	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hac9494f847c76660E	00000014 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hada5770bd4a14af5E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hae13181a233783d9E	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb0026686e49536dcE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb3b63f77021026e1E	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb3b838aa8fcb8393E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb4004ad4b97fb2fbE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb4a407373a60d7feE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb4f661be3b1de1fcE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb68d86131c8e0df4E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hb72e2625319a29a3E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hba4aad890052e528E	0000001e core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hbc8c6d33dc59c44cE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hbe663c8761101f14E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hbe9fbd836dbe443aE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hc04bd928d453a8f8E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hc724b7ba9a664bbdE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hc9af8354655e3722E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hc9e6cf7bb42281cdE	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hce72c2fb36894c81E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hcea28f954f29b304E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hcf502a4521d30bb6E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hcfe6e9eda27a0fd7E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hd1014270f35c286eE	00000026 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hd1ad2560a44cdd72E	0000001a core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hd4e2c30cd66e5af5E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hd9a5e902d4fbc22eE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17he380e5fe9a9c5d86E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17he58803c27a923be0E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17he5908265df7db136E	00000018 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17he60619519ab3fc27E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hea32e1fd6eb9de70E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hea391b0b0629bccfE	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hea582ded5dac5768E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hec3c4ef3bc50e671E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hf24b8175567e71b6E	00000014 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hf3384921bc9b89b5E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hf37c5758a382fd74E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hf606987699ab4092E	00000010 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hf760563778a77a8eE	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hf8ab2b7e59e05420E	0000001c core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hfbd02d47c9419e14E	00000016 core::mem::zeroed
00000000 g     F .text._ZN4core3mem6zeroed17hfbd07d97be04484aE	0000001a core::mem::zeroed
00000000 g     F .text._ZN4core3mem7size_of17h70ffede78f91f42fE	00000012 core::mem::size_of
00000000         *UND*	00000000 core::ptr::swap_nonoverlapping_one
00000000         *UND*	00000000 __aeabi_memclr4
00000000         *UND*	00000000 __aeabi_memclr8



Disassembly of section .text._ZN4core3mem4swap17hf344e63cbd324af6E:

00000000 <core::mem::swap>:
_ZN4core3mem4swap17hf344e63cbd324af6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:493
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:495
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  18:	e7ff      	b.n	1a <core::mem::swap+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:497
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h016dcc76588fb62dE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h016dcc76588fb62dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h02925197e5e125daE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h02925197e5e125daE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h03a8edc308b3394aE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h03a8edc308b3394aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h04373a53dbae5dd1E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h04373a53dbae5dd1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h04c2819c5253e73cE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h04c2819c5253e73cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2134      	movs	r1, #52	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h06687670b8ca29caE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h06687670b8ca29caE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h09cd44e1cc486e5dE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h09cd44e1cc486e5dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h0a45efe610796767E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h0a45efe610796767E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h0cd3d811694c86e4E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h0cd3d811694c86e4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h11aebe4d4e05a9adE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h11aebe4d4e05a9adE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h128a1001821ffe1cE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h128a1001821ffe1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h12b54cac4e683703E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h12b54cac4e683703E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h1320d1e47a726694E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h1320d1e47a726694E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h15f017799fcdb4b9E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h15f017799fcdb4b9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <core::mem::zeroed+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h1ba7b4fc54cf370cE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h1ba7b4fc54cf370cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h1e8b473b0dd48e27E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h1e8b473b0dd48e27E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h1ec3ece0d7a2512dE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h1ec3ece0d7a2512dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h1fe84882a39f41d9E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h1fe84882a39f41d9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h264750ff0cf9c7b3E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h264750ff0cf9c7b3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h271098bdcc49187bE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h271098bdcc49187bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h2962bc9c36b3d6f3E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h2962bc9c36b3d6f3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2124      	movs	r1, #36	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h2f00fb306e30c10dE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h2f00fb306e30c10dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h303ddde7014763d5E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h303ddde7014763d5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6048      	str	r0, [r1, #4]
   c:	6008      	str	r0, [r1, #0]
   e:	e7ff      	b.n	10 <core::mem::zeroed+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  10:	b001      	add	sp, #4
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h30afafb1b7743ef8E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h30afafb1b7743ef8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h34f68bfa9013e9e0E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h34f68bfa9013e9e0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h35f090360b25400eE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h35f090360b25400eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h3811b51aa7753098E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h3811b51aa7753098E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h3a4246848eb05ca7E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h3a4246848eb05ca7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2128      	movs	r1, #40	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr8>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h3e4a8e388c9ee29eE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h3e4a8e388c9ee29eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h3e53f48721694319E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h3e53f48721694319E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h3f83429506765d1cE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h3f83429506765d1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h41338bfdd65411e2E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h41338bfdd65411e2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h45731888a6b778f5E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h45731888a6b778f5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b088      	sub	sp, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9007      	str	r0, [sp, #28]
   8:	9006      	str	r0, [sp, #24]
   a:	9005      	str	r0, [sp, #20]
   c:	9004      	str	r0, [sp, #16]
   e:	9804      	ldr	r0, [sp, #16]
  10:	9906      	ldr	r1, [sp, #24]
  12:	9a07      	ldr	r2, [sp, #28]
  14:	9003      	str	r0, [sp, #12]
  16:	9102      	str	r1, [sp, #8]
  18:	9201      	str	r2, [sp, #4]
  1a:	e7ff      	b.n	1c <core::mem::zeroed+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	9902      	ldr	r1, [sp, #8]
  20:	9a01      	ldr	r2, [sp, #4]
  22:	b008      	add	sp, #32
  24:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h49ec09e27d36ff0aE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h49ec09e27d36ff0aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h4b4196c56fd30a05E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h4b4196c56fd30a05E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h4b471c3f983b6c8bE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h4b471c3f983b6c8bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h4bc9d1125d02de62E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h4bc9d1125d02de62E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h4da8168ce5cf60b8E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h4da8168ce5cf60b8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h4fc672ab19a22793E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h4fc672ab19a22793E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h535f5b81398b18eaE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h535f5b81398b18eaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6048      	str	r0, [r1, #4]
   c:	6008      	str	r0, [r1, #0]
   e:	e7ff      	b.n	10 <core::mem::zeroed+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  10:	b001      	add	sp, #4
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h5441a3b4324c82e7E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h5441a3b4324c82e7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h57758508977899eaE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h57758508977899eaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h5852095229954d56E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h5852095229954d56E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h59f59c44d16c3e28E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h59f59c44d16c3e28E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6108      	str	r0, [r1, #16]
   c:	60c8      	str	r0, [r1, #12]
   e:	6088      	str	r0, [r1, #8]
  10:	6048      	str	r0, [r1, #4]
  12:	6008      	str	r0, [r1, #0]
  14:	e7ff      	b.n	16 <core::mem::zeroed+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  16:	b001      	add	sp, #4
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h5a2bce63abe4ebe4E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h5a2bce63abe4ebe4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h5c0acc4dc07895aaE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h5c0acc4dc07895aaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6108      	str	r0, [r1, #16]
   c:	60c8      	str	r0, [r1, #12]
   e:	6088      	str	r0, [r1, #8]
  10:	6048      	str	r0, [r1, #4]
  12:	6008      	str	r0, [r1, #0]
  14:	e7ff      	b.n	16 <core::mem::zeroed+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  16:	b001      	add	sp, #4
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h62ede11147b4ad7bE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h62ede11147b4ad7bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	61c8      	str	r0, [r1, #28]
   c:	6188      	str	r0, [r1, #24]
   e:	6148      	str	r0, [r1, #20]
  10:	6108      	str	r0, [r1, #16]
  12:	60c8      	str	r0, [r1, #12]
  14:	6088      	str	r0, [r1, #8]
  16:	6048      	str	r0, [r1, #4]
  18:	6008      	str	r0, [r1, #0]
  1a:	e7ff      	b.n	1c <core::mem::zeroed+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  1c:	b001      	add	sp, #4
  1e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6575e59470a52b5cE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h6575e59470a52b5cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h698c4c84646946f3E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h698c4c84646946f3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6afdaecfe7931c8aE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h6afdaecfe7931c8aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6b801d2a81d3ad8bE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h6b801d2a81d3ad8bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <core::mem::zeroed+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6beeabb3cce91ddcE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h6beeabb3cce91ddcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6fc711a7493dda18E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h6fc711a7493dda18E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6188      	str	r0, [r1, #24]
   c:	6148      	str	r0, [r1, #20]
   e:	6108      	str	r0, [r1, #16]
  10:	60c8      	str	r0, [r1, #12]
  12:	6088      	str	r0, [r1, #8]
  14:	6048      	str	r0, [r1, #4]
  16:	6008      	str	r0, [r1, #0]
  18:	e7ff      	b.n	1a <core::mem::zeroed+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  1a:	b001      	add	sp, #4
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6feaf4e008b80cc8E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h6feaf4e008b80cc8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <core::mem::zeroed+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6ff3e59fd731c8adE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h6ff3e59fd731c8adE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h7141a1fef4bb99aaE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h7141a1fef4bb99aaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h718aa26c5acf3966E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h718aa26c5acf3966E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h7197562db147643bE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h7197562db147643bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	214c      	movs	r1, #76	; 0x4c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h71f8f797451c08fcE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h71f8f797451c08fcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h73e7199c85f02257E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h73e7199c85f02257E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h77276d8e944e235fE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h77276d8e944e235fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2130      	movs	r1, #48	; 0x30
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr8>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h786bd62cd5436337E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h786bd62cd5436337E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h7ac46e6d49429c65E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h7ac46e6d49429c65E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h7b2de353641b3f25E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h7b2de353641b3f25E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h7d50af392c50d215E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h7d50af392c50d215E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h7dbb1223d369f60eE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h7dbb1223d369f60eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h80adffc732de6f94E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h80adffc732de6f94E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h86af6b100e004cf4E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h86af6b100e004cf4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h8898ca27d94808f1E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h8898ca27d94808f1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h8fbec1fea68b429dE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h8fbec1fea68b429dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <core::mem::zeroed+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h9312b3e6514fcc5dE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h9312b3e6514fcc5dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h989e071a5709a303E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h989e071a5709a303E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h9c55d95a10bd0cbeE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h9c55d95a10bd0cbeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h9cb62f719026e9cfE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h9cb62f719026e9cfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h9f5e933acf9c1067E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17h9f5e933acf9c1067E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17ha098e42854cc9f0aE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17ha098e42854cc9f0aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17ha1f7fb33e09c1b85E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17ha1f7fb33e09c1b85E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17ha232014c987ae76eE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17ha232014c987ae76eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hac29bb05e561bdddE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hac29bb05e561bdddE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hac9494f847c76660E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hac9494f847c76660E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6048      	str	r0, [r1, #4]
   c:	6008      	str	r0, [r1, #0]
   e:	e7ff      	b.n	10 <core::mem::zeroed+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  10:	b001      	add	sp, #4
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hada5770bd4a14af5E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hada5770bd4a14af5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hae13181a233783d9E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hae13181a233783d9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb0026686e49536dcE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb0026686e49536dcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb3b63f77021026e1E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb3b63f77021026e1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb3b838aa8fcb8393E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb3b838aa8fcb8393E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2188      	movs	r1, #136	; 0x88
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr8>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17hb4004ad4b97fb2fbE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb4004ad4b97fb2fbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb4a407373a60d7feE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb4a407373a60d7feE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb4f661be3b1de1fcE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb4f661be3b1de1fcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb68d86131c8e0df4E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb68d86131c8e0df4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2130      	movs	r1, #48	; 0x30
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr8>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17hb72e2625319a29a3E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hb72e2625319a29a3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hba4aad890052e528E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hba4aad890052e528E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6188      	str	r0, [r1, #24]
   c:	6148      	str	r0, [r1, #20]
   e:	6108      	str	r0, [r1, #16]
  10:	60c8      	str	r0, [r1, #12]
  12:	6088      	str	r0, [r1, #8]
  14:	6048      	str	r0, [r1, #4]
  16:	6008      	str	r0, [r1, #0]
  18:	e7ff      	b.n	1a <core::mem::zeroed+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  1a:	b001      	add	sp, #4
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hbc8c6d33dc59c44cE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hbc8c6d33dc59c44cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hbe663c8761101f14E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hbe663c8761101f14E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2150      	movs	r1, #80	; 0x50
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17hbe9fbd836dbe443aE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hbe9fbd836dbe443aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <core::mem::zeroed+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hc04bd928d453a8f8E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hc04bd928d453a8f8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2150      	movs	r1, #80	; 0x50
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr8>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17hc724b7ba9a664bbdE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hc724b7ba9a664bbdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hc9af8354655e3722E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hc9af8354655e3722E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hc9e6cf7bb42281cdE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hc9e6cf7bb42281cdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hce72c2fb36894c81E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hce72c2fb36894c81E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hcea28f954f29b304E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hcea28f954f29b304E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hcf502a4521d30bb6E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hcf502a4521d30bb6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hcfe6e9eda27a0fd7E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hcfe6e9eda27a0fd7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hd1014270f35c286eE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hd1014270f35c286eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b088      	sub	sp, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9007      	str	r0, [sp, #28]
   8:	9006      	str	r0, [sp, #24]
   a:	9005      	str	r0, [sp, #20]
   c:	9004      	str	r0, [sp, #16]
   e:	9804      	ldr	r0, [sp, #16]
  10:	9906      	ldr	r1, [sp, #24]
  12:	9a07      	ldr	r2, [sp, #28]
  14:	9003      	str	r0, [sp, #12]
  16:	9102      	str	r1, [sp, #8]
  18:	9201      	str	r2, [sp, #4]
  1a:	e7ff      	b.n	1c <core::mem::zeroed+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	9902      	ldr	r1, [sp, #8]
  20:	9a01      	ldr	r2, [sp, #4]
  22:	b008      	add	sp, #32
  24:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hd1ad2560a44cdd72E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hd1ad2560a44cdd72E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6108      	str	r0, [r1, #16]
   c:	60c8      	str	r0, [r1, #12]
   e:	6088      	str	r0, [r1, #8]
  10:	6048      	str	r0, [r1, #4]
  12:	6008      	str	r0, [r1, #0]
  14:	e7ff      	b.n	16 <core::mem::zeroed+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  16:	b001      	add	sp, #4
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hd4e2c30cd66e5af5E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hd4e2c30cd66e5af5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hd9a5e902d4fbc22eE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hd9a5e902d4fbc22eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17he380e5fe9a9c5d86E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17he380e5fe9a9c5d86E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17he58803c27a923be0E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17he58803c27a923be0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17he5908265df7db136E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17he5908265df7db136E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17he60619519ab3fc27E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17he60619519ab3fc27E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <core::mem::zeroed+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hea32e1fd6eb9de70E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hea32e1fd6eb9de70E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hea391b0b0629bccfE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hea391b0b0629bccfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hea582ded5dac5768E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hea582ded5dac5768E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hec3c4ef3bc50e671E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hec3c4ef3bc50e671E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <core::mem::zeroed+0x8>
   8:	2124      	movs	r1, #36	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17hf24b8175567e71b6E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hf24b8175567e71b6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6048      	str	r0, [r1, #4]
   c:	6008      	str	r0, [r1, #0]
   e:	e7ff      	b.n	10 <core::mem::zeroed+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  10:	b001      	add	sp, #4
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hf3384921bc9b89b5E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hf3384921bc9b89b5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hf37c5758a382fd74E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hf37c5758a382fd74E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hf606987699ab4092E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hf606987699ab4092E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <core::mem::zeroed+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hf760563778a77a8eE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hf760563778a77a8eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <core::mem::zeroed+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <core::mem::zeroed+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hf8ab2b7e59e05420E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hf8ab2b7e59e05420E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <core::mem::zeroed+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hfbd02d47c9419e14E:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hfbd02d47c9419e14E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <core::mem::zeroed+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hfbd07d97be04484aE:

00000000 <core::mem::zeroed>:
_ZN4core3mem6zeroed17hfbd07d97be04484aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <core::mem::zeroed+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6108      	str	r0, [r1, #16]
   c:	60c8      	str	r0, [r1, #12]
   e:	6088      	str	r0, [r1, #8]
  10:	6048      	str	r0, [r1, #4]
  12:	6008      	str	r0, [r1, #0]
  14:	e7ff      	b.n	16 <core::mem::zeroed+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  16:	b001      	add	sp, #4
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h70ffede78f91f42fE:

00000000 <core::mem::size_of>:
_ZN4core3mem7size_of17h70ffede78f91f42fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <core::mem::size_of+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.2kpzu6cgyz056mjm.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2kpzu6cgyz056mjm
00000875 l       .debug_str	00000000 
0000099c l       .debug_str	00000000 
00000a0d l       .debug_str	00000000 
00000a11 l       .debug_str	00000000 
00000a1e l       .debug_str	00000000 
00000a32 l       .debug_str	00000000 
00000a67 l       .debug_str	00000000 
00000a6b l       .debug_str	00000000 
00000a76 l       .debug_str	00000000 
00000ae8 l       .debug_str	00000000 
00000aef l       .debug_str	00000000 
00000b1d l       .debug_str	00000000 
00000b24 l       .debug_str	00000000 
00000b2e l       .debug_str	00000000 
00000b34 l       .debug_str	00000000 
00000b3a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
000000ca l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
00000318 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000355 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
00000400 l       .debug_str	00000000 
00000474 l       .debug_str	00000000 
0000047b l       .debug_str	00000000 
0000047f l       .debug_str	00000000 
000004e1 l       .debug_str	00000000 
0000054b l       .debug_str	00000000 
00000559 l       .debug_str	00000000 
0000056d l       .debug_str	00000000 
000005a2 l       .debug_str	00000000 
000005ad l       .debug_str	00000000 
000005b3 l       .debug_str	00000000 
000005b9 l       .debug_str	00000000 
000005c5 l       .debug_str	00000000 
00000638 l       .debug_str	00000000 
0000063a l       .debug_str	00000000 
0000063f l       .debug_str	00000000 
00000695 l       .debug_str	00000000 
000006f3 l       .debug_str	00000000 
000006f9 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
00000754 l       .debug_str	00000000 
000007b3 l       .debug_str	00000000 
000007b9 l       .debug_str	00000000 
00000810 l       .debug_str	00000000 
0000086f l       .debug_str	00000000 
00000879 l       .debug_str	00000000 
000008d0 l       .debug_str	00000000 
0000092f l       .debug_str	00000000 
00000933 l       .debug_str	00000000 
00000000 l    d  .text._ZN75_$LT$mynewt..encoding..tinycbor..File$u20$as$u20$core..default..Default$GT$7default17h354b9aa9adc955b9E	00000000 .text._ZN75_$LT$mynewt..encoding..tinycbor..File$u20$as$u20$core..default..Default$GT$7default17h354b9aa9adc955b9E
00000000 l    d  .text._ZN81_$LT$mynewt..encoding..tinycbor..cbor_iovec$u20$as$u20$core..default..Default$GT$7default17h466838eca7d1fed4E	00000000 .text._ZN81_$LT$mynewt..encoding..tinycbor..cbor_iovec$u20$as$u20$core..default..Default$GT$7default17h466838eca7d1fed4E
00000000 l    d  .text._ZN82_$LT$mynewt..encoding..tinycbor..CborEncoder$u20$as$u20$core..default..Default$GT$7default17h0ed2e07138f92a9fE	00000000 .text._ZN82_$LT$mynewt..encoding..tinycbor..CborEncoder$u20$as$u20$core..default..Default$GT$7default17h0ed2e07138f92a9fE
00000000 l    d  .text._ZN81_$LT$mynewt..encoding..tinycbor..CborParser$u20$as$u20$core..default..Default$GT$7default17hb05d9babf0acdfc8E	00000000 .text._ZN81_$LT$mynewt..encoding..tinycbor..CborParser$u20$as$u20$core..default..Default$GT$7default17hb05d9babf0acdfc8E
00000000 l    d  .text._ZN80_$LT$mynewt..encoding..tinycbor..CborValue$u20$as$u20$core..default..Default$GT$7default17h4b0122d6bd3a9014E	00000000 .text._ZN80_$LT$mynewt..encoding..tinycbor..CborValue$u20$as$u20$core..default..Default$GT$7default17h4b0122d6bd3a9014E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000 g     F .text._ZN75_$LT$mynewt..encoding..tinycbor..File$u20$as$u20$core..default..Default$GT$7default17h354b9aa9adc955b9E	00000016 <mynewt::encoding::tinycbor::File as core::default::Default>::default
00000000 g     F .text._ZN80_$LT$mynewt..encoding..tinycbor..CborValue$u20$as$u20$core..default..Default$GT$7default17h4b0122d6bd3a9014E	00000012 <mynewt::encoding::tinycbor::CborValue as core::default::Default>::default
00000000 g     F .text._ZN81_$LT$mynewt..encoding..tinycbor..CborParser$u20$as$u20$core..default..Default$GT$7default17hb05d9babf0acdfc8E	00000012 <mynewt::encoding::tinycbor::CborParser as core::default::Default>::default
00000000 g     F .text._ZN81_$LT$mynewt..encoding..tinycbor..cbor_iovec$u20$as$u20$core..default..Default$GT$7default17h466838eca7d1fed4E	00000016 <mynewt::encoding::tinycbor::cbor_iovec as core::default::Default>::default
00000000 g     F .text._ZN82_$LT$mynewt..encoding..tinycbor..CborEncoder$u20$as$u20$core..default..Default$GT$7default17h0ed2e07138f92a9fE	00000012 <mynewt::encoding::tinycbor::CborEncoder as core::default::Default>::default



Disassembly of section .text._ZN75_$LT$mynewt..encoding..tinycbor..File$u20$as$u20$core..default..Default$GT$7default17h354b9aa9adc955b9E:

00000000 <<mynewt::encoding::tinycbor::File as core::default::Default>::default>:
_ZN75_$LT$mynewt..encoding..tinycbor..File$u20$as$u20$core..default..Default$GT$7default17h354b9aa9adc955b9E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:31
#[repr(C)]
pub struct File {
    pub vmt: *const File_methods,
}
impl Default for File {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:32
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::encoding::tinycbor::File as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:33
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$mynewt..encoding..tinycbor..cbor_iovec$u20$as$u20$core..default..Default$GT$7default17h466838eca7d1fed4E:

00000000 <<mynewt::encoding::tinycbor::cbor_iovec as core::default::Default>::default>:
_ZN81_$LT$mynewt..encoding..tinycbor..cbor_iovec$u20$as$u20$core..default..Default$GT$7default17h466838eca7d1fed4E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:117
pub struct cbor_iovec {
    pub iov_base: *mut ::cty::c_void,
    pub iov_len: usize,
}
impl Default for cbor_iovec {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:118
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::encoding::tinycbor::cbor_iovec as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:119
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN82_$LT$mynewt..encoding..tinycbor..CborEncoder$u20$as$u20$core..default..Default$GT$7default17h0ed2e07138f92a9fE:

00000000 <<mynewt::encoding::tinycbor::CborEncoder as core::default::Default>::default>:
_ZN82_$LT$mynewt..encoding..tinycbor..CborEncoder$u20$as$u20$core..default..Default$GT$7default17h0ed2e07138f92a9fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:129
    pub writer_arg: *mut ::cty::c_void,
    pub added: usize,
    pub flags: ::cty::c_int,
}
impl Default for CborEncoder {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:130
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::tinycbor::CborEncoder as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:131
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$mynewt..encoding..tinycbor..CborParser$u20$as$u20$core..default..Default$GT$7default17hb05d9babf0acdfc8E:

00000000 <<mynewt::encoding::tinycbor::CborParser as core::default::Default>::default>:
_ZN81_$LT$mynewt..encoding..tinycbor..CborParser$u20$as$u20$core..default..Default$GT$7default17hb05d9babf0acdfc8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:357
    pub d: *mut cbor_decoder_reader,
    pub end: ::cty::c_int,
    pub flags: ::cty::c_int,
}
impl Default for CborParser {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:358
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::tinycbor::CborParser as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:359
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN80_$LT$mynewt..encoding..tinycbor..CborValue$u20$as$u20$core..default..Default$GT$7default17h4b0122d6bd3a9014E:

00000000 <<mynewt::encoding::tinycbor::CborValue as core::default::Default>::default>:
_ZN80_$LT$mynewt..encoding..tinycbor..CborValue$u20$as$u20$core..default..Default$GT$7default17h4b0122d6bd3a9014E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:371
    pub extra: u16,
    pub type_: u8,
    pub flags: u8,
}
impl Default for CborValue {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:372
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::tinycbor::CborValue as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/tinycbor.rs:373
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.2ny4xhwidj2sfht8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2ny4xhwidj2sfht8
000001fd l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
00000000 l    d  .text._ZN6mynewt3sys7console5print17hb1682fdf35bd72e2E	00000000 .text._ZN6mynewt3sys7console5print17hb1682fdf35bd72e2E
00000000 l    d  .text._ZN6mynewt3sys7console10print_strn17h0b2f02e2f9142b3fE	00000000 .text._ZN6mynewt3sys7console10print_strn17h0b2f02e2f9142b3fE
00000000 l    d  .text._ZN6mynewt3sys7console6buffer17h879fbe75b694f9b0E	00000000 .text._ZN6mynewt3sys7console6buffer17h879fbe75b694f9b0E
00000000 l    d  .text._ZN6mynewt3sys7console8printhex17h213859656f416868E	00000000 .text._ZN6mynewt3sys7console8printhex17h213859656f416868E
00000000 l    d  .text._ZN6mynewt3sys7console5flush17hd3edc8d6ed39f65bE	00000000 .text._ZN6mynewt3sys7console5flush17hd3edc8d6ed39f65bE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden core::str::<impl str>::len
00000000         *UND*	00000000 .hidden core::str::<impl str>::as_ptr
00000000 g     F .text._ZN6mynewt3sys7console10print_strn17h0b2f02e2f9142b3fE	0000002c mynewt::sys::console::print_strn
00000000 g     F .text._ZN6mynewt3sys7console5flush17hd3edc8d6ed39f65bE	0000000a mynewt::sys::console::flush
00000000 g     F .text._ZN6mynewt3sys7console5print17hb1682fdf35bd72e2E	00000036 mynewt::sys::console::print
00000000 g     F .text._ZN6mynewt3sys7console6buffer17h879fbe75b694f9b0E	00000036 mynewt::sys::console::buffer
00000000 g     F .text._ZN6mynewt3sys7console8printhex17h213859656f416868E	0000001a mynewt::sys::console::printhex
00000000         *UND*	00000000 mynewt::Strn::len
00000000         *UND*	00000000 mynewt::Strn::as_ptr
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush
00000000         *UND*	00000000 console_printhex



Disassembly of section .text._ZN6mynewt3sys7console5print17hb1682fdf35bd72e2E:

00000000 <mynewt::sys::console::print>:
_ZN6mynewt3sys7console5print17hb1682fdf35bd72e2E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:4
//! Display messages on Arm Semihosting Console (via OpenOCD)

///  Display message `msg` on the Arm Semihosting console (via OpenOCD).
pub fn print(msg: &str) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:6
    //  Call the Semihosting Console API, which is unsafe.
    unsafe { console_buffer(msg.as_ptr(), msg.len() as u32); }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::str::<impl str>::as_ptr>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <mynewt::sys::console::print+0x1c>
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9905      	ldr	r1, [sp, #20]
  20:	f7ff fffe 	bl	0 <core::str::<impl str>::len>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <mynewt::sys::console::print+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	9900      	ldr	r1, [sp, #0]
  2c:	f7ff fffe 	bl	0 <console_buffer>
  30:	e7ff      	b.n	32 <mynewt::sys::console::print+0x32>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:7
}
  32:	b006      	add	sp, #24
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt3sys7console10print_strn17h0b2f02e2f9142b3fE:

00000000 <mynewt::sys::console::print_strn>:
_ZN6mynewt3sys7console10print_strn17h0b2f02e2f9142b3fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:10

///  Display message `msg` on the Arm Semihosting console (via OpenOCD).
pub fn print_strn(msg: &crate::Strn) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:12
    //  Call the Semihosting Console API, which is unsafe.
    unsafe { console_buffer(msg.as_ptr(), msg.len() as u32); }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <mynewt::Strn::as_ptr>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <mynewt::sys::console::print_strn+0x14>
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <mynewt::Strn::len>
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <mynewt::sys::console::print_strn+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9900      	ldr	r1, [sp, #0]
  22:	f7ff fffe 	bl	0 <console_buffer>
  26:	e7ff      	b.n	28 <mynewt::sys::console::print_strn+0x28>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:13
}
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt3sys7console6buffer17h879fbe75b694f9b0E:

00000000 <mynewt::sys::console::buffer>:
_ZN6mynewt3sys7console6buffer17h879fbe75b694f9b0E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:16

///  Add the string to the output buffer.
pub fn buffer(msg: &str) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:18
    //  Call the Semihosting Console API, which is unsafe.
    unsafe { console_buffer(msg.as_ptr(), msg.len() as u32); }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::str::<impl str>::as_ptr>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <mynewt::sys::console::buffer+0x1c>
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9905      	ldr	r1, [sp, #20]
  20:	f7ff fffe 	bl	0 <core::str::<impl str>::len>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <mynewt::sys::console::buffer+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	9900      	ldr	r1, [sp, #0]
  2c:	f7ff fffe 	bl	0 <console_buffer>
  30:	e7ff      	b.n	32 <mynewt::sys::console::buffer+0x32>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:19
}
  32:	b006      	add	sp, #24
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt3sys7console8printhex17h213859656f416868E:

00000000 <mynewt::sys::console::printhex>:
_ZN6mynewt3sys7console8printhex17h213859656f416868E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:23

///  Write a byte in hexadecimal to the output buffer.
///  C API: `void console_printhex(uint8_t v)`
pub fn printhex(v: u8) {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
   6:	f88d 0007 	strb.w	r0, [sp, #7]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:24
    unsafe { console_printhex(v); }
   a:	f89d 0007 	ldrb.w	r0, [sp, #7]
   e:	9100      	str	r1, [sp, #0]
  10:	f7ff fffe 	bl	0 <console_printhex>
  14:	e7ff      	b.n	16 <mynewt::sys::console::printhex+0x16>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:25
}
  16:	b002      	add	sp, #8
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt3sys7console5flush17hd3edc8d6ed39f65bE:

00000000 <mynewt::sys::console::flush>:
_ZN6mynewt3sys7console5flush17hd3edc8d6ed39f65bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:28

///  Flush the output buffer to the console.
pub fn flush() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:29
    unsafe { console_flush(); }
   2:	f7ff fffe 	bl	0 <console_flush>
   6:	e7ff      	b.n	8 <mynewt::sys::console::flush+0x8>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/sys/console.rs:30
}
   8:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.2qfabkjzeock35d1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2qfabkjzeock35d1
00000cdc l       .debug_str	00000000 
00000df0 l       .debug_str	00000000 
00000e22 l       .debug_str	00000000 
00000e5c l       .debug_str	00000000 
00000e63 l       .debug_str	00000000 
00000e69 l       .debug_str	00000000 
00000e7c l       .debug_str	00000000 
00000e97 l       .debug_str	00000000 
00000eb1 l       .debug_str	00000000 
00000eb6 l       .debug_str	00000000 
00000ec7 l       .debug_str	00000000 
00000ee0 l       .debug_str	00000000 
00000ef1 l       .debug_str	00000000 
00000f0a l       .debug_str	00000000 
00000f1c l       .debug_str	00000000 
00000f36 l       .debug_str	00000000 
00000f46 l       .debug_str	00000000 
00000f5e l       .debug_str	00000000 
00000f64 l       .debug_str	00000000 
00000f7e l       .debug_str	00000000 
00000f82 l       .debug_str	00000000 
00000f86 l       .debug_str	00000000 
00000fb1 l       .debug_str	00000000 
00000fbb l       .debug_str	00000000 
00000fc7 l       .debug_str	00000000 
00000ff2 l       .debug_str	00000000 
00000ff7 l       .debug_str	00000000 
00000ffe l       .debug_str	00000000 
00001027 l       .debug_str	00000000 
000010b5 l       .debug_str	00000000 
00001143 l       .debug_str	00000000 
000011d1 l       .debug_str	00000000 
0000125f l       .debug_str	00000000 
000012ed l       .debug_str	00000000 
0000136c l       .debug_str	00000000 
000013dd l       .debug_str	00000000 
0000145b l       .debug_str	00000000 
000014d9 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
000000c6 l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
0000031c l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
00000368 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
00000439 l       .debug_str	00000000 
000004a8 l       .debug_str	00000000 
00000519 l       .debug_str	00000000 
00000522 l       .debug_str	00000000 
00000529 l       .debug_str	00000000 
0000052d l       .debug_str	00000000 
00000532 l       .debug_str	00000000 
00000536 l       .debug_str	00000000 
0000054d l       .debug_str	00000000 
0000058f l       .debug_str	00000000 
00000594 l       .debug_str	00000000 
000005de l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
000005f1 l       .debug_str	00000000 
000005f9 l       .debug_str	00000000 
000005ff l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
0000060d l       .debug_str	00000000 
00000630 l       .debug_str	00000000 
0000063e l       .debug_str	00000000 
0000064b l       .debug_str	00000000 
000006bb l       .debug_str	00000000 
000006c0 l       .debug_str	00000000 
000006c6 l       .debug_str	00000000 
000006ca l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
00000764 l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000776 l       .debug_str	00000000 
0000077c l       .debug_str	00000000 
00000781 l       .debug_str	00000000 
00000789 l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
000007a8 l       .debug_str	00000000 
000007c6 l       .debug_str	00000000 
000007cf l       .debug_str	00000000 
000007d8 l       .debug_str	00000000 
000007ee l       .debug_str	00000000 
0000080c l       .debug_str	00000000 
00000811 l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
0000081e l       .debug_str	00000000 
00000834 l       .debug_str	00000000 
00000852 l       .debug_str	00000000 
00000859 l       .debug_str	00000000 
00000861 l       .debug_str	00000000 
00000866 l       .debug_str	00000000 
00000870 l       .debug_str	00000000 
00000887 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008b0 l       .debug_str	00000000 
000008b6 l       .debug_str	00000000 
000008c3 l       .debug_str	00000000 
000008c7 l       .debug_str	00000000 
000008cf l       .debug_str	00000000 
0000091d l       .debug_str	00000000 
00000973 l       .debug_str	00000000 
0000097b l       .debug_str	00000000 
00000980 l       .debug_str	00000000 
00000986 l       .debug_str	00000000 
0000098f l       .debug_str	00000000 
000009b8 l       .debug_str	00000000 
00000a06 l       .debug_str	00000000 
00000a5c l       .debug_str	00000000 
00000a65 l       .debug_str	00000000 
00000a8e l       .debug_str	00000000 
00000adc l       .debug_str	00000000 
00000b32 l       .debug_str	00000000 
00000b3c l       .debug_str	00000000 
00000b65 l       .debug_str	00000000 
00000bb3 l       .debug_str	00000000 
00000c09 l       .debug_str	00000000 
00000c0f l       .debug_str	00000000 
00000c38 l       .debug_str	00000000 
00000c86 l       .debug_str	00000000 
00000ce5 l       .debug_str	00000000 
00000d0e l       .debug_str	00000000 
00000d5c l       .debug_str	00000000 
00000db2 l       .debug_str	00000000 
00000dcd l       .debug_str	00000000 
00000dd3 l       .debug_str	00000000 
00000ddc l       .debug_str	00000000 
00000de3 l       .debug_str	00000000 
00000000 l    d  .text._ZN105_$LT$mynewt..encoding..json..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba704cb5b70773f8E	00000000 .text._ZN105_$LT$mynewt..encoding..json..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba704cb5b70773f8E
00000000 l    d  .text._ZN91_$LT$mynewt..encoding..json..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb61b431462331f2E	00000000 .text._ZN91_$LT$mynewt..encoding..json..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb61b431462331f2E
00000000 l    d  .text._ZN77_$LT$mynewt..encoding..json..json_value$u20$as$u20$core..default..Default$GT$7default17h058c4d0e5a8c246aE	00000000 .text._ZN77_$LT$mynewt..encoding..json..json_value$u20$as$u20$core..default..Default$GT$7default17h058c4d0e5a8c246aE
00000000 l    d  .text._ZN79_$LT$mynewt..encoding..json..json_encoder$u20$as$u20$core..default..Default$GT$7default17h18ea4747ad41328bE	00000000 .text._ZN79_$LT$mynewt..encoding..json..json_encoder$u20$as$u20$core..default..Default$GT$7default17h18ea4747ad41328bE
00000000 l    d  .text._ZN78_$LT$mynewt..encoding..json..json_enum_t$u20$as$u20$core..default..Default$GT$7default17h137b9d999af6a9afE	00000000 .text._ZN78_$LT$mynewt..encoding..json..json_enum_t$u20$as$u20$core..default..Default$GT$7default17h137b9d999af6a9afE
00000000 l    d  .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h422f2b01d4bb0a86E	00000000 .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h422f2b01d4bb0a86E
00000000 l    d  .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h0a571f2f3757f458E	00000000 .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h0a571f2f3757f458E
00000000 l    d  .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h61f67b82984a2dccE	00000000 .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h61f67b82984a2dccE
00000000 l    d  .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17hf8b6621568a512f8E	00000000 .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17hf8b6621568a512f8E
00000000 l    d  .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_5$u20$as$u20$core..default..Default$GT$7default17h50d5969a43d03995E	00000000 .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_5$u20$as$u20$core..default..Default$GT$7default17h50d5969a43d03995E
00000000 l    d  .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_6$u20$as$u20$core..default..Default$GT$7default17hb2d20e1fe0310a4eE	00000000 .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_6$u20$as$u20$core..default..Default$GT$7default17hb2d20e1fe0310a4eE
00000000 l    d  .text._ZN93_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2479474849ccd8ceE	00000000 .text._ZN93_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2479474849ccd8ceE
00000000 l    d  .text._ZN79_$LT$mynewt..encoding..json..json_array_t$u20$as$u20$core..default..Default$GT$7default17h4ef33ad21793cdd5E	00000000 .text._ZN79_$LT$mynewt..encoding..json..json_array_t$u20$as$u20$core..default..Default$GT$7default17h4ef33ad21793cdd5E
00000000 l    d  .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17haec247e567f2526bE	00000000 .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17haec247e567f2526bE
00000000 l    d  .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h86986cfe8fcbee61E	00000000 .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h86986cfe8fcbee61E
00000000 l    d  .text._ZN78_$LT$mynewt..encoding..json..json_attr_t$u20$as$u20$core..default..Default$GT$7default17h9cf89c84d9d1c693E	00000000 .text._ZN78_$LT$mynewt..encoding..json..json_attr_t$u20$as$u20$core..default..Default$GT$7default17h9cf89c84d9d1c693E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN105_$LT$mynewt..encoding..json..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba704cb5b70773f8E	00000016 <mynewt::encoding::json::json_value__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h422f2b01d4bb0a86E	00000012 <mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h0a571f2f3757f458E	00000012 <mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h61f67b82984a2dccE	00000016 <mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_3 as core::default::Default>::default
00000000 g     F .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17hf8b6621568a512f8E	00000016 <mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_4 as core::default::Default>::default
00000000 g     F .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_5$u20$as$u20$core..default..Default$GT$7default17h50d5969a43d03995E	00000016 <mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_5 as core::default::Default>::default
00000000 g     F .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_6$u20$as$u20$core..default..Default$GT$7default17hb2d20e1fe0310a4eE	00000016 <mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_6 as core::default::Default>::default
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000 g     F .text._ZN77_$LT$mynewt..encoding..json..json_value$u20$as$u20$core..default..Default$GT$7default17h058c4d0e5a8c246aE	00000012 <mynewt::encoding::json::json_value as core::default::Default>::default
00000000 g     F .text._ZN78_$LT$mynewt..encoding..json..json_attr_t$u20$as$u20$core..default..Default$GT$7default17h9cf89c84d9d1c693E	00000012 <mynewt::encoding::json::json_attr_t as core::default::Default>::default
00000000 g     F .text._ZN78_$LT$mynewt..encoding..json..json_enum_t$u20$as$u20$core..default..Default$GT$7default17h137b9d999af6a9afE	0000001a <mynewt::encoding::json::json_enum_t as core::default::Default>::default
00000000 g     F .text._ZN79_$LT$mynewt..encoding..json..json_array_t$u20$as$u20$core..default..Default$GT$7default17h4ef33ad21793cdd5E	00000012 <mynewt::encoding::json::json_array_t as core::default::Default>::default
00000000 g     F .text._ZN79_$LT$mynewt..encoding..json..json_encoder$u20$as$u20$core..default..Default$GT$7default17h18ea4747ad41328bE	00000012 <mynewt::encoding::json::json_encoder as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..encoding..json..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb61b431462331f2E	00000012 <mynewt::encoding::json::json_value__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17haec247e567f2526bE	00000012 <mynewt::encoding::json::json_attr_t__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h86986cfe8fcbee61E	00000012 <mynewt::encoding::json::json_attr_t__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN93_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2479474849ccd8ceE	00000012 <mynewt::encoding::json::json_array_t__bindgen_ty_1 as core::default::Default>::default



Disassembly of section .text._ZN105_$LT$mynewt..encoding..json..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba704cb5b70773f8E:

00000000 <<mynewt::encoding::json::json_value__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default>:
_ZN105_$LT$mynewt..encoding..json..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba704cb5b70773f8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:186
pub struct json_value__bindgen_ty_1__bindgen_ty_1 {
    pub keys: *mut *mut ::cty::c_char,
    pub values: *mut *mut json_value,
}
impl Default for json_value__bindgen_ty_1__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:187
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_value__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:188
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..encoding..json..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb61b431462331f2E:

00000000 <<mynewt::encoding::json::json_value__bindgen_ty_1 as core::default::Default>::default>:
_ZN91_$LT$mynewt..encoding..json..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb61b431462331f2E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:191
}
impl Default for json_value__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:192
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_value__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:193
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$mynewt..encoding..json..json_value$u20$as$u20$core..default..Default$GT$7default17h058c4d0e5a8c246aE:

00000000 <<mynewt::encoding::json::json_value as core::default::Default>::default>:
_ZN77_$LT$mynewt..encoding..json..json_value$u20$as$u20$core..default..Default$GT$7default17h058c4d0e5a8c246aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:196
}
impl Default for json_value {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:197
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_value as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:198
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN79_$LT$mynewt..encoding..json..json_encoder$u20$as$u20$core..default..Default$GT$7default17h18ea4747ad41328bE:

00000000 <<mynewt::encoding::json::json_encoder as core::default::Default>::default>:
_ZN79_$LT$mynewt..encoding..json..json_encoder$u20$as$u20$core..default..Default$GT$7default17h18ea4747ad41328bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:215
    pub je_arg: *mut ::cty::c_void,
    pub _bitfield_1: __BindgenBitfieldUnit<[u8; 1usize], u8>,
    pub je_encode_buf: [::cty::c_char; 64usize],
}
impl Default for json_encoder {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:216
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_encoder as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:217
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN78_$LT$mynewt..encoding..json..json_enum_t$u20$as$u20$core..default..Default$GT$7default17h137b9d999af6a9afE:

00000000 <<mynewt::encoding::json::json_enum_t as core::default::Default>::default>:
_ZN78_$LT$mynewt..encoding..json..json_enum_t$u20$as$u20$core..default..Default$GT$7default17h137b9d999af6a9afE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:297
pub struct json_enum_t {
    pub name: *mut ::cty::c_char,
    pub value: ::cty::c_longlong,
}
impl Default for json_enum_t {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:298
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9003      	str	r0, [sp, #12]
   a:	9202      	str	r2, [sp, #8]
   c:	9101      	str	r1, [sp, #4]
   e:	e7ff      	b.n	10 <<mynewt::encoding::json::json_enum_t as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:299
    }
  10:	9803      	ldr	r0, [sp, #12]
  12:	9901      	ldr	r1, [sp, #4]
  14:	9a02      	ldr	r2, [sp, #8]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h422f2b01d4bb0a86E:

00000000 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default>:
_ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h422f2b01d4bb0a86E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:325
    pub subtype: *const json_attr_t,
    pub base: *mut ::cty::c_char,
    pub stride: usize,
}
impl Default for json_array_t__bindgen_ty_1__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:326
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:327
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h0a571f2f3757f458E:

00000000 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_2 as core::default::Default>::default>:
_ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h0a571f2f3757f458E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:336
    pub ptrs: *mut *mut ::cty::c_char,
    pub store: *mut ::cty::c_char,
    pub storelen: ::cty::c_int,
}
impl Default for json_array_t__bindgen_ty_1__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:337
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_2 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:338
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h61f67b82984a2dccE:

00000000 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_3 as core::default::Default>::default>:
_ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h61f67b82984a2dccE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:345
#[repr(C)]
pub struct json_array_t__bindgen_ty_1__bindgen_ty_3 {
    pub store: *mut ::cty::c_longlong,
}
impl Default for json_array_t__bindgen_ty_1__bindgen_ty_3 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:346
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_3 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:347
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17hf8b6621568a512f8E:

00000000 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_4 as core::default::Default>::default>:
_ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17hf8b6621568a512f8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:354
#[repr(C)]
pub struct json_array_t__bindgen_ty_1__bindgen_ty_4 {
    pub store: *mut ::cty::c_ulonglong,
}
impl Default for json_array_t__bindgen_ty_1__bindgen_ty_4 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:355
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_4 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:356
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_5$u20$as$u20$core..default..Default$GT$7default17h50d5969a43d03995E:

00000000 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_5 as core::default::Default>::default>:
_ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_5$u20$as$u20$core..default..Default$GT$7default17h50d5969a43d03995E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:363
#[repr(C)]
pub struct json_array_t__bindgen_ty_1__bindgen_ty_5 {
    pub store: *mut f64,
}
impl Default for json_array_t__bindgen_ty_1__bindgen_ty_5 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:364
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_5 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:365
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_6$u20$as$u20$core..default..Default$GT$7default17hb2d20e1fe0310a4eE:

00000000 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_6 as core::default::Default>::default>:
_ZN107_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1__bindgen_ty_6$u20$as$u20$core..default..Default$GT$7default17hb2d20e1fe0310a4eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:372
#[repr(C)]
pub struct json_array_t__bindgen_ty_1__bindgen_ty_6 {
    pub store: *mut bool,
}
impl Default for json_array_t__bindgen_ty_1__bindgen_ty_6 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:373
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::encoding::json::json_array_t__bindgen_ty_1__bindgen_ty_6 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:374
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN93_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2479474849ccd8ceE:

00000000 <<mynewt::encoding::json::json_array_t__bindgen_ty_1 as core::default::Default>::default>:
_ZN93_$LT$mynewt..encoding..json..json_array_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2479474849ccd8ceE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:377
}
impl Default for json_array_t__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:378
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_array_t__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:379
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN79_$LT$mynewt..encoding..json..json_array_t$u20$as$u20$core..default..Default$GT$7default17h4ef33ad21793cdd5E:

00000000 <<mynewt::encoding::json::json_array_t as core::default::Default>::default>:
_ZN79_$LT$mynewt..encoding..json..json_array_t$u20$as$u20$core..default..Default$GT$7default17h4ef33ad21793cdd5E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:382
}
impl Default for json_array_t {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:383
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_array_t as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:384
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17haec247e567f2526bE:

00000000 <<mynewt::encoding::json::json_attr_t__bindgen_ty_1 as core::default::Default>::default>:
_ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17haec247e567f2526bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:409
    pub array: __BindgenUnionField<json_array_t>,
    pub offset: __BindgenUnionField<usize>,
    pub bindgen_union_field: [u64; 6usize],
}
impl Default for json_attr_t__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:410
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_attr_t__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:411
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h86986cfe8fcbee61E:

00000000 <<mynewt::encoding::json::json_attr_t__bindgen_ty_2 as core::default::Default>::default>:
_ZN92_$LT$mynewt..encoding..json..json_attr_t__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h86986cfe8fcbee61E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:424
    pub character: __BindgenUnionField<::cty::c_char>,
    pub check: __BindgenUnionField<*mut ::cty::c_char>,
    pub bindgen_union_field: u64,
}
impl Default for json_attr_t__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:425
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_attr_t__bindgen_ty_2 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:426
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN78_$LT$mynewt..encoding..json..json_attr_t$u20$as$u20$core..default..Default$GT$7default17h9cf89c84d9d1c693E:

00000000 <<mynewt::encoding::json::json_attr_t as core::default::Default>::default>:
_ZN78_$LT$mynewt..encoding..json..json_attr_t$u20$as$u20$core..default..Default$GT$7default17h9cf89c84d9d1c693E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:429
}
impl Default for json_attr_t {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:430
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::encoding::json::json_attr_t as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/json.rs:431
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.2wlij3cy76ntrha5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2wlij3cy76ntrha5
000002f1 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
000002c7 l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
0000035f l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
00000417 l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004c8 l       .debug_str	00000000 
000004ea l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000ae l       .debug_str	00000000 
000000b6 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bb l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17he47e5757f3739346E	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17he47e5757f3739346E
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1e87f3f12b2f58a4E	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1e87f3f12b2f58a4E
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60e39231594679d4E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60e39231594679d4E
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8ed208b796f22336E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8ed208b796f22336E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h4e9785b0eac162e7E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h4e9785b0eac162e7E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h7e4ff8aa66b6f5d2E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h7e4ff8aa66b6f5d2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17he47e5757f3739346E	00000046 <core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index_mut
00000000         *UND*	00000000 .hidden <u32 as core::iter::range::Step>::add_usize
00000000         *UND*	00000000 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for u32>::lt
00000000         *UND*	00000000 core::mem::swap
00000000         *UND*	00000000 core::ptr::<impl *mut T>::add
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1e87f3f12b2f58a4E	0000009a core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next
00000000         *UND*	00000000 core::slice::from_raw_parts_mut
00000000         *UND*	00000000 core::slice::slice_index_len_fail
00000000         *UND*	00000000 core::slice::slice_index_order_fail
00000000         *UND*	00000000 core::slice::<impl [T]>::as_mut_ptr
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60e39231594679d4E	00000016 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8ed208b796f22336E	00000016 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h4e9785b0eac162e7E	00000052 <core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h7e4ff8aa66b6f5d2E	0000008a <core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17he47e5757f3739346E:

00000000 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index_mut>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17he47e5757f3739346E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2796
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2797
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index_mut>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2798
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1e87f3f12b2f58a4E:

00000000 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1e87f3f12b2f58a4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialOrd for u32>::lt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d023      	beq.n	6e <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x6e>
  26:	e7ff      	b.n	28 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <<u32 as core::iter::range::Step>::add_usize>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e7ff      	b.n	3a <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x3a>
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	2801      	cmp	r0, #1
  3e:	d10f      	bne.n	60 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x60>
  40:	e7ff      	b.n	42 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x42>
  42:	2000      	movs	r0, #0
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:177
  4c:	9903      	ldr	r1, [sp, #12]
  4e:	a808      	add	r0, sp, #32
  50:	f7ff fffe 	bl	0 <core::mem::swap>
  54:	e7ff      	b.n	56 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:178
  56:	9808      	ldr	r0, [sp, #32]
  58:	9005      	str	r0, [sp, #20]
  5a:	2001      	movs	r0, #1
  5c:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  5e:	e002      	b.n	66 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x66>
  60:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:180
  62:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  64:	e7ff      	b.n	66 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  66:	9806      	ldr	r0, [sp, #24]
  68:	2801      	cmp	r0, #1
  6a:	d00b      	beq.n	84 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x84>
  6c:	e014      	b.n	98 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x98>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:183
  70:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  72:	e7ff      	b.n	74 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>
  8e:	e7ff      	b.n	90 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>
  98:	e7f0      	b.n	7c <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next+0x7c>

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60e39231594679d4E:

00000000 <<I as core::iter::traits::collect::IntoIterator>::into_iter>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60e39231594679d4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8ed208b796f22336E:

00000000 <<I as core::iter::traits::collect::IntoIterator>::into_iter>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8ed208b796f22336E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h4e9785b0eac162e7E:

00000000 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h4e9785b0eac162e7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2737
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2738
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_mut_ptr>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <core::slice::from_raw_parts_mut>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::get_unchecked_mut+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2739
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h7e4ff8aa66b6f5d2E:

00000000 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h7e4ff8aa66b6f5d2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2754
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2755
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	4288      	cmp	r0, r1
  1a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1e:	f8cd e020 	str.w	lr, [sp, #32]
  22:	9407      	str	r4, [sp, #28]
  24:	9506      	str	r5, [sp, #24]
  26:	d905      	bls.n	34 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x34>
  28:	e7ff      	b.n	2a <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2756
  2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  2e:	f7ff fffe 	bl	0 <core::slice::slice_index_order_fail>
  32:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2757
  34:	980b      	ldr	r0, [sp, #44]	; 0x2c
  36:	990c      	ldr	r1, [sp, #48]	; 0x30
  38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  3a:	9005      	str	r0, [sp, #20]
  3c:	4608      	mov	r0, r1
  3e:	4611      	mov	r1, r2
  40:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  44:	9004      	str	r0, [sp, #16]
  46:	e7ff      	b.n	48 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x48>
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	4288      	cmp	r0, r1
  4e:	d90f      	bls.n	70 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x70>
  50:	e7ff      	b.n	52 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2758
  52:	980b      	ldr	r0, [sp, #44]	; 0x2c
  54:	990c      	ldr	r1, [sp, #48]	; 0x30
  56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  58:	9003      	str	r0, [sp, #12]
  5a:	4608      	mov	r0, r1
  5c:	4611      	mov	r1, r2
  5e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  62:	9002      	str	r0, [sp, #8]
  64:	e7ff      	b.n	66 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x66>
  66:	9803      	ldr	r0, [sp, #12]
  68:	9902      	ldr	r1, [sp, #8]
  6a:	f7ff fffe 	bl	0 <core::slice::slice_index_len_fail>
  6e:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2761
  70:	980a      	ldr	r0, [sp, #40]	; 0x28
  72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  78:	f7ff fffe 	bl	0 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut>
  7c:	9001      	str	r0, [sp, #4]
  7e:	9100      	str	r1, [sp, #0]
  80:	e7ff      	b.n	82 <<core::ops::range::Range<usize> as core::slice::SliceIndex<[T]>>::index_mut+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2763
  82:	9801      	ldr	r0, [sp, #4]
  84:	9900      	ldr	r1, [sp, #0]
  86:	b00e      	add	sp, #56	; 0x38
  88:	bdb0      	pop	{r4, r5, r7, pc}

mynewt-b7cad4e68e08d16e.2zcm72kiakhunwxz.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2zcm72kiakhunwxz
00000162 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
000000c4 l       .debug_str	00000000 
000000c6 l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core5tuple69_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$$LP$A$C$$u20$B$RP$$GT$2eq17hc557ece6e20dd0caE	00000000 .text._ZN4core5tuple69_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$$LP$A$C$$u20$B$RP$$GT$2eq17hc557ece6e20dd0caE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq
00000000 g     F .text._ZN4core5tuple69_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$$LP$A$C$$u20$B$RP$$GT$2eq17hc557ece6e20dd0caE	00000052 core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq



Disassembly of section .text._ZN4core5tuple69_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$$LP$A$C$$u20$B$RP$$GT$2eq17hc557ece6e20dd0caE:

00000000 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq>:
_ZN4core5tuple69_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$$LP$A$C$$u20$B$RP$$GT$2eq17hc557ece6e20dd0caE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/tuple.rs:17
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/tuple.rs:18
   c:	9805      	ldr	r0, [sp, #20]
   e:	9906      	ldr	r1, [sp, #24]
  10:	9204      	str	r2, [sp, #16]
  12:	9303      	str	r3, [sp, #12]
  14:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq>
  18:	9002      	str	r0, [sp, #8]
  1a:	e00f      	b.n	3c <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq+0x3c>
  1c:	2000      	movs	r0, #0
  1e:	f88d 001f 	strb.w	r0, [sp, #31]
  22:	e007      	b.n	34 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq+0x34>
  24:	9805      	ldr	r0, [sp, #20]
  26:	3008      	adds	r0, #8
  28:	9906      	ldr	r1, [sp, #24]
  2a:	3108      	adds	r1, #8
  2c:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq>
  30:	9001      	str	r0, [sp, #4]
  32:	e008      	b.n	46 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq+0x46>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/tuple.rs:19
  34:	f89d 001f 	ldrb.w	r0, [sp, #31]
  38:	b008      	add	sp, #32
  3a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/tuple.rs:18
  3c:	9802      	ldr	r0, [sp, #8]
  3e:	07c1      	lsls	r1, r0, #31
  40:	2900      	cmp	r1, #0
  42:	d1ef      	bne.n	24 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq+0x24>
  44:	e7ea      	b.n	1c <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq+0x1c>
  46:	9801      	ldr	r0, [sp, #4]
  48:	f000 0101 	and.w	r1, r0, #1
  4c:	f88d 101f 	strb.w	r1, [sp, #31]
  50:	e7f0      	b.n	34 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq+0x34>

mynewt-b7cad4e68e08d16e.36ps1i6wdyzsth8r.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 36ps1i6wdyzsth8r
0000012a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c0 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h4fa429edeff1280eE	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h4fa429edeff1280eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h4fa429edeff1280eE	00000026 core::ptr::<impl *mut T>::is_null
00000000         *UND*	00000000 core::ptr::null_mut



Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h4fa429edeff1280eE:

00000000 <core::ptr::<impl *mut T>::is_null>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h4fa429edeff1280eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1588
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1591
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	f7ff fffe 	bl	0 <core::ptr::null_mut>
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <core::ptr::<impl *mut T>::is_null+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	9900      	ldr	r1, [sp, #0]
  1a:	1a42      	subs	r2, r0, r1
  1c:	fab2 f282 	clz	r2, r2
  20:	0950      	lsrs	r0, r2, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1592
  22:	b004      	add	sp, #16
  24:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.3cwcqq9a8gr0qcm9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3cwcqq9a8gr0qcm9
0000065a l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006a9 l       .debug_str	00000000 
000006af l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
000006bc l       .debug_str	00000000 
000006be l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
00000385 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
0000048e l       .debug_str	00000000 
000004c8 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
0000058d l       .debug_str	00000000 
000005cd l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
00000696 l       .debug_str	00000000 
00000698 l       .debug_str	00000000 
0000069b l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h92cc01e28843cf68E	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h92cc01e28843cf68E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::mem::size_of
00000000 g     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h92cc01e28843cf68E	00000106 .hidden core::ptr::swap_nonoverlapping_bytes
00000000         *UND*	00000000 core::ptr::<impl *mut T>::add



Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h92cc01e28843cf68E:

00000000 <core::ptr::swap_nonoverlapping_bytes>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h92cc01e28843cf68E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:370
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:381
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <core::mem::size_of>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <core::ptr::swap_nonoverlapping_bytes+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:386
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  30:	e7ff      	b.n	32 <core::ptr::swap_nonoverlapping_bytes+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <core::ptr::swap_nonoverlapping_bytes+0x4a>
  3e:	e7ff      	b.n	40 <core::ptr::swap_nonoverlapping_bytes+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <core::ptr::swap_nonoverlapping_bytes+0xa4>
  48:	e059      	b.n	fe <core::ptr::swap_nonoverlapping_bytes+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:390
  4a:	e7ff      	b.n	4c <core::ptr::swap_nonoverlapping_bytes+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h07c221391d6136f4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  50:	982a      	ldr	r0, [sp, #168]	; 0xa8
  52:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hacd348746131eabeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  54:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h92cc01e28843cf68E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:391
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <core::ptr::swap_nonoverlapping_bytes+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:392
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <core::ptr::swap_nonoverlapping_bytes+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:393
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <core::ptr::swap_nonoverlapping_bytes+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:397
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  80:	e7ff      	b.n	82 <core::ptr::swap_nonoverlapping_bytes+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:398
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  8c:	e7ff      	b.n	8e <core::ptr::swap_nonoverlapping_bytes+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:399
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  98:	e7ff      	b.n	9a <core::ptr::swap_nonoverlapping_bytes+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:400
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  a2:	e7c6      	b.n	32 <core::ptr::swap_nonoverlapping_bytes+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:405
  a4:	e7ff      	b.n	a6 <core::ptr::swap_nonoverlapping_bytes+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:406
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17he67e14ff41e425d7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  b2:	9828      	ldr	r0, [sp, #160]	; 0xa0
  b4:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h95d45d66d90ed004E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  b6:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h92cc01e28843cf68E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:408
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <core::ptr::swap_nonoverlapping_bytes+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:409
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <core::ptr::swap_nonoverlapping_bytes+0xcc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:410
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <core::ptr::<impl *mut T>::add>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <core::ptr::swap_nonoverlapping_bytes+0xd8>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:412
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  e2:	e7ff      	b.n	e4 <core::ptr::swap_nonoverlapping_bytes+0xe4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:413
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  ee:	e7ff      	b.n	f0 <core::ptr::swap_nonoverlapping_bytes+0xf0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:414
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  fa:	e7ff      	b.n	fc <core::ptr::swap_nonoverlapping_bytes+0xfc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  fc:	e7ff      	b.n	fe <core::ptr::swap_nonoverlapping_bytes+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:416
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

mynewt-b7cad4e68e08d16e.3izya5pnivhpajfk.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3izya5pnivhpajfk
000003fd l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
00000408 l       .debug_str	00000000 
00000411 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
0000043b l       .debug_str	00000000 
0000044c l       .debug_str	00000000 
00000456 l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
000004bf l       .debug_str	00000000 
000004dc l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004e8 l       .debug_str	00000000 
000004ff l       .debug_str	00000000 
00000523 l       .debug_str	00000000 
0000053f l       .debug_str	00000000 
00000544 l       .debug_str	00000000 
0000054d l       .debug_str	00000000 
00000554 l       .debug_str	00000000 
0000056d l       .debug_str	00000000 
00000577 l       .debug_str	00000000 
00000591 l       .debug_str	00000000 
000005a5 l       .debug_str	00000000 
000005ae l       .debug_str	00000000 
000005b5 l       .debug_str	00000000 
000005c0 l       .debug_str	00000000 
000005c5 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
000000a2 l       .debug_str	00000000 
000000ad l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000d0 l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000342 l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
00000353 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
0000035f l       .debug_str	00000000 
00000365 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000394 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003b7 l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e5 l       .debug_str	00000000 
000003eb l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.0	0000000c .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.0
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.1	00000009 .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.1
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.10	0000000a .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.10
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.11	00000007 .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.11
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.12	0000000a .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.12
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.13	0000000c .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.13
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.14	0000000a .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.14
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.15	0000000a .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.15
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.16	00000007 .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.16
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.2	0000000d .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.2
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.3	0000000c .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.3
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.4	0000000b .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.4
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.5	0000000c .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.5
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.6	0000000a .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.6
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.7	0000000a .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.7
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.8	00000009 .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.8
00000000 l     O .rodata..Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.9	0000000a .Lanon.5d880ee0ad5e24a91e3b97a22dd060c4.9
00000000 l    d  .text._ZN6mynewt6result88_$LT$impl$u20$core..convert..From$LT$mynewt..result..MynewtError$GT$$u20$for$u20$i32$GT$4from17hb4e0740f2ab704aeE	00000000 .text._ZN6mynewt6result88_$LT$impl$u20$core..convert..From$LT$mynewt..result..MynewtError$GT$$u20$for$u20$i32$GT$4from17hb4e0740f2ab704aeE
00000000 l    d  .text._ZN78_$LT$mynewt..result..MynewtError$u20$as$u20$core..convert..From$LT$i32$GT$$GT$4from17h73b03fac2c5ce205E	00000000 .text._ZN78_$LT$mynewt..result..MynewtError$u20$as$u20$core..convert..From$LT$i32$GT$$GT$4from17h73b03fac2c5ce205E
00000000 l    d  .text._ZN64_$LT$mynewt..result..MynewtError$u20$as$u20$core..fmt..Debug$GT$3fmt17h783b4b0f91ae11e6E	00000000 .text._ZN64_$LT$mynewt..result..MynewtError$u20$as$u20$core..fmt..Debug$GT$3fmt17h783b4b0f91ae11e6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN64_$LT$mynewt..result..MynewtError$u20$as$u20$core..fmt..Debug$GT$3fmt17h783b4b0f91ae11e6E	00000336 <mynewt::result::MynewtError as core::fmt::Debug>::fmt
00000000 g     F .text._ZN6mynewt6result88_$LT$impl$u20$core..convert..From$LT$mynewt..result..MynewtError$GT$$u20$for$u20$i32$GT$4from17hb4e0740f2ab704aeE	0000000e mynewt::result::<impl core::convert::From<mynewt::result::MynewtError> for i32>::from
00000000 g     F .text._ZN78_$LT$mynewt..result..MynewtError$u20$as$u20$core..convert..From$LT$i32$GT$$GT$4from17h73b03fac2c5ce205E	00000018 <mynewt::result::MynewtError as core::convert::From<i32>>::from



Disassembly of section .text._ZN6mynewt6result88_$LT$impl$u20$core..convert..From$LT$mynewt..result..MynewtError$GT$$u20$for$u20$i32$GT$4from17hb4e0740f2ab704aeE:

00000000 <mynewt::result::<impl core::convert::From<mynewt::result::MynewtError> for i32>::from>:
_ZN6mynewt6result88_$LT$impl$u20$core..convert..From$LT$mynewt..result..MynewtError$GT$$u20$for$u20$i32$GT$4from17hb4e0740f2ab704aeE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:78
    }

    /// Cast `MynewtError` to `i32`
    impl From<MynewtError> for i32 {
        /// Cast `MynewtError` to `i32`
        fn from(err: MynewtError) -> Self {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:79
            err as i32
   6:	9801      	ldr	r0, [sp, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:80
        }
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN78_$LT$mynewt..result..MynewtError$u20$as$u20$core..convert..From$LT$i32$GT$$GT$4from17h73b03fac2c5ce205E:

00000000 <<mynewt::result::MynewtError as core::convert::From<i32>>::from>:
_ZN78_$LT$mynewt..result..MynewtError$u20$as$u20$core..convert..From$LT$i32$GT$$GT$4from17h73b03fac2c5ce205E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:86
    }

    /// Cast `i32` to `MynewtError`
    impl From<i32> for MynewtError {
        /// Cast `i32` to `MynewtError`
        fn from(num: i32) -> Self {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:90
            unsafe { 
                ::core::mem::transmute::
                    <i32, MynewtError>
                    (num)
   6:	9802      	ldr	r0, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:88
                ::core::mem::transmute::
   8:	9003      	str	r0, [sp, #12]
   a:	9803      	ldr	r0, [sp, #12]
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	e7ff      	b.n	12 <<mynewt::result::MynewtError as core::convert::From<i32>>::from+0x12>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:92
            }  
        }
  12:	9800      	ldr	r0, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

Disassembly of section .text._ZN64_$LT$mynewt..result..MynewtError$u20$as$u20$core..fmt..Debug$GT$3fmt17h783b4b0f91ae11e6E:

00000000 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt>:
_ZN64_$LT$mynewt..result..MynewtError$u20$as$u20$core..fmt..Debug$GT$3fmt17h783b4b0f91ae11e6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:52
    #[derive(Debug, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b0ba      	sub	sp, #232	; 0xe8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2101      	movs	r1, #1
  16:	f6cf 71ff 	movt	r1, #65535	; 0xffff
  1a:	4288      	cmp	r0, r1
  1c:	9202      	str	r2, [sp, #8]
  1e:	9301      	str	r3, [sp, #4]
  20:	9000      	str	r0, [sp, #0]
  22:	f000 8173 	beq.w	30c <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x30c>
  26:	e7ff      	b.n	28 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x28>
  28:	9800      	ldr	r0, [sp, #0]
  2a:	f100 010f 	add.w	r1, r0, #15
  2e:	2900      	cmp	r1, #0
  30:	f000 815b 	beq.w	2ea <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2ea>
  34:	e7ff      	b.n	36 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x36>
  36:	9800      	ldr	r0, [sp, #0]
  38:	f100 010e 	add.w	r1, r0, #14
  3c:	2900      	cmp	r1, #0
  3e:	f000 8143 	beq.w	2c8 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2c8>
  42:	e7ff      	b.n	44 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x44>
  44:	9800      	ldr	r0, [sp, #0]
  46:	f100 010d 	add.w	r1, r0, #13
  4a:	2900      	cmp	r1, #0
  4c:	f000 812b 	beq.w	2a6 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2a6>
  50:	e7ff      	b.n	52 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	f100 010c 	add.w	r1, r0, #12
  58:	2900      	cmp	r1, #0
  5a:	f000 8113 	beq.w	284 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x284>
  5e:	e7ff      	b.n	60 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f100 010b 	add.w	r1, r0, #11
  66:	2900      	cmp	r1, #0
  68:	f000 80fb 	beq.w	262 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x262>
  6c:	e7ff      	b.n	6e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x6e>
  6e:	9800      	ldr	r0, [sp, #0]
  70:	f100 010a 	add.w	r1, r0, #10
  74:	2900      	cmp	r1, #0
  76:	f000 80e3 	beq.w	240 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x240>
  7a:	e7ff      	b.n	7c <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x7c>
  7c:	9800      	ldr	r0, [sp, #0]
  7e:	f100 0109 	add.w	r1, r0, #9
  82:	2900      	cmp	r1, #0
  84:	f000 80cb 	beq.w	21e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x21e>
  88:	e7ff      	b.n	8a <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x8a>
  8a:	9800      	ldr	r0, [sp, #0]
  8c:	f100 0108 	add.w	r1, r0, #8
  90:	2900      	cmp	r1, #0
  92:	f000 80b3 	beq.w	1fc <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1fc>
  96:	e7ff      	b.n	98 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x98>
  98:	9800      	ldr	r0, [sp, #0]
  9a:	1dc1      	adds	r1, r0, #7
  9c:	2900      	cmp	r1, #0
  9e:	f000 809c 	beq.w	1da <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1da>
  a2:	e7ff      	b.n	a4 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xa4>
  a4:	9800      	ldr	r0, [sp, #0]
  a6:	1d81      	adds	r1, r0, #6
  a8:	2900      	cmp	r1, #0
  aa:	f000 8085 	beq.w	1b8 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1b8>
  ae:	e7ff      	b.n	b0 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xb0>
  b0:	9800      	ldr	r0, [sp, #0]
  b2:	1d41      	adds	r1, r0, #5
  b4:	2900      	cmp	r1, #0
  b6:	d06e      	beq.n	196 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x196>
  b8:	e7ff      	b.n	ba <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xba>
  ba:	9800      	ldr	r0, [sp, #0]
  bc:	1d01      	adds	r1, r0, #4
  be:	2900      	cmp	r1, #0
  c0:	d058      	beq.n	174 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x174>
  c2:	e7ff      	b.n	c4 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xc4>
  c4:	9800      	ldr	r0, [sp, #0]
  c6:	1cc1      	adds	r1, r0, #3
  c8:	2900      	cmp	r1, #0
  ca:	d042      	beq.n	152 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x152>
  cc:	e7ff      	b.n	ce <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xce>
  ce:	9800      	ldr	r0, [sp, #0]
  d0:	1c81      	adds	r1, r0, #2
  d2:	2900      	cmp	r1, #0
  d4:	d02c      	beq.n	130 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x130>
  d6:	e7ff      	b.n	d8 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xd8>
  d8:	9800      	ldr	r0, [sp, #0]
  da:	1c41      	adds	r1, r0, #1
  dc:	2900      	cmp	r1, #0
  de:	d016      	beq.n	10e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x10e>
  e0:	e7ff      	b.n	e2 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xe2>
  e2:	9800      	ldr	r0, [sp, #0]
  e4:	2800      	cmp	r0, #0
  e6:	d001      	beq.n	ec <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xec>
  e8:	e7ff      	b.n	ea <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0xea>
  ea:	defe      	udf	#254	; 0xfe
  ec:	9904      	ldr	r1, [sp, #16]
  ee:	f240 0200 	movw	r2, #0
  f2:	f2c0 0200 	movt	r2, #0
  f6:	a807      	add	r0, sp, #28
  f8:	2307      	movs	r3, #7
  fa:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  fe:	e7ff      	b.n	100 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x100>
 100:	a807      	add	r0, sp, #28
 102:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 106:	f88d 0017 	strb.w	r0, [sp, #23]
 10a:	e7ff      	b.n	10c <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x10c>
 10c:	e10f      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 10e:	9904      	ldr	r1, [sp, #16]
 110:	f240 0200 	movw	r2, #0
 114:	f2c0 0200 	movt	r2, #0
 118:	a80a      	add	r0, sp, #40	; 0x28
 11a:	230a      	movs	r3, #10
 11c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 120:	e7ff      	b.n	122 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x122>
 122:	a80a      	add	r0, sp, #40	; 0x28
 124:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 128:	f88d 0017 	strb.w	r0, [sp, #23]
 12c:	e7ff      	b.n	12e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x12e>
 12e:	e0fe      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 130:	9904      	ldr	r1, [sp, #16]
 132:	f240 0200 	movw	r2, #0
 136:	f2c0 0200 	movt	r2, #0
 13a:	a80d      	add	r0, sp, #52	; 0x34
 13c:	230a      	movs	r3, #10
 13e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 142:	e7ff      	b.n	144 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x144>
 144:	a80d      	add	r0, sp, #52	; 0x34
 146:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 14a:	f88d 0017 	strb.w	r0, [sp, #23]
 14e:	e7ff      	b.n	150 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x150>
 150:	e0ed      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 152:	9904      	ldr	r1, [sp, #16]
 154:	f240 0200 	movw	r2, #0
 158:	f2c0 0200 	movt	r2, #0
 15c:	a810      	add	r0, sp, #64	; 0x40
 15e:	230c      	movs	r3, #12
 160:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 164:	e7ff      	b.n	166 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x166>
 166:	a810      	add	r0, sp, #64	; 0x40
 168:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 16c:	f88d 0017 	strb.w	r0, [sp, #23]
 170:	e7ff      	b.n	172 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x172>
 172:	e0dc      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 174:	9904      	ldr	r1, [sp, #16]
 176:	f240 0200 	movw	r2, #0
 17a:	f2c0 0200 	movt	r2, #0
 17e:	a813      	add	r0, sp, #76	; 0x4c
 180:	230a      	movs	r3, #10
 182:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 186:	e7ff      	b.n	188 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x188>
 188:	a813      	add	r0, sp, #76	; 0x4c
 18a:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 18e:	f88d 0017 	strb.w	r0, [sp, #23]
 192:	e7ff      	b.n	194 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x194>
 194:	e0cb      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 196:	9904      	ldr	r1, [sp, #16]
 198:	f240 0200 	movw	r2, #0
 19c:	f2c0 0200 	movt	r2, #0
 1a0:	a816      	add	r0, sp, #88	; 0x58
 1a2:	2307      	movs	r3, #7
 1a4:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 1a8:	e7ff      	b.n	1aa <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1aa>
 1aa:	a816      	add	r0, sp, #88	; 0x58
 1ac:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 1b0:	f88d 0017 	strb.w	r0, [sp, #23]
 1b4:	e7ff      	b.n	1b6 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1b6>
 1b6:	e0ba      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 1b8:	9904      	ldr	r1, [sp, #16]
 1ba:	f240 0200 	movw	r2, #0
 1be:	f2c0 0200 	movt	r2, #0
 1c2:	a819      	add	r0, sp, #100	; 0x64
 1c4:	230a      	movs	r3, #10
 1c6:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 1ca:	e7ff      	b.n	1cc <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1cc>
 1cc:	a819      	add	r0, sp, #100	; 0x64
 1ce:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 1d2:	f88d 0017 	strb.w	r0, [sp, #23]
 1d6:	e7ff      	b.n	1d8 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1d8>
 1d8:	e0a9      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 1da:	9904      	ldr	r1, [sp, #16]
 1dc:	f240 0200 	movw	r2, #0
 1e0:	f2c0 0200 	movt	r2, #0
 1e4:	a81c      	add	r0, sp, #112	; 0x70
 1e6:	230a      	movs	r3, #10
 1e8:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 1ec:	e7ff      	b.n	1ee <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1ee>
 1ee:	a81c      	add	r0, sp, #112	; 0x70
 1f0:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 1f4:	f88d 0017 	strb.w	r0, [sp, #23]
 1f8:	e7ff      	b.n	1fa <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x1fa>
 1fa:	e098      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 1fc:	9904      	ldr	r1, [sp, #16]
 1fe:	f240 0200 	movw	r2, #0
 202:	f2c0 0200 	movt	r2, #0
 206:	a81f      	add	r0, sp, #124	; 0x7c
 208:	2309      	movs	r3, #9
 20a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 20e:	e7ff      	b.n	210 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x210>
 210:	a81f      	add	r0, sp, #124	; 0x7c
 212:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 216:	f88d 0017 	strb.w	r0, [sp, #23]
 21a:	e7ff      	b.n	21c <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x21c>
 21c:	e087      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 21e:	9904      	ldr	r1, [sp, #16]
 220:	f240 0200 	movw	r2, #0
 224:	f2c0 0200 	movt	r2, #0
 228:	a822      	add	r0, sp, #136	; 0x88
 22a:	230a      	movs	r3, #10
 22c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 230:	e7ff      	b.n	232 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x232>
 232:	a822      	add	r0, sp, #136	; 0x88
 234:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 238:	f88d 0017 	strb.w	r0, [sp, #23]
 23c:	e7ff      	b.n	23e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x23e>
 23e:	e076      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 240:	9904      	ldr	r1, [sp, #16]
 242:	f240 0200 	movw	r2, #0
 246:	f2c0 0200 	movt	r2, #0
 24a:	a825      	add	r0, sp, #148	; 0x94
 24c:	230a      	movs	r3, #10
 24e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 252:	e7ff      	b.n	254 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x254>
 254:	a825      	add	r0, sp, #148	; 0x94
 256:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 25a:	f88d 0017 	strb.w	r0, [sp, #23]
 25e:	e7ff      	b.n	260 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x260>
 260:	e065      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 262:	9904      	ldr	r1, [sp, #16]
 264:	f240 0200 	movw	r2, #0
 268:	f2c0 0200 	movt	r2, #0
 26c:	a828      	add	r0, sp, #160	; 0xa0
 26e:	230c      	movs	r3, #12
 270:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 274:	e7ff      	b.n	276 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x276>
 276:	a828      	add	r0, sp, #160	; 0xa0
 278:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 27c:	f88d 0017 	strb.w	r0, [sp, #23]
 280:	e7ff      	b.n	282 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x282>
 282:	e054      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 284:	9904      	ldr	r1, [sp, #16]
 286:	f240 0200 	movw	r2, #0
 28a:	f2c0 0200 	movt	r2, #0
 28e:	a82b      	add	r0, sp, #172	; 0xac
 290:	230b      	movs	r3, #11
 292:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 296:	e7ff      	b.n	298 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x298>
 298:	a82b      	add	r0, sp, #172	; 0xac
 29a:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 29e:	f88d 0017 	strb.w	r0, [sp, #23]
 2a2:	e7ff      	b.n	2a4 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2a4>
 2a4:	e043      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 2a6:	9904      	ldr	r1, [sp, #16]
 2a8:	f240 0200 	movw	r2, #0
 2ac:	f2c0 0200 	movt	r2, #0
 2b0:	a82e      	add	r0, sp, #184	; 0xb8
 2b2:	230c      	movs	r3, #12
 2b4:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 2b8:	e7ff      	b.n	2ba <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2ba>
 2ba:	a82e      	add	r0, sp, #184	; 0xb8
 2bc:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 2c0:	f88d 0017 	strb.w	r0, [sp, #23]
 2c4:	e7ff      	b.n	2c6 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2c6>
 2c6:	e032      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 2c8:	9904      	ldr	r1, [sp, #16]
 2ca:	f240 0200 	movw	r2, #0
 2ce:	f2c0 0200 	movt	r2, #0
 2d2:	a831      	add	r0, sp, #196	; 0xc4
 2d4:	230d      	movs	r3, #13
 2d6:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 2da:	e7ff      	b.n	2dc <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2dc>
 2dc:	a831      	add	r0, sp, #196	; 0xc4
 2de:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 2e2:	f88d 0017 	strb.w	r0, [sp, #23]
 2e6:	e7ff      	b.n	2e8 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2e8>
 2e8:	e021      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 2ea:	9904      	ldr	r1, [sp, #16]
 2ec:	f240 0200 	movw	r2, #0
 2f0:	f2c0 0200 	movt	r2, #0
 2f4:	a834      	add	r0, sp, #208	; 0xd0
 2f6:	2309      	movs	r3, #9
 2f8:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 2fc:	e7ff      	b.n	2fe <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x2fe>
 2fe:	a834      	add	r0, sp, #208	; 0xd0
 300:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 304:	f88d 0017 	strb.w	r0, [sp, #23]
 308:	e7ff      	b.n	30a <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x30a>
 30a:	e010      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 30c:	9904      	ldr	r1, [sp, #16]
 30e:	f240 0200 	movw	r2, #0
 312:	f2c0 0200 	movt	r2, #0
 316:	a837      	add	r0, sp, #220	; 0xdc
 318:	230c      	movs	r3, #12
 31a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
 31e:	e7ff      	b.n	320 <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x320>
 320:	a837      	add	r0, sp, #220	; 0xdc
 322:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
 326:	f88d 0017 	strb.w	r0, [sp, #23]
 32a:	e7ff      	b.n	32c <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32c>
 32c:	e7ff      	b.n	32e <<mynewt::result::MynewtError as core::fmt::Debug>::fmt+0x32e>
 32e:	f89d 0017 	ldrb.w	r0, [sp, #23]
 332:	b03a      	add	sp, #232	; 0xe8
 334:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.3r02ezx1coysvwdq.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3r02ezx1coysvwdq
000003df l       .debug_str	00000000 
0000042a l       .debug_str	00000000 
0000044e l       .debug_str	00000000 
0000046a l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
00000478 l       .debug_str	00000000 
0000047f l       .debug_str	00000000 
00000498 l       .debug_str	00000000 
000004a2 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004c0 l       .debug_str	00000000 
000004c5 l       .debug_str	00000000 
000004c9 l       .debug_str	00000000 
000004ce l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000af l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000d7 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002c7 l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
00000310 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
0000032f l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000033c l       .debug_str	00000000 
00000348 l       .debug_str	00000000 
00000361 l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
00000381 l       .debug_str	00000000 
000003ea l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
0000040b l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h30de64652877e04dE	00000000 .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h30de64652877e04dE
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h636dd2ee571ee7a6E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h636dd2ee571ee7a6E
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17hd101b14417ec2cf6E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17hd101b14417ec2cf6E
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hde048db66bcb43e2E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hde048db66bcb43e2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for i32>::fmt
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for i64>::fmt
00000000         *UND*	00000000 core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
00000000 g     F .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h30de64652877e04dE	00000072 .hidden core::fmt::num::<impl core::fmt::Debug for u8>::fmt
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h636dd2ee571ee7a6E	00000072 .hidden core::fmt::num::<impl core::fmt::Debug for i32>::fmt
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17hd101b14417ec2cf6E	00000072 .hidden core::fmt::num::<impl core::fmt::Debug for i64>::fmt
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hde048db66bcb43e2E	00000072 .hidden core::fmt::num::<impl core::fmt::Debug for u32>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::LowerHex for u8>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for u8>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::LowerHex for i32>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::LowerHex for i64>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for i32>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for i64>::fmt
00000000         *UND*	00000000 core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
00000000         *UND*	00000000 core::fmt::Formatter::debug_lower_hex
00000000         *UND*	00000000 core::fmt::Formatter::debug_upper_hex



Disassembly of section .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h30de64652877e04dE:

00000000 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt>:
_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h30de64652877e04dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_lower_hex>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x34>
  22:	e7ff      	b.n	24 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::LowerHex for u8>::fmt>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_upper_hex>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x58>
  46:	e7ff      	b.n	48 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::UpperHex for u8>::fmt>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u8>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h636dd2ee571ee7a6E:

00000000 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h636dd2ee571ee7a6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_lower_hex>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x34>
  22:	e7ff      	b.n	24 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::LowerHex for i32>::fmt>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_upper_hex>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x58>
  46:	e7ff      	b.n	48 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::UpperHex for i32>::fmt>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <core::fmt::num::imp::<impl core::fmt::Display for i32>::fmt>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for i32>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17hd101b14417ec2cf6E:

00000000 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i64$GT$3fmt17hd101b14417ec2cf6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_lower_hex>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x34>
  22:	e7ff      	b.n	24 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::LowerHex for i64>::fmt>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_upper_hex>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x58>
  46:	e7ff      	b.n	48 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::UpperHex for i64>::fmt>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <core::fmt::num::imp::<impl core::fmt::Display for i64>::fmt>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for i64>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hde048db66bcb43e2E:

00000000 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hde048db66bcb43e2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_lower_hex>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x34>
  22:	e7ff      	b.n	24 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_upper_hex>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x58>
  46:	e7ff      	b.n	48 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <core::fmt::num::<impl core::fmt::Debug for u32>::fmt+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.3scajpoyx6u98smu.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3scajpoyx6u98smu
00000265 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000280 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a3 l       .debug_str	00000000 
000000b7 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bb l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h65c96116ab39fb3fE	00000000 .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h65c96116ab39fb3fE
00000000 l    d  .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h7593abedbd6c968eE	00000000 .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h7593abedbd6c968eE
00000000 l    d  .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17hc7bfcae522c8a0dbE	00000000 .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17hc7bfcae522c8a0dbE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden core::cmp::impls::<impl core::cmp::PartialEq for u8>::eq
00000000 g     F .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h65c96116ab39fb3fE	0000003e core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq
00000000 g     F .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h7593abedbd6c968eE	0000002a core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq
00000000 g     F .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17hc7bfcae522c8a0dbE	0000003e core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq
00000000         *UND*	00000000 .hidden core::str::traits::<impl core::cmp::PartialEq for str>::eq
00000000         *UND*	00000000 core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq



Disassembly of section .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h65c96116ab39fb3fE:

00000000 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq>:
_ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h65c96116ab39fb3fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:1040
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6801      	ldr	r1, [r0, #0]
  10:	6840      	ldr	r0, [r0, #4]
  12:	f8dd c014 	ldr.w	ip, [sp, #20]
  16:	f8dc e000 	ldr.w	lr, [ip]
  1a:	f8dc c004 	ldr.w	ip, [ip, #4]
  1e:	9003      	str	r0, [sp, #12]
  20:	4608      	mov	r0, r1
  22:	9903      	ldr	r1, [sp, #12]
  24:	9202      	str	r2, [sp, #8]
  26:	4672      	mov	r2, lr
  28:	9301      	str	r3, [sp, #4]
  2a:	4663      	mov	r3, ip
  2c:	f7ff fffe 	bl	0 <core::slice::<impl core::cmp::PartialEq<[B]> for [A]>::eq>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq+0x34>
  34:	9800      	ldr	r0, [sp, #0]
  36:	f000 0001 	and.w	r0, r0, #1
  3a:	b006      	add	sp, #24
  3c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h7593abedbd6c968eE:

00000000 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq>:
_ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17h7593abedbd6c968eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:1040
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	6809      	ldr	r1, [r1, #0]
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialEq for u8>::eq>
  1c:	9001      	str	r0, [sp, #4]
  1e:	e7ff      	b.n	20 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	f000 0001 	and.w	r0, r0, #1
  26:	b006      	add	sp, #24
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17hc7bfcae522c8a0dbE:

00000000 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq>:
_ZN4core3cmp5impls69_$LT$impl$u20$core..cmp..PartialEq$LT$$RF$B$GT$$u20$for$u20$$RF$A$GT$2eq17hc7bfcae522c8a0dbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:1040
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6801      	ldr	r1, [r0, #0]
  10:	6840      	ldr	r0, [r0, #4]
  12:	f8dd c014 	ldr.w	ip, [sp, #20]
  16:	f8dc e000 	ldr.w	lr, [ip]
  1a:	f8dc c004 	ldr.w	ip, [ip, #4]
  1e:	9003      	str	r0, [sp, #12]
  20:	4608      	mov	r0, r1
  22:	9903      	ldr	r1, [sp, #12]
  24:	9202      	str	r2, [sp, #8]
  26:	4672      	mov	r2, lr
  28:	9301      	str	r3, [sp, #4]
  2a:	4663      	mov	r3, ip
  2c:	f7ff fffe 	bl	0 <core::str::traits::<impl core::cmp::PartialEq for str>::eq>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq+0x34>
  34:	9800      	ldr	r0, [sp, #0]
  36:	f000 0001 	and.w	r0, r0, #1
  3a:	b006      	add	sp, #24
  3c:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.3xunxx3u9holocyp.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3xunxx3u9holocyp
0000056e l       .debug_str	00000000 
000004d6 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004e1 l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004f1 l       .debug_str	00000000 
000004f4 l       .debug_str	00000000 
000004fa l       .debug_str	00000000 
00000504 l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000512 l       .debug_str	00000000 
00000518 l       .debug_str	00000000 
00000523 l       .debug_str	00000000 
0000052c l       .debug_str	00000000 
0000054f l       .debug_str	00000000 
00000595 l       .debug_str	00000000 
0000059a l       .debug_str	00000000 
000005a0 l       .debug_str	00000000 
000005a6 l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
000005b8 l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
000005c3 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005dc l       .debug_str	00000000 
000005e3 l       .debug_str	00000000 
000005f7 l       .debug_str	00000000 
00000603 l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
00000628 l       .debug_str	00000000 
0000062d l       .debug_str	00000000 
0000063e l       .debug_str	00000000 
00000648 l       .debug_str	00000000 
00000656 l       .debug_str	00000000 
0000065a l       .debug_str	00000000 
00000665 l       .debug_str	00000000 
0000066c l       .debug_str	00000000 
00000672 l       .debug_str	00000000 
00000676 l       .debug_str	00000000 
0000067a l       .debug_str	00000000 
00000682 l       .debug_str	00000000 
00000699 l       .debug_str	00000000 
000006bd l       .debug_str	00000000 
000006d9 l       .debug_str	00000000 
000006e3 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
0000075b l       .debug_str	00000000 
00000766 l       .debug_str	00000000 
00000783 l       .debug_str	00000000 
0000079c l       .debug_str	00000000 
000007a6 l       .debug_str	00000000 
000007bc l       .debug_str	00000000 
000007c1 l       .debug_str	00000000 
000007c6 l       .debug_str	00000000 
000007cc l       .debug_str	00000000 
000007d2 l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
000007e1 l       .debug_str	00000000 
000007e8 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
0000033c l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
0000042f l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000465 l       .debug_str	00000000 
0000046a l       .debug_str	00000000 
00000486 l       .debug_str	00000000 
0000048b l       .debug_str	00000000 
00000490 l       .debug_str	00000000 
00000497 l       .debug_str	00000000 
0000049c l       .debug_str	00000000 
000004a8 l       .debug_str	00000000 
000004b0 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
000004c1 l       .debug_str	00000000 
000004ca l       .debug_str	00000000 
000004d1 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.11	00000008 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.11
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.13	00000010 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.13
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.14	00000018 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.14
00000000 l     O .rodata.cst8	00000008 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.15
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.16	00000018 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.16
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.17	00000010 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.17
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.18	00000018 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.18
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.19	00000010 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.19
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.2	00000018 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.2
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.21	00000018 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.21
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.22	00000010 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.22
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.23	00000010 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.23
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.24	00000010 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.24
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.3	00000000 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.3
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.4	00000001 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.4
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.5	00000004 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.5
00000000 l     O .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.9	00000018 .Lanon.aacfc597f64c955d78a0b3931f38bdc3.9
00000000 l     O .rodata.str.0	00000016 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN84_$LT$mynewt..Strn$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17ha8f26f6b5d582ef0E	00000000 .text._ZN84_$LT$mynewt..Strn$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17ha8f26f6b5d582ef0E
00000000 l    d  .text._ZN6mynewt7sysinit17hca204e3e3a01257fE	00000000 .text._ZN6mynewt7sysinit17hca204e3e3a01257fE
00000000 l    d  .text._ZN6mynewt4Strn3new17hb866d05aacc8292bE	00000000 .text._ZN6mynewt4Strn3new17hb866d05aacc8292bE
00000000 l    d  .text._ZN6mynewt4Strn9from_cstr17h0c6d69bb293043caE	00000000 .text._ZN6mynewt4Strn9from_cstr17h0c6d69bb293043caE
00000000 l    d  .text._ZN6mynewt4Strn6as_ptr17h162152188a6d7d2dE	00000000 .text._ZN6mynewt4Strn6as_ptr17h162152188a6d7d2dE
00000000 l    d  .text._ZN6mynewt4Strn3len17hcf7e5254ea85f1eeE	00000000 .text._ZN6mynewt4Strn3len17hcf7e5254ea85f1eeE
00000000 l    d  .text._ZN6mynewt4Strn8is_empty17h38e6c9a951a22807E	00000000 .text._ZN6mynewt4Strn8is_empty17h38e6c9a951a22807E
00000000 l    d  .text._ZN6mynewt4Strn7as_cstr17h117b0d7b975e9018E	00000000 .text._ZN6mynewt4Strn7as_cstr17h117b0d7b975e9018E
00000000 l    d  .text._ZN6mynewt4Strn10as_bytestr17h9f862237a4abe978E	00000000 .text._ZN6mynewt4Strn10as_bytestr17h9f862237a4abe978E
00000000 l    d  .text._ZN6mynewt4Strn8validate17hdbf6453edc85c3d6E	00000000 .text._ZN6mynewt4Strn8validate17hdbf6453edc85c3d6E
00000000 l    d  .text._ZN6mynewt4Strn16validate_bytestr17he5d5623f629b2fd1E	00000000 .text._ZN6mynewt4Strn16validate_bytestr17he5d5623f629b2fd1E
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.0	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.0
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.1	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.1
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.4	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.4
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.6	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.6
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.7	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.7
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.8	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.8
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.10	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.10
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.12	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.12
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.20	00000000 .rodata..Lanon.aacfc597f64c955d78a0b3931f38bdc3.20
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 core::ptr::<impl *const T>::is_null
00000000         *UND*	00000000 core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::last
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 core::panicking::panic_fmt
00000000         *UND*	00000000 <core::fmt::Arguments as core::fmt::Display>::fmt
00000000         *UND*	00000000 <I as core::iter::traits::collect::IntoIterator>::into_iter
00000000         *UND*	00000000 mynewt::sys::console::flush
00000000 g     F .text._ZN6mynewt4Strn10as_bytestr17h9f862237a4abe978E	0000016c mynewt::Strn::as_bytestr
00000000 g     F .text._ZN6mynewt4Strn16validate_bytestr17he5d5623f629b2fd1E	00000112 mynewt::Strn::validate_bytestr
00000000 g     F .text._ZN6mynewt4Strn3len17hcf7e5254ea85f1eeE	0000021e mynewt::Strn::len
00000000 g     F .text._ZN6mynewt4Strn3new17hb866d05aacc8292bE	00000136 mynewt::Strn::new
00000000 g     F .text._ZN6mynewt4Strn6as_ptr17h162152188a6d7d2dE	0000004e mynewt::Strn::as_ptr
00000000 g     F .text._ZN6mynewt4Strn7as_cstr17h117b0d7b975e9018E	0000014e mynewt::Strn::as_cstr
00000000 g     F .text._ZN6mynewt4Strn8is_empty17h38e6c9a951a22807E	00000020 mynewt::Strn::is_empty
00000000 g     F .text._ZN6mynewt4Strn8validate17hdbf6453edc85c3d6E	0000013c mynewt::Strn::validate
00000000 g     F .text._ZN6mynewt4Strn9from_cstr17h0c6d69bb293043caE	00000030 mynewt::Strn::from_cstr
00000000 g     F .text._ZN6mynewt7sysinit17hca204e3e3a01257fE	00000010 mynewt::sysinit
00000000         *UND*	00000000 <core::option::Option<T> as core::cmp::PartialEq>::eq
00000000 g     F .text._ZN84_$LT$mynewt..Strn$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17ha8f26f6b5d582ef0E	0000006a <mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul
00000000         *UND*	00000000 rust_sysinit



Disassembly of section .text._ZN84_$LT$mynewt..Strn$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17ha8f26f6b5d582ef0E:

00000000 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>:
_ZN84_$LT$mynewt..Strn$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17ha8f26f6b5d582ef0E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:185
}

/// Convert the type to array of bytes that may or may not end with null. Strn always ends with null.
impl ToBytesOptionalNull for crate::Strn {
    /// Convert the type to array of bytes that may or may not end with null. Strn always ends with null.
    fn to_bytes_optional_nul(&self) -> &[u8] {
   0:	b088      	sub	sp, #32
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:187
        match self.rep {
            StrnRep::ByteStr(bs) => { bs }
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	07c2      	lsls	r2, r0, #31
   c:	2a00      	cmp	r2, #0
   e:	9101      	str	r1, [sp, #4]
  10:	9000      	str	r0, [sp, #0]
  12:	d006      	beq.n	22 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x22>
  14:	e7ff      	b.n	16 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x16>
  16:	9800      	ldr	r0, [sp, #0]
  18:	b2c1      	uxtb	r1, r0
  1a:	2901      	cmp	r1, #1
  1c:	d00b      	beq.n	36 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x36>
  1e:	e7ff      	b.n	20 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x20>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:191
            StrnRep::CStr(_cstr)  => { assert!(false, "strn bytes"); &[] }
            //  TODO: unsafe { ::core::mem::transmute::<*const u8, &[u8]>(cstr) }
        }
    }
  20:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:187
            StrnRep::ByteStr(bs) => { bs }
  22:	9802      	ldr	r0, [sp, #8]
  24:	6841      	ldr	r1, [r0, #4]
  26:	6880      	ldr	r0, [r0, #8]
  28:	9105      	str	r1, [sp, #20]
  2a:	9006      	str	r0, [sp, #24]
  2c:	9805      	ldr	r0, [sp, #20]
  2e:	9906      	ldr	r1, [sp, #24]
  30:	9003      	str	r0, [sp, #12]
  32:	9104      	str	r1, [sp, #16]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:186
        match self.rep {
  34:	e015      	b.n	62 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x62>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:188
            StrnRep::CStr(_cstr)  => { assert!(false, "strn bytes"); &[] }
  36:	9802      	ldr	r0, [sp, #8]
  38:	6840      	ldr	r0, [r0, #4]
  3a:	9007      	str	r0, [sp, #28]
  3c:	2000      	movs	r0, #0
  3e:	2800      	cmp	r0, #0
  40:	d107      	bne.n	52 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x52>
  42:	e7ff      	b.n	44 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x44>
  44:	f240 0000 	movw	r0, #0
  48:	f2c0 0000 	movt	r0, #0
  4c:	f7ff fffe 	bl	0 <core::panicking::panic>
  50:	defe      	udf	#254	; 0xfe
  52:	f240 0000 	movw	r0, #0
  56:	f2c0 0000 	movt	r0, #0
  5a:	9003      	str	r0, [sp, #12]
  5c:	2000      	movs	r0, #0
  5e:	9004      	str	r0, [sp, #16]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:186
        match self.rep {
  60:	e7ff      	b.n	62 <<mynewt::Strn as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x62>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:191
    }
  62:	9803      	ldr	r0, [sp, #12]
  64:	9904      	ldr	r1, [sp, #16]
  66:	b008      	add	sp, #32
  68:	4770      	bx	lr

Disassembly of section .text._ZN6mynewt7sysinit17hca204e3e3a01257fE:

00000000 <mynewt::sysinit>:
_ZN6mynewt7sysinit17hca204e3e3a01257fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:37
#[allow(non_camel_case_types)]    //  Allow type names to have non-camel case
#[allow(non_upper_case_globals)]  //  Allow globals to have lowercase letters
pub mod libs;                     //  Mynewt Custom API. Export folder `libs` as Rust module `mynewt::libs`

///  Initialise the Mynewt system.  Start the Mynewt drivers and libraries.  Equivalent to `sysinit()` macro in C.
pub fn sysinit() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:38
    unsafe { rust_sysinit(); }
   2:	f7ff fffe 	bl	0 <rust_sysinit>
   6:	e7ff      	b.n	2 <mynewt::sys::console::flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:39
    sys::console::flush();
   8:	f7ff fffe 	bl	0 <mynewt::sys::console::flush>
   c:	e7ff      	b.n	e <mynewt::sysinit+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:40
}
   e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4Strn3new17hb866d05aacc8292bE:

00000000 <mynewt::Strn::new>:
_ZN6mynewt4Strn3new17hb866d05aacc8292bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:119
    /// Create a new `Strn` with a byte string. Fail if the last byte is not zero.
    /// ```
    /// Strn::new(b"network\0")
    /// strn!("network")
    /// ```
    pub fn new(bs: &'static [u8]) -> Strn {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0b0      	sub	sp, #192	; 0xc0
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	910c      	str	r1, [sp, #48]	; 0x30
   a:	920d      	str	r2, [sp, #52]	; 0x34
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:120
        assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
   c:	990c      	ldr	r1, [sp, #48]	; 0x30
   e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  10:	900b      	str	r0, [sp, #44]	; 0x2c
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	930a      	str	r3, [sp, #40]	; 0x28
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  20:	9010      	str	r0, [sp, #64]	; 0x40
  22:	e7ff      	b.n	24 <mynewt::Strn::new+0x24>
  24:	a810      	add	r0, sp, #64	; 0x40
  26:	900e      	str	r0, [sp, #56]	; 0x38
  28:	f240 0000 	movw	r0, #0
  2c:	f2c0 0000 	movt	r0, #0
  30:	900f      	str	r0, [sp, #60]	; 0x3c
  32:	980e      	ldr	r0, [sp, #56]	; 0x38
  34:	9011      	str	r0, [sp, #68]	; 0x44
  36:	980f      	ldr	r0, [sp, #60]	; 0x3c
  38:	9012      	str	r0, [sp, #72]	; 0x48
  3a:	9811      	ldr	r0, [sp, #68]	; 0x44
  3c:	9912      	ldr	r1, [sp, #72]	; 0x48
  3e:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  42:	9008      	str	r0, [sp, #32]
  44:	e7ff      	b.n	46 <mynewt::Strn::new+0x46>
  46:	9808      	ldr	r0, [sp, #32]
  48:	07c1      	lsls	r1, r0, #31
  4a:	2900      	cmp	r1, #0
  4c:	d163      	bne.n	116 <mynewt::Strn::new+0x116>
  4e:	e7ff      	b.n	50 <mynewt::Strn::new+0x50>
  50:	9811      	ldr	r0, [sp, #68]	; 0x44
  52:	9022      	str	r0, [sp, #136]	; 0x88
  54:	9812      	ldr	r0, [sp, #72]	; 0x48
  56:	9023      	str	r0, [sp, #140]	; 0x8c
  58:	4668      	mov	r0, sp
  5a:	2100      	movs	r1, #0
  5c:	6001      	str	r1, [r0, #0]
  5e:	f240 0100 	movw	r1, #0
  62:	f2c0 0100 	movt	r1, #0
  66:	f240 0300 	movw	r3, #0
  6a:	f2c0 0300 	movt	r3, #0
  6e:	a824      	add	r0, sp, #144	; 0x90
  70:	2201      	movs	r2, #1
  72:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  76:	e7ff      	b.n	78 <mynewt::Strn::new+0x78>
  78:	a822      	add	r0, sp, #136	; 0x88
  7a:	901f      	str	r0, [sp, #124]	; 0x7c
  7c:	a823      	add	r0, sp, #140	; 0x8c
  7e:	9020      	str	r0, [sp, #128]	; 0x80
  80:	a824      	add	r0, sp, #144	; 0x90
  82:	9021      	str	r0, [sp, #132]	; 0x84
  84:	981f      	ldr	r0, [sp, #124]	; 0x7c
  86:	902a      	str	r0, [sp, #168]	; 0xa8
  88:	9820      	ldr	r0, [sp, #128]	; 0x80
  8a:	902b      	str	r0, [sp, #172]	; 0xac
  8c:	9821      	ldr	r0, [sp, #132]	; 0x84
  8e:	902c      	str	r0, [sp, #176]	; 0xb0
  90:	982a      	ldr	r0, [sp, #168]	; 0xa8
  92:	f240 0100 	movw	r1, #0
  96:	f2c0 0100 	movt	r1, #0
  9a:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  9e:	9007      	str	r0, [sp, #28]
  a0:	9106      	str	r1, [sp, #24]
  a2:	e7ff      	b.n	a4 <mynewt::Strn::new+0xa4>
  a4:	982b      	ldr	r0, [sp, #172]	; 0xac
  a6:	f240 0100 	movw	r1, #0
  aa:	f2c0 0100 	movt	r1, #0
  ae:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  b2:	9005      	str	r0, [sp, #20]
  b4:	9104      	str	r1, [sp, #16]
  b6:	e7ff      	b.n	b8 <mynewt::Strn::new+0xb8>
  b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
  ba:	f240 0100 	movw	r1, #0
  be:	f2c0 0100 	movt	r1, #0
  c2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  c6:	9003      	str	r0, [sp, #12]
  c8:	9102      	str	r1, [sp, #8]
  ca:	e7ff      	b.n	cc <mynewt::Strn::new+0xcc>
  cc:	9807      	ldr	r0, [sp, #28]
  ce:	9019      	str	r0, [sp, #100]	; 0x64
  d0:	9906      	ldr	r1, [sp, #24]
  d2:	911a      	str	r1, [sp, #104]	; 0x68
  d4:	9a05      	ldr	r2, [sp, #20]
  d6:	921b      	str	r2, [sp, #108]	; 0x6c
  d8:	9b04      	ldr	r3, [sp, #16]
  da:	931c      	str	r3, [sp, #112]	; 0x70
  dc:	f8dd c00c 	ldr.w	ip, [sp, #12]
  e0:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
  e4:	f8dd e008 	ldr.w	lr, [sp, #8]
  e8:	f8cd e078 	str.w	lr, [sp, #120]	; 0x78
  ec:	466c      	mov	r4, sp
  ee:	2503      	movs	r5, #3
  f0:	6025      	str	r5, [r4, #0]
  f2:	f240 0100 	movw	r1, #0
  f6:	f2c0 0100 	movt	r1, #0
  fa:	a813      	add	r0, sp, #76	; 0x4c
  fc:	ab19      	add	r3, sp, #100	; 0x64
  fe:	462a      	mov	r2, r5
 100:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 104:	e7ff      	b.n	2 <mynewt::Strn::new+0x2>
 106:	f240 0100 	movw	r1, #0
 10a:	f2c0 0100 	movt	r1, #0
 10e:	a813      	add	r0, sp, #76	; 0x4c
 110:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 114:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:122
        Strn { 
            rep: StrnRep::ByteStr(bs)
 116:	980c      	ldr	r0, [sp, #48]	; 0x30
 118:	990d      	ldr	r1, [sp, #52]	; 0x34
 11a:	902e      	str	r0, [sp, #184]	; 0xb8
 11c:	912f      	str	r1, [sp, #188]	; 0xbc
 11e:	2000      	movs	r0, #0
 120:	f88d 00b4 	strb.w	r0, [sp, #180]	; 0xb4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:121
        Strn { 
 124:	982d      	ldr	r0, [sp, #180]	; 0xb4
 126:	992e      	ldr	r1, [sp, #184]	; 0xb8
 128:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 12a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 12c:	609a      	str	r2, [r3, #8]
 12e:	6059      	str	r1, [r3, #4]
 130:	6018      	str	r0, [r3, #0]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:124
        }
    }
 132:	b030      	add	sp, #192	; 0xc0
 134:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN6mynewt4Strn9from_cstr17h0c6d69bb293043caE:

00000000 <mynewt::Strn::from_cstr>:
_ZN6mynewt4Strn9from_cstr17h0c6d69bb293043caE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:127

    /// Create a new `Strn` with a null-terminated string pointer returned by C.
    pub fn from_cstr(cstr: *const u8) -> Strn {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9102      	str	r1, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:129
        Strn { 
            rep: StrnRep::CStr(cstr)
   a:	9902      	ldr	r1, [sp, #8]
   c:	9104      	str	r1, [sp, #16]
   e:	2101      	movs	r1, #1
  10:	f88d 100c 	strb.w	r1, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:128
        Strn { 
  14:	9903      	ldr	r1, [sp, #12]
  16:	f8dd c010 	ldr.w	ip, [sp, #16]
  1a:	f8dd e014 	ldr.w	lr, [sp, #20]
  1e:	f8c0 e008 	str.w	lr, [r0, #8]
  22:	f8c0 c004 	str.w	ip, [r0, #4]
  26:	6001      	str	r1, [r0, #0]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:131
        }
    }
  28:	9201      	str	r2, [sp, #4]
  2a:	9300      	str	r3, [sp, #0]
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4Strn6as_ptr17h162152188a6d7d2dE:

00000000 <mynewt::Strn::as_ptr>:
_ZN6mynewt4Strn6as_ptr17h162152188a6d7d2dE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:134

    /// Return a pointer to the string
    pub fn as_ptr(&self) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:136
        match self.rep {
            StrnRep::ByteStr(bs) => { bs.as_ptr() }
   8:	9803      	ldr	r0, [sp, #12]
   a:	7800      	ldrb	r0, [r0, #0]
   c:	07c2      	lsls	r2, r0, #31
   e:	2a00      	cmp	r2, #0
  10:	9102      	str	r1, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d006      	beq.n	24 <mynewt::Strn::as_ptr+0x24>
  16:	e7ff      	b.n	18 <mynewt::Strn::as_ptr+0x18>
  18:	9801      	ldr	r0, [sp, #4]
  1a:	b2c1      	uxtb	r1, r0
  1c:	2901      	cmp	r1, #1
  1e:	d00d      	beq.n	3c <mynewt::Strn::as_ptr+0x3c>
  20:	e7ff      	b.n	22 <mynewt::Strn::as_ptr+0x22>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:139
            StrnRep::CStr(cstr)  => { cstr }
        }
    }
  22:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:136
            StrnRep::ByteStr(bs) => { bs.as_ptr() }
  24:	9803      	ldr	r0, [sp, #12]
  26:	6841      	ldr	r1, [r0, #4]
  28:	6880      	ldr	r0, [r0, #8]
  2a:	9105      	str	r1, [sp, #20]
  2c:	9006      	str	r0, [sp, #24]
  2e:	9805      	ldr	r0, [sp, #20]
  30:	9906      	ldr	r1, [sp, #24]
  32:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  36:	9004      	str	r0, [sp, #16]
  38:	e7ff      	b.n	3a <mynewt::Strn::as_ptr+0x3a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:135
        match self.rep {
  3a:	e005      	b.n	48 <mynewt::Strn::as_ptr+0x48>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:137
            StrnRep::CStr(cstr)  => { cstr }
  3c:	9803      	ldr	r0, [sp, #12]
  3e:	6840      	ldr	r0, [r0, #4]
  40:	9007      	str	r0, [sp, #28]
  42:	9807      	ldr	r0, [sp, #28]
  44:	9004      	str	r0, [sp, #16]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:135
        match self.rep {
  46:	e7ff      	b.n	48 <mynewt::Strn::as_ptr+0x48>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:139
    }
  48:	9804      	ldr	r0, [sp, #16]
  4a:	b008      	add	sp, #32
  4c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4Strn3len17hcf7e5254ea85f1eeE:

00000000 <mynewt::Strn::len>:
_ZN6mynewt4Strn3len17hcf7e5254ea85f1eeE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:142

    /// Return the length of the string, excluding the terminating null. For safety, we limit to 128.
    pub fn len(&self) -> usize {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c0      	sub	sp, #256	; 0x100
   4:	4601      	mov	r1, r0
   6:	9012      	str	r0, [sp, #72]	; 0x48
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:144
        match self.rep {
            StrnRep::ByteStr(bs) => { 
   8:	9812      	ldr	r0, [sp, #72]	; 0x48
   a:	7800      	ldrb	r0, [r0, #0]
   c:	07c2      	lsls	r2, r0, #31
   e:	2a00      	cmp	r2, #0
  10:	9111      	str	r1, [sp, #68]	; 0x44
  12:	9010      	str	r0, [sp, #64]	; 0x40
  14:	d007      	beq.n	26 <mynewt::Strn::len+0x26>
  16:	e7ff      	b.n	18 <mynewt::Strn::len+0x18>
  18:	9810      	ldr	r0, [sp, #64]	; 0x40
  1a:	b2c1      	uxtb	r1, r0
  1c:	2901      	cmp	r1, #1
  1e:	f000 8095 	beq.w	14c <mynewt::Strn::len+0x14c>
  22:	e7ff      	b.n	24 <mynewt::Strn::len+0x24>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:159
                }
                assert!(false, "big strn");  //  String too long
                return 128 as usize;
            }
        }
    }
  24:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:144
            StrnRep::ByteStr(bs) => { 
  26:	9812      	ldr	r0, [sp, #72]	; 0x48
  28:	6841      	ldr	r1, [r0, #4]
  2a:	6880      	ldr	r0, [r0, #8]
  2c:	9114      	str	r1, [sp, #80]	; 0x50
  2e:	9015      	str	r0, [sp, #84]	; 0x54
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:145
                assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
  30:	9814      	ldr	r0, [sp, #80]	; 0x50
  32:	9915      	ldr	r1, [sp, #84]	; 0x54
  34:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  38:	9018      	str	r0, [sp, #96]	; 0x60
  3a:	e7ff      	b.n	3c <mynewt::Strn::len+0x3c>
  3c:	a818      	add	r0, sp, #96	; 0x60
  3e:	9016      	str	r0, [sp, #88]	; 0x58
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	9017      	str	r0, [sp, #92]	; 0x5c
  4a:	9816      	ldr	r0, [sp, #88]	; 0x58
  4c:	9019      	str	r0, [sp, #100]	; 0x64
  4e:	9817      	ldr	r0, [sp, #92]	; 0x5c
  50:	901a      	str	r0, [sp, #104]	; 0x68
  52:	9819      	ldr	r0, [sp, #100]	; 0x64
  54:	991a      	ldr	r1, [sp, #104]	; 0x68
  56:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  5a:	900f      	str	r0, [sp, #60]	; 0x3c
  5c:	e7ff      	b.n	5e <mynewt::Strn::len+0x5e>
  5e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  60:	07c1      	lsls	r1, r0, #31
  62:	2900      	cmp	r1, #0
  64:	d163      	bne.n	12e <mynewt::Strn::len+0x12e>
  66:	e7ff      	b.n	68 <mynewt::Strn::len+0x68>
  68:	9819      	ldr	r0, [sp, #100]	; 0x64
  6a:	902a      	str	r0, [sp, #168]	; 0xa8
  6c:	981a      	ldr	r0, [sp, #104]	; 0x68
  6e:	902b      	str	r0, [sp, #172]	; 0xac
  70:	4668      	mov	r0, sp
  72:	2100      	movs	r1, #0
  74:	6001      	str	r1, [r0, #0]
  76:	f240 0100 	movw	r1, #0
  7a:	f2c0 0100 	movt	r1, #0
  7e:	f240 0300 	movw	r3, #0
  82:	f2c0 0300 	movt	r3, #0
  86:	a82c      	add	r0, sp, #176	; 0xb0
  88:	2201      	movs	r2, #1
  8a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  8e:	e7ff      	b.n	90 <mynewt::Strn::len+0x90>
  90:	a82a      	add	r0, sp, #168	; 0xa8
  92:	9027      	str	r0, [sp, #156]	; 0x9c
  94:	a82b      	add	r0, sp, #172	; 0xac
  96:	9028      	str	r0, [sp, #160]	; 0xa0
  98:	a82c      	add	r0, sp, #176	; 0xb0
  9a:	9029      	str	r0, [sp, #164]	; 0xa4
  9c:	9827      	ldr	r0, [sp, #156]	; 0x9c
  9e:	9032      	str	r0, [sp, #200]	; 0xc8
  a0:	9828      	ldr	r0, [sp, #160]	; 0xa0
  a2:	9033      	str	r0, [sp, #204]	; 0xcc
  a4:	9829      	ldr	r0, [sp, #164]	; 0xa4
  a6:	9034      	str	r0, [sp, #208]	; 0xd0
  a8:	9832      	ldr	r0, [sp, #200]	; 0xc8
  aa:	f240 0100 	movw	r1, #0
  ae:	f2c0 0100 	movt	r1, #0
  b2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  b6:	900e      	str	r0, [sp, #56]	; 0x38
  b8:	910d      	str	r1, [sp, #52]	; 0x34
  ba:	e7ff      	b.n	bc <mynewt::Strn::len+0xbc>
  bc:	9833      	ldr	r0, [sp, #204]	; 0xcc
  be:	f240 0100 	movw	r1, #0
  c2:	f2c0 0100 	movt	r1, #0
  c6:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  ca:	900c      	str	r0, [sp, #48]	; 0x30
  cc:	910b      	str	r1, [sp, #44]	; 0x2c
  ce:	e7ff      	b.n	d0 <mynewt::Strn::len+0xd0>
  d0:	9834      	ldr	r0, [sp, #208]	; 0xd0
  d2:	f240 0100 	movw	r1, #0
  d6:	f2c0 0100 	movt	r1, #0
  da:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  de:	900a      	str	r0, [sp, #40]	; 0x28
  e0:	9109      	str	r1, [sp, #36]	; 0x24
  e2:	e7ff      	b.n	e4 <mynewt::Strn::len+0xe4>
  e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  e6:	9021      	str	r0, [sp, #132]	; 0x84
  e8:	990d      	ldr	r1, [sp, #52]	; 0x34
  ea:	9122      	str	r1, [sp, #136]	; 0x88
  ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  ee:	9223      	str	r2, [sp, #140]	; 0x8c
  f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  f2:	9324      	str	r3, [sp, #144]	; 0x90
  f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  f8:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  fc:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
 100:	f8cd e098 	str.w	lr, [sp, #152]	; 0x98
 104:	466c      	mov	r4, sp
 106:	2503      	movs	r5, #3
 108:	6025      	str	r5, [r4, #0]
 10a:	f240 0100 	movw	r1, #0
 10e:	f2c0 0100 	movt	r1, #0
 112:	a81b      	add	r0, sp, #108	; 0x6c
 114:	ab21      	add	r3, sp, #132	; 0x84
 116:	462a      	mov	r2, r5
 118:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 11c:	e7ff      	b.n	2 <mynewt::Strn::len+0x2>
 11e:	f240 0100 	movw	r1, #0
 122:	f2c0 0100 	movt	r1, #0
 126:	a81b      	add	r0, sp, #108	; 0x6c
 128:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 12c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:146
                bs.len() - 1  //  Don't count the terminating null.
 12e:	9814      	ldr	r0, [sp, #80]	; 0x50
 130:	9915      	ldr	r1, [sp, #84]	; 0x54
 132:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
 136:	9008      	str	r0, [sp, #32]
 138:	e7ff      	b.n	13a <mynewt::Strn::len+0x13a>
 13a:	9808      	ldr	r0, [sp, #32]
 13c:	1e41      	subs	r1, r0, #1
 13e:	2801      	cmp	r0, #1
 140:	9107      	str	r1, [sp, #28]
 142:	d365      	bcc.n	210 <mynewt::Strn::len+0x210>
 144:	e7ff      	b.n	146 <mynewt::Strn::len+0x146>
 146:	9807      	ldr	r0, [sp, #28]
 148:	9013      	str	r0, [sp, #76]	; 0x4c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:159
    }
 14a:	e00f      	b.n	16c <mynewt::Strn::len+0x16c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:148
            StrnRep::CStr(cstr)  => { 
 14c:	9812      	ldr	r0, [sp, #72]	; 0x48
 14e:	6840      	ldr	r0, [r0, #4]
 150:	9035      	str	r0, [sp, #212]	; 0xd4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:150
                if cstr.is_null() { return 0; }
 152:	9835      	ldr	r0, [sp, #212]	; 0xd4
 154:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::is_null>
 158:	9006      	str	r0, [sp, #24]
 15a:	e7ff      	b.n	15c <mynewt::Strn::len+0x15c>
 15c:	9806      	ldr	r0, [sp, #24]
 15e:	07c1      	lsls	r1, r0, #31
 160:	2900      	cmp	r1, #0
 162:	d007      	beq.n	174 <mynewt::Strn::len+0x174>
 164:	e7ff      	b.n	166 <mynewt::Strn::len+0x166>
 166:	2000      	movs	r0, #0
 168:	9013      	str	r0, [sp, #76]	; 0x4c
 16a:	e002      	b.n	172 <mynewt::Strn::len+0x172>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:159
    }
 16c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 16e:	b040      	add	sp, #256	; 0x100
 170:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:150
                if cstr.is_null() { return 0; }
 172:	e7fb      	b.n	16c <mynewt::Strn::len+0x16c>
 174:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:151
                for len in 0..127 {
 176:	9036      	str	r0, [sp, #216]	; 0xd8
 178:	207f      	movs	r0, #127	; 0x7f
 17a:	9037      	str	r0, [sp, #220]	; 0xdc
 17c:	9836      	ldr	r0, [sp, #216]	; 0xd8
 17e:	9937      	ldr	r1, [sp, #220]	; 0xdc
 180:	f7ff fffe 	bl	0 <<I as core::iter::traits::collect::IntoIterator>::into_iter>
 184:	9005      	str	r0, [sp, #20]
 186:	9104      	str	r1, [sp, #16]
 188:	e7ff      	b.n	18a <mynewt::Strn::len+0x18a>
 18a:	9805      	ldr	r0, [sp, #20]
 18c:	9038      	str	r0, [sp, #224]	; 0xe0
 18e:	9904      	ldr	r1, [sp, #16]
 190:	9139      	str	r1, [sp, #228]	; 0xe4
 192:	e7ff      	b.n	194 <mynewt::Strn::len+0x194>
 194:	a838      	add	r0, sp, #224	; 0xe0
 196:	f7ff fffe 	bl	0 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next>
 19a:	913c      	str	r1, [sp, #240]	; 0xf0
 19c:	903b      	str	r0, [sp, #236]	; 0xec
 19e:	e7ff      	b.n	1a0 <mynewt::Strn::len+0x1a0>
 1a0:	983b      	ldr	r0, [sp, #236]	; 0xec
 1a2:	2800      	cmp	r0, #0
 1a4:	9003      	str	r0, [sp, #12]
 1a6:	d013      	beq.n	1d0 <mynewt::Strn::len+0x1d0>
 1a8:	e7ff      	b.n	1aa <mynewt::Strn::len+0x1aa>
 1aa:	9803      	ldr	r0, [sp, #12]
 1ac:	2801      	cmp	r0, #1
 1ae:	f47f af39 	bne.w	24 <mynewt::Strn::len+0x24>
 1b2:	e7ff      	b.n	1b4 <mynewt::Strn::len+0x1b4>
 1b4:	983c      	ldr	r0, [sp, #240]	; 0xf0
 1b6:	903d      	str	r0, [sp, #244]	; 0xf4
 1b8:	983d      	ldr	r0, [sp, #244]	; 0xf4
 1ba:	903a      	str	r0, [sp, #232]	; 0xe8
 1bc:	983a      	ldr	r0, [sp, #232]	; 0xe8
 1be:	903e      	str	r0, [sp, #248]	; 0xf8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:152
                    let ptr: *const u8 =  ((cstr as u32) + len) as *const u8;
 1c0:	9835      	ldr	r0, [sp, #212]	; 0xd4
 1c2:	993e      	ldr	r1, [sp, #248]	; 0xf8
 1c4:	4401      	add	r1, r0
 1c6:	460a      	mov	r2, r1
 1c8:	4281      	cmp	r1, r0
 1ca:	9202      	str	r2, [sp, #8]
 1cc:	d319      	bcc.n	202 <mynewt::Strn::len+0x202>
 1ce:	e003      	b.n	1d8 <mynewt::Strn::len+0x1d8>
 1d0:	2001      	movs	r0, #1
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:155
                assert!(false, "big strn");  //  String too long
 1d2:	2800      	cmp	r0, #0
 1d4:	d10b      	bne.n	1ee <mynewt::Strn::len+0x1ee>
 1d6:	e011      	b.n	1fc <mynewt::Strn::len+0x1fc>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:152
                    let ptr: *const u8 =  ((cstr as u32) + len) as *const u8;
 1d8:	9802      	ldr	r0, [sp, #8]
 1da:	903f      	str	r0, [sp, #252]	; 0xfc
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:153
                    if unsafe { *ptr } == 0 { return len as usize; }                    
 1dc:	993f      	ldr	r1, [sp, #252]	; 0xfc
 1de:	7809      	ldrb	r1, [r1, #0]
 1e0:	2900      	cmp	r1, #0
 1e2:	d103      	bne.n	1ec <mynewt::Strn::len+0x1ec>
 1e4:	e7ff      	b.n	1e6 <mynewt::Strn::len+0x1e6>
 1e6:	983e      	ldr	r0, [sp, #248]	; 0xf8
 1e8:	9013      	str	r0, [sp, #76]	; 0x4c
 1ea:	e7c2      	b.n	172 <mynewt::Strn::len+0x172>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:151
                for len in 0..127 {
 1ec:	e7d2      	b.n	194 <mynewt::Strn::len+0x194>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:155
                assert!(false, "big strn");  //  String too long
 1ee:	f240 0000 	movw	r0, #0
 1f2:	f2c0 0000 	movt	r0, #0
 1f6:	f7ff fffe 	bl	0 <core::panicking::panic>
 1fa:	defe      	udf	#254	; 0xfe
 1fc:	2080      	movs	r0, #128	; 0x80
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:156
                return 128 as usize;
 1fe:	9013      	str	r0, [sp, #76]	; 0x4c
 200:	e7b7      	b.n	172 <mynewt::Strn::len+0x172>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:152
                    let ptr: *const u8 =  ((cstr as u32) + len) as *const u8;
 202:	f240 0000 	movw	r0, #0
 206:	f2c0 0000 	movt	r0, #0
 20a:	f7ff fffe 	bl	0 <core::panicking::panic>
 20e:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:146
                bs.len() - 1  //  Don't count the terminating null.
 210:	f240 0000 	movw	r0, #0
 214:	f2c0 0000 	movt	r0, #0
 218:	f7ff fffe 	bl	0 <core::panicking::panic>
 21c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6mynewt4Strn8is_empty17h38e6c9a951a22807E:

00000000 <mynewt::Strn::is_empty>:
_ZN6mynewt4Strn8is_empty17h38e6c9a951a22807E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:162

    /// Return true if the string is empty
    pub fn is_empty(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:163
        self.len() == 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <mynewt::Strn::is_empty>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <mynewt::Strn::is_empty+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	fab0 f180 	clz	r1, r0
  1a:	0948      	lsrs	r0, r1, #5
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:164
    }
  1c:	b004      	add	sp, #16
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt4Strn7as_cstr17h117b0d7b975e9018E:

00000000 <mynewt::Strn::as_cstr>:
_ZN6mynewt4Strn7as_cstr17h117b0d7b975e9018E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:168

    /// Return the byte string as a null-terminated `* const char` C-style string.
    /// Fail if the last byte is not zero.
    pub fn as_cstr(&self) -> *const u8 {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0ae      	sub	sp, #184	; 0xb8
   4:	4601      	mov	r1, r0
   6:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:170
        match self.rep {
            StrnRep::ByteStr(bs) => { 
   8:	980a      	ldr	r0, [sp, #40]	; 0x28
   a:	7800      	ldrb	r0, [r0, #0]
   c:	07c2      	lsls	r2, r0, #31
   e:	2a00      	cmp	r2, #0
  10:	9109      	str	r1, [sp, #36]	; 0x24
  12:	9008      	str	r0, [sp, #32]
  14:	d007      	beq.n	26 <mynewt::Strn::as_cstr+0x26>
  16:	e7ff      	b.n	18 <mynewt::Strn::as_cstr+0x18>
  18:	9808      	ldr	r0, [sp, #32]
  1a:	b2c1      	uxtb	r1, r0
  1c:	2901      	cmp	r1, #1
  1e:	f000 808d 	beq.w	13c <mynewt::Strn::as_cstr+0x13c>
  22:	e7ff      	b.n	24 <mynewt::Strn::as_cstr+0x24>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:176
                assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
                bs.as_ptr() as *const u8
            }
            StrnRep::CStr(cstr)  => { cstr }
        }
    }
  24:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:170
            StrnRep::ByteStr(bs) => { 
  26:	980a      	ldr	r0, [sp, #40]	; 0x28
  28:	6841      	ldr	r1, [r0, #4]
  2a:	6880      	ldr	r0, [r0, #8]
  2c:	910c      	str	r1, [sp, #48]	; 0x30
  2e:	900d      	str	r0, [sp, #52]	; 0x34
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:171
                assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
  30:	980c      	ldr	r0, [sp, #48]	; 0x30
  32:	990d      	ldr	r1, [sp, #52]	; 0x34
  34:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  38:	9010      	str	r0, [sp, #64]	; 0x40
  3a:	e7ff      	b.n	3c <mynewt::Strn::as_cstr+0x3c>
  3c:	a810      	add	r0, sp, #64	; 0x40
  3e:	900e      	str	r0, [sp, #56]	; 0x38
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	900f      	str	r0, [sp, #60]	; 0x3c
  4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  4c:	9011      	str	r0, [sp, #68]	; 0x44
  4e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  50:	9012      	str	r0, [sp, #72]	; 0x48
  52:	9811      	ldr	r0, [sp, #68]	; 0x44
  54:	9912      	ldr	r1, [sp, #72]	; 0x48
  56:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  5a:	9007      	str	r0, [sp, #28]
  5c:	e7ff      	b.n	5e <mynewt::Strn::as_cstr+0x5e>
  5e:	9807      	ldr	r0, [sp, #28]
  60:	07c1      	lsls	r1, r0, #31
  62:	2900      	cmp	r1, #0
  64:	d163      	bne.n	12e <mynewt::Strn::as_cstr+0x12e>
  66:	e7ff      	b.n	68 <mynewt::Strn::as_cstr+0x68>
  68:	9811      	ldr	r0, [sp, #68]	; 0x44
  6a:	9022      	str	r0, [sp, #136]	; 0x88
  6c:	9812      	ldr	r0, [sp, #72]	; 0x48
  6e:	9023      	str	r0, [sp, #140]	; 0x8c
  70:	4668      	mov	r0, sp
  72:	2100      	movs	r1, #0
  74:	6001      	str	r1, [r0, #0]
  76:	f240 0100 	movw	r1, #0
  7a:	f2c0 0100 	movt	r1, #0
  7e:	f240 0300 	movw	r3, #0
  82:	f2c0 0300 	movt	r3, #0
  86:	a824      	add	r0, sp, #144	; 0x90
  88:	2201      	movs	r2, #1
  8a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  8e:	e7ff      	b.n	90 <mynewt::Strn::as_cstr+0x90>
  90:	a822      	add	r0, sp, #136	; 0x88
  92:	901f      	str	r0, [sp, #124]	; 0x7c
  94:	a823      	add	r0, sp, #140	; 0x8c
  96:	9020      	str	r0, [sp, #128]	; 0x80
  98:	a824      	add	r0, sp, #144	; 0x90
  9a:	9021      	str	r0, [sp, #132]	; 0x84
  9c:	981f      	ldr	r0, [sp, #124]	; 0x7c
  9e:	902a      	str	r0, [sp, #168]	; 0xa8
  a0:	9820      	ldr	r0, [sp, #128]	; 0x80
  a2:	902b      	str	r0, [sp, #172]	; 0xac
  a4:	9821      	ldr	r0, [sp, #132]	; 0x84
  a6:	902c      	str	r0, [sp, #176]	; 0xb0
  a8:	982a      	ldr	r0, [sp, #168]	; 0xa8
  aa:	f240 0100 	movw	r1, #0
  ae:	f2c0 0100 	movt	r1, #0
  b2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  b6:	9006      	str	r0, [sp, #24]
  b8:	9105      	str	r1, [sp, #20]
  ba:	e7ff      	b.n	bc <mynewt::Strn::as_cstr+0xbc>
  bc:	982b      	ldr	r0, [sp, #172]	; 0xac
  be:	f240 0100 	movw	r1, #0
  c2:	f2c0 0100 	movt	r1, #0
  c6:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  ca:	9004      	str	r0, [sp, #16]
  cc:	9103      	str	r1, [sp, #12]
  ce:	e7ff      	b.n	d0 <mynewt::Strn::as_cstr+0xd0>
  d0:	982c      	ldr	r0, [sp, #176]	; 0xb0
  d2:	f240 0100 	movw	r1, #0
  d6:	f2c0 0100 	movt	r1, #0
  da:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  de:	9002      	str	r0, [sp, #8]
  e0:	9101      	str	r1, [sp, #4]
  e2:	e7ff      	b.n	e4 <mynewt::Strn::as_cstr+0xe4>
  e4:	9806      	ldr	r0, [sp, #24]
  e6:	9019      	str	r0, [sp, #100]	; 0x64
  e8:	9905      	ldr	r1, [sp, #20]
  ea:	911a      	str	r1, [sp, #104]	; 0x68
  ec:	9a04      	ldr	r2, [sp, #16]
  ee:	921b      	str	r2, [sp, #108]	; 0x6c
  f0:	9b03      	ldr	r3, [sp, #12]
  f2:	931c      	str	r3, [sp, #112]	; 0x70
  f4:	f8dd c008 	ldr.w	ip, [sp, #8]
  f8:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
  fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 100:	f8cd e078 	str.w	lr, [sp, #120]	; 0x78
 104:	466c      	mov	r4, sp
 106:	2503      	movs	r5, #3
 108:	6025      	str	r5, [r4, #0]
 10a:	f240 0100 	movw	r1, #0
 10e:	f2c0 0100 	movt	r1, #0
 112:	a813      	add	r0, sp, #76	; 0x4c
 114:	ab19      	add	r3, sp, #100	; 0x64
 116:	462a      	mov	r2, r5
 118:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 11c:	e7ff      	b.n	2 <mynewt::Strn::as_cstr+0x2>
 11e:	f240 0100 	movw	r1, #0
 122:	f2c0 0100 	movt	r1, #0
 126:	a813      	add	r0, sp, #76	; 0x4c
 128:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 12c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:172
                bs.as_ptr() as *const u8
 12e:	980c      	ldr	r0, [sp, #48]	; 0x30
 130:	990d      	ldr	r1, [sp, #52]	; 0x34
 132:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
 136:	900b      	str	r0, [sp, #44]	; 0x2c
 138:	e7ff      	b.n	13a <mynewt::Strn::as_cstr+0x13a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:169
        match self.rep {
 13a:	e005      	b.n	148 <mynewt::Strn::as_cstr+0x148>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:174
            StrnRep::CStr(cstr)  => { cstr }
 13c:	980a      	ldr	r0, [sp, #40]	; 0x28
 13e:	6840      	ldr	r0, [r0, #4]
 140:	902d      	str	r0, [sp, #180]	; 0xb4
 142:	982d      	ldr	r0, [sp, #180]	; 0xb4
 144:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:169
        match self.rep {
 146:	e7ff      	b.n	148 <mynewt::Strn::as_cstr+0x148>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:176
    }
 148:	980b      	ldr	r0, [sp, #44]	; 0x2c
 14a:	b02e      	add	sp, #184	; 0xb8
 14c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN6mynewt4Strn10as_bytestr17h9f862237a4abe978E:

00000000 <mynewt::Strn::as_bytestr>:
_ZN6mynewt4Strn10as_bytestr17h9f862237a4abe978E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:180

    /// Return the byte string.
    /// Fail if the last byte is not zero.
    pub fn as_bytestr(&self) -> &'static [u8] {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0b0      	sub	sp, #192	; 0xc0
   4:	4601      	mov	r1, r0
   6:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:182
        match self.rep {
            StrnRep::ByteStr(bs) => {                
   8:	980b      	ldr	r0, [sp, #44]	; 0x2c
   a:	7800      	ldrb	r0, [r0, #0]
   c:	07c2      	lsls	r2, r0, #31
   e:	2a00      	cmp	r2, #0
  10:	910a      	str	r1, [sp, #40]	; 0x28
  12:	9009      	str	r0, [sp, #36]	; 0x24
  14:	d007      	beq.n	26 <mynewt::Strn::as_bytestr+0x26>
  16:	e7ff      	b.n	18 <mynewt::Strn::as_bytestr+0x18>
  18:	9809      	ldr	r0, [sp, #36]	; 0x24
  1a:	b2c1      	uxtb	r1, r0
  1c:	2901      	cmp	r1, #1
  1e:	f000 808b 	beq.w	138 <mynewt::Strn::as_bytestr+0x138>
  22:	e7ff      	b.n	24 <mynewt::Strn::as_bytestr+0x24>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:191
            StrnRep::CStr(_cstr)  => { 
                assert!(false, "strn cstr");  //  Not implemented
                b"\0"
            }
        }
    }
  24:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:182
            StrnRep::ByteStr(bs) => {                
  26:	980b      	ldr	r0, [sp, #44]	; 0x2c
  28:	6841      	ldr	r1, [r0, #4]
  2a:	6880      	ldr	r0, [r0, #8]
  2c:	910e      	str	r1, [sp, #56]	; 0x38
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:183
                assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
  30:	980e      	ldr	r0, [sp, #56]	; 0x38
  32:	990f      	ldr	r1, [sp, #60]	; 0x3c
  34:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  38:	9012      	str	r0, [sp, #72]	; 0x48
  3a:	e7ff      	b.n	3c <mynewt::Strn::as_bytestr+0x3c>
  3c:	a812      	add	r0, sp, #72	; 0x48
  3e:	9010      	str	r0, [sp, #64]	; 0x40
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	9011      	str	r0, [sp, #68]	; 0x44
  4a:	9810      	ldr	r0, [sp, #64]	; 0x40
  4c:	9013      	str	r0, [sp, #76]	; 0x4c
  4e:	9811      	ldr	r0, [sp, #68]	; 0x44
  50:	9014      	str	r0, [sp, #80]	; 0x50
  52:	9813      	ldr	r0, [sp, #76]	; 0x4c
  54:	9914      	ldr	r1, [sp, #80]	; 0x50
  56:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  5a:	9008      	str	r0, [sp, #32]
  5c:	e7ff      	b.n	5e <mynewt::Strn::as_bytestr+0x5e>
  5e:	9808      	ldr	r0, [sp, #32]
  60:	07c1      	lsls	r1, r0, #31
  62:	2900      	cmp	r1, #0
  64:	d163      	bne.n	12e <mynewt::Strn::as_bytestr+0x12e>
  66:	e7ff      	b.n	68 <mynewt::Strn::as_bytestr+0x68>
  68:	9813      	ldr	r0, [sp, #76]	; 0x4c
  6a:	9024      	str	r0, [sp, #144]	; 0x90
  6c:	9814      	ldr	r0, [sp, #80]	; 0x50
  6e:	9025      	str	r0, [sp, #148]	; 0x94
  70:	4668      	mov	r0, sp
  72:	2100      	movs	r1, #0
  74:	6001      	str	r1, [r0, #0]
  76:	f240 0100 	movw	r1, #0
  7a:	f2c0 0100 	movt	r1, #0
  7e:	f240 0300 	movw	r3, #0
  82:	f2c0 0300 	movt	r3, #0
  86:	a826      	add	r0, sp, #152	; 0x98
  88:	2201      	movs	r2, #1
  8a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  8e:	e7ff      	b.n	90 <mynewt::Strn::as_bytestr+0x90>
  90:	a824      	add	r0, sp, #144	; 0x90
  92:	9021      	str	r0, [sp, #132]	; 0x84
  94:	a825      	add	r0, sp, #148	; 0x94
  96:	9022      	str	r0, [sp, #136]	; 0x88
  98:	a826      	add	r0, sp, #152	; 0x98
  9a:	9023      	str	r0, [sp, #140]	; 0x8c
  9c:	9821      	ldr	r0, [sp, #132]	; 0x84
  9e:	902c      	str	r0, [sp, #176]	; 0xb0
  a0:	9822      	ldr	r0, [sp, #136]	; 0x88
  a2:	902d      	str	r0, [sp, #180]	; 0xb4
  a4:	9823      	ldr	r0, [sp, #140]	; 0x8c
  a6:	902e      	str	r0, [sp, #184]	; 0xb8
  a8:	982c      	ldr	r0, [sp, #176]	; 0xb0
  aa:	f240 0100 	movw	r1, #0
  ae:	f2c0 0100 	movt	r1, #0
  b2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  b6:	9007      	str	r0, [sp, #28]
  b8:	9106      	str	r1, [sp, #24]
  ba:	e7ff      	b.n	bc <mynewt::Strn::as_bytestr+0xbc>
  bc:	982d      	ldr	r0, [sp, #180]	; 0xb4
  be:	f240 0100 	movw	r1, #0
  c2:	f2c0 0100 	movt	r1, #0
  c6:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  ca:	9005      	str	r0, [sp, #20]
  cc:	9104      	str	r1, [sp, #16]
  ce:	e7ff      	b.n	d0 <mynewt::Strn::as_bytestr+0xd0>
  d0:	982e      	ldr	r0, [sp, #184]	; 0xb8
  d2:	f240 0100 	movw	r1, #0
  d6:	f2c0 0100 	movt	r1, #0
  da:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  de:	9003      	str	r0, [sp, #12]
  e0:	9102      	str	r1, [sp, #8]
  e2:	e7ff      	b.n	e4 <mynewt::Strn::as_bytestr+0xe4>
  e4:	9807      	ldr	r0, [sp, #28]
  e6:	901b      	str	r0, [sp, #108]	; 0x6c
  e8:	9906      	ldr	r1, [sp, #24]
  ea:	911c      	str	r1, [sp, #112]	; 0x70
  ec:	9a05      	ldr	r2, [sp, #20]
  ee:	921d      	str	r2, [sp, #116]	; 0x74
  f0:	9b04      	ldr	r3, [sp, #16]
  f2:	931e      	str	r3, [sp, #120]	; 0x78
  f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
  f8:	f8cd c07c 	str.w	ip, [sp, #124]	; 0x7c
  fc:	f8dd e008 	ldr.w	lr, [sp, #8]
 100:	f8cd e080 	str.w	lr, [sp, #128]	; 0x80
 104:	466c      	mov	r4, sp
 106:	2503      	movs	r5, #3
 108:	6025      	str	r5, [r4, #0]
 10a:	f240 0100 	movw	r1, #0
 10e:	f2c0 0100 	movt	r1, #0
 112:	a815      	add	r0, sp, #84	; 0x54
 114:	ab1b      	add	r3, sp, #108	; 0x6c
 116:	462a      	mov	r2, r5
 118:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 11c:	e7ff      	b.n	2 <mynewt::Strn::as_bytestr+0x2>
 11e:	f240 0100 	movw	r1, #0
 122:	f2c0 0100 	movt	r1, #0
 126:	a815      	add	r0, sp, #84	; 0x54
 128:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 12c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:184
                &bs
 12e:	980e      	ldr	r0, [sp, #56]	; 0x38
 130:	990f      	ldr	r1, [sp, #60]	; 0x3c
 132:	900c      	str	r0, [sp, #48]	; 0x30
 134:	910d      	str	r1, [sp, #52]	; 0x34
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:181
        match self.rep {
 136:	e015      	b.n	164 <mynewt::Strn::as_bytestr+0x164>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:186
            StrnRep::CStr(_cstr)  => { 
 138:	980b      	ldr	r0, [sp, #44]	; 0x2c
 13a:	6840      	ldr	r0, [r0, #4]
 13c:	902f      	str	r0, [sp, #188]	; 0xbc
 13e:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:187
                assert!(false, "strn cstr");  //  Not implemented
 140:	2800      	cmp	r0, #0
 142:	d107      	bne.n	154 <mynewt::Strn::as_bytestr+0x154>
 144:	e7ff      	b.n	146 <mynewt::Strn::as_bytestr+0x146>
 146:	f240 0000 	movw	r0, #0
 14a:	f2c0 0000 	movt	r0, #0
 14e:	f7ff fffe 	bl	0 <core::panicking::panic>
 152:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:188
                b"\0"
 154:	f240 0000 	movw	r0, #0
 158:	f2c0 0000 	movt	r0, #0
 15c:	900c      	str	r0, [sp, #48]	; 0x30
 15e:	2001      	movs	r0, #1
 160:	900d      	str	r0, [sp, #52]	; 0x34
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:181
        match self.rep {
 162:	e7ff      	b.n	164 <mynewt::Strn::as_bytestr+0x164>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:191
    }
 164:	980c      	ldr	r0, [sp, #48]	; 0x30
 166:	990d      	ldr	r1, [sp, #52]	; 0x34
 168:	b030      	add	sp, #192	; 0xc0
 16a:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN6mynewt4Strn8validate17hdbf6453edc85c3d6E:

00000000 <mynewt::Strn::validate>:
_ZN6mynewt4Strn8validate17hdbf6453edc85c3d6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:194

    /// Fail if the last byte is not zero.
    pub fn validate(&self) {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0ae      	sub	sp, #184	; 0xb8
   4:	4601      	mov	r1, r0
   6:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:196
        match self.rep {
            StrnRep::ByteStr(bs) => {         
   8:	980b      	ldr	r0, [sp, #44]	; 0x2c
   a:	7800      	ldrb	r0, [r0, #0]
   c:	07c2      	lsls	r2, r0, #31
   e:	2a00      	cmp	r2, #0
  10:	910a      	str	r1, [sp, #40]	; 0x28
  12:	9009      	str	r0, [sp, #36]	; 0x24
  14:	d007      	beq.n	26 <mynewt::Strn::validate+0x26>
  16:	e7ff      	b.n	18 <mynewt::Strn::validate+0x18>
  18:	9809      	ldr	r0, [sp, #36]	; 0x24
  1a:	b2c1      	uxtb	r1, r0
  1c:	2901      	cmp	r1, #1
  1e:	f000 8087 	beq.w	130 <mynewt::Strn::validate+0x130>
  22:	e7ff      	b.n	24 <mynewt::Strn::validate+0x24>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:201
                assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
            }
            StrnRep::CStr(_cstr)  => {}
        }
    }
  24:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:196
            StrnRep::ByteStr(bs) => {         
  26:	980b      	ldr	r0, [sp, #44]	; 0x2c
  28:	6841      	ldr	r1, [r0, #4]
  2a:	6880      	ldr	r0, [r0, #8]
  2c:	910c      	str	r1, [sp, #48]	; 0x30
  2e:	900d      	str	r0, [sp, #52]	; 0x34
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:197
                assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
  30:	980c      	ldr	r0, [sp, #48]	; 0x30
  32:	990d      	ldr	r1, [sp, #52]	; 0x34
  34:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  38:	9010      	str	r0, [sp, #64]	; 0x40
  3a:	e7ff      	b.n	3c <mynewt::Strn::validate+0x3c>
  3c:	a810      	add	r0, sp, #64	; 0x40
  3e:	900e      	str	r0, [sp, #56]	; 0x38
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	900f      	str	r0, [sp, #60]	; 0x3c
  4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  4c:	9011      	str	r0, [sp, #68]	; 0x44
  4e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  50:	9012      	str	r0, [sp, #72]	; 0x48
  52:	9811      	ldr	r0, [sp, #68]	; 0x44
  54:	9912      	ldr	r1, [sp, #72]	; 0x48
  56:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  5a:	9008      	str	r0, [sp, #32]
  5c:	e7ff      	b.n	5e <mynewt::Strn::validate+0x5e>
  5e:	9808      	ldr	r0, [sp, #32]
  60:	07c1      	lsls	r1, r0, #31
  62:	2900      	cmp	r1, #0
  64:	d163      	bne.n	12e <mynewt::Strn::validate+0x12e>
  66:	e7ff      	b.n	68 <mynewt::Strn::validate+0x68>
  68:	9811      	ldr	r0, [sp, #68]	; 0x44
  6a:	9022      	str	r0, [sp, #136]	; 0x88
  6c:	9812      	ldr	r0, [sp, #72]	; 0x48
  6e:	9023      	str	r0, [sp, #140]	; 0x8c
  70:	4668      	mov	r0, sp
  72:	2100      	movs	r1, #0
  74:	6001      	str	r1, [r0, #0]
  76:	f240 0100 	movw	r1, #0
  7a:	f2c0 0100 	movt	r1, #0
  7e:	f240 0300 	movw	r3, #0
  82:	f2c0 0300 	movt	r3, #0
  86:	a824      	add	r0, sp, #144	; 0x90
  88:	2201      	movs	r2, #1
  8a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  8e:	e7ff      	b.n	90 <mynewt::Strn::validate+0x90>
  90:	a822      	add	r0, sp, #136	; 0x88
  92:	901f      	str	r0, [sp, #124]	; 0x7c
  94:	a823      	add	r0, sp, #140	; 0x8c
  96:	9020      	str	r0, [sp, #128]	; 0x80
  98:	a824      	add	r0, sp, #144	; 0x90
  9a:	9021      	str	r0, [sp, #132]	; 0x84
  9c:	981f      	ldr	r0, [sp, #124]	; 0x7c
  9e:	902a      	str	r0, [sp, #168]	; 0xa8
  a0:	9820      	ldr	r0, [sp, #128]	; 0x80
  a2:	902b      	str	r0, [sp, #172]	; 0xac
  a4:	9821      	ldr	r0, [sp, #132]	; 0x84
  a6:	902c      	str	r0, [sp, #176]	; 0xb0
  a8:	982a      	ldr	r0, [sp, #168]	; 0xa8
  aa:	f240 0100 	movw	r1, #0
  ae:	f2c0 0100 	movt	r1, #0
  b2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  b6:	9007      	str	r0, [sp, #28]
  b8:	9106      	str	r1, [sp, #24]
  ba:	e7ff      	b.n	bc <mynewt::Strn::validate+0xbc>
  bc:	982b      	ldr	r0, [sp, #172]	; 0xac
  be:	f240 0100 	movw	r1, #0
  c2:	f2c0 0100 	movt	r1, #0
  c6:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  ca:	9005      	str	r0, [sp, #20]
  cc:	9104      	str	r1, [sp, #16]
  ce:	e7ff      	b.n	d0 <mynewt::Strn::validate+0xd0>
  d0:	982c      	ldr	r0, [sp, #176]	; 0xb0
  d2:	f240 0100 	movw	r1, #0
  d6:	f2c0 0100 	movt	r1, #0
  da:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  de:	9003      	str	r0, [sp, #12]
  e0:	9102      	str	r1, [sp, #8]
  e2:	e7ff      	b.n	e4 <mynewt::Strn::validate+0xe4>
  e4:	9807      	ldr	r0, [sp, #28]
  e6:	9019      	str	r0, [sp, #100]	; 0x64
  e8:	9906      	ldr	r1, [sp, #24]
  ea:	911a      	str	r1, [sp, #104]	; 0x68
  ec:	9a05      	ldr	r2, [sp, #20]
  ee:	921b      	str	r2, [sp, #108]	; 0x6c
  f0:	9b04      	ldr	r3, [sp, #16]
  f2:	931c      	str	r3, [sp, #112]	; 0x70
  f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
  f8:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
  fc:	f8dd e008 	ldr.w	lr, [sp, #8]
 100:	f8cd e078 	str.w	lr, [sp, #120]	; 0x78
 104:	466c      	mov	r4, sp
 106:	2503      	movs	r5, #3
 108:	6025      	str	r5, [r4, #0]
 10a:	f240 0100 	movw	r1, #0
 10e:	f2c0 0100 	movt	r1, #0
 112:	a813      	add	r0, sp, #76	; 0x4c
 114:	ab19      	add	r3, sp, #100	; 0x64
 116:	462a      	mov	r2, r5
 118:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 11c:	e7ff      	b.n	2 <mynewt::Strn::validate+0x2>
 11e:	f240 0100 	movw	r1, #0
 122:	f2c0 0100 	movt	r1, #0
 126:	a813      	add	r0, sp, #76	; 0x4c
 128:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 12c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:195
        match self.rep {
 12e:	e003      	b.n	138 <mynewt::Strn::validate+0x138>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:199
            StrnRep::CStr(_cstr)  => {}
 130:	980b      	ldr	r0, [sp, #44]	; 0x2c
 132:	6840      	ldr	r0, [r0, #4]
 134:	902d      	str	r0, [sp, #180]	; 0xb4
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:195
        match self.rep {
 136:	e7ff      	b.n	138 <mynewt::Strn::validate+0x138>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:201
    }
 138:	b02e      	add	sp, #184	; 0xb8
 13a:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN6mynewt4Strn16validate_bytestr17he5d5623f629b2fd1E:

00000000 <mynewt::Strn::validate_bytestr>:
_ZN6mynewt4Strn16validate_bytestr17he5d5623f629b2fd1E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:204

    /// Fail if the last byte is not zero.
    pub fn validate_bytestr(bs: &'static [u8]) {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0ac      	sub	sp, #176	; 0xb0
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900b      	str	r0, [sp, #44]	; 0x2c
   a:	910c      	str	r1, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:205
        assert_eq!(bs.last(), Some(&0u8), "no null");  //  Last byte must be 0.
   c:	980b      	ldr	r0, [sp, #44]	; 0x2c
   e:	990c      	ldr	r1, [sp, #48]	; 0x30
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	9309      	str	r3, [sp, #36]	; 0x24
  14:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  18:	900f      	str	r0, [sp, #60]	; 0x3c
  1a:	e7ff      	b.n	1c <mynewt::Strn::validate_bytestr+0x1c>
  1c:	a80f      	add	r0, sp, #60	; 0x3c
  1e:	900d      	str	r0, [sp, #52]	; 0x34
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	980d      	ldr	r0, [sp, #52]	; 0x34
  2c:	9010      	str	r0, [sp, #64]	; 0x40
  2e:	980e      	ldr	r0, [sp, #56]	; 0x38
  30:	9011      	str	r0, [sp, #68]	; 0x44
  32:	9810      	ldr	r0, [sp, #64]	; 0x40
  34:	9911      	ldr	r1, [sp, #68]	; 0x44
  36:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  3a:	9008      	str	r0, [sp, #32]
  3c:	e7ff      	b.n	3e <mynewt::Strn::validate_bytestr+0x3e>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d163      	bne.n	10e <mynewt::Strn::validate_bytestr+0x10e>
  46:	e7ff      	b.n	48 <mynewt::Strn::validate_bytestr+0x48>
  48:	9810      	ldr	r0, [sp, #64]	; 0x40
  4a:	9021      	str	r0, [sp, #132]	; 0x84
  4c:	9811      	ldr	r0, [sp, #68]	; 0x44
  4e:	9022      	str	r0, [sp, #136]	; 0x88
  50:	4668      	mov	r0, sp
  52:	2100      	movs	r1, #0
  54:	6001      	str	r1, [r0, #0]
  56:	f240 0100 	movw	r1, #0
  5a:	f2c0 0100 	movt	r1, #0
  5e:	f240 0300 	movw	r3, #0
  62:	f2c0 0300 	movt	r3, #0
  66:	a823      	add	r0, sp, #140	; 0x8c
  68:	2201      	movs	r2, #1
  6a:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  6e:	e7ff      	b.n	70 <mynewt::Strn::validate_bytestr+0x70>
  70:	a821      	add	r0, sp, #132	; 0x84
  72:	901e      	str	r0, [sp, #120]	; 0x78
  74:	a822      	add	r0, sp, #136	; 0x88
  76:	901f      	str	r0, [sp, #124]	; 0x7c
  78:	a823      	add	r0, sp, #140	; 0x8c
  7a:	9020      	str	r0, [sp, #128]	; 0x80
  7c:	981e      	ldr	r0, [sp, #120]	; 0x78
  7e:	9029      	str	r0, [sp, #164]	; 0xa4
  80:	981f      	ldr	r0, [sp, #124]	; 0x7c
  82:	902a      	str	r0, [sp, #168]	; 0xa8
  84:	9820      	ldr	r0, [sp, #128]	; 0x80
  86:	902b      	str	r0, [sp, #172]	; 0xac
  88:	9829      	ldr	r0, [sp, #164]	; 0xa4
  8a:	f240 0100 	movw	r1, #0
  8e:	f2c0 0100 	movt	r1, #0
  92:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  96:	9007      	str	r0, [sp, #28]
  98:	9106      	str	r1, [sp, #24]
  9a:	e7ff      	b.n	9c <mynewt::Strn::validate_bytestr+0x9c>
  9c:	982a      	ldr	r0, [sp, #168]	; 0xa8
  9e:	f240 0100 	movw	r1, #0
  a2:	f2c0 0100 	movt	r1, #0
  a6:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  aa:	9005      	str	r0, [sp, #20]
  ac:	9104      	str	r1, [sp, #16]
  ae:	e7ff      	b.n	b0 <mynewt::Strn::validate_bytestr+0xb0>
  b0:	982b      	ldr	r0, [sp, #172]	; 0xac
  b2:	f240 0100 	movw	r1, #0
  b6:	f2c0 0100 	movt	r1, #0
  ba:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  be:	9003      	str	r0, [sp, #12]
  c0:	9102      	str	r1, [sp, #8]
  c2:	e7ff      	b.n	c4 <mynewt::Strn::validate_bytestr+0xc4>
  c4:	9807      	ldr	r0, [sp, #28]
  c6:	9018      	str	r0, [sp, #96]	; 0x60
  c8:	9906      	ldr	r1, [sp, #24]
  ca:	9119      	str	r1, [sp, #100]	; 0x64
  cc:	9a05      	ldr	r2, [sp, #20]
  ce:	921a      	str	r2, [sp, #104]	; 0x68
  d0:	9b04      	ldr	r3, [sp, #16]
  d2:	931b      	str	r3, [sp, #108]	; 0x6c
  d4:	f8dd c00c 	ldr.w	ip, [sp, #12]
  d8:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
  dc:	f8dd e008 	ldr.w	lr, [sp, #8]
  e0:	f8cd e074 	str.w	lr, [sp, #116]	; 0x74
  e4:	466c      	mov	r4, sp
  e6:	2503      	movs	r5, #3
  e8:	6025      	str	r5, [r4, #0]
  ea:	f240 0100 	movw	r1, #0
  ee:	f2c0 0100 	movt	r1, #0
  f2:	a812      	add	r0, sp, #72	; 0x48
  f4:	ab18      	add	r3, sp, #96	; 0x60
  f6:	462a      	mov	r2, r5
  f8:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  fc:	e7ff      	b.n	2 <mynewt::Strn::validate_bytestr+0x2>
  fe:	f240 0100 	movw	r1, #0
 102:	f2c0 0100 	movt	r1, #0
 106:	a812      	add	r0, sp, #72	; 0x48
 108:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 10c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:206
    }
 10e:	b02c      	add	sp, #176	; 0xb0
 110:	bdb0      	pop	{r4, r5, r7, pc}

mynewt-b7cad4e68e08d16e.40gu6l2bmrlm034t.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 40gu6l2bmrlm034t
00000117 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h4c16aa181fc9d664E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h4c16aa181fc9d664E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h4c16aa181fc9d664E	0000002c core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 __aeabi_memcpy4



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h4c16aa181fc9d664E:

00000000 <core::intrinsics::copy_nonoverlapping>:
_ZN4core10intrinsics19copy_nonoverlapping17h4c16aa181fc9d664E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <core::intrinsics::copy_nonoverlapping+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.428yte2ompt2ot1n.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 428yte2ompt2ot1n
00000901 l       .debug_str	00000000 
000008ed l       .debug_str	00000000 
000008fa l       .debug_str	00000000 
0000090a l       .debug_str	00000000 
0000090f l       .debug_str	00000000 
00000917 l       .debug_str	00000000 
0000091f l       .debug_str	00000000 
00000926 l       .debug_str	00000000 
0000092d l       .debug_str	00000000 
0000092f l       .debug_str	00000000 
00000933 l       .debug_str	00000000 
00000944 l       .debug_str	00000000 
0000095d l       .debug_str	00000000 
00000960 l       .debug_str	00000000 
00000971 l       .debug_str	00000000 
0000098a l       .debug_str	00000000 
0000098e l       .debug_str	00000000 
000009a3 l       .debug_str	00000000 
000009c0 l       .debug_str	00000000 
000009ca l       .debug_str	00000000 
000009f1 l       .debug_str	00000000 
00000a3d l       .debug_str	00000000 
00000a91 l       .debug_str	00000000 
00000aa5 l       .debug_str	00000000 
00000abe l       .debug_str	00000000 
00000ac9 l       .debug_str	00000000 
00000af1 l       .debug_str	00000000 
00000b1e l       .debug_str	00000000 
00000b9e l       .debug_str	00000000 
00000bed l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002b1 l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000037a l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000408 l       .debug_str	00000000 
00000416 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
00000437 l       .debug_str	00000000 
0000043b l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
00000447 l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
00000459 l       .debug_str	00000000 
0000045d l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
0000048c l       .debug_str	00000000 
00000494 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
00000541 l       .debug_str	00000000 
000005c2 l       .debug_str	00000000 
00000635 l       .debug_str	00000000 
000006b5 l       .debug_str	00000000 
00000735 l       .debug_str	00000000 
000007a7 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
00000832 l       .debug_str	00000000 
00000836 l       .debug_str	00000000 
0000083e l       .debug_str	00000000 
00000848 l       .debug_str	00000000 
0000084c l       .debug_str	00000000 
00000859 l       .debug_str	00000000 
000008e8 l       .debug_str	00000000 
00000000 l    d  .text._ZN96_$LT$mynewt..libs..sensor_coap..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb75c209d8ee9a6eE	00000000 .text._ZN96_$LT$mynewt..libs..sensor_coap..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb75c209d8ee9a6eE
00000000 l    d  .text._ZN82_$LT$mynewt..libs..sensor_coap..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h6885755165da8ee6E	00000000 .text._ZN82_$LT$mynewt..libs..sensor_coap..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h6885755165da8ee6E
00000000 l    d  .text._ZN91_$LT$mynewt..libs..sensor_coap..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9740db319bf0e75bE	00000000 .text._ZN91_$LT$mynewt..libs..sensor_coap..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9740db319bf0e75bE
00000000 l    d  .text._ZN77_$LT$mynewt..libs..sensor_coap..os_mbuf$u20$as$u20$core..default..Default$GT$7default17ha2374d3df6929955E	00000000 .text._ZN77_$LT$mynewt..libs..sensor_coap..os_mbuf$u20$as$u20$core..default..Default$GT$7default17ha2374d3df6929955E
00000000 l    d  .text._ZN95_$LT$mynewt..libs..sensor_coap..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbc971d3d71ade29aE	00000000 .text._ZN95_$LT$mynewt..libs..sensor_coap..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbc971d3d71ade29aE
00000000 l    d  .text._ZN81_$LT$mynewt..libs..sensor_coap..os_memblock$u20$as$u20$core..default..Default$GT$7default17h2dd706841ad80044E	00000000 .text._ZN81_$LT$mynewt..libs..sensor_coap..os_memblock$u20$as$u20$core..default..Default$GT$7default17h2dd706841ad80044E
00000000 l    d  .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h88a5a2e61b6a398aE	00000000 .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h88a5a2e61b6a398aE
00000000 l    d  .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hce20e003e017e9bdE	00000000 .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hce20e003e017e9bdE
00000000 l    d  .text._ZN80_$LT$mynewt..libs..sensor_coap..os_mempool$u20$as$u20$core..default..Default$GT$7default17hece3ee16edad1827E	00000000 .text._ZN80_$LT$mynewt..libs..sensor_coap..os_mempool$u20$as$u20$core..default..Default$GT$7default17hece3ee16edad1827E
00000000 l    d  .text._ZN82_$LT$mynewt..libs..sensor_coap..sensor_value$u20$as$u20$core..default..Default$GT$7default17h97e68e86bbd149bdE	00000000 .text._ZN82_$LT$mynewt..libs..sensor_coap..sensor_value$u20$as$u20$core..default..Default$GT$7default17h97e68e86bbd149bdE
00000000 l    d  .text._ZN108_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3bdc59531209769cE	00000000 .text._ZN108_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3bdc59531209769cE
00000000 l    d  .text._ZN94_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7b8ff2d664284363E	00000000 .text._ZN94_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7b8ff2d664284363E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN108_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3bdc59531209769cE	00000016 <mynewt::libs::sensor_coap::json_value__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000 g     F .text._ZN77_$LT$mynewt..libs..sensor_coap..os_mbuf$u20$as$u20$core..default..Default$GT$7default17ha2374d3df6929955E	00000012 <mynewt::libs::sensor_coap::os_mbuf as core::default::Default>::default
00000000 g     F .text._ZN80_$LT$mynewt..libs..sensor_coap..os_mempool$u20$as$u20$core..default..Default$GT$7default17hece3ee16edad1827E	00000012 <mynewt::libs::sensor_coap::os_mempool as core::default::Default>::default
00000000 g     F .text._ZN81_$LT$mynewt..libs..sensor_coap..os_memblock$u20$as$u20$core..default..Default$GT$7default17h2dd706841ad80044E	00000016 <mynewt::libs::sensor_coap::os_memblock as core::default::Default>::default
00000000 g     F .text._ZN82_$LT$mynewt..libs..sensor_coap..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h6885755165da8ee6E	00000012 <mynewt::libs::sensor_coap::os_mbuf_pool as core::default::Default>::default
00000000 g     F .text._ZN82_$LT$mynewt..libs..sensor_coap..sensor_value$u20$as$u20$core..default..Default$GT$7default17h97e68e86bbd149bdE	00000012 <mynewt::libs::sensor_coap::sensor_value as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..libs..sensor_coap..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9740db319bf0e75bE	00000016 <mynewt::libs::sensor_coap::os_mbuf__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN94_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7b8ff2d664284363E	00000012 <mynewt::libs::sensor_coap::json_value__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h88a5a2e61b6a398aE	00000016 <mynewt::libs::sensor_coap::os_mempool__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hce20e003e017e9bdE	00000016 <mynewt::libs::sensor_coap::os_mempool__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN95_$LT$mynewt..libs..sensor_coap..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbc971d3d71ade29aE	00000016 <mynewt::libs::sensor_coap::os_memblock__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN96_$LT$mynewt..libs..sensor_coap..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb75c209d8ee9a6eE	00000016 <mynewt::libs::sensor_coap::os_mbuf_pool__bindgen_ty_1 as core::default::Default>::default



Disassembly of section .text._ZN96_$LT$mynewt..libs..sensor_coap..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb75c209d8ee9a6eE:

00000000 <<mynewt::libs::sensor_coap::os_mbuf_pool__bindgen_ty_1 as core::default::Default>::default>:
_ZN96_$LT$mynewt..libs..sensor_coap..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hfb75c209d8ee9a6eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:213
#[repr(C)]
pub struct os_mbuf_pool__bindgen_ty_1 {
    pub stqe_next: *mut os_mbuf_pool,
}
impl Default for os_mbuf_pool__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:214
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::sensor_coap::os_mbuf_pool__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:215
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN82_$LT$mynewt..libs..sensor_coap..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h6885755165da8ee6E:

00000000 <<mynewt::libs::sensor_coap::os_mbuf_pool as core::default::Default>::default>:
_ZN82_$LT$mynewt..libs..sensor_coap..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h6885755165da8ee6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:218
}
impl Default for os_mbuf_pool {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:219
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::libs::sensor_coap::os_mbuf_pool as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:220
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..libs..sensor_coap..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9740db319bf0e75bE:

00000000 <<mynewt::libs::sensor_coap::os_mbuf__bindgen_ty_1 as core::default::Default>::default>:
_ZN91_$LT$mynewt..libs..sensor_coap..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h9740db319bf0e75bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:244
#[repr(C)]
pub struct os_mbuf__bindgen_ty_1 {
    pub sle_next: *mut os_mbuf,
}
impl Default for os_mbuf__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:245
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::sensor_coap::os_mbuf__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:246
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$mynewt..libs..sensor_coap..os_mbuf$u20$as$u20$core..default..Default$GT$7default17ha2374d3df6929955E:

00000000 <<mynewt::libs::sensor_coap::os_mbuf as core::default::Default>::default>:
_ZN77_$LT$mynewt..libs..sensor_coap..os_mbuf$u20$as$u20$core..default..Default$GT$7default17ha2374d3df6929955E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:249
}
impl Default for os_mbuf {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:250
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::libs::sensor_coap::os_mbuf as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:251
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN95_$LT$mynewt..libs..sensor_coap..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbc971d3d71ade29aE:

00000000 <<mynewt::libs::sensor_coap::os_memblock__bindgen_ty_1 as core::default::Default>::default>:
_ZN95_$LT$mynewt..libs..sensor_coap..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbc971d3d71ade29aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:266
#[repr(C)]
pub struct os_memblock__bindgen_ty_1 {
    pub sle_next: *mut os_memblock,
}
impl Default for os_memblock__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:267
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::sensor_coap::os_memblock__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:268
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$mynewt..libs..sensor_coap..os_memblock$u20$as$u20$core..default..Default$GT$7default17h2dd706841ad80044E:

00000000 <<mynewt::libs::sensor_coap::os_memblock as core::default::Default>::default>:
_ZN81_$LT$mynewt..libs..sensor_coap..os_memblock$u20$as$u20$core..default..Default$GT$7default17h2dd706841ad80044E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:271
}
impl Default for os_memblock {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:272
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::sensor_coap::os_memblock as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:273
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h88a5a2e61b6a398aE:

00000000 <<mynewt::libs::sensor_coap::os_mempool__bindgen_ty_1 as core::default::Default>::default>:
_ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h88a5a2e61b6a398aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:300
#[repr(C)]
pub struct os_mempool__bindgen_ty_1 {
    pub stqe_next: *mut os_mempool,
}
impl Default for os_mempool__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:301
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::sensor_coap::os_mempool__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:302
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hce20e003e017e9bdE:

00000000 <<mynewt::libs::sensor_coap::os_mempool__bindgen_ty_2 as core::default::Default>::default>:
_ZN94_$LT$mynewt..libs..sensor_coap..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hce20e003e017e9bdE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:309
#[repr(C)]
pub struct os_mempool__bindgen_ty_2 {
    pub slh_first: *mut os_memblock,
}
impl Default for os_mempool__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:310
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::sensor_coap::os_mempool__bindgen_ty_2 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:311
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN80_$LT$mynewt..libs..sensor_coap..os_mempool$u20$as$u20$core..default..Default$GT$7default17hece3ee16edad1827E:

00000000 <<mynewt::libs::sensor_coap::os_mempool as core::default::Default>::default>:
_ZN80_$LT$mynewt..libs..sensor_coap..os_mempool$u20$as$u20$core..default..Default$GT$7default17hece3ee16edad1827E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:314
}
impl Default for os_mempool {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:315
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::libs::sensor_coap::os_mempool as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:316
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN82_$LT$mynewt..libs..sensor_coap..sensor_value$u20$as$u20$core..default..Default$GT$7default17h97e68e86bbd149bdE:

00000000 <<mynewt::libs::sensor_coap::sensor_value as core::default::Default>::default>:
_ZN82_$LT$mynewt..libs..sensor_coap..sensor_value$u20$as$u20$core..default..Default$GT$7default17h97e68e86bbd149bdE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:390
    pub val_type: ::cty::c_int,
    pub int_val: u16,
    pub float_val: f32,
}
impl Default for sensor_value {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:391
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::libs::sensor_coap::sensor_value as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:392
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN108_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3bdc59531209769cE:

00000000 <<mynewt::libs::sensor_coap::json_value__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default>:
_ZN108_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3bdc59531209769cE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:421
pub struct json_value__bindgen_ty_1__bindgen_ty_1 {
    pub keys: *mut *mut ::cty::c_char,
    pub values: *mut *mut json_value,
}
impl Default for json_value__bindgen_ty_1__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:422
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::libs::sensor_coap::json_value__bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:423
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN94_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7b8ff2d664284363E:

00000000 <<mynewt::libs::sensor_coap::json_value__bindgen_ty_1 as core::default::Default>::default>:
_ZN94_$LT$mynewt..libs..sensor_coap..json_value__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7b8ff2d664284363E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:426
}
impl Default for json_value__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:427
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::libs::sensor_coap::json_value__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/sensor_coap.rs:428
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.4bl08s8p6nb8e0lu.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4bl08s8p6nb8e0lu
00000596 l       .debug_str	00000000 
00000628 l       .debug_str	00000000 
0000063f l       .debug_str	00000000 
00000663 l       .debug_str	00000000 
0000067f l       .debug_str	00000000 
00000684 l       .debug_str	00000000 
0000068d l       .debug_str	00000000 
00000694 l       .debug_str	00000000 
000006ad l       .debug_str	00000000 
000006b7 l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
000006d5 l       .debug_str	00000000 
000006d7 l       .debug_str	00000000 
000006d9 l       .debug_str	00000000 
000006ed l       .debug_str	00000000 
000006f6 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
00000708 l       .debug_str	00000000 
00000713 l       .debug_str	00000000 
0000071c l       .debug_str	00000000 
00000722 l       .debug_str	00000000 
0000072c l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
0000073d l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000092 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000ae l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
000000c4 l       .debug_str	00000000 
000000ca l       .debug_str	00000000 
000000d1 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
00000466 l       .debug_str	00000000 
0000046b l       .debug_str	00000000 
00000470 l       .debug_str	00000000 
0000048b l       .debug_str	00000000 
000004a7 l       .debug_str	00000000 
000004a9 l       .debug_str	00000000 
000004af l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004bf l       .debug_str	00000000 
000004c5 l       .debug_str	00000000 
000004cf l       .debug_str	00000000 
000004d3 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004e3 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
00000503 l       .debug_str	00000000 
0000050e l       .debug_str	00000000 
00000515 l       .debug_str	00000000 
0000051b l       .debug_str	00000000 
0000051f l       .debug_str	00000000 
00000525 l       .debug_str	00000000 
0000052b l       .debug_str	00000000 
0000052e l       .debug_str	00000000 
0000053d l       .debug_str	00000000 
00000544 l       .debug_str	00000000 
00000548 l       .debug_str	00000000 
00000551 l       .debug_str	00000000 
0000055d l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
0000057b l       .debug_str	00000000 
0000058c l       .debug_str	00000000 
000005f4 l       .debug_str	00000000 
000005ff l       .debug_str	00000000 
0000061c l       .debug_str	00000000 
00000620 l       .debug_str	00000000 
00000000 l     O .rodata.cst4	00000004 .Lanon.405dc362759b2afb4fa2901f6d947c6b.0
00000000 l     O .rodata..Lanon.405dc362759b2afb4fa2901f6d947c6b.1	00000010 .Lanon.405dc362759b2afb4fa2901f6d947c6b.1
00000004 l     O .rodata.cst4	00000004 .Lanon.405dc362759b2afb4fa2901f6d947c6b.2
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h085f087dbbcc91ecE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h085f087dbbcc91ecE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$5ok_or17h01ed291dc474bb75E	00000000 .text._ZN4core6option15Option$LT$T$GT$5ok_or17h01ed291dc474bb75E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hd178a3272be2153fE	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hd178a3272be2153fE
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7d5f420b4cd7c342E	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7d5f420b4cd7c342E
00000000 l    d  .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h278d0932dbbc17b5E	00000000 .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h278d0932dbbc17b5E
00000000 l    d  .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h9697c7b66d15eeb6E	00000000 .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h9697c7b66d15eeb6E
00000000 l    d  .text._ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4841657dbb84aafbE	00000000 .text._ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4841657dbb84aafbE
00000000 l    d  .rodata..Lanon.405dc362759b2afb4fa2901f6d947c6b.1	00000000 .rodata..Lanon.405dc362759b2afb4fa2901f6d947c6b.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h085f087dbbcc91ecE	00000028 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::field
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000         *UND*	00000000 core::ptr::real_drop_in_place
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$5ok_or17h01ed291dc474bb75E	0000008e core::option::Option<T>::ok_or
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hd178a3272be2153fE	00000006 <T as core::convert::From<T>>::from
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7d5f420b4cd7c342E	0000009a <core::option::Option<T> as core::fmt::Debug>::fmt
00000000 g     F .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h278d0932dbbc17b5E	0000000c <core::option::Option<T> as core::ops::try::Try>::from_error
00000000 g     F .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h9697c7b66d15eeb6E	00000026 <core::option::Option<T> as core::ops::try::Try>::into_result
00000000 g     F .text._ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4841657dbb84aafbE	000000a8 <core::option::Option<T> as core::cmp::PartialEq>::eq



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h085f087dbbcc91ecE:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h085f087dbbcc91ecE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <<&T as core::fmt::Debug>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$5ok_or17h01ed291dc474bb75E:

00000000 <core::option::Option<T>::ok_or>:
_ZN4core6option15Option$LT$T$GT$5ok_or17h01ed291dc474bb75E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:490
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
   a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:492
   c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  10:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  14:	2001      	movs	r0, #1
  16:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  1a:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  1e:	9803      	ldr	r0, [sp, #12]
  20:	2800      	cmp	r0, #0
  22:	9202      	str	r2, [sp, #8]
  24:	9301      	str	r3, [sp, #4]
  26:	9000      	str	r0, [sp, #0]
  28:	d00e      	beq.n	48 <core::option::Option<T>::ok_or+0x48>
  2a:	e7ff      	b.n	2c <core::option::Option<T>::ok_or+0x2c>
  2c:	9800      	ldr	r0, [sp, #0]
  2e:	2801      	cmp	r0, #1
  30:	d001      	beq.n	36 <core::option::Option<T>::ok_or+0x36>
  32:	e7ff      	b.n	34 <core::option::Option<T>::ok_or+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:495
  34:	defe      	udf	#254	; 0xfe
  36:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:492
  38:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  3c:	9904      	ldr	r1, [sp, #16]
  3e:	9108      	str	r1, [sp, #32]
  40:	9908      	ldr	r1, [sp, #32]
  42:	9107      	str	r1, [sp, #28]
  44:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:491
  46:	e005      	b.n	54 <core::option::Option<T>::ok_or+0x54>
  48:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:493
  4a:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  4e:	2001      	movs	r0, #1
  50:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:491
  52:	e7ff      	b.n	54 <core::option::Option<T>::ok_or+0x54>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:495
  54:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  58:	07c0      	lsls	r0, r0, #31
  5a:	2800      	cmp	r0, #0
  5c:	d104      	bne.n	68 <core::option::Option<T>::ok_or+0x68>
  5e:	e7ff      	b.n	60 <core::option::Option<T>::ok_or+0x60>
  60:	9803      	ldr	r0, [sp, #12]
  62:	2801      	cmp	r0, #1
  64:	d008      	beq.n	78 <core::option::Option<T>::ok_or+0x78>
  66:	e011      	b.n	8c <core::option::Option<T>::ok_or+0x8c>
  68:	2000      	movs	r0, #0
  6a:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  6e:	e7f7      	b.n	60 <core::option::Option<T>::ok_or+0x60>
  70:	9806      	ldr	r0, [sp, #24]
  72:	9907      	ldr	r1, [sp, #28]
  74:	b00a      	add	sp, #40	; 0x28
  76:	4770      	bx	lr
  78:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  7c:	07c0      	lsls	r0, r0, #31
  7e:	2800      	cmp	r0, #0
  80:	d0f6      	beq.n	70 <core::option::Option<T>::ok_or+0x70>
  82:	e7ff      	b.n	84 <core::option::Option<T>::ok_or+0x84>
  84:	2000      	movs	r0, #0
  86:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  8a:	e7f1      	b.n	70 <core::option::Option<T>::ok_or+0x70>
  8c:	e7f0      	b.n	70 <core::option::Option<T>::ok_or+0x70>

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hd178a3272be2153fE:

00000000 <<T as core::convert::From<T>>::from>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hd178a3272be2153fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b081      	sub	sp, #4
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7d5f420b4cd7c342E:

00000000 <<core::option::Option<T> as core::fmt::Debug>::fmt>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7d5f420b4cd7c342E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x32>
  26:	e7ff      	b.n	28 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x54>
  2e:	e7ff      	b.n	30 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  44:	e7ff      	b.n	46 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x52>
  52:	e01e      	b.n	92 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  6a:	e7ff      	b.n	6c <<core::option::Option<T> as core::fmt::Debug>::fmt+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::field>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x90>
  90:	e7ff      	b.n	92 <<core::option::Option<T> as core::fmt::Debug>::fmt+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h278d0932dbbc17b5E:

00000000 <<core::option::Option<T> as core::ops::try::Try>::from_error>:
_ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h278d0932dbbc17b5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:1412
   0:	b082      	sub	sp, #8
   2:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:1413
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:1414
   6:	9801      	ldr	r0, [sp, #4]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h9697c7b66d15eeb6E:

00000000 <<core::option::Option<T> as core::ops::try::Try>::into_result>:
_ZN69_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h9697c7b66d15eeb6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:1402
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:1403
   c:	9805      	ldr	r0, [sp, #20]
   e:	9906      	ldr	r1, [sp, #24]
  10:	9204      	str	r2, [sp, #16]
  12:	9303      	str	r3, [sp, #12]
  14:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::ops::try::Try>::into_result>
  18:	9002      	str	r0, [sp, #8]
  1a:	9101      	str	r1, [sp, #4]
  1c:	e7ff      	b.n	1e <<core::option::Option<T> as core::ops::try::Try>::into_result+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:1404
  1e:	9802      	ldr	r0, [sp, #8]
  20:	9901      	ldr	r1, [sp, #4]
  22:	b008      	add	sp, #32
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4841657dbb84aafbE:

00000000 <<core::option::Option<T> as core::cmp::PartialEq>::eq>:
_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h4841657dbb84aafbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b094      	sub	sp, #80	; 0x50
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	9108      	str	r1, [sp, #32]
   c:	9807      	ldr	r0, [sp, #28]
   e:	6800      	ldr	r0, [r0, #0]
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	f04f 0100 	mov.w	r1, #0
  1a:	9111      	str	r1, [sp, #68]	; 0x44
  1c:	9010      	str	r0, [sp, #64]	; 0x40
  1e:	9810      	ldr	r0, [sp, #64]	; 0x40
  20:	9911      	ldr	r1, [sp, #68]	; 0x44
  22:	9206      	str	r2, [sp, #24]
  24:	9305      	str	r3, [sp, #20]
  26:	9004      	str	r0, [sp, #16]
  28:	9103      	str	r1, [sp, #12]
  2a:	e7ff      	b.n	2c <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x2c>
  2c:	9804      	ldr	r0, [sp, #16]
  2e:	900a      	str	r0, [sp, #40]	; 0x28
  30:	9908      	ldr	r1, [sp, #32]
  32:	6809      	ldr	r1, [r1, #0]
  34:	2900      	cmp	r1, #0
  36:	bf18      	it	ne
  38:	2101      	movne	r1, #1
  3a:	f04f 0200 	mov.w	r2, #0
  3e:	9213      	str	r2, [sp, #76]	; 0x4c
  40:	9112      	str	r1, [sp, #72]	; 0x48
  42:	9912      	ldr	r1, [sp, #72]	; 0x48
  44:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  46:	9102      	str	r1, [sp, #8]
  48:	9201      	str	r2, [sp, #4]
  4a:	e7ff      	b.n	4c <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x4c>
  4c:	9802      	ldr	r0, [sp, #8]
  4e:	900b      	str	r0, [sp, #44]	; 0x2c
  50:	990a      	ldr	r1, [sp, #40]	; 0x28
  52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  54:	4291      	cmp	r1, r2
  56:	d109      	bne.n	6c <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x6c>
  58:	e7ff      	b.n	5a <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9908      	ldr	r1, [sp, #32]
  5e:	900c      	str	r0, [sp, #48]	; 0x30
  60:	910d      	str	r1, [sp, #52]	; 0x34
  62:	980c      	ldr	r0, [sp, #48]	; 0x30
  64:	6800      	ldr	r0, [r0, #0]
  66:	2800      	cmp	r0, #0
  68:	d113      	bne.n	92 <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x92>
  6a:	e00e      	b.n	8a <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x8a>
  6c:	2000      	movs	r0, #0
  6e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  72:	e015      	b.n	a0 <<core::option::Option<T> as core::cmp::PartialEq>::eq+0xa0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  74:	980c      	ldr	r0, [sp, #48]	; 0x30
  76:	900e      	str	r0, [sp, #56]	; 0x38
  78:	980d      	ldr	r0, [sp, #52]	; 0x34
  7a:	900f      	str	r0, [sp, #60]	; 0x3c
  7c:	980e      	ldr	r0, [sp, #56]	; 0x38
  7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  80:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq>
  84:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  88:	e008      	b.n	9c <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x9c>
  8a:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  8c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  90:	e005      	b.n	9e <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x9e>
  92:	980d      	ldr	r0, [sp, #52]	; 0x34
  94:	6800      	ldr	r0, [r0, #0]
  96:	2800      	cmp	r0, #0
  98:	d1ec      	bne.n	74 <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x74>
  9a:	e7f6      	b.n	8a <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x8a>
  9c:	e7ff      	b.n	9e <<core::option::Option<T> as core::cmp::PartialEq>::eq+0x9e>
  9e:	e7ff      	b.n	a0 <<core::option::Option<T> as core::cmp::PartialEq>::eq+0xa0>
  a0:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  a4:	b014      	add	sp, #80	; 0x50
  a6:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.4d5ccje4j7mt3qfx.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4d5ccje4j7mt3qfx
00000433 l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
00000409 l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
0000044a l       .debug_str	00000000 
0000044c l       .debug_str	00000000 
00000452 l       .debug_str	00000000 
00000458 l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
00000462 l       .debug_str	00000000 
0000046d l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000095 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000ab l       .debug_str	00000000 
000000bd l       .debug_str	00000000 
000000ce l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
000002fe l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17h120be6b054a9276dE	00000000 .text._ZN4core3ptr19swap_nonoverlapping17h120be6b054a9276dE
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17h141d38c8b2741678E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17h141d38c8b2741678E
00000000 l    d  .text._ZN4core3ptr4read17h9ed0f176d8dc7ce6E	00000000 .text._ZN4core3ptr4read17h9ed0f176d8dc7ce6E
00000000 l    d  .text._ZN4core3ptr5write17ha97c4433652008c2E	00000000 .text._ZN4core3ptr5write17ha97c4433652008c2E
00000000 l    d  .text._ZN4core3ptr8null_mut17h9312c79e2753bdc8E	00000000 .text._ZN4core3ptr8null_mut17h9312c79e2753bdc8E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::mem::size_of
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17h120be6b054a9276dE	00000042 core::ptr::swap_nonoverlapping
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17h141d38c8b2741678E	00000054 core::ptr::swap_nonoverlapping_one
00000000         *UND*	00000000 .hidden core::ptr::swap_nonoverlapping_bytes
00000000 g     F .text._ZN4core3ptr4read17h9ed0f176d8dc7ce6E	00000042 core::ptr::read
00000000 g     F .text._ZN4core3ptr5write17ha97c4433652008c2E	00000018 core::ptr::write
00000000 g     F .text._ZN4core3ptr8null_mut17h9312c79e2753bdc8E	00000004 core::ptr::null_mut



Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17h120be6b054a9276dE:

00000000 <core::ptr::swap_nonoverlapping>:
_ZN4core3ptr19swap_nonoverlapping17h120be6b054a9276dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:349
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:350
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:351
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:352
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <core::mem::size_of>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <core::ptr::swap_nonoverlapping+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:353
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_bytes>
  3c:	e7ff      	b.n	3e <core::ptr::swap_nonoverlapping+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:354
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17h141d38c8b2741678E:

00000000 <core::ptr::swap_nonoverlapping_one>:
_ZN4core3ptr23swap_nonoverlapping_one17h141d38c8b2741678E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:357
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <core::mem::size_of>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <core::ptr::swap_nonoverlapping_one+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d811      	bhi.n	42 <core::ptr::swap_nonoverlapping_one+0x42>
  1e:	e7ff      	b.n	20 <core::ptr::swap_nonoverlapping_one+0x20>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:361
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  26:	9005      	str	r0, [sp, #20]
  28:	e7ff      	b.n	2a <core::ptr::swap_nonoverlapping_one+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:362
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9903      	ldr	r1, [sp, #12]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  34:	e7ff      	b.n	36 <core::ptr::swap_nonoverlapping_one+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:363
  36:	9804      	ldr	r0, [sp, #16]
  38:	9905      	ldr	r1, [sp, #20]
  3a:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  3e:	e7ff      	b.n	40 <core::ptr::swap_nonoverlapping_one+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  40:	e006      	b.n	50 <core::ptr::swap_nonoverlapping_one+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:365
  42:	9803      	ldr	r0, [sp, #12]
  44:	9904      	ldr	r1, [sp, #16]
  46:	2201      	movs	r2, #1
  48:	f7ff fffe 	bl	0 <core::ptr::swap_nonoverlapping_one>
  4c:	e7ff      	b.n	4e <core::ptr::swap_nonoverlapping_one+0x4e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  4e:	e7ff      	b.n	50 <core::ptr::swap_nonoverlapping_one+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:367
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17h9ed0f176d8dc7ce6E:

00000000 <core::ptr::read>:
_ZN4core3ptr4read17h9ed0f176d8dc7ce6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h9b7e920891f7230aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17h9ed0f176d8dc7ce6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <core::ptr::read+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h20d08f95ec329709E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hca2f7d9a8c6d78abE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17h9ed0f176d8dc7ce6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <core::ptr::read+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
  2c:	e7ff      	b.n	2e <core::ptr::read+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hd98aa4a033c11c7aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h2ad94d8635503022E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17h9ed0f176d8dc7ce6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <core::ptr::read+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17ha97c4433652008c2E:

00000000 <core::ptr::write>:
_ZN4core3ptr5write17ha97c4433652008c2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:733
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:734
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:735
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr8null_mut17h9312c79e2753bdc8E:

00000000 <core::ptr::null_mut>:
_ZN4core3ptr8null_mut17h9312c79e2753bdc8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:229
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.4nczjhebsssr7ijh.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4nczjhebsssr7ijh
00000bde l       .debug_str	00000000 
00000b65 l       .debug_str	00000000 
00000b6c l       .debug_str	00000000 
00000b70 l       .debug_str	00000000 
00000b79 l       .debug_str	00000000 
00000b7e l       .debug_str	00000000 
00000b88 l       .debug_str	00000000 
00000b8d l       .debug_str	00000000 
00000b93 l       .debug_str	00000000 
00000b98 l       .debug_str	00000000 
00000b9d l       .debug_str	00000000 
00000ba4 l       .debug_str	00000000 
00000bb0 l       .debug_str	00000000 
00000bb8 l       .debug_str	00000000 
00000bc1 l       .debug_str	00000000 
00000bc6 l       .debug_str	00000000 
00000bc9 l       .debug_str	00000000 
00000bd2 l       .debug_str	00000000 
00000bd9 l       .debug_str	00000000 
00000be3 l       .debug_str	00000000 
00000be9 l       .debug_str	00000000 
00000bf3 l       .debug_str	00000000 
00000bf6 l       .debug_str	00000000 
00000bfc l       .debug_str	00000000 
00000c06 l       .debug_str	00000000 
00000c0e l       .debug_str	00000000 
00000c14 l       .debug_str	00000000 
00000c1a l       .debug_str	00000000 
00000c25 l       .debug_str	00000000 
00000c2e l       .debug_str	00000000 
00000c51 l       .debug_str	00000000 
00000c70 l       .debug_str	00000000 
00000c97 l       .debug_str	00000000 
00000c9c l       .debug_str	00000000 
00000ca2 l       .debug_str	00000000 
00000ca5 l       .debug_str	00000000 
00000cb4 l       .debug_str	00000000 
00000cbb l       .debug_str	00000000 
00000cbf l       .debug_str	00000000 
00000cc8 l       .debug_str	00000000 
00000cd0 l       .debug_str	00000000 
00000cd8 l       .debug_str	00000000 
00000cdf l       .debug_str	00000000 
00000ceb l       .debug_str	00000000 
00000cf7 l       .debug_str	00000000 
00000d10 l       .debug_str	00000000 
00000d15 l       .debug_str	00000000 
00000d26 l       .debug_str	00000000 
00000d30 l       .debug_str	00000000 
00000d3e l       .debug_str	00000000 
00000d42 l       .debug_str	00000000 
00000d4d l       .debug_str	00000000 
00000d54 l       .debug_str	00000000 
00000d5a l       .debug_str	00000000 
00000d5e l       .debug_str	00000000 
00000d62 l       .debug_str	00000000 
00000d6a l       .debug_str	00000000 
00000d81 l       .debug_str	00000000 
00000da5 l       .debug_str	00000000 
00000dc1 l       .debug_str	00000000 
00000dcb l       .debug_str	00000000 
00000de5 l       .debug_str	00000000 
00000e43 l       .debug_str	00000000 
00000e4e l       .debug_str	00000000 
00000e6b l       .debug_str	00000000 
00000e84 l       .debug_str	00000000 
00000e8e l       .debug_str	00000000 
00000ea4 l       .debug_str	00000000 
00000ea8 l       .debug_str	00000000 
00000ed3 l       .debug_str	00000000 
00000eff l       .debug_str	00000000 
00000f30 l       .debug_str	00000000 
00000f36 l       .debug_str	00000000 
00000f3c l       .debug_str	00000000 
00000f46 l       .debug_str	00000000 
00000f4c l       .debug_str	00000000 
00000f57 l       .debug_str	00000000 
00000f59 l       .debug_str	00000000 
00000f6d l       .debug_str	00000000 
00000f76 l       .debug_str	00000000 
00000f7d l       .debug_str	00000000 
00000f88 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000bd l       .debug_str	00000000 
000000c0 l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002b1 l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
000002ef l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003a6 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ae l       .debug_str	00000000 
000003b4 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
000003e5 l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
0000040b l       .debug_str	00000000 
0000044c l       .debug_str	00000000 
00000455 l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
00000465 l       .debug_str	00000000 
0000046b l       .debug_str	00000000 
00000470 l       .debug_str	00000000 
00000475 l       .debug_str	00000000 
000004ce l       .debug_str	00000000 
000004e3 l       .debug_str	00000000 
00000533 l       .debug_str	00000000 
0000053f l       .debug_str	00000000 
00000591 l       .debug_str	00000000 
0000059f l       .debug_str	00000000 
000005eb l       .debug_str	00000000 
000005f4 l       .debug_str	00000000 
00000647 l       .debug_str	00000000 
00000656 l       .debug_str	00000000 
00000683 l       .debug_str	00000000 
000006d3 l       .debug_str	00000000 
000006df l       .debug_str	00000000 
0000072a l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
00000783 l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
000007d8 l       .debug_str	00000000 
000007dd l       .debug_str	00000000 
0000082d l       .debug_str	00000000 
00000839 l       .debug_str	00000000 
000008be l       .debug_str	00000000 
000008d4 l       .debug_str	00000000 
00000950 l       .debug_str	00000000 
000009d0 l       .debug_str	00000000 
00000a3f l       .debug_str	00000000 
00000a42 l       .debug_str	00000000 
00000a47 l       .debug_str	00000000 
00000ab3 l       .debug_str	00000000 
00000ae4 l       .debug_str	00000000 
00000ae8 l       .debug_str	00000000 
00000aec l       .debug_str	00000000 
00000af4 l       .debug_str	00000000 
00000af9 l       .debug_str	00000000 
00000b01 l       .debug_str	00000000 
00000b06 l       .debug_str	00000000 
00000b14 l       .debug_str	00000000 
00000b1a l       .debug_str	00000000 
00000b23 l       .debug_str	00000000 
00000b26 l       .debug_str	00000000 
00000b2b l       .debug_str	00000000 
00000b36 l       .debug_str	00000000 
00000b38 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.0	00000001 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.0
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.1	00000004 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.1
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.10	0000000d .Lanon.b58d56a8b1ebe46c73593c9cf848a121.10
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.11	00000001 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.11
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.14	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.14
00000000 l     O .rodata.cst4	00000004 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.15
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.16	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.16
00000000 l     O .rodata.cst16	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.17
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.18	00000018 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.18
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.19	00000009 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.19
00000004 l     O .rodata.cst4	00000004 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.20
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.21	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.21
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.23	00000018 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.23
00000008 l     O .rodata.cst4	00000004 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.24
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.28	00000018 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.28
00000000 l     O .rodata.cst8	00000008 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.29
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.30	00000008 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.30
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.31	00000000 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.31
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.32	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.32
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.33	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.33
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.34	0000000e .Lanon.b58d56a8b1ebe46c73593c9cf848a121.34
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.35	00000002 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.35
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.4	00000018 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.4
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.5	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.5
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.7	00000018 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.7
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.8	00000010 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.8
00000000 l     O .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.9	00000018 .Lanon.b58d56a8b1ebe46c73593c9cf848a121.9
00000000 l     O .bss._ZN6mynewt8encoding12coap_context13cbor_encoder017h2347c3409b146906E	00000010 mynewt::encoding::coap_context::cbor_encoder0
00000000 l     O .bss._ZN6mynewt8encoding12coap_context13cbor_encoder117hafd301b37af376a3E	00000010 mynewt::encoding::coap_context::cbor_encoder1
00000000 l     F .text._ZN82_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h6c5b3e1d28ac4999E	00000068 <mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq
00000000 l     O .rodata.str.0	00000028 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext20json_set_text_string17hb2f9a85845ba70fdE	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext20json_set_text_string17hb2f9a85845ba70fdE
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext11key_to_cstr17h22ec0e6a0be240bcE	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext11key_to_cstr17h22ec0e6a0be240bcE
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext13value_to_cstr17h82bec2845e222ac6E	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext13value_to_cstr17h82bec2845e222ac6E
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext8cstr_len17hdf8e1577870a82c6E	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext8cstr_len17hdf8e1577870a82c6E
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext14global_encoder17hce2b30a074c676e7E	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext14global_encoder17hce2b30a074c676e7E
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext11new_encoder17hc5b93989eb62ea03E	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext11new_encoder17hc5b93989eb62ea03E
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext7encoder17h27f67f0bec04557eE	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext7encoder17h27f67f0bec04557eE
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext12check_result17h2148bd3a376a34c7E	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext12check_result17h2148bd3a376a34c7E
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext4fail17h8c26559d3eca4000E	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext4fail17h8c26559d3eca4000E
00000000 l    d  .text._ZN6mynewt8encoding12coap_context11CoapContext11to_void_ptr17h46c73b5777181df8E	00000000 .text._ZN6mynewt8encoding12coap_context11CoapContext11to_void_ptr17h46c73b5777181df8E
00000000 l    d  .text._ZN84_$LT$$u5b$u8$u5d$$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hb8819fc7512cfc57E	00000000 .text._ZN84_$LT$$u5b$u8$u5d$$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hb8819fc7512cfc57E
00000000 l    d  .text._ZN75_$LT$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hc8b501c00991f8aaE	00000000 .text._ZN75_$LT$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hc8b501c00991f8aaE
00000000 l    d  .text._ZN79_$LT$$RF$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17h374824c48b5b91b9E	00000000 .text._ZN79_$LT$$RF$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17h374824c48b5b91b9E
00000000 l    d  .text._ZN82_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h6c5b3e1d28ac4999E	00000000 .text._ZN82_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h6c5b3e1d28ac4999E
00000000 l    d  .text._ZN78_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h02ae38b1413cec15E	00000000 .text._ZN78_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h02ae38b1413cec15E
00000000 l    d  .bss._ZN6mynewt8encoding12coap_context13cbor_encoder017h2347c3409b146906E	00000000 .bss._ZN6mynewt8encoding12coap_context13cbor_encoder017h2347c3409b146906E
00000000 l    d  .bss._ZN6mynewt8encoding12coap_context13cbor_encoder117hafd301b37af376a3E	00000000 .bss._ZN6mynewt8encoding12coap_context13cbor_encoder117hafd301b37af376a3E
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.0	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.0
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.2	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.2
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.3	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.3
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.6	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.6
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.12	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.12
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.13	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.13
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.22	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.22
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.25	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.25
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.26	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.26
00000000 l    d  .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.27	00000000 .rodata..Lanon.b58d56a8b1ebe46c73593c9cf848a121.27
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000         *UND*	00000000 core::slice::<impl [T]>::copy_from_slice
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000         *UND*	00000000 core::slice::<impl [T]>::last
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000         *UND*	00000000 core::slice::<impl core::ops::index::IndexMut<I> for [T]>::index_mut
00000000         *UND*	00000000 core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq
00000000         *UND*	00000000 core::panicking::panic_bounds_check
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 core::panicking::panic_fmt
00000000         *UND*	00000000 <core::fmt::Arguments as core::fmt::Display>::fmt
00000000         *UND*	00000000 mynewt::sys::console::print
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext11key_to_cstr17h22ec0e6a0be240bcE	000000ea mynewt::encoding::coap_context::CoapContext::key_to_cstr
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext11new_encoder17hc5b93989eb62ea03E	000000f4 mynewt::encoding::coap_context::CoapContext::new_encoder
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext11to_void_ptr17h46c73b5777181df8E	00000012 mynewt::encoding::coap_context::CoapContext::to_void_ptr
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext12check_result17h2148bd3a376a34c7E	000000fe mynewt::encoding::coap_context::CoapContext::check_result
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext13value_to_cstr17h82bec2845e222ac6E	000000f2 mynewt::encoding::coap_context::CoapContext::value_to_cstr
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext14global_encoder17hce2b30a074c676e7E	00000014 mynewt::encoding::coap_context::CoapContext::global_encoder
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext20json_set_text_string17hb2f9a85845ba70fdE	000000b2 mynewt::encoding::coap_context::CoapContext::json_set_text_string
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext4fail17h8c26559d3eca4000E	0000010a mynewt::encoding::coap_context::CoapContext::fail
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext7encoder17h27f67f0bec04557eE	0000012e mynewt::encoding::coap_context::CoapContext::encoder
00000000 g     F .text._ZN6mynewt8encoding12coap_context11CoapContext8cstr_len17hdf8e1577870a82c6E	00000082 mynewt::encoding::coap_context::CoapContext::cstr_len
00000000 g     O .bss._ZN6mynewt8encoding12coap_context12COAP_CONTEXT17hf19ab5ae085f8eadE	00000040 mynewt::encoding::coap_context::COAP_CONTEXT
00000000         *UND*	00000000 <core::option::Option<T> as core::cmp::PartialEq>::eq
00000000 g     F .text._ZN75_$LT$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hc8b501c00991f8aaE	00000030 <str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul
00000000 g     F .text._ZN78_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h02ae38b1413cec15E	00000078 <mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt
00000000 g     F .text._ZN79_$LT$$RF$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17h374824c48b5b91b9E	0000002c <&str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul
00000000 g     F .text._ZN84_$LT$$u5b$u8$u5d$$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hb8819fc7512cfc57E	00000016 <[u8] as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul
00000000         *UND*	00000000 g_encoder
00000000         *UND*	00000000 json_helper_set_text_string
00000000         *UND*	00000000 root_map



Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext20json_set_text_string17hb2f9a85845ba70fdE:

00000000 <mynewt::encoding::coap_context::CoapContext::json_set_text_string>:
_ZN6mynewt8encoding12coap_context11CoapContext20json_set_text_string17hb2f9a85845ba70fdE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:34
static mut cbor_encoder0: CborEncoder = fill_zero!(CborEncoder);
static mut cbor_encoder1: CborEncoder = fill_zero!(CborEncoder);

impl CoapContext {

    pub fn json_set_text_string(&mut self, key: &Strn, value: &Strn) {
   0:	b580      	push	{r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:37
        let key_cstr: *const u8 =
            match key.rep {
                StrnRep::ByteStr(bs) => { self.key_to_cstr(bs) }
  10:	9808      	ldr	r0, [sp, #32]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9306      	str	r3, [sp, #24]
  1a:	f8cd c014 	str.w	ip, [sp, #20]
  1e:	f8cd e010 	str.w	lr, [sp, #16]
  22:	9003      	str	r0, [sp, #12]
  24:	d006      	beq.n	34 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x34>
  26:	e7ff      	b.n	28 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x28>
  28:	9803      	ldr	r0, [sp, #12]
  2a:	b2c1      	uxtb	r1, r0
  2c:	2901      	cmp	r1, #1
  2e:	d00e      	beq.n	4e <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x4e>
  30:	e7ff      	b.n	32 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x32>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:52
                self.to_void_ptr(),
                key_cstr as *const c_char,
                value_cstr as *const c_char
            )
        };
    }
  32:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:37
                StrnRep::ByteStr(bs) => { self.key_to_cstr(bs) }
  34:	9808      	ldr	r0, [sp, #32]
  36:	6841      	ldr	r1, [r0, #4]
  38:	6880      	ldr	r0, [r0, #8]
  3a:	910b      	str	r1, [sp, #44]	; 0x2c
  3c:	900c      	str	r0, [sp, #48]	; 0x30
  3e:	9807      	ldr	r0, [sp, #28]
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  44:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::json_set_text_string>
  48:	900a      	str	r0, [sp, #40]	; 0x28
  4a:	e7ff      	b.n	4c <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x4c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:36
            match key.rep {
  4c:	e005      	b.n	5a <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x5a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:38
                StrnRep::CStr(cstr)  => { cstr }
  4e:	9808      	ldr	r0, [sp, #32]
  50:	6840      	ldr	r0, [r0, #4]
  52:	900d      	str	r0, [sp, #52]	; 0x34
  54:	980d      	ldr	r0, [sp, #52]	; 0x34
  56:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:36
            match key.rep {
  58:	e7ff      	b.n	5a <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x5a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:42
                StrnRep::ByteStr(bs) => { self.value_to_cstr(bs) }
  5a:	9809      	ldr	r0, [sp, #36]	; 0x24
  5c:	7800      	ldrb	r0, [r0, #0]
  5e:	07c1      	lsls	r1, r0, #31
  60:	2900      	cmp	r1, #0
  62:	9002      	str	r0, [sp, #8]
  64:	d005      	beq.n	72 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x72>
  66:	e7ff      	b.n	68 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x68>
  68:	9802      	ldr	r0, [sp, #8]
  6a:	b2c1      	uxtb	r1, r0
  6c:	2901      	cmp	r1, #1
  6e:	d00d      	beq.n	8c <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x8c>
  70:	e7df      	b.n	32 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x32>
  72:	9809      	ldr	r0, [sp, #36]	; 0x24
  74:	6841      	ldr	r1, [r0, #4]
  76:	6880      	ldr	r0, [r0, #8]
  78:	910f      	str	r1, [sp, #60]	; 0x3c
  7a:	9010      	str	r0, [sp, #64]	; 0x40
  7c:	9807      	ldr	r0, [sp, #28]
  7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  80:	9a10      	ldr	r2, [sp, #64]	; 0x40
  82:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::json_set_text_string>
  86:	900e      	str	r0, [sp, #56]	; 0x38
  88:	e7ff      	b.n	8a <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x8a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:41
            match value.rep {
  8a:	e005      	b.n	98 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x98>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:43
                StrnRep::CStr(cstr)  => { cstr }
  8c:	9809      	ldr	r0, [sp, #36]	; 0x24
  8e:	6840      	ldr	r0, [r0, #4]
  90:	9011      	str	r0, [sp, #68]	; 0x44
  92:	9811      	ldr	r0, [sp, #68]	; 0x44
  94:	900e      	str	r0, [sp, #56]	; 0x38
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:41
            match value.rep {
  96:	e7ff      	b.n	98 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0x98>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:47
                self.to_void_ptr(),
  98:	9807      	ldr	r0, [sp, #28]
  9a:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::json_set_text_string>
  9e:	9001      	str	r0, [sp, #4]
  a0:	e7ff      	b.n	a2 <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0xa2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:48
                key_cstr as *const c_char,
  a2:	990a      	ldr	r1, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:49
                value_cstr as *const c_char
  a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:46
            crate::libs::mynewt_rust::json_helper_set_text_string(
  a6:	9801      	ldr	r0, [sp, #4]
  a8:	f7ff fffe 	bl	0 <json_helper_set_text_string>
  ac:	e7ff      	b.n	ae <mynewt::encoding::coap_context::CoapContext::json_set_text_string+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:52
    }
  ae:	b012      	add	sp, #72	; 0x48
  b0:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext11key_to_cstr17h22ec0e6a0be240bcE:

00000000 <mynewt::encoding::coap_context::CoapContext::key_to_cstr>:
_ZN6mynewt8encoding12coap_context11CoapContext11key_to_cstr17h22ec0e6a0be240bcE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:57

    /// Given a key `s`, return a `*char` pointer that is null-terminated. Used for encoding COAP keys.
    /// If `s` is null-terminated, return it as a pointer. Else copy `s` to the static buffer,
    /// append null and return the buffer as a pointer.
    pub fn key_to_cstr(&mut self, s: &[u8]) -> *const u8 {                
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900a      	str	r0, [sp, #40]	; 0x28
   c:	910b      	str	r1, [sp, #44]	; 0x2c
   e:	920c      	str	r2, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:59
        //  If null-terminated, return as pointer.
        if s.last() == Some(&0) { return s.as_ptr() as *const u8; }
  10:	980b      	ldr	r0, [sp, #44]	; 0x2c
  12:	990c      	ldr	r1, [sp, #48]	; 0x30
  14:	9309      	str	r3, [sp, #36]	; 0x24
  16:	f8cd c020 	str.w	ip, [sp, #32]
  1a:	f8cd e01c 	str.w	lr, [sp, #28]
  1e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  22:	900e      	str	r0, [sp, #56]	; 0x38
  24:	e7ff      	b.n	26 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x26>
  26:	f240 0100 	movw	r1, #0
  2a:	f2c0 0100 	movt	r1, #0
  2e:	a80e      	add	r0, sp, #56	; 0x38
  30:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  34:	9006      	str	r0, [sp, #24]
  36:	e7ff      	b.n	38 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x38>
  38:	9806      	ldr	r0, [sp, #24]
  3a:	07c1      	lsls	r1, r0, #31
  3c:	2900      	cmp	r1, #0
  3e:	d00a      	beq.n	56 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x56>
  40:	e7ff      	b.n	42 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x42>
  42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  44:	990c      	ldr	r1, [sp, #48]	; 0x30
  46:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  4a:	900d      	str	r0, [sp, #52]	; 0x34
  4c:	e7ff      	b.n	4e <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x4e>
  4e:	e7ff      	b.n	50 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:65
        //  Else copy into static key buffer and return pointer to buffer.
        assert!(s.len() < COAP_KEY_SIZE, "big key");  //  Key too long
        self.key_buffer[..s.len()].copy_from_slice(s);
        self.key_buffer[s.len()] = 0;
        self.key_buffer.as_ptr() as *const u8
    }
  50:	980d      	ldr	r0, [sp, #52]	; 0x34
  52:	b010      	add	sp, #64	; 0x40
  54:	bd80      	pop	{r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:61
        assert!(s.len() < COAP_KEY_SIZE, "big key");  //  Key too long
  56:	980b      	ldr	r0, [sp, #44]	; 0x2c
  58:	990c      	ldr	r1, [sp, #48]	; 0x30
  5a:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  5e:	9005      	str	r0, [sp, #20]
  60:	e7ff      	b.n	62 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x62>
  62:	9805      	ldr	r0, [sp, #20]
  64:	2820      	cmp	r0, #32
  66:	d307      	bcc.n	78 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x78>
  68:	e7ff      	b.n	6a <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x6a>
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <core::panicking::panic>
  76:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:62
        self.key_buffer[..s.len()].copy_from_slice(s);
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  7e:	9004      	str	r0, [sp, #16]
  80:	4608      	mov	r0, r1
  82:	4611      	mov	r1, r2
  84:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  88:	9003      	str	r0, [sp, #12]
  8a:	e7ff      	b.n	8c <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x8c>
  8c:	9803      	ldr	r0, [sp, #12]
  8e:	900f      	str	r0, [sp, #60]	; 0x3c
  90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  92:	2120      	movs	r1, #32
  94:	9804      	ldr	r0, [sp, #16]
  96:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::IndexMut<I> for [T]>::index_mut>
  9a:	9002      	str	r0, [sp, #8]
  9c:	9101      	str	r1, [sp, #4]
  9e:	e7ff      	b.n	a0 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0xa0>
  a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  a4:	9802      	ldr	r0, [sp, #8]
  a6:	9901      	ldr	r1, [sp, #4]
  a8:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::copy_from_slice>
  ac:	e7ff      	b.n	ae <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:63
        self.key_buffer[s.len()] = 0;
  ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
  b0:	990c      	ldr	r1, [sp, #48]	; 0x30
  b2:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  b6:	9000      	str	r0, [sp, #0]
  b8:	e7ff      	b.n	ba <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0xba>
  ba:	9800      	ldr	r0, [sp, #0]
  bc:	281f      	cmp	r0, #31
  be:	d80b      	bhi.n	d8 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0xd8>
  c0:	e7ff      	b.n	c2 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0xc2>
  c2:	980a      	ldr	r0, [sp, #40]	; 0x28
  c4:	2100      	movs	r1, #0
  c6:	9a00      	ldr	r2, [sp, #0]
  c8:	5481      	strb	r1, [r0, r2]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:64
        self.key_buffer.as_ptr() as *const u8
  ca:	980a      	ldr	r0, [sp, #40]	; 0x28
  cc:	2120      	movs	r1, #32
  ce:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  d2:	900d      	str	r0, [sp, #52]	; 0x34
  d4:	e7ff      	b.n	d6 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0xd6>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:65
    }
  d6:	e7bb      	b.n	50 <mynewt::encoding::coap_context::CoapContext::key_to_cstr+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:63
        self.key_buffer[s.len()] = 0;
  d8:	f240 0000 	movw	r0, #0
  dc:	f2c0 0000 	movt	r0, #0
  e0:	2220      	movs	r2, #32
  e2:	9900      	ldr	r1, [sp, #0]
  e4:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
  e8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext13value_to_cstr17h82bec2845e222ac6E:

00000000 <mynewt::encoding::coap_context::CoapContext::value_to_cstr>:
_ZN6mynewt8encoding12coap_context11CoapContext13value_to_cstr17h82bec2845e222ac6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:70

    /// Given a value `s`, return a `*char` pointer that is null-terminated. Used for encoding COAP values.
    /// If `s` is null-terminated, return it as a pointer. Else copy `s` to the static buffer,
    /// append null and return the buffer as a pointer.
    pub fn value_to_cstr(&mut self, s: &[u8]) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900a      	str	r0, [sp, #40]	; 0x28
   c:	910b      	str	r1, [sp, #44]	; 0x2c
   e:	920c      	str	r2, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:72
        //  If null-terminated, return as pointer.
        if s.last() == Some(&0) { return s.as_ptr() as *const u8; }
  10:	980b      	ldr	r0, [sp, #44]	; 0x2c
  12:	990c      	ldr	r1, [sp, #48]	; 0x30
  14:	9309      	str	r3, [sp, #36]	; 0x24
  16:	f8cd c020 	str.w	ip, [sp, #32]
  1a:	f8cd e01c 	str.w	lr, [sp, #28]
  1e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  22:	900e      	str	r0, [sp, #56]	; 0x38
  24:	e7ff      	b.n	26 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x26>
  26:	f240 0100 	movw	r1, #0
  2a:	f2c0 0100 	movt	r1, #0
  2e:	a80e      	add	r0, sp, #56	; 0x38
  30:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  34:	9006      	str	r0, [sp, #24]
  36:	e7ff      	b.n	38 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x38>
  38:	9806      	ldr	r0, [sp, #24]
  3a:	07c1      	lsls	r1, r0, #31
  3c:	2900      	cmp	r1, #0
  3e:	d00a      	beq.n	56 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x56>
  40:	e7ff      	b.n	42 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x42>
  42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  44:	990c      	ldr	r1, [sp, #48]	; 0x30
  46:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  4a:	900d      	str	r0, [sp, #52]	; 0x34
  4c:	e7ff      	b.n	4e <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x4e>
  4e:	e7ff      	b.n	50 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:78
        //  Else copy into static value buffer and return pointer to buffer.
        assert!(s.len() < COAP_VALUE_SIZE, "big value");  //  Value too long
        self.value_buffer[..s.len()].copy_from_slice(s);
        self.value_buffer[s.len()] = 0;
        self.value_buffer.as_ptr() as *const u8
    }
  50:	980d      	ldr	r0, [sp, #52]	; 0x34
  52:	b010      	add	sp, #64	; 0x40
  54:	bd80      	pop	{r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:74
        assert!(s.len() < COAP_VALUE_SIZE, "big value");  //  Value too long
  56:	980b      	ldr	r0, [sp, #44]	; 0x2c
  58:	990c      	ldr	r1, [sp, #48]	; 0x30
  5a:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  5e:	9005      	str	r0, [sp, #20]
  60:	e7ff      	b.n	62 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x62>
  62:	9805      	ldr	r0, [sp, #20]
  64:	2820      	cmp	r0, #32
  66:	d307      	bcc.n	78 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x78>
  68:	e7ff      	b.n	6a <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x6a>
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <core::panicking::panic>
  76:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:75
        self.value_buffer[..s.len()].copy_from_slice(s);
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	3020      	adds	r0, #32
  7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  80:	9004      	str	r0, [sp, #16]
  82:	4608      	mov	r0, r1
  84:	4611      	mov	r1, r2
  86:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  8a:	9003      	str	r0, [sp, #12]
  8c:	e7ff      	b.n	8e <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x8e>
  8e:	9803      	ldr	r0, [sp, #12]
  90:	900f      	str	r0, [sp, #60]	; 0x3c
  92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  94:	2120      	movs	r1, #32
  96:	9804      	ldr	r0, [sp, #16]
  98:	f7ff fffe 	bl	0 <core::slice::<impl core::ops::index::IndexMut<I> for [T]>::index_mut>
  9c:	9002      	str	r0, [sp, #8]
  9e:	9101      	str	r1, [sp, #4]
  a0:	e7ff      	b.n	a2 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0xa2>
  a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  a6:	9802      	ldr	r0, [sp, #8]
  a8:	9901      	ldr	r1, [sp, #4]
  aa:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::copy_from_slice>
  ae:	e7ff      	b.n	b0 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0xb0>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:76
        self.value_buffer[s.len()] = 0;
  b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  b2:	990c      	ldr	r1, [sp, #48]	; 0x30
  b4:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  b8:	9000      	str	r0, [sp, #0]
  ba:	e7ff      	b.n	bc <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0xbc>
  bc:	9800      	ldr	r0, [sp, #0]
  be:	281f      	cmp	r0, #31
  c0:	d80e      	bhi.n	e0 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0xe0>
  c2:	e7ff      	b.n	c4 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0xc4>
  c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  c6:	9900      	ldr	r1, [sp, #0]
  c8:	4408      	add	r0, r1
  ca:	2200      	movs	r2, #0
  cc:	f880 2020 	strb.w	r2, [r0, #32]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:77
        self.value_buffer.as_ptr() as *const u8
  d0:	980a      	ldr	r0, [sp, #40]	; 0x28
  d2:	3020      	adds	r0, #32
  d4:	2120      	movs	r1, #32
  d6:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  da:	900d      	str	r0, [sp, #52]	; 0x34
  dc:	e7ff      	b.n	de <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0xde>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:78
    }
  de:	e7b7      	b.n	50 <mynewt::encoding::coap_context::CoapContext::value_to_cstr+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:76
        self.value_buffer[s.len()] = 0;
  e0:	f240 0000 	movw	r0, #0
  e4:	f2c0 0000 	movt	r0, #0
  e8:	2220      	movs	r2, #32
  ea:	9900      	ldr	r1, [sp, #0]
  ec:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
  f0:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext8cstr_len17hdf8e1577870a82c6E:

00000000 <mynewt::encoding::coap_context::CoapContext::cstr_len>:
_ZN6mynewt8encoding12coap_context11CoapContext8cstr_len17hdf8e1577870a82c6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:82

    /// Compute the byte length of the string in `s`.
    /// If `s` is null-terminated, return length of `s` - 1. Else return length of `s`.
    pub fn cstr_len(&self, s: &[u8]) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:84
        //  If null-terminated, return length - 1.
        if s.last() == Some(&0) { return s.len() - 1; }
  10:	9808      	ldr	r0, [sp, #32]
  12:	9909      	ldr	r1, [sp, #36]	; 0x24
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c014 	str.w	ip, [sp, #20]
  1a:	f8cd e010 	str.w	lr, [sp, #16]
  1e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  22:	900b      	str	r0, [sp, #44]	; 0x2c
  24:	e7ff      	b.n	26 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x26>
  26:	f240 0100 	movw	r1, #0
  2a:	f2c0 0100 	movt	r1, #0
  2e:	a80b      	add	r0, sp, #44	; 0x2c
  30:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::cmp::PartialEq>::eq>
  34:	9003      	str	r0, [sp, #12]
  36:	e7ff      	b.n	38 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	07c1      	lsls	r1, r0, #31
  3c:	2900      	cmp	r1, #0
  3e:	d012      	beq.n	66 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x66>
  40:	e7ff      	b.n	42 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x42>
  42:	9808      	ldr	r0, [sp, #32]
  44:	9909      	ldr	r1, [sp, #36]	; 0x24
  46:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  4a:	9002      	str	r0, [sp, #8]
  4c:	e7ff      	b.n	4e <mynewt::encoding::coap_context::CoapContext::cstr_len+0x4e>
  4e:	9802      	ldr	r0, [sp, #8]
  50:	1e41      	subs	r1, r0, #1
  52:	2801      	cmp	r0, #1
  54:	9101      	str	r1, [sp, #4]
  56:	d30d      	bcc.n	74 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x74>
  58:	e7ff      	b.n	5a <mynewt::encoding::coap_context::CoapContext::cstr_len+0x5a>
  5a:	9801      	ldr	r0, [sp, #4]
  5c:	900a      	str	r0, [sp, #40]	; 0x28
  5e:	e7ff      	b.n	60 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x60>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:86
        s.len()
    }
  60:	980a      	ldr	r0, [sp, #40]	; 0x28
  62:	b00c      	add	sp, #48	; 0x30
  64:	bd80      	pop	{r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:85
        s.len()
  66:	9808      	ldr	r0, [sp, #32]
  68:	9909      	ldr	r1, [sp, #36]	; 0x24
  6a:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  6e:	900a      	str	r0, [sp, #40]	; 0x28
  70:	e7ff      	b.n	72 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x72>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:86
    }
  72:	e7f5      	b.n	60 <mynewt::encoding::coap_context::CoapContext::cstr_len+0x60>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:84
        if s.last() == Some(&0) { return s.len() - 1; }
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <core::panicking::panic>
  80:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext14global_encoder17hce2b30a074c676e7E:

00000000 <mynewt::encoding::coap_context::CoapContext::global_encoder>:
_ZN6mynewt8encoding12coap_context11CoapContext14global_encoder17hce2b30a074c676e7E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:89

    /// Return the global CBOR encoder
    pub fn global_encoder(&self) -> *mut super::tinycbor::CborEncoder {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:91
        unsafe { &mut super::g_encoder }
    }
   6:	f240 0000 	movw	r0, #0
   a:	f2c0 0000 	movt	r0, #0
   e:	9100      	str	r1, [sp, #0]
  10:	b002      	add	sp, #8
  12:	4770      	bx	lr

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext11new_encoder17hc5b93989eb62ea03E:

00000000 <mynewt::encoding::coap_context::CoapContext::new_encoder>:
_ZN6mynewt8encoding12coap_context11CoapContext11new_encoder17hc5b93989eb62ea03E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:94

    /// Create a new CBOR encoder for the current map or array, e.g. `key=root, suffix=_map` 
    pub fn new_encoder(&self, key: &str, suffix: &str) -> *mut super::tinycbor::CborEncoder {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b094      	sub	sp, #80	; 0x50
   4:	f8dd c060 	ldr.w	ip, [sp, #96]	; 0x60
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9006      	str	r0, [sp, #24]
  12:	9107      	str	r1, [sp, #28]
  14:	9208      	str	r2, [sp, #32]
  16:	9309      	str	r3, [sp, #36]	; 0x24
  18:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:95
        console::print("new_encoder: "); console::print(key); console::print(suffix); console::print("\n");
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	210d      	movs	r1, #13
  26:	f8cd e014 	str.w	lr, [sp, #20]
  2a:	9404      	str	r4, [sp, #16]
  2c:	9503      	str	r5, [sp, #12]
  2e:	9602      	str	r6, [sp, #8]
  30:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  34:	e7ff      	b.n	36 <mynewt::encoding::coap_context::CoapContext::new_encoder+0x36>
  36:	9807      	ldr	r0, [sp, #28]
  38:	9908      	ldr	r1, [sp, #32]
  3a:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  3e:	e7ff      	b.n	40 <mynewt::encoding::coap_context::CoapContext::new_encoder+0x40>
  40:	9809      	ldr	r0, [sp, #36]	; 0x24
  42:	990a      	ldr	r1, [sp, #40]	; 0x28
  44:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  48:	e7ff      	b.n	2 <mynewt::encoding::coap_context::CoapContext::new_encoder+0x2>
  4a:	f240 0000 	movw	r0, #0
  4e:	f2c0 0000 	movt	r0, #0
  52:	2101      	movs	r1, #1
  54:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  58:	e7ff      	b.n	5a <mynewt::encoding::coap_context::CoapContext::new_encoder+0x5a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:97
        //  TODO: Allow multiple keys
        if (key, suffix)      == ("values", _ARRAY) { unsafe { &mut cbor_encoder0 } }
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9908      	ldr	r1, [sp, #32]
  5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  62:	900c      	str	r0, [sp, #48]	; 0x30
  64:	910d      	str	r1, [sp, #52]	; 0x34
  66:	920e      	str	r2, [sp, #56]	; 0x38
  68:	930f      	str	r3, [sp, #60]	; 0x3c
  6a:	f240 0100 	movw	r1, #0
  6e:	f2c0 0100 	movt	r1, #0
  72:	a80c      	add	r0, sp, #48	; 0x30
  74:	f7ff fffe 	bl	0 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq>
  78:	9001      	str	r0, [sp, #4]
  7a:	e7ff      	b.n	7c <mynewt::encoding::coap_context::CoapContext::new_encoder+0x7c>
  7c:	9801      	ldr	r0, [sp, #4]
  7e:	07c1      	lsls	r1, r0, #31
  80:	2900      	cmp	r1, #0
  82:	d006      	beq.n	92 <mynewt::encoding::coap_context::CoapContext::new_encoder+0x92>
  84:	e7ff      	b.n	86 <mynewt::encoding::coap_context::CoapContext::new_encoder+0x86>
  86:	f240 0000 	movw	r0, #0
  8a:	f2c0 0000 	movt	r0, #0
  8e:	900b      	str	r0, [sp, #44]	; 0x2c
  90:	e02d      	b.n	ee <mynewt::encoding::coap_context::CoapContext::new_encoder+0xee>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:98
        else if (key, suffix) == ("values", _MAP)   { unsafe { &mut cbor_encoder1 } }
  92:	9807      	ldr	r0, [sp, #28]
  94:	9908      	ldr	r1, [sp, #32]
  96:	9a09      	ldr	r2, [sp, #36]	; 0x24
  98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  9a:	9010      	str	r0, [sp, #64]	; 0x40
  9c:	9111      	str	r1, [sp, #68]	; 0x44
  9e:	9212      	str	r2, [sp, #72]	; 0x48
  a0:	9313      	str	r3, [sp, #76]	; 0x4c
  a2:	f240 0100 	movw	r1, #0
  a6:	f2c0 0100 	movt	r1, #0
  aa:	a810      	add	r0, sp, #64	; 0x40
  ac:	f7ff fffe 	bl	0 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq>
  b0:	9000      	str	r0, [sp, #0]
  b2:	e7ff      	b.n	b4 <mynewt::encoding::coap_context::CoapContext::new_encoder+0xb4>
  b4:	9800      	ldr	r0, [sp, #0]
  b6:	07c1      	lsls	r1, r0, #31
  b8:	2900      	cmp	r1, #0
  ba:	d006      	beq.n	ca <mynewt::encoding::coap_context::CoapContext::new_encoder+0xca>
  bc:	e7ff      	b.n	be <mynewt::encoding::coap_context::CoapContext::new_encoder+0xbe>
  be:	f240 0000 	movw	r0, #0
  c2:	f2c0 0000 	movt	r0, #0
  c6:	900b      	str	r0, [sp, #44]	; 0x2c
  c8:	e010      	b.n	ec <mynewt::encoding::coap_context::CoapContext::new_encoder+0xec>
  ca:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:100
        else {
            assert!(false, "new_encoder fail");  //  TODO: No such encoder.
  cc:	2800      	cmp	r0, #0
  ce:	d107      	bne.n	e0 <mynewt::encoding::coap_context::CoapContext::new_encoder+0xe0>
  d0:	e7ff      	b.n	d2 <mynewt::encoding::coap_context::CoapContext::new_encoder+0xd2>
  d2:	f240 0000 	movw	r0, #0
  d6:	f2c0 0000 	movt	r0, #0
  da:	f7ff fffe 	bl	0 <core::panicking::panic>
  de:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:101
            unsafe { &mut super::root_map }
  e0:	f240 0000 	movw	r0, #0
  e4:	f2c0 0000 	movt	r0, #0
  e8:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:98
        else if (key, suffix) == ("values", _MAP)   { unsafe { &mut cbor_encoder1 } }
  ea:	e7ff      	b.n	ec <mynewt::encoding::coap_context::CoapContext::new_encoder+0xec>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:97
        if (key, suffix)      == ("values", _ARRAY) { unsafe { &mut cbor_encoder0 } }
  ec:	e7ff      	b.n	ee <mynewt::encoding::coap_context::CoapContext::new_encoder+0xee>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:103
        }        
    }
  ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
  f0:	b014      	add	sp, #80	; 0x50
  f2:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext7encoder17h27f67f0bec04557eE:

00000000 <mynewt::encoding::coap_context::CoapContext::encoder>:
_ZN6mynewt8encoding12coap_context11CoapContext7encoder17h27f67f0bec04557eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:106

    /// Return the CBOR encoder for the current map or array, e.g. `key=root, suffix=_map` 
    pub fn encoder(&self, key: &str, suffix: &str) -> *mut super::tinycbor::CborEncoder {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	f8dd c078 	ldr.w	ip, [sp, #120]	; 0x78
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9008      	str	r0, [sp, #32]
  12:	9109      	str	r1, [sp, #36]	; 0x24
  14:	920a      	str	r2, [sp, #40]	; 0x28
  16:	930b      	str	r3, [sp, #44]	; 0x2c
  18:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:107
        console::print("encoder: "); console::print(key); console::print(suffix); console::print("\n");
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	2109      	movs	r1, #9
  26:	f8cd e01c 	str.w	lr, [sp, #28]
  2a:	9406      	str	r4, [sp, #24]
  2c:	9505      	str	r5, [sp, #20]
  2e:	9604      	str	r6, [sp, #16]
  30:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  34:	e7ff      	b.n	36 <mynewt::encoding::coap_context::CoapContext::encoder+0x36>
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
  38:	990a      	ldr	r1, [sp, #40]	; 0x28
  3a:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  3e:	e7ff      	b.n	40 <mynewt::encoding::coap_context::CoapContext::encoder+0x40>
  40:	980b      	ldr	r0, [sp, #44]	; 0x2c
  42:	990c      	ldr	r1, [sp, #48]	; 0x30
  44:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  48:	e7ff      	b.n	2 <mynewt::encoding::coap_context::CoapContext::encoder+0x2>
  4a:	f240 0000 	movw	r0, #0
  4e:	f2c0 0000 	movt	r0, #0
  52:	2101      	movs	r1, #1
  54:	f7ff fffe 	bl	0 <mynewt::sys::console::print>
  58:	e7ff      	b.n	5a <mynewt::encoding::coap_context::CoapContext::encoder+0x5a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:109
        //  TODO: Allow multiple keys
        if (key, suffix)      == ("root", "_map")   { unsafe { &mut super::root_map } }
  5a:	9809      	ldr	r0, [sp, #36]	; 0x24
  5c:	990a      	ldr	r1, [sp, #40]	; 0x28
  5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  62:	900e      	str	r0, [sp, #56]	; 0x38
  64:	910f      	str	r1, [sp, #60]	; 0x3c
  66:	9210      	str	r2, [sp, #64]	; 0x40
  68:	9311      	str	r3, [sp, #68]	; 0x44
  6a:	f240 0100 	movw	r1, #0
  6e:	f2c0 0100 	movt	r1, #0
  72:	a80e      	add	r0, sp, #56	; 0x38
  74:	f7ff fffe 	bl	0 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq>
  78:	9003      	str	r0, [sp, #12]
  7a:	e7ff      	b.n	7c <mynewt::encoding::coap_context::CoapContext::encoder+0x7c>
  7c:	9803      	ldr	r0, [sp, #12]
  7e:	07c1      	lsls	r1, r0, #31
  80:	2900      	cmp	r1, #0
  82:	d006      	beq.n	92 <mynewt::encoding::coap_context::CoapContext::encoder+0x92>
  84:	e7ff      	b.n	86 <mynewt::encoding::coap_context::CoapContext::encoder+0x86>
  86:	f240 0000 	movw	r0, #0
  8a:	f2c0 0000 	movt	r0, #0
  8e:	900d      	str	r0, [sp, #52]	; 0x34
  90:	e04a      	b.n	128 <mynewt::encoding::coap_context::CoapContext::encoder+0x128>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:110
        else if (key, suffix) == ("values", _ARRAY) { unsafe { &mut cbor_encoder0 } }
  92:	9809      	ldr	r0, [sp, #36]	; 0x24
  94:	990a      	ldr	r1, [sp, #40]	; 0x28
  96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  9a:	9012      	str	r0, [sp, #72]	; 0x48
  9c:	9113      	str	r1, [sp, #76]	; 0x4c
  9e:	9214      	str	r2, [sp, #80]	; 0x50
  a0:	9315      	str	r3, [sp, #84]	; 0x54
  a2:	f240 0100 	movw	r1, #0
  a6:	f2c0 0100 	movt	r1, #0
  aa:	a812      	add	r0, sp, #72	; 0x48
  ac:	f7ff fffe 	bl	0 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq>
  b0:	9002      	str	r0, [sp, #8]
  b2:	e7ff      	b.n	b4 <mynewt::encoding::coap_context::CoapContext::encoder+0xb4>
  b4:	9802      	ldr	r0, [sp, #8]
  b6:	07c1      	lsls	r1, r0, #31
  b8:	2900      	cmp	r1, #0
  ba:	d006      	beq.n	ca <mynewt::encoding::coap_context::CoapContext::encoder+0xca>
  bc:	e7ff      	b.n	be <mynewt::encoding::coap_context::CoapContext::encoder+0xbe>
  be:	f240 0000 	movw	r0, #0
  c2:	f2c0 0000 	movt	r0, #0
  c6:	900d      	str	r0, [sp, #52]	; 0x34
  c8:	e02d      	b.n	126 <mynewt::encoding::coap_context::CoapContext::encoder+0x126>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:111
        else if (key, suffix) == ("values", _MAP)   { unsafe { &mut cbor_encoder1 } }
  ca:	9809      	ldr	r0, [sp, #36]	; 0x24
  cc:	990a      	ldr	r1, [sp, #40]	; 0x28
  ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  d2:	9016      	str	r0, [sp, #88]	; 0x58
  d4:	9117      	str	r1, [sp, #92]	; 0x5c
  d6:	9218      	str	r2, [sp, #96]	; 0x60
  d8:	9319      	str	r3, [sp, #100]	; 0x64
  da:	f240 0100 	movw	r1, #0
  de:	f2c0 0100 	movt	r1, #0
  e2:	a816      	add	r0, sp, #88	; 0x58
  e4:	f7ff fffe 	bl	0 <core::tuple::<impl core::cmp::PartialEq for (A, B)>::eq>
  e8:	9001      	str	r0, [sp, #4]
  ea:	e7ff      	b.n	ec <mynewt::encoding::coap_context::CoapContext::encoder+0xec>
  ec:	9801      	ldr	r0, [sp, #4]
  ee:	07c1      	lsls	r1, r0, #31
  f0:	2900      	cmp	r1, #0
  f2:	d006      	beq.n	102 <mynewt::encoding::coap_context::CoapContext::encoder+0x102>
  f4:	e7ff      	b.n	f6 <mynewt::encoding::coap_context::CoapContext::encoder+0xf6>
  f6:	f240 0000 	movw	r0, #0
  fa:	f2c0 0000 	movt	r0, #0
  fe:	900d      	str	r0, [sp, #52]	; 0x34
 100:	e010      	b.n	124 <mynewt::encoding::coap_context::CoapContext::encoder+0x124>
 102:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:113
        else {
            assert!(false, "encoder fail");  //  TODO: No such encoder.
 104:	2800      	cmp	r0, #0
 106:	d107      	bne.n	118 <mynewt::encoding::coap_context::CoapContext::encoder+0x118>
 108:	e7ff      	b.n	10a <mynewt::encoding::coap_context::CoapContext::encoder+0x10a>
 10a:	f240 0000 	movw	r0, #0
 10e:	f2c0 0000 	movt	r0, #0
 112:	f7ff fffe 	bl	0 <core::panicking::panic>
 116:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:114
            unsafe { &mut super::root_map }
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	900d      	str	r0, [sp, #52]	; 0x34
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:111
        else if (key, suffix) == ("values", _MAP)   { unsafe { &mut cbor_encoder1 } }
 122:	e7ff      	b.n	124 <mynewt::encoding::coap_context::CoapContext::encoder+0x124>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:110
        else if (key, suffix) == ("values", _ARRAY) { unsafe { &mut cbor_encoder0 } }
 124:	e7ff      	b.n	126 <mynewt::encoding::coap_context::CoapContext::encoder+0x126>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:109
        if (key, suffix)      == ("root", "_map")   { unsafe { &mut super::root_map } }
 126:	e7ff      	b.n	128 <mynewt::encoding::coap_context::CoapContext::encoder+0x128>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:116
        }        
    }
 128:	980d      	ldr	r0, [sp, #52]	; 0x34
 12a:	b01a      	add	sp, #104	; 0x68
 12c:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext12check_result17h2148bd3a376a34c7E:

00000000 <mynewt::encoding::coap_context::CoapContext::check_result>:
_ZN6mynewt8encoding12coap_context11CoapContext12check_result17h2148bd3a376a34c7E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:119

    /// Fail the encoding with an error if `res` is non-zero.
    pub fn check_result(&self, res: u32) {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0aa      	sub	sp, #168	; 0xa8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900a      	str	r0, [sp, #40]	; 0x28
   a:	910b      	str	r1, [sp, #44]	; 0x2c
   c:	a80b      	add	r0, sp, #44	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:120
        assert_eq!(res, 0, "enc fail");
   e:	900c      	str	r0, [sp, #48]	; 0x30
  10:	f240 0000 	movw	r0, #0
  14:	f2c0 0000 	movt	r0, #0
  18:	900d      	str	r0, [sp, #52]	; 0x34
  1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  1c:	900e      	str	r0, [sp, #56]	; 0x38
  1e:	980d      	ldr	r0, [sp, #52]	; 0x34
  20:	900f      	str	r0, [sp, #60]	; 0x3c
  22:	980e      	ldr	r0, [sp, #56]	; 0x38
  24:	6800      	ldr	r0, [r0, #0]
  26:	990f      	ldr	r1, [sp, #60]	; 0x3c
  28:	6809      	ldr	r1, [r1, #0]
  2a:	4288      	cmp	r0, r1
  2c:	9209      	str	r2, [sp, #36]	; 0x24
  2e:	9308      	str	r3, [sp, #32]
  30:	d014      	beq.n	5c <mynewt::encoding::coap_context::CoapContext::check_result+0x5c>
  32:	e7ff      	b.n	34 <mynewt::encoding::coap_context::CoapContext::check_result+0x34>
  34:	980e      	ldr	r0, [sp, #56]	; 0x38
  36:	901f      	str	r0, [sp, #124]	; 0x7c
  38:	980f      	ldr	r0, [sp, #60]	; 0x3c
  3a:	9020      	str	r0, [sp, #128]	; 0x80
  3c:	4668      	mov	r0, sp
  3e:	2100      	movs	r1, #0
  40:	6001      	str	r1, [r0, #0]
  42:	f240 0100 	movw	r1, #0
  46:	f2c0 0100 	movt	r1, #0
  4a:	f240 0300 	movw	r3, #0
  4e:	f2c0 0300 	movt	r3, #0
  52:	a821      	add	r0, sp, #132	; 0x84
  54:	2201      	movs	r2, #1
  56:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  5a:	e001      	b.n	60 <mynewt::encoding::coap_context::CoapContext::check_result+0x60>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:121
    }
  5c:	b02a      	add	sp, #168	; 0xa8
  5e:	bdb0      	pop	{r4, r5, r7, pc}
  60:	a81f      	add	r0, sp, #124	; 0x7c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:120
        assert_eq!(res, 0, "enc fail");
  62:	901c      	str	r0, [sp, #112]	; 0x70
  64:	a820      	add	r0, sp, #128	; 0x80
  66:	901d      	str	r0, [sp, #116]	; 0x74
  68:	a821      	add	r0, sp, #132	; 0x84
  6a:	901e      	str	r0, [sp, #120]	; 0x78
  6c:	981c      	ldr	r0, [sp, #112]	; 0x70
  6e:	9027      	str	r0, [sp, #156]	; 0x9c
  70:	981d      	ldr	r0, [sp, #116]	; 0x74
  72:	9028      	str	r0, [sp, #160]	; 0xa0
  74:	981e      	ldr	r0, [sp, #120]	; 0x78
  76:	9029      	str	r0, [sp, #164]	; 0xa4
  78:	9827      	ldr	r0, [sp, #156]	; 0x9c
  7a:	f240 0100 	movw	r1, #0
  7e:	f2c0 0100 	movt	r1, #0
  82:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  86:	9007      	str	r0, [sp, #28]
  88:	9106      	str	r1, [sp, #24]
  8a:	e7ff      	b.n	8c <mynewt::encoding::coap_context::CoapContext::check_result+0x8c>
  8c:	9828      	ldr	r0, [sp, #160]	; 0xa0
  8e:	f240 0100 	movw	r1, #0
  92:	f2c0 0100 	movt	r1, #0
  96:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  9a:	9005      	str	r0, [sp, #20]
  9c:	9104      	str	r1, [sp, #16]
  9e:	e7ff      	b.n	a0 <mynewt::encoding::coap_context::CoapContext::check_result+0xa0>
  a0:	9829      	ldr	r0, [sp, #164]	; 0xa4
  a2:	f240 0100 	movw	r1, #0
  a6:	f2c0 0100 	movt	r1, #0
  aa:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  ae:	9003      	str	r0, [sp, #12]
  b0:	9102      	str	r1, [sp, #8]
  b2:	e7ff      	b.n	b4 <mynewt::encoding::coap_context::CoapContext::check_result+0xb4>
  b4:	9807      	ldr	r0, [sp, #28]
  b6:	9016      	str	r0, [sp, #88]	; 0x58
  b8:	9906      	ldr	r1, [sp, #24]
  ba:	9117      	str	r1, [sp, #92]	; 0x5c
  bc:	9a05      	ldr	r2, [sp, #20]
  be:	9218      	str	r2, [sp, #96]	; 0x60
  c0:	9b04      	ldr	r3, [sp, #16]
  c2:	9319      	str	r3, [sp, #100]	; 0x64
  c4:	f8dd c00c 	ldr.w	ip, [sp, #12]
  c8:	f8cd c068 	str.w	ip, [sp, #104]	; 0x68
  cc:	f8dd e008 	ldr.w	lr, [sp, #8]
  d0:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
  d4:	466c      	mov	r4, sp
  d6:	2503      	movs	r5, #3
  d8:	6025      	str	r5, [r4, #0]
  da:	f240 0100 	movw	r1, #0
  de:	f2c0 0100 	movt	r1, #0
  e2:	a810      	add	r0, sp, #64	; 0x40
  e4:	ab16      	add	r3, sp, #88	; 0x58
  e6:	462a      	mov	r2, r5
  e8:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  ec:	e7ff      	b.n	2 <mynewt::encoding::coap_context::CoapContext::check_result+0x2>
  ee:	f240 0100 	movw	r1, #0
  f2:	f2c0 0100 	movt	r1, #0
  f6:	a810      	add	r0, sp, #64	; 0x40
  f8:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
  fc:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext4fail17h8c26559d3eca4000E:

00000000 <mynewt::encoding::coap_context::CoapContext::fail>:
_ZN6mynewt8encoding12coap_context11CoapContext4fail17h8c26559d3eca4000E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:124

    /// Fail the encoding with an error
    pub fn fail(&mut self, err: CoapError) {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0aa      	sub	sp, #168	; 0xa8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900a      	str	r0, [sp, #40]	; 0x28
   a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   e:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:125
        assert_eq!(err, CoapError::OK, "enc fail");
  12:	900c      	str	r0, [sp, #48]	; 0x30
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	900d      	str	r0, [sp, #52]	; 0x34
  1e:	980c      	ldr	r0, [sp, #48]	; 0x30
  20:	900e      	str	r0, [sp, #56]	; 0x38
  22:	980d      	ldr	r0, [sp, #52]	; 0x34
  24:	900f      	str	r0, [sp, #60]	; 0x3c
  26:	980e      	ldr	r0, [sp, #56]	; 0x38
  28:	990f      	ldr	r1, [sp, #60]	; 0x3c
  2a:	9209      	str	r2, [sp, #36]	; 0x24
  2c:	9308      	str	r3, [sp, #32]
  2e:	f7ff fffe 	bl	0 <mynewt::encoding::coap_context::CoapContext::fail>
  32:	9007      	str	r0, [sp, #28]
  34:	e7ff      	b.n	36 <mynewt::encoding::coap_context::CoapContext::fail+0x36>
  36:	9807      	ldr	r0, [sp, #28]
  38:	07c1      	lsls	r1, r0, #31
  3a:	2900      	cmp	r1, #0
  3c:	d163      	bne.n	106 <mynewt::encoding::coap_context::CoapContext::fail+0x106>
  3e:	e7ff      	b.n	40 <mynewt::encoding::coap_context::CoapContext::fail+0x40>
  40:	980e      	ldr	r0, [sp, #56]	; 0x38
  42:	901f      	str	r0, [sp, #124]	; 0x7c
  44:	980f      	ldr	r0, [sp, #60]	; 0x3c
  46:	9020      	str	r0, [sp, #128]	; 0x80
  48:	4668      	mov	r0, sp
  4a:	2100      	movs	r1, #0
  4c:	6001      	str	r1, [r0, #0]
  4e:	f240 0100 	movw	r1, #0
  52:	f2c0 0100 	movt	r1, #0
  56:	f240 0300 	movw	r3, #0
  5a:	f2c0 0300 	movt	r3, #0
  5e:	a821      	add	r0, sp, #132	; 0x84
  60:	2201      	movs	r2, #1
  62:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  66:	e7ff      	b.n	68 <mynewt::encoding::coap_context::CoapContext::fail+0x68>
  68:	a81f      	add	r0, sp, #124	; 0x7c
  6a:	901c      	str	r0, [sp, #112]	; 0x70
  6c:	a820      	add	r0, sp, #128	; 0x80
  6e:	901d      	str	r0, [sp, #116]	; 0x74
  70:	a821      	add	r0, sp, #132	; 0x84
  72:	901e      	str	r0, [sp, #120]	; 0x78
  74:	981c      	ldr	r0, [sp, #112]	; 0x70
  76:	9027      	str	r0, [sp, #156]	; 0x9c
  78:	981d      	ldr	r0, [sp, #116]	; 0x74
  7a:	9028      	str	r0, [sp, #160]	; 0xa0
  7c:	981e      	ldr	r0, [sp, #120]	; 0x78
  7e:	9029      	str	r0, [sp, #164]	; 0xa4
  80:	9827      	ldr	r0, [sp, #156]	; 0x9c
  82:	f240 0100 	movw	r1, #0
  86:	f2c0 0100 	movt	r1, #0
  8a:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  8e:	9006      	str	r0, [sp, #24]
  90:	9105      	str	r1, [sp, #20]
  92:	e7ff      	b.n	94 <mynewt::encoding::coap_context::CoapContext::fail+0x94>
  94:	9828      	ldr	r0, [sp, #160]	; 0xa0
  96:	f240 0100 	movw	r1, #0
  9a:	f2c0 0100 	movt	r1, #0
  9e:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  a2:	9004      	str	r0, [sp, #16]
  a4:	9103      	str	r1, [sp, #12]
  a6:	e7ff      	b.n	a8 <mynewt::encoding::coap_context::CoapContext::fail+0xa8>
  a8:	9829      	ldr	r0, [sp, #164]	; 0xa4
  aa:	f240 0100 	movw	r1, #0
  ae:	f2c0 0100 	movt	r1, #0
  b2:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  b6:	9002      	str	r0, [sp, #8]
  b8:	9101      	str	r1, [sp, #4]
  ba:	e7ff      	b.n	bc <mynewt::encoding::coap_context::CoapContext::fail+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9016      	str	r0, [sp, #88]	; 0x58
  c0:	9905      	ldr	r1, [sp, #20]
  c2:	9117      	str	r1, [sp, #92]	; 0x5c
  c4:	9a04      	ldr	r2, [sp, #16]
  c6:	9218      	str	r2, [sp, #96]	; 0x60
  c8:	9b03      	ldr	r3, [sp, #12]
  ca:	9319      	str	r3, [sp, #100]	; 0x64
  cc:	f8dd c008 	ldr.w	ip, [sp, #8]
  d0:	f8cd c068 	str.w	ip, [sp, #104]	; 0x68
  d4:	f8dd e004 	ldr.w	lr, [sp, #4]
  d8:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
  dc:	466c      	mov	r4, sp
  de:	2503      	movs	r5, #3
  e0:	6025      	str	r5, [r4, #0]
  e2:	f240 0100 	movw	r1, #0
  e6:	f2c0 0100 	movt	r1, #0
  ea:	a810      	add	r0, sp, #64	; 0x40
  ec:	ab16      	add	r3, sp, #88	; 0x58
  ee:	462a      	mov	r2, r5
  f0:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  f4:	e7ff      	b.n	2 <mynewt::encoding::coap_context::CoapContext::fail+0x2>
  f6:	f240 0100 	movw	r1, #0
  fa:	f2c0 0100 	movt	r1, #0
  fe:	a810      	add	r0, sp, #64	; 0x40
 100:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 104:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:126
    }
 106:	b02a      	add	sp, #168	; 0xa8
 108:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN6mynewt8encoding12coap_context11CoapContext11to_void_ptr17h46c73b5777181df8E:

00000000 <mynewt::encoding::coap_context::CoapContext::to_void_ptr>:
_ZN6mynewt8encoding12coap_context11CoapContext11to_void_ptr17h46c73b5777181df8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:129

    /// Cast itself as a `*mut c_void`
    pub fn to_void_ptr(&mut self) -> *mut c_void {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:130
        let ptr: *mut CoapContext = self;
   6:	9801      	ldr	r0, [sp, #4]
   8:	9002      	str	r0, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:131
        ptr as *mut c_void
   a:	9802      	ldr	r0, [sp, #8]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:132
    }
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$$u5b$u8$u5d$$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hb8819fc7512cfc57E:

00000000 <<[u8] as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>:
_ZN84_$LT$$u5b$u8$u5d$$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hb8819fc7512cfc57E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:153
}

/// Convert the type to array of bytes that may or may not end with null
impl ToBytesOptionalNull for [u8] {
    /// Convert the type to array of bytes that may or may not end with null
    fn to_bytes_optional_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:154
        self
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:155
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN75_$LT$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hc8b501c00991f8aaE:

00000000 <<str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>:
_ZN75_$LT$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hc8b501c00991f8aaE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:161
}

/// Convert the type to array of bytes that may or may not end with null
impl ToBytesOptionalNull for str {
    /// Convert the type to array of bytes that may or may not end with null
    fn to_bytes_optional_nul(&self) -> &[u8] {
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:162
        self.as_bytes()
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	9006      	str	r0, [sp, #24]
  10:	9107      	str	r1, [sp, #28]
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  12:	9806      	ldr	r0, [sp, #24]
  14:	9907      	ldr	r1, [sp, #28]
  16:	9008      	str	r0, [sp, #32]
  18:	9109      	str	r1, [sp, #36]	; 0x24
  1a:	9808      	ldr	r0, [sp, #32]
  1c:	9909      	ldr	r1, [sp, #36]	; 0x24
_ZN75_$LT$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17hc8b501c00991f8aaE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:162
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9001      	str	r0, [sp, #4]
  24:	9100      	str	r1, [sp, #0]
  26:	e7ff      	b.n	28 <<str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x28>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:163
    }
  28:	9801      	ldr	r0, [sp, #4]
  2a:	9900      	ldr	r1, [sp, #0]
  2c:	b00a      	add	sp, #40	; 0x28
  2e:	4770      	bx	lr

Disassembly of section .text._ZN79_$LT$$RF$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17h374824c48b5b91b9E:

00000000 <<&str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul>:
_ZN79_$LT$$RF$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17h374824c48b5b91b9E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:169
}

/// Convert the type to array of bytes that may or may not end with null
impl ToBytesOptionalNull for &str {
    /// Convert the type to array of bytes that may or may not end with null
    fn to_bytes_optional_nul(&self) -> &[u8] {
   0:	b088      	sub	sp, #32
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:170
        self.as_bytes()
   6:	9803      	ldr	r0, [sp, #12]
   8:	6802      	ldr	r2, [r0, #0]
   a:	6840      	ldr	r0, [r0, #4]
   c:	9204      	str	r2, [sp, #16]
   e:	9005      	str	r0, [sp, #20]
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  10:	9804      	ldr	r0, [sp, #16]
  12:	9a05      	ldr	r2, [sp, #20]
  14:	9006      	str	r0, [sp, #24]
  16:	9207      	str	r2, [sp, #28]
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9a07      	ldr	r2, [sp, #28]
_ZN79_$LT$$RF$str$u20$as$u20$mynewt..encoding..coap_context..ToBytesOptionalNull$GT$21to_bytes_optional_nul17h374824c48b5b91b9E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:170
  1c:	9102      	str	r1, [sp, #8]
  1e:	9001      	str	r0, [sp, #4]
  20:	9200      	str	r2, [sp, #0]
  22:	e7ff      	b.n	24 <<&str as mynewt::encoding::coap_context::ToBytesOptionalNull>::to_bytes_optional_nul+0x24>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:171
    }
  24:	9801      	ldr	r0, [sp, #4]
  26:	9900      	ldr	r1, [sp, #0]
  28:	b008      	add	sp, #32
  2a:	4770      	bx	lr

Disassembly of section .text._ZN82_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h6c5b3e1d28ac4999E:

00000000 <<mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq>:
_ZN82_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..cmp..PartialEq$GT$2eq17h6c5b3e1d28ac4999E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:136
#[derive(Debug, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <<mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <<mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <<mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq+0x58>
  46:	e7ff      	b.n	48 <<mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <<mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <<mynewt::encoding::coap_context::CoapError as core::cmp::PartialEq>::eq+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN78_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h02ae38b1413cec15E:

00000000 <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt>:
_ZN78_$LT$mynewt..encoding..coap_context..CoapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h02ae38b1413cec15E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/encoding/coap_context.rs:136
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x2c>
  20:	e7ff      	b.n	22 <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x4e>
  28:	e7ff      	b.n	2a <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2302      	movs	r3, #2
  3a:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  3e:	e7ff      	b.n	40 <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x4c>
  4c:	e010      	b.n	70 <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	230e      	movs	r3, #14
  5c:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  60:	e7ff      	b.n	62 <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x6e>
  6e:	e7ff      	b.n	70 <<mynewt::encoding::coap_context::CoapError as core::fmt::Debug>::fmt+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.4nk55gkl8mttcakz.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4nk55gkl8mttcakz
00000190 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
000000a4 l       .debug_str	00000000 
000000ad l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u32$GT$8try_from17h29f3e14a287ff689E	00000000 .text._ZN4core3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u32$GT$8try_from17h29f3e14a287ff689E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u32$GT$8try_from17h29f3e14a287ff689E	0000001a .hidden core::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u32>::try_from



Disassembly of section .text._ZN4core3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u32$GT$8try_from17h29f3e14a287ff689E:

00000000 <core::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u32>::try_from>:
_ZN4core3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u32$GT$8try_from17h29f3e14a287ff689E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:4726
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:4727
   6:	9801      	ldr	r0, [sp, #4]
   8:	9003      	str	r0, [sp, #12]
   a:	2000      	movs	r0, #0
   c:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:4728
   e:	9802      	ldr	r0, [sp, #8]
  10:	9a03      	ldr	r2, [sp, #12]
  12:	9100      	str	r1, [sp, #0]
  14:	4611      	mov	r1, r2
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.5ahggzpl8zcc1x0p.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 5ahggzpl8zcc1x0p
00001bfc l       .debug_str	00000000 
000022f1 l       .debug_str	00000000 
000022fa l       .debug_str	00000000 
00002357 l       .debug_str	00000000 
000023bc l       .debug_str	00000000 
000023c6 l       .debug_str	00000000 
000023d6 l       .debug_str	00000000 
000023eb l       .debug_str	00000000 
000023f3 l       .debug_str	00000000 
00002457 l       .debug_str	00000000 
000024c3 l       .debug_str	00000000 
000024ca l       .debug_str	00000000 
000024d2 l       .debug_str	00000000 
000024f0 l       .debug_str	00000000 
00002500 l       .debug_str	00000000 
00002533 l       .debug_str	00000000 
00002548 l       .debug_str	00000000 
0000255b l       .debug_str	00000000 
00002570 l       .debug_str	00000000 
00002577 l       .debug_str	00000000 
0000258c l       .debug_str	00000000 
000025b6 l       .debug_str	00000000 
00002632 l       .debug_str	00000000 
000026b6 l       .debug_str	00000000 
000026bd l       .debug_str	00000000 
000026c5 l       .debug_str	00000000 
000026e3 l       .debug_str	00000000 
000026f3 l       .debug_str	00000000 
00002726 l       .debug_str	00000000 
000027ab l       .debug_str	00000000 
00002834 l       .debug_str	00000000 
000028b0 l       .debug_str	00000000 
0000292c l       .debug_str	00000000 
000029a8 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000bd l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
00000365 l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
00000468 l       .debug_str	00000000 
00000472 l       .debug_str	00000000 
000004af l       .debug_str	00000000 
000004f4 l       .debug_str	00000000 
000004fd l       .debug_str	00000000 
0000050d l       .debug_str	00000000 
00000515 l       .debug_str	00000000 
0000056a l       .debug_str	00000000 
000005c7 l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
000005dc l       .debug_str	00000000 
000005e8 l       .debug_str	00000000 
000005f4 l       .debug_str	00000000 
000005fd l       .debug_str	00000000 
00000605 l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
00000617 l       .debug_str	00000000 
0000062c l       .debug_str	00000000 
00000633 l       .debug_str	00000000 
00000653 l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
000006db l       .debug_str	00000000 
000006e6 l       .debug_str	00000000 
000006ef l       .debug_str	00000000 
000006fa l       .debug_str	00000000 
00000706 l       .debug_str	00000000 
0000070a l       .debug_str	00000000 
00000713 l       .debug_str	00000000 
0000071a l       .debug_str	00000000 
00000722 l       .debug_str	00000000 
0000072a l       .debug_str	00000000 
00000734 l       .debug_str	00000000 
0000073a l       .debug_str	00000000 
00000741 l       .debug_str	00000000 
00000748 l       .debug_str	00000000 
00000775 l       .debug_str	00000000 
000007aa l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
000007b6 l       .debug_str	00000000 
000007c5 l       .debug_str	00000000 
000007d5 l       .debug_str	00000000 
000007e5 l       .debug_str	00000000 
000007ed l       .debug_str	00000000 
00000816 l       .debug_str	00000000 
00000874 l       .debug_str	00000000 
000008da l       .debug_str	00000000 
000008e1 l       .debug_str	00000000 
000008e9 l       .debug_str	00000000 
000008f2 l       .debug_str	00000000 
00000910 l       .debug_str	00000000 
00000920 l       .debug_str	00000000 
0000092e l       .debug_str	00000000 
00000939 l       .debug_str	00000000 
00000946 l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
00000975 l       .debug_str	00000000 
0000097e l       .debug_str	00000000 
00000987 l       .debug_str	00000000 
000009ad l       .debug_str	00000000 
000009c3 l       .debug_str	00000000 
000009ce l       .debug_str	00000000 
000009e4 l       .debug_str	00000000 
000009ec l       .debug_str	00000000 
00000a0d l       .debug_str	00000000 
00000a24 l       .debug_str	00000000 
00000aa9 l       .debug_str	00000000 
00000b26 l       .debug_str	00000000 
00000ba3 l       .debug_str	00000000 
00000c20 l       .debug_str	00000000 
00000ca5 l       .debug_str	00000000 
00000ca8 l       .debug_str	00000000 
00000caf l       .debug_str	00000000 
00000cb8 l       .debug_str	00000000 
00000cc7 l       .debug_str	00000000 
00000ccb l       .debug_str	00000000 
00000cd3 l       .debug_str	00000000 
00000cd9 l       .debug_str	00000000 
00000ce0 l       .debug_str	00000000 
00000ce8 l       .debug_str	00000000 
00000ced l       .debug_str	00000000 
00000cf5 l       .debug_str	00000000 
00000cfe l       .debug_str	00000000 
00000d07 l       .debug_str	00000000 
00000d10 l       .debug_str	00000000 
00000d18 l       .debug_str	00000000 
00000d1f l       .debug_str	00000000 
00000d2b l       .debug_str	00000000 
00000d36 l       .debug_str	00000000 
00000d3e l       .debug_str	00000000 
00000d46 l       .debug_str	00000000 
00000e42 l       .debug_str	00000000 
00000f46 l       .debug_str	00000000 
00000f54 l       .debug_str	00000000 
00000f5f l       .debug_str	00000000 
00000f69 l       .debug_str	00000000 
00000f7d l       .debug_str	00000000 
00000f88 l       .debug_str	00000000 
00000fb6 l       .debug_str	00000000 
00001031 l       .debug_str	00000000 
000010b4 l       .debug_str	00000000 
000010c2 l       .debug_str	00000000 
00001121 l       .debug_str	00000000 
00001188 l       .debug_str	00000000 
0000119e l       .debug_str	00000000 
000011ae l       .debug_str	00000000 
000011bd l       .debug_str	00000000 
000011c1 l       .debug_str	00000000 
000011c8 l       .debug_str	00000000 
000011ce l       .debug_str	00000000 
000011d2 l       .debug_str	00000000 
000011d8 l       .debug_str	00000000 
000011de l       .debug_str	00000000 
000011ea l       .debug_str	00000000 
000011f2 l       .debug_str	00000000 
000011f8 l       .debug_str	00000000 
00001200 l       .debug_str	00000000 
00001206 l       .debug_str	00000000 
00001229 l       .debug_str	00000000 
00001239 l       .debug_str	00000000 
0000126c l       .debug_str	00000000 
000012ac l       .debug_str	00000000 
000012f4 l       .debug_str	00000000 
000012f8 l       .debug_str	00000000 
000012fe l       .debug_str	00000000 
00001304 l       .debug_str	00000000 
0000130a l       .debug_str	00000000 
0000131c l       .debug_str	00000000 
00001351 l       .debug_str	00000000 
00001393 l       .debug_str	00000000 
000013dd l       .debug_str	00000000 
000013e1 l       .debug_str	00000000 
000013e7 l       .debug_str	00000000 
000013ed l       .debug_str	00000000 
000013f3 l       .debug_str	00000000 
00001405 l       .debug_str	00000000 
0000143a l       .debug_str	00000000 
0000147c l       .debug_str	00000000 
000014c6 l       .debug_str	00000000 
000014ca l       .debug_str	00000000 
000014d0 l       .debug_str	00000000 
000014d6 l       .debug_str	00000000 
000014dc l       .debug_str	00000000 
000014e2 l       .debug_str	00000000 
000014f3 l       .debug_str	00000000 
00001527 l       .debug_str	00000000 
00001568 l       .debug_str	00000000 
000015b1 l       .debug_str	00000000 
000015b6 l       .debug_str	00000000 
000015bb l       .debug_str	00000000 
000015bf l       .debug_str	00000000 
000015c5 l       .debug_str	00000000 
000015cb l       .debug_str	00000000 
000015d1 l       .debug_str	00000000 
000015e2 l       .debug_str	00000000 
00001616 l       .debug_str	00000000 
00001657 l       .debug_str	00000000 
000016a0 l       .debug_str	00000000 
000016a4 l       .debug_str	00000000 
000016ad l       .debug_str	00000000 
000016be l       .debug_str	00000000 
000016f2 l       .debug_str	00000000 
00001733 l       .debug_str	00000000 
0000177c l       .debug_str	00000000 
00001781 l       .debug_str	00000000 
00001785 l       .debug_str	00000000 
0000178e l       .debug_str	00000000 
00001795 l       .debug_str	00000000 
0000179d l       .debug_str	00000000 
000017af l       .debug_str	00000000 
000017e4 l       .debug_str	00000000 
00001826 l       .debug_str	00000000 
00001870 l       .debug_str	00000000 
00001874 l       .debug_str	00000000 
0000187a l       .debug_str	00000000 
00001880 l       .debug_str	00000000 
00001886 l       .debug_str	00000000 
0000188c l       .debug_str	00000000 
00001894 l       .debug_str	00000000 
000018a2 l       .debug_str	00000000 
000018b1 l       .debug_str	00000000 
000018c2 l       .debug_str	00000000 
000018cd l       .debug_str	00000000 
000018d8 l       .debug_str	00000000 
000018e3 l       .debug_str	00000000 
000018ea l       .debug_str	00000000 
0000190d l       .debug_str	00000000 
0000191f l       .debug_str	00000000 
00001954 l       .debug_str	00000000 
00001996 l       .debug_str	00000000 
000019e0 l       .debug_str	00000000 
000019e4 l       .debug_str	00000000 
000019ee l       .debug_str	00000000 
00001a00 l       .debug_str	00000000 
00001a35 l       .debug_str	00000000 
00001a77 l       .debug_str	00000000 
00001ac1 l       .debug_str	00000000 
00001ac6 l       .debug_str	00000000 
00001ad0 l       .debug_str	00000000 
00001ae2 l       .debug_str	00000000 
00001b17 l       .debug_str	00000000 
00001b59 l       .debug_str	00000000 
00001ba3 l       .debug_str	00000000 
00001bb7 l       .debug_str	00000000 
00001bbb l       .debug_str	00000000 
00001bc9 l       .debug_str	00000000 
00001bd9 l       .debug_str	00000000 
00001be2 l       .debug_str	00000000 
00001bed l       .debug_str	00000000 
00001c11 l       .debug_str	00000000 
00001c42 l       .debug_str	00000000 
00001cdf l       .debug_str	00000000 
00001d84 l       .debug_str	00000000 
00001d8f l       .debug_str	00000000 
00001d98 l       .debug_str	00000000 
00001db9 l       .debug_str	00000000 
00001dcc l       .debug_str	00000000 
00001e02 l       .debug_str	00000000 
00001e85 l       .debug_str	00000000 
00001f10 l       .debug_str	00000000 
00001f2c l       .debug_str	00000000 
00001f78 l       .debug_str	00000000 
00001fcc l       .debug_str	00000000 
00001fe9 l       .debug_str	00000000 
00001ffd l       .debug_str	00000000 
00002049 l       .debug_str	00000000 
0000209d l       .debug_str	00000000 
000020b3 l       .debug_str	00000000 
000020c7 l       .debug_str	00000000 
0000210e l       .debug_str	00000000 
0000215d l       .debug_str	00000000 
00002166 l       .debug_str	00000000 
00002174 l       .debug_str	00000000 
000021a5 l       .debug_str	00000000 
000021ab l       .debug_str	00000000 
000021b3 l       .debug_str	00000000 
000021ba l       .debug_str	00000000 
000021c2 l       .debug_str	00000000 
000021cd l       .debug_str	00000000 
000021d5 l       .debug_str	00000000 
000021e4 l       .debug_str	00000000 
000021e8 l       .debug_str	00000000 
000021f3 l       .debug_str	00000000 
000021ff l       .debug_str	00000000 
0000220a l       .debug_str	00000000 
0000221b l       .debug_str	00000000 
00002221 l       .debug_str	00000000 
00002229 l       .debug_str	00000000 
00002230 l       .debug_str	00000000 
0000223a l       .debug_str	00000000 
00002242 l       .debug_str	00000000 
0000224a l       .debug_str	00000000 
0000226c l       .debug_str	00000000 
00002277 l       .debug_str	00000000 
00002283 l       .debug_str	00000000 
0000228b l       .debug_str	00000000 
00002294 l       .debug_str	00000000 
0000229f l       .debug_str	00000000 
000022a6 l       .debug_str	00000000 
000022b1 l       .debug_str	00000000 
000022bc l       .debug_str	00000000 
000022cc l       .debug_str	00000000 
000022dc l       .debug_str	00000000 
00000000 l    d  .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd5376a76f85f1500E	00000000 .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd5376a76f85f1500E
00000000 l    d  .text._ZN90_$LT$mynewt..libs..mynewt_rust..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8983546ead57dc24E	00000000 .text._ZN90_$LT$mynewt..libs..mynewt_rust..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8983546ead57dc24E
00000000 l    d  .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he76464f1d214c279E	00000000 .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he76464f1d214c279E
00000000 l    d  .text._ZN99_$LT$mynewt..libs..mynewt_rust..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h76a8549d196f420eE	00000000 .text._ZN99_$LT$mynewt..libs..mynewt_rust..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h76a8549d196f420eE
00000000 l    d  .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb9dae92fd9b4356bE	00000000 .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb9dae92fd9b4356bE
00000000 l    d  .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hf36ed4fb6c15c353E	00000000 .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hf36ed4fb6c15c353E
00000000 l    d  .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h8bf7259ddb5a4e23E	00000000 .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h8bf7259ddb5a4e23E
00000000 l    d  .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e8c95ed84b48cd5E	00000000 .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e8c95ed84b48cd5E
00000000 l    d  .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h80166a50938e2c7aE	00000000 .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h80166a50938e2c7aE
00000000 l    d  .text._ZN102_$LT$mynewt..libs..mynewt_rust..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hec352444d7f7dfb7E	00000000 .text._ZN102_$LT$mynewt..libs..mynewt_rust..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hec352444d7f7dfb7E
00000000 l    d  .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h67b5f05ec6ab2d6dE	00000000 .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h67b5f05ec6ab2d6dE
00000000 l    d  .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7e64433f8c1cee01E	00000000 .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7e64433f8c1cee01E
00000000 l    d  .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h4bd3092e253a27a2E	00000000 .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h4bd3092e253a27a2E
00000000 l    d  .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h70200d008b6b1f34E	00000000 .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h70200d008b6b1f34E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN102_$LT$mynewt..libs..mynewt_rust..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hec352444d7f7dfb7E	00000016 <mynewt::libs::mynewt_rust::sensor_type_traits__bindgen_ty_1 as core::default::Default>::default
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000 g     F .text._ZN90_$LT$mynewt..libs..mynewt_rust..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8983546ead57dc24E	00000016 <mynewt::libs::mynewt_rust::os_dev__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h67b5f05ec6ab2d6dE	00000016 <mynewt::libs::mynewt_rust::sensor__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7e64433f8c1cee01E	00000016 <mynewt::libs::mynewt_rust::sensor__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h4bd3092e253a27a2E	00000016 <mynewt::libs::mynewt_rust::sensor__bindgen_ty_3 as core::default::Default>::default
00000000 g     F .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h70200d008b6b1f34E	00000016 <mynewt::libs::mynewt_rust::sensor__bindgen_ty_4 as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb9dae92fd9b4356bE	00000016 <mynewt::libs::mynewt_rust::os_task__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hf36ed4fb6c15c353E	00000016 <mynewt::libs::mynewt_rust::os_task__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h8bf7259ddb5a4e23E	00000016 <mynewt::libs::mynewt_rust::os_task__bindgen_ty_3 as core::default::Default>::default
00000000 g     F .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd5376a76f85f1500E	00000016 <mynewt::libs::mynewt_rust::os_event__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he76464f1d214c279E	00000016 <mynewt::libs::mynewt_rust::os_mutex__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN99_$LT$mynewt..libs..mynewt_rust..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h76a8549d196f420eE	00000016 <mynewt::libs::mynewt_rust::os_sanity_check__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e8c95ed84b48cd5E	00000016 <mynewt::libs::mynewt_rust::sensor_listener__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h80166a50938e2c7aE	00000016 <mynewt::libs::mynewt_rust::sensor_notifier__bindgen_ty_1 as core::default::Default>::default



Disassembly of section .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd5376a76f85f1500E:

00000000 <<mynewt::libs::mynewt_rust::os_event__bindgen_ty_1 as core::default::Default>::default>:
_ZN92_$LT$mynewt..libs..mynewt_rust..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hd5376a76f85f1500E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:107
#[repr(C)]
pub struct os_event__bindgen_ty_1 {
    pub stqe_next: *mut os_event,
}
impl Default for os_event__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:108
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::os_event__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:109
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$mynewt..libs..mynewt_rust..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8983546ead57dc24E:

00000000 <<mynewt::libs::mynewt_rust::os_dev__bindgen_ty_1 as core::default::Default>::default>:
_ZN90_$LT$mynewt..libs..mynewt_rust..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8983546ead57dc24E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:135
#[repr(C)]
pub struct os_dev__bindgen_ty_1 {
    pub stqe_next: *mut os_dev,
}
impl Default for os_dev__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:136
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::os_dev__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:137
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN92_$LT$mynewt..libs..mynewt_rust..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he76464f1d214c279E:

00000000 <<mynewt::libs::mynewt_rust::os_mutex__bindgen_ty_1 as core::default::Default>::default>:
_ZN92_$LT$mynewt..libs..mynewt_rust..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he76464f1d214c279E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:144
#[repr(C)]
pub struct os_mutex__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_mutex__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:145
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::os_mutex__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:146
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$mynewt..libs..mynewt_rust..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h76a8549d196f420eE:

00000000 <<mynewt::libs::mynewt_rust::os_sanity_check__bindgen_ty_1 as core::default::Default>::default>:
_ZN99_$LT$mynewt..libs..mynewt_rust..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h76a8549d196f420eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:156
#[repr(C)]
pub struct os_sanity_check__bindgen_ty_1 {
    pub sle_next: *mut os_sanity_check,
}
impl Default for os_sanity_check__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:157
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::os_sanity_check__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:158
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb9dae92fd9b4356bE:

00000000 <<mynewt::libs::mynewt_rust::os_task__bindgen_ty_1 as core::default::Default>::default>:
_ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb9dae92fd9b4356bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:166
#[repr(C)]
pub struct os_task__bindgen_ty_1 {
    pub stqe_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:167
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::os_task__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:168
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hf36ed4fb6c15c353E:

00000000 <<mynewt::libs::mynewt_rust::os_task__bindgen_ty_2 as core::default::Default>::default>:
_ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hf36ed4fb6c15c353E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:176
pub struct os_task__bindgen_ty_2 {
    pub tqe_next: *mut os_task,
    pub tqe_prev: *mut *mut os_task,
}
impl Default for os_task__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:177
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::libs::mynewt_rust::os_task__bindgen_ty_2 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:178
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h8bf7259ddb5a4e23E:

00000000 <<mynewt::libs::mynewt_rust::os_task__bindgen_ty_3 as core::default::Default>::default>:
_ZN91_$LT$mynewt..libs..mynewt_rust..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h8bf7259ddb5a4e23E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:185
#[repr(C)]
pub struct os_task__bindgen_ty_3 {
    pub sle_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_3 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:186
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::os_task__bindgen_ty_3 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:187
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e8c95ed84b48cd5E:

00000000 <<mynewt::libs::mynewt_rust::sensor_listener__bindgen_ty_1 as core::default::Default>::default>:
_ZN99_$LT$mynewt..libs..mynewt_rust..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e8c95ed84b48cd5E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:287
#[repr(C)]
pub struct sensor_listener__bindgen_ty_1 {
    pub sle_next: *mut sensor_listener,
}
impl Default for sensor_listener__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:288
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::sensor_listener__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:289
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$mynewt..libs..mynewt_rust..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h80166a50938e2c7aE:

00000000 <<mynewt::libs::mynewt_rust::sensor_notifier__bindgen_ty_1 as core::default::Default>::default>:
_ZN99_$LT$mynewt..libs..mynewt_rust..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h80166a50938e2c7aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:296
#[repr(C)]
pub struct sensor_notifier__bindgen_ty_1 {
    pub sle_next: *mut sensor_notifier,
}
impl Default for sensor_notifier__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:297
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::sensor_notifier__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:298
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN102_$LT$mynewt..libs..mynewt_rust..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hec352444d7f7dfb7E:

00000000 <<mynewt::libs::mynewt_rust::sensor_type_traits__bindgen_ty_1 as core::default::Default>::default>:
_ZN102_$LT$mynewt..libs..mynewt_rust..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hec352444d7f7dfb7E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:305
#[repr(C)]
pub struct sensor_type_traits__bindgen_ty_1 {
    pub sle_next: *mut sensor_type_traits,
}
impl Default for sensor_type_traits__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:306
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::sensor_type_traits__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:307
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h67b5f05ec6ab2d6dE:

00000000 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_1 as core::default::Default>::default>:
_ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h67b5f05ec6ab2d6dE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:420
#[repr(C)]
pub struct sensor__bindgen_ty_1 {
    pub slh_first: *mut sensor_listener,
}
impl Default for sensor__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:421
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:422
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7e64433f8c1cee01E:

00000000 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_2 as core::default::Default>::default>:
_ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7e64433f8c1cee01E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:429
#[repr(C)]
pub struct sensor__bindgen_ty_2 {
    pub slh_first: *mut sensor_notifier,
}
impl Default for sensor__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:430
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_2 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:431
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h4bd3092e253a27a2E:

00000000 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_3 as core::default::Default>::default>:
_ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17h4bd3092e253a27a2E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:438
#[repr(C)]
pub struct sensor__bindgen_ty_3 {
    pub slh_first: *mut sensor_type_traits,
}
impl Default for sensor__bindgen_ty_3 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:439
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_3 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:440
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h70200d008b6b1f34E:

00000000 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_4 as core::default::Default>::default>:
_ZN90_$LT$mynewt..libs..mynewt_rust..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h70200d008b6b1f34E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:447
#[repr(C)]
pub struct sensor__bindgen_ty_4 {
    pub sle_next: *mut sensor,
}
impl Default for sensor__bindgen_ty_4 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:448
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::libs::mynewt_rust::sensor__bindgen_ty_4 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/libs/mynewt_rust.rs:449
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.djddnhwhdjxiwoi.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 djddnhwhdjxiwoi
0000273e l       .debug_str	00000000 
00002bbc l       .debug_str	00000000 
00002be6 l       .debug_str	00000000 
00002c62 l       .debug_str	00000000 
00002ce6 l       .debug_str	00000000 
00002ced l       .debug_str	00000000 
00002cf5 l       .debug_str	00000000 
00002d05 l       .debug_str	00000000 
00002d38 l       .debug_str	00000000 
00002d56 l       .debug_str	00000000 
00002dd0 l       .debug_str	00000000 
00002e59 l       .debug_str	00000000 
00002ed3 l       .debug_str	00000000 
00002f50 l       .debug_str	00000000 
00002f5c l       .debug_str	00000000 
00002f66 l       .debug_str	00000000 
00002f79 l       .debug_str	00000000 
00003005 l       .debug_str	00000000 
00003082 l       .debug_str	00000000 
00003101 l       .debug_str	00000000 
0000310d l       .debug_str	00000000 
00003119 l       .debug_str	00000000 
0000312e l       .debug_str	00000000 
000031ac l       .debug_str	00000000 
000031b5 l       .debug_str	00000000 
000031c1 l       .debug_str	00000000 
000031cd l       .debug_str	00000000 
000031e1 l       .debug_str	00000000 
0000325c l       .debug_str	00000000 
000032d1 l       .debug_str	00000000 
00003350 l       .debug_str	00000000 
000033cf l       .debug_str	00000000 
0000344e l       .debug_str	00000000 
000034cd l       .debug_str	00000000 
0000353e l       .debug_str	00000000 
000035b8 l       .debug_str	00000000 
000035c2 l       .debug_str	00000000 
000035cb l       .debug_str	00000000 
000035db l       .debug_str	00000000 
00003662 l       .debug_str	00000000 
0000367e l       .debug_str	00000000 
000036f6 l       .debug_str	00000000 
000036ff l       .debug_str	00000000 
00003712 l       .debug_str	00000000 
0000371d l       .debug_str	00000000 
0000372d l       .debug_str	00000000 
0000373b l       .debug_str	00000000 
00003772 l       .debug_str	00000000 
00003777 l       .debug_str	00000000 
0000377a l       .debug_str	00000000 
0000377d l       .debug_str	00000000 
0000377f l       .debug_str	00000000 
00003783 l       .debug_str	00000000 
000037ab l       .debug_str	00000000 
000037f6 l       .debug_str	00000000 
0000380e l       .debug_str	00000000 
0000385d l       .debug_str	00000000 
000038a1 l       .debug_str	00000000 
000038b2 l       .debug_str	00000000 
000038b8 l       .debug_str	00000000 
000038c2 l       .debug_str	00000000 
000038c6 l       .debug_str	00000000 
000038ce l       .debug_str	00000000 
000038db l       .debug_str	00000000 
000038e3 l       .debug_str	00000000 
000038e7 l       .debug_str	00000000 
000038ef l       .debug_str	00000000 
000038f8 l       .debug_str	00000000 
000038ff l       .debug_str	00000000 
00003905 l       .debug_str	00000000 
0000390b l       .debug_str	00000000 
00003910 l       .debug_str	00000000 
00003918 l       .debug_str	00000000 
0000391d l       .debug_str	00000000 
0000392b l       .debug_str	00000000 
00003937 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000d6 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000267 l       .debug_str	00000000 
0000029f l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
000002f1 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000310 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000428 l       .debug_str	00000000 
000004ab l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004bf l       .debug_str	00000000 
000004c9 l       .debug_str	00000000 
000004d4 l       .debug_str	00000000 
000004dd l       .debug_str	00000000 
000004e8 l       .debug_str	00000000 
000004f4 l       .debug_str	00000000 
000004f8 l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000508 l       .debug_str	00000000 
00000510 l       .debug_str	00000000 
00000518 l       .debug_str	00000000 
00000522 l       .debug_str	00000000 
00000528 l       .debug_str	00000000 
0000052f l       .debug_str	00000000 
00000539 l       .debug_str	00000000 
00000540 l       .debug_str	00000000 
0000056d l       .debug_str	00000000 
000005a2 l       .debug_str	00000000 
000005a8 l       .debug_str	00000000 
000005ae l       .debug_str	00000000 
000005bd l       .debug_str	00000000 
000005cd l       .debug_str	00000000 
000005dd l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
0000060e l       .debug_str	00000000 
0000066c l       .debug_str	00000000 
000006d2 l       .debug_str	00000000 
000006d9 l       .debug_str	00000000 
000006e1 l       .debug_str	00000000 
000006ea l       .debug_str	00000000 
00000708 l       .debug_str	00000000 
00000718 l       .debug_str	00000000 
00000726 l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
0000073e l       .debug_str	00000000 
0000074d l       .debug_str	00000000 
00000763 l       .debug_str	00000000 
0000076d l       .debug_str	00000000 
00000776 l       .debug_str	00000000 
0000079c l       .debug_str	00000000 
000007b2 l       .debug_str	00000000 
000007bd l       .debug_str	00000000 
000007d3 l       .debug_str	00000000 
000007db l       .debug_str	00000000 
000007fc l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
00000818 l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
00000843 l       .debug_str	00000000 
0000084a l       .debug_str	00000000 
00000873 l       .debug_str	00000000 
0000088c l       .debug_str	00000000 
00000897 l       .debug_str	00000000 
000008bb l       .debug_str	00000000 
0000093a l       .debug_str	00000000 
00000946 l       .debug_str	00000000 
0000094e l       .debug_str	00000000 
000009a8 l       .debug_str	00000000 
00000a0a l       .debug_str	00000000 
00000a15 l       .debug_str	00000000 
00000a5c l       .debug_str	00000000 
00000aab l       .debug_str	00000000 
00000ab5 l       .debug_str	00000000 
00000af2 l       .debug_str	00000000 
00000b37 l       .debug_str	00000000 
00000b40 l       .debug_str	00000000 
00000b50 l       .debug_str	00000000 
00000b58 l       .debug_str	00000000 
00000bad l       .debug_str	00000000 
00000c0a l       .debug_str	00000000 
00000c16 l       .debug_str	00000000 
00000c1f l       .debug_str	00000000 
00000c2b l       .debug_str	00000000 
00000c37 l       .debug_str	00000000 
00000c40 l       .debug_str	00000000 
00000c48 l       .debug_str	00000000 
00000c50 l       .debug_str	00000000 
00000c65 l       .debug_str	00000000 
00000c6c l       .debug_str	00000000 
00000c8c l       .debug_str	00000000 
00000d10 l       .debug_str	00000000 
00000d18 l       .debug_str	00000000 
00000d32 l       .debug_str	00000000 
00000d3e l       .debug_str	00000000 
00000d63 l       .debug_str	00000000 
00000de6 l       .debug_str	00000000 
00000df4 l       .debug_str	00000000 
00000e02 l       .debug_str	00000000 
00000e0e l       .debug_str	00000000 
00000e1a l       .debug_str	00000000 
00000e23 l       .debug_str	00000000 
00000e32 l       .debug_str	00000000 
00000e3a l       .debug_str	00000000 
00000e53 l       .debug_str	00000000 
00000e64 l       .debug_str	00000000 
00000e6e l       .debug_str	00000000 
00000e87 l       .debug_str	00000000 
00000e8c l       .debug_str	00000000 
00000e94 l       .debug_str	00000000 
00000e9f l       .debug_str	00000000 
00000ec3 l       .debug_str	00000000 
00000f46 l       .debug_str	00000000 
00000fc7 l       .debug_str	00000000 
00000fde l       .debug_str	00000000 
00001067 l       .debug_str	00000000 
000010e7 l       .debug_str	00000000 
00001167 l       .debug_str	00000000 
000011e7 l       .debug_str	00000000 
0000125f l       .debug_str	00000000 
00001263 l       .debug_str	00000000 
0000126a l       .debug_str	00000000 
00001270 l       .debug_str	00000000 
00001274 l       .debug_str	00000000 
0000127a l       .debug_str	00000000 
00001280 l       .debug_str	00000000 
0000128c l       .debug_str	00000000 
00001294 l       .debug_str	00000000 
000012a8 l       .debug_str	00000000 
000012ae l       .debug_str	00000000 
000012b6 l       .debug_str	00000000 
000012bc l       .debug_str	00000000 
000012df l       .debug_str	00000000 
000012ef l       .debug_str	00000000 
00001322 l       .debug_str	00000000 
00001362 l       .debug_str	00000000 
000013aa l       .debug_str	00000000 
000013ae l       .debug_str	00000000 
000013b4 l       .debug_str	00000000 
000013ba l       .debug_str	00000000 
000013c0 l       .debug_str	00000000 
000013d2 l       .debug_str	00000000 
00001407 l       .debug_str	00000000 
00001449 l       .debug_str	00000000 
00001493 l       .debug_str	00000000 
00001497 l       .debug_str	00000000 
0000149d l       .debug_str	00000000 
000014a3 l       .debug_str	00000000 
000014a9 l       .debug_str	00000000 
000014bb l       .debug_str	00000000 
000014f0 l       .debug_str	00000000 
00001532 l       .debug_str	00000000 
0000157c l       .debug_str	00000000 
00001580 l       .debug_str	00000000 
00001586 l       .debug_str	00000000 
0000158c l       .debug_str	00000000 
00001592 l       .debug_str	00000000 
00001598 l       .debug_str	00000000 
000015a9 l       .debug_str	00000000 
000015dd l       .debug_str	00000000 
0000161e l       .debug_str	00000000 
00001667 l       .debug_str	00000000 
0000166c l       .debug_str	00000000 
00001671 l       .debug_str	00000000 
00001675 l       .debug_str	00000000 
0000167b l       .debug_str	00000000 
00001681 l       .debug_str	00000000 
00001687 l       .debug_str	00000000 
00001698 l       .debug_str	00000000 
000016cc l       .debug_str	00000000 
0000170d l       .debug_str	00000000 
00001756 l       .debug_str	00000000 
0000175a l       .debug_str	00000000 
00001763 l       .debug_str	00000000 
00001774 l       .debug_str	00000000 
000017a8 l       .debug_str	00000000 
000017e9 l       .debug_str	00000000 
00001832 l       .debug_str	00000000 
00001837 l       .debug_str	00000000 
0000183b l       .debug_str	00000000 
00001844 l       .debug_str	00000000 
0000184b l       .debug_str	00000000 
00001853 l       .debug_str	00000000 
00001865 l       .debug_str	00000000 
0000189a l       .debug_str	00000000 
000018dc l       .debug_str	00000000 
00001926 l       .debug_str	00000000 
0000192a l       .debug_str	00000000 
00001930 l       .debug_str	00000000 
00001936 l       .debug_str	00000000 
0000193c l       .debug_str	00000000 
00001942 l       .debug_str	00000000 
0000194a l       .debug_str	00000000 
00001958 l       .debug_str	00000000 
00001967 l       .debug_str	00000000 
00001978 l       .debug_str	00000000 
00001983 l       .debug_str	00000000 
0000198e l       .debug_str	00000000 
00001999 l       .debug_str	00000000 
000019a0 l       .debug_str	00000000 
000019c3 l       .debug_str	00000000 
000019d5 l       .debug_str	00000000 
00001a0a l       .debug_str	00000000 
00001a4c l       .debug_str	00000000 
00001a96 l       .debug_str	00000000 
00001a9a l       .debug_str	00000000 
00001aa4 l       .debug_str	00000000 
00001ab6 l       .debug_str	00000000 
00001aeb l       .debug_str	00000000 
00001b2d l       .debug_str	00000000 
00001b77 l       .debug_str	00000000 
00001b7c l       .debug_str	00000000 
00001b86 l       .debug_str	00000000 
00001b98 l       .debug_str	00000000 
00001bcd l       .debug_str	00000000 
00001c0f l       .debug_str	00000000 
00001c59 l       .debug_str	00000000 
00001c6d l       .debug_str	00000000 
00001c71 l       .debug_str	00000000 
00001c7f l       .debug_str	00000000 
00001d08 l       .debug_str	00000000 
00001d17 l       .debug_str	00000000 
00001d1b l       .debug_str	00000000 
00001d23 l       .debug_str	00000000 
00001d29 l       .debug_str	00000000 
00001d30 l       .debug_str	00000000 
00001d38 l       .debug_str	00000000 
00001d3d l       .debug_str	00000000 
00001d45 l       .debug_str	00000000 
00001d4e l       .debug_str	00000000 
00001d57 l       .debug_str	00000000 
00001d60 l       .debug_str	00000000 
00001d68 l       .debug_str	00000000 
00001d6f l       .debug_str	00000000 
00001d7b l       .debug_str	00000000 
00001d86 l       .debug_str	00000000 
00001d8e l       .debug_str	00000000 
00001d96 l       .debug_str	00000000 
00001e92 l       .debug_str	00000000 
00001f96 l       .debug_str	00000000 
00001fa4 l       .debug_str	00000000 
00001faf l       .debug_str	00000000 
00001fb9 l       .debug_str	00000000 
00001fc4 l       .debug_str	00000000 
00001ff2 l       .debug_str	00000000 
0000206d l       .debug_str	00000000 
000020f0 l       .debug_str	00000000 
000020fe l       .debug_str	00000000 
0000215d l       .debug_str	00000000 
000021c4 l       .debug_str	00000000 
000021da l       .debug_str	00000000 
000021ea l       .debug_str	00000000 
000021f9 l       .debug_str	00000000 
00002209 l       .debug_str	00000000 
00002212 l       .debug_str	00000000 
0000221d l       .debug_str	00000000 
0000222c l       .debug_str	00000000 
00002241 l       .debug_str	00000000 
00002272 l       .debug_str	00000000 
0000230f l       .debug_str	00000000 
000023b4 l       .debug_str	00000000 
000023bf l       .debug_str	00000000 
000023c8 l       .debug_str	00000000 
000023e9 l       .debug_str	00000000 
000023fc l       .debug_str	00000000 
00002432 l       .debug_str	00000000 
000024b5 l       .debug_str	00000000 
00002540 l       .debug_str	00000000 
0000255c l       .debug_str	00000000 
000025a8 l       .debug_str	00000000 
000025fc l       .debug_str	00000000 
00002619 l       .debug_str	00000000 
0000262d l       .debug_str	00000000 
00002679 l       .debug_str	00000000 
000026cd l       .debug_str	00000000 
000026e3 l       .debug_str	00000000 
000026f7 l       .debug_str	00000000 
0000278d l       .debug_str	00000000 
00002796 l       .debug_str	00000000 
000027a4 l       .debug_str	00000000 
000027d5 l       .debug_str	00000000 
000027db l       .debug_str	00000000 
000027e3 l       .debug_str	00000000 
000027ea l       .debug_str	00000000 
000027f2 l       .debug_str	00000000 
000027fd l       .debug_str	00000000 
00002805 l       .debug_str	00000000 
00002814 l       .debug_str	00000000 
00002818 l       .debug_str	00000000 
00002823 l       .debug_str	00000000 
0000282f l       .debug_str	00000000 
0000283a l       .debug_str	00000000 
0000284b l       .debug_str	00000000 
00002851 l       .debug_str	00000000 
00002859 l       .debug_str	00000000 
00002860 l       .debug_str	00000000 
0000286a l       .debug_str	00000000 
00002872 l       .debug_str	00000000 
0000287a l       .debug_str	00000000 
0000289c l       .debug_str	00000000 
000028a7 l       .debug_str	00000000 
000028b3 l       .debug_str	00000000 
000028bb l       .debug_str	00000000 
000028c4 l       .debug_str	00000000 
000028cf l       .debug_str	00000000 
000028d6 l       .debug_str	00000000 
000028e1 l       .debug_str	00000000 
000028ec l       .debug_str	00000000 
000028fc l       .debug_str	00000000 
0000290c l       .debug_str	00000000 
00002921 l       .debug_str	00000000 
0000292a l       .debug_str	00000000 
00002987 l       .debug_str	00000000 
000029ec l       .debug_str	00000000 
000029f6 l       .debug_str	00000000 
00002a06 l       .debug_str	00000000 
00002a1b l       .debug_str	00000000 
00002a23 l       .debug_str	00000000 
00002a87 l       .debug_str	00000000 
00002af3 l       .debug_str	00000000 
00002afa l       .debug_str	00000000 
00002b02 l       .debug_str	00000000 
00002b20 l       .debug_str	00000000 
00002b30 l       .debug_str	00000000 
00002b63 l       .debug_str	00000000 
00002b78 l       .debug_str	00000000 
00002b8b l       .debug_str	00000000 
00002ba0 l       .debug_str	00000000 
00002ba7 l       .debug_str	00000000 
00000000 l    d  .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3a7d371223f47ca4E	00000000 .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3a7d371223f47ca4E
00000000 l    d  .text._ZN96_$LT$mynewt..hw..sensor..bindings..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he17b1e45947a389dE	00000000 .text._ZN96_$LT$mynewt..hw..sensor..bindings..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he17b1e45947a389dE
00000000 l    d  .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb87653400eb066baE	00000000 .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb87653400eb066baE
00000000 l    d  .text._ZN93_$LT$mynewt..hw..sensor..bindings..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e059676aa06c57aE	00000000 .text._ZN93_$LT$mynewt..hw..sensor..bindings..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e059676aa06c57aE
00000000 l    d  .text._ZN98_$LT$mynewt..hw..sensor..bindings..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h60b9b8dcd83031c6E	00000000 .text._ZN98_$LT$mynewt..hw..sensor..bindings..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h60b9b8dcd83031c6E
00000000 l    d  .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0812bdd697e51b2bE	00000000 .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0812bdd697e51b2bE
00000000 l    d  .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h82a41c236f2143dbE	00000000 .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h82a41c236f2143dbE
00000000 l    d  .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0188c9c2096aa6f8E	00000000 .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0188c9c2096aa6f8E
00000000 l    d  .text._ZN102_$LT$mynewt..hw..sensor..bindings..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h91de315b241af5a4E	00000000 .text._ZN102_$LT$mynewt..hw..sensor..bindings..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h91de315b241af5a4E
00000000 l    d  .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha48af8a6e7f5065cE	00000000 .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha48af8a6e7f5065cE
00000000 l    d  .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7a9162718d61a7caE	00000000 .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7a9162718d61a7caE
00000000 l    d  .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17hab5a32e5d6173303E	00000000 .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17hab5a32e5d6173303E
00000000 l    d  .text._ZN86_$LT$mynewt..hw..sensor..bindings..sensor_data_t$u20$as$u20$core..default..Default$GT$7default17h4e341925a89244d1E	00000000 .text._ZN86_$LT$mynewt..hw..sensor..bindings..sensor_data_t$u20$as$u20$core..default..Default$GT$7default17h4e341925a89244d1E
00000000 l    d  .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3e6452ffebd3c9cE	00000000 .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3e6452ffebd3c9cE
00000000 l    d  .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_listener$u20$as$u20$core..default..Default$GT$7default17h417d49feb5bad9faE	00000000 .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_listener$u20$as$u20$core..default..Default$GT$7default17h417d49feb5bad9faE
00000000 l    d  .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7251230ba24c6dcbE	00000000 .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7251230ba24c6dcbE
00000000 l    d  .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_notifier$u20$as$u20$core..default..Default$GT$7default17hd7474bc18b5e69f9E	00000000 .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_notifier$u20$as$u20$core..default..Default$GT$7default17hd7474bc18b5e69f9E
00000000 l    d  .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_read_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h65bdbb6af4695fd5E	00000000 .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_read_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h65bdbb6af4695fd5E
00000000 l    d  .text._ZN105_$LT$mynewt..hw..sensor..bindings..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc343f73608fa750fE	00000000 .text._ZN105_$LT$mynewt..hw..sensor..bindings..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc343f73608fa750fE
00000000 l    d  .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_type_traits$u20$as$u20$core..default..Default$GT$7default17ha2f126dcacdc6635E	00000000 .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_type_traits$u20$as$u20$core..default..Default$GT$7default17ha2f126dcacdc6635E
00000000 l    d  .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor_notify_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h0720106b562c6671E	00000000 .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor_notify_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h0720106b562c6671E
00000000 l    d  .text._ZN92_$LT$mynewt..hw..sensor..bindings..sensor_notify_os_ev$u20$as$u20$core..default..Default$GT$7default17h7be887dbedb19127E	00000000 .text._ZN92_$LT$mynewt..hw..sensor..bindings..sensor_notify_os_ev$u20$as$u20$core..default..Default$GT$7default17h7be887dbedb19127E
00000000 l    d  .text._ZN89_$LT$mynewt..hw..sensor..bindings..sensor_timestamp$u20$as$u20$core..default..Default$GT$7default17ha575f0f6530c2a8cE	00000000 .text._ZN89_$LT$mynewt..hw..sensor..bindings..sensor_timestamp$u20$as$u20$core..default..Default$GT$7default17ha575f0f6530c2a8cE
00000000 l    d  .text._ZN83_$LT$mynewt..hw..sensor..bindings..sensor_itf$u20$as$u20$core..default..Default$GT$7default17h35090b7f87bd7c5eE	00000000 .text._ZN83_$LT$mynewt..hw..sensor..bindings..sensor_itf$u20$as$u20$core..default..Default$GT$7default17h35090b7f87bd7c5eE
00000000 l    d  .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he5ae647adaff8527E	00000000 .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he5ae647adaff8527E
00000000 l    d  .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hc48f42e6303c65edE	00000000 .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hc48f42e6303c65edE
00000000 l    d  .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17he42a08a97fc2b785E	00000000 .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17he42a08a97fc2b785E
00000000 l    d  .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h2e478dae6265312aE	00000000 .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h2e478dae6265312aE
00000000 l    d  .text._ZN79_$LT$mynewt..hw..sensor..bindings..sensor$u20$as$u20$core..default..Default$GT$7default17h3721b46f1eeb50dcE	00000000 .text._ZN79_$LT$mynewt..hw..sensor..bindings..sensor$u20$as$u20$core..default..Default$GT$7default17h3721b46f1eeb50dcE
00000000 l    d  .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_read_ctx$u20$as$u20$core..default..Default$GT$7default17hcea9155443eddc92E	00000000 .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_read_ctx$u20$as$u20$core..default..Default$GT$7default17hcea9155443eddc92E
00000000 l    d  .text._ZN100_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb31ec3f285fd9a9fE	00000000 .text._ZN100_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb31ec3f285fd9a9fE
00000000 l    d  .text._ZN86_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4cb45cd61d8de01eE	00000000 .text._ZN86_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4cb45cd61d8de01eE
00000000 l    d  .text._ZN6mynewt2hw6sensor8bindings4read17h70a6dd985d5efdbfE	00000000 .text._ZN6mynewt2hw6sensor8bindings4read17h70a6dd985d5efdbfE
00000000 l    d  .text._ZN6mynewt2hw6sensor8bindings23mgr_find_next_bydevname17ha84c56fba2778274E	00000000 .text._ZN6mynewt2hw6sensor8bindings23mgr_find_next_bydevname17ha84c56fba2778274E
00000000 l    d  .text._ZN6mynewt2hw6sensor8bindings16set_poll_rate_ms17h3c50d102cc4dcf23E	00000000 .text._ZN6mynewt2hw6sensor8bindings16set_poll_rate_ms17h3c50d102cc4dcf23E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN100_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb31ec3f285fd9a9fE	00000016 <mynewt::hw::sensor::bindings::_bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN102_$LT$mynewt..hw..sensor..bindings..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h91de315b241af5a4E	00000016 <mynewt::hw::sensor::bindings::os_sanity_check__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3e6452ffebd3c9cE	00000016 <mynewt::hw::sensor::bindings::sensor_listener__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7251230ba24c6dcbE	00000016 <mynewt::hw::sensor::bindings::sensor_notifier__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN105_$LT$mynewt..hw..sensor..bindings..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc343f73608fa750fE	00000016 <mynewt::hw::sensor::bindings::sensor_type_traits__bindgen_ty_1 as core::default::Default>::default
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000         *UND*	00000000 core::mem::zeroed
00000000 g     F .text._ZN6mynewt2hw6sensor8bindings16set_poll_rate_ms17h3c50d102cc4dcf23E	00000056 mynewt::hw::sensor::bindings::set_poll_rate_ms
00000000 g     F .text._ZN6mynewt2hw6sensor8bindings23mgr_find_next_bydevname17ha84c56fba2778274E	00000042 mynewt::hw::sensor::bindings::mgr_find_next_bydevname
00000000 g     F .text._ZN6mynewt2hw6sensor8bindings4read17h70a6dd985d5efdbfE	0000007a mynewt::hw::sensor::bindings::read
00000000         *UND*	00000000 mynewt::Strn::as_ptr
00000000         *UND*	00000000 mynewt::Strn::validate
00000000         *UND*	00000000 <mynewt::result::MynewtError as core::convert::From<i32>>::from
00000000 g     F .text._ZN79_$LT$mynewt..hw..sensor..bindings..sensor$u20$as$u20$core..default..Default$GT$7default17h3721b46f1eeb50dcE	00000012 <mynewt::hw::sensor::bindings::sensor as core::default::Default>::default
00000000 g     F .text._ZN83_$LT$mynewt..hw..sensor..bindings..sensor_itf$u20$as$u20$core..default..Default$GT$7default17h35090b7f87bd7c5eE	00000012 <mynewt::hw::sensor::bindings::sensor_itf as core::default::Default>::default
00000000 g     F .text._ZN86_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4cb45cd61d8de01eE	00000012 <mynewt::hw::sensor::bindings::_bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN86_$LT$mynewt..hw..sensor..bindings..sensor_data_t$u20$as$u20$core..default..Default$GT$7default17h4e341925a89244d1E	00000012 <mynewt::hw::sensor::bindings::sensor_data_t as core::default::Default>::default
00000000 g     F .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_listener$u20$as$u20$core..default..Default$GT$7default17h417d49feb5bad9faE	00000012 <mynewt::hw::sensor::bindings::sensor_listener as core::default::Default>::default
00000000 g     F .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_notifier$u20$as$u20$core..default..Default$GT$7default17hd7474bc18b5e69f9E	00000012 <mynewt::hw::sensor::bindings::sensor_notifier as core::default::Default>::default
00000000 g     F .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_read_ctx$u20$as$u20$core..default..Default$GT$7default17hcea9155443eddc92E	00000016 <mynewt::hw::sensor::bindings::sensor_read_ctx as core::default::Default>::default
00000000 g     F .text._ZN89_$LT$mynewt..hw..sensor..bindings..sensor_timestamp$u20$as$u20$core..default..Default$GT$7default17ha575f0f6530c2a8cE	00000012 <mynewt::hw::sensor::bindings::sensor_timestamp as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_read_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h65bdbb6af4695fd5E	0000001a <mynewt::hw::sensor::bindings::sensor_read_ev_ctx as core::default::Default>::default
00000000 g     F .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_type_traits$u20$as$u20$core..default..Default$GT$7default17ha2f126dcacdc6635E	00000012 <mynewt::hw::sensor::bindings::sensor_type_traits as core::default::Default>::default
00000000 g     F .text._ZN92_$LT$mynewt..hw..sensor..bindings..sensor_notify_os_ev$u20$as$u20$core..default..Default$GT$7default17h7be887dbedb19127E	00000012 <mynewt::hw::sensor::bindings::sensor_notify_os_ev as core::default::Default>::default
00000000 g     F .text._ZN93_$LT$mynewt..hw..sensor..bindings..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e059676aa06c57aE	00000016 <mynewt::hw::sensor::bindings::os_dev__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he5ae647adaff8527E	00000016 <mynewt::hw::sensor::bindings::sensor__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hc48f42e6303c65edE	00000016 <mynewt::hw::sensor::bindings::sensor__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17he42a08a97fc2b785E	00000016 <mynewt::hw::sensor::bindings::sensor__bindgen_ty_3 as core::default::Default>::default
00000000 g     F .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h2e478dae6265312aE	00000016 <mynewt::hw::sensor::bindings::sensor__bindgen_ty_4 as core::default::Default>::default
00000000 g     F .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor_notify_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h0720106b562c6671E	00000016 <mynewt::hw::sensor::bindings::sensor_notify_ev_ctx as core::default::Default>::default
00000000 g     F .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha48af8a6e7f5065cE	00000016 <mynewt::hw::sensor::bindings::os_task__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7a9162718d61a7caE	00000016 <mynewt::hw::sensor::bindings::os_task__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17hab5a32e5d6173303E	00000016 <mynewt::hw::sensor::bindings::os_task__bindgen_ty_3 as core::default::Default>::default
00000000 g     F .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3a7d371223f47ca4E	00000016 <mynewt::hw::sensor::bindings::os_event__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0188c9c2096aa6f8E	00000016 <mynewt::hw::sensor::bindings::os_mutex__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN96_$LT$mynewt..hw..sensor..bindings..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he17b1e45947a389dE	00000016 <mynewt::hw::sensor::bindings::os_eventq__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb87653400eb066baE	00000016 <mynewt::hw::sensor::bindings::os_callout__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0812bdd697e51b2bE	00000016 <mynewt::hw::sensor::bindings::os_mempool__bindgen_ty_1 as core::default::Default>::default
00000000 g     F .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h82a41c236f2143dbE	00000016 <mynewt::hw::sensor::bindings::os_mempool__bindgen_ty_2 as core::default::Default>::default
00000000 g     F .text._ZN98_$LT$mynewt..hw..sensor..bindings..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h60b9b8dcd83031c6E	00000016 <mynewt::hw::sensor::bindings::os_memblock__bindgen_ty_1 as core::default::Default>::default
00000000         *UND*	00000000 sensor_mgr_find_next_bydevname
00000000         *UND*	00000000 sensor_read
00000000         *UND*	00000000 sensor_set_poll_rate_ms



Disassembly of section .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3a7d371223f47ca4E:

00000000 <<mynewt::hw::sensor::bindings::os_event__bindgen_ty_1 as core::default::Default>::default>:
_ZN95_$LT$mynewt..hw..sensor..bindings..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3a7d371223f47ca4E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:157
#[repr(C)]
pub struct os_event__bindgen_ty_1 {
    pub stqe_next: *mut os_event,
}
impl Default for os_event__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:158
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_event__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:159
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN96_$LT$mynewt..hw..sensor..bindings..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he17b1e45947a389dE:

00000000 <<mynewt::hw::sensor::bindings::os_eventq__bindgen_ty_1 as core::default::Default>::default>:
_ZN96_$LT$mynewt..hw..sensor..bindings..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he17b1e45947a389dE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:167
pub struct os_eventq__bindgen_ty_1 {
    pub stqh_first: *mut os_event,
    pub stqh_last: *mut *mut os_event,
}
impl Default for os_eventq__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:168
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::os_eventq__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:169
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb87653400eb066baE:

00000000 <<mynewt::hw::sensor::bindings::os_callout__bindgen_ty_1 as core::default::Default>::default>:
_ZN97_$LT$mynewt..hw..sensor..bindings..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb87653400eb066baE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:177
pub struct os_callout__bindgen_ty_1 {
    pub tqe_next: *mut os_callout,
    pub tqe_prev: *mut *mut os_callout,
}
impl Default for os_callout__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:178
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::os_callout__bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:179
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN93_$LT$mynewt..hw..sensor..bindings..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e059676aa06c57aE:

00000000 <<mynewt::hw::sensor::bindings::os_dev__bindgen_ty_1 as core::default::Default>::default>:
_ZN93_$LT$mynewt..hw..sensor..bindings..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3e059676aa06c57aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:205
#[repr(C)]
pub struct os_dev__bindgen_ty_1 {
    pub stqe_next: *mut os_dev,
}
impl Default for os_dev__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:206
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_dev__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:207
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN98_$LT$mynewt..hw..sensor..bindings..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h60b9b8dcd83031c6E:

00000000 <<mynewt::hw::sensor::bindings::os_memblock__bindgen_ty_1 as core::default::Default>::default>:
_ZN98_$LT$mynewt..hw..sensor..bindings..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h60b9b8dcd83031c6E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:214
#[repr(C)]
pub struct os_memblock__bindgen_ty_1 {
    pub sle_next: *mut os_memblock,
}
impl Default for os_memblock__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:215
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_memblock__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:216
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0812bdd697e51b2bE:

00000000 <<mynewt::hw::sensor::bindings::os_mempool__bindgen_ty_1 as core::default::Default>::default>:
_ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0812bdd697e51b2bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:223
#[repr(C)]
pub struct os_mempool__bindgen_ty_1 {
    pub stqe_next: *mut os_mempool,
}
impl Default for os_mempool__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:224
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_mempool__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:225
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h82a41c236f2143dbE:

00000000 <<mynewt::hw::sensor::bindings::os_mempool__bindgen_ty_2 as core::default::Default>::default>:
_ZN97_$LT$mynewt..hw..sensor..bindings..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h82a41c236f2143dbE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:232
#[repr(C)]
pub struct os_mempool__bindgen_ty_2 {
    pub slh_first: *mut os_memblock,
}
impl Default for os_mempool__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:233
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_mempool__bindgen_ty_2 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:234
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN95_$LT$mynewt..hw..sensor..bindings..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0188c9c2096aa6f8E:

00000000 <<mynewt::hw::sensor::bindings::os_mutex__bindgen_ty_1 as core::default::Default>::default>:
_ZN95_$LT$mynewt..hw..sensor..bindings..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h0188c9c2096aa6f8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:242
#[repr(C)]
pub struct os_mutex__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_mutex__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:243
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_mutex__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:244
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN102_$LT$mynewt..hw..sensor..bindings..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h91de315b241af5a4E:

00000000 <<mynewt::hw::sensor::bindings::os_sanity_check__bindgen_ty_1 as core::default::Default>::default>:
_ZN102_$LT$mynewt..hw..sensor..bindings..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h91de315b241af5a4E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:254
#[repr(C)]
pub struct os_sanity_check__bindgen_ty_1 {
    pub sle_next: *mut os_sanity_check,
}
impl Default for os_sanity_check__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:255
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_sanity_check__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:256
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha48af8a6e7f5065cE:

00000000 <<mynewt::hw::sensor::bindings::os_task__bindgen_ty_1 as core::default::Default>::default>:
_ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha48af8a6e7f5065cE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:264
#[repr(C)]
pub struct os_task__bindgen_ty_1 {
    pub stqe_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:265
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_task__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:266
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7a9162718d61a7caE:

00000000 <<mynewt::hw::sensor::bindings::os_task__bindgen_ty_2 as core::default::Default>::default>:
_ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h7a9162718d61a7caE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:274
pub struct os_task__bindgen_ty_2 {
    pub tqe_next: *mut os_task,
    pub tqe_prev: *mut *mut os_task,
}
impl Default for os_task__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:275
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::os_task__bindgen_ty_2 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:276
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17hab5a32e5d6173303E:

00000000 <<mynewt::hw::sensor::bindings::os_task__bindgen_ty_3 as core::default::Default>::default>:
_ZN94_$LT$mynewt..hw..sensor..bindings..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17hab5a32e5d6173303E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:283
#[repr(C)]
pub struct os_task__bindgen_ty_3 {
    pub sle_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_3 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:284
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::os_task__bindgen_ty_3 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:285
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mynewt..hw..sensor..bindings..sensor_data_t$u20$as$u20$core..default..Default$GT$7default17h4e341925a89244d1E:

00000000 <<mynewt::hw::sensor::bindings::sensor_data_t as core::default::Default>::default>:
_ZN86_$LT$mynewt..hw..sensor..bindings..sensor_data_t$u20$as$u20$core..default..Default$GT$7default17h4e341925a89244d1E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:359
    pub spd: __BindgenUnionField<*mut sensor_press_data>,
    pub srhd: __BindgenUnionField<*mut sensor_humid_data>,
    pub bindgen_union_field: u64,
}
impl Default for sensor_data_t {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:360
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_data_t as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:361
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3e6452ffebd3c9cE:

00000000 <<mynewt::hw::sensor::bindings::sensor_listener__bindgen_ty_1 as core::default::Default>::default>:
_ZN102_$LT$mynewt..hw..sensor..bindings..sensor_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3e6452ffebd3c9cE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:438
#[repr(C)]
pub struct sensor_listener__bindgen_ty_1 {
    pub sle_next: *mut sensor_listener,
}
impl Default for sensor_listener__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:439
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor_listener__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:440
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_listener$u20$as$u20$core..default..Default$GT$7default17h417d49feb5bad9faE:

00000000 <<mynewt::hw::sensor::bindings::sensor_listener as core::default::Default>::default>:
_ZN88_$LT$mynewt..hw..sensor..bindings..sensor_listener$u20$as$u20$core..default..Default$GT$7default17h417d49feb5bad9faE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:443
}
impl Default for sensor_listener {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:444
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_listener as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:445
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN102_$LT$mynewt..hw..sensor..bindings..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7251230ba24c6dcbE:

00000000 <<mynewt::hw::sensor::bindings::sensor_notifier__bindgen_ty_1 as core::default::Default>::default>:
_ZN102_$LT$mynewt..hw..sensor..bindings..sensor_notifier__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h7251230ba24c6dcbE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:460
#[repr(C)]
pub struct sensor_notifier__bindgen_ty_1 {
    pub sle_next: *mut sensor_notifier,
}
impl Default for sensor_notifier__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:461
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor_notifier__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:462
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_notifier$u20$as$u20$core..default..Default$GT$7default17hd7474bc18b5e69f9E:

00000000 <<mynewt::hw::sensor::bindings::sensor_notifier as core::default::Default>::default>:
_ZN88_$LT$mynewt..hw..sensor..bindings..sensor_notifier$u20$as$u20$core..default..Default$GT$7default17hd7474bc18b5e69f9E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:465
}
impl Default for sensor_notifier {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:466
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_notifier as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:467
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_read_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h65bdbb6af4695fd5E:

00000000 <<mynewt::hw::sensor::bindings::sensor_read_ev_ctx as core::default::Default>::default>:
_ZN91_$LT$mynewt..hw..sensor..bindings..sensor_read_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h65bdbb6af4695fd5E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:476
pub struct sensor_read_ev_ctx {
    pub srec_sensor: *mut sensor,
    pub srec_type: sensor_type_t,
}
impl Default for sensor_read_ev_ctx {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:477
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9003      	str	r0, [sp, #12]
   a:	9202      	str	r2, [sp, #8]
   c:	9101      	str	r1, [sp, #4]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor_read_ev_ctx as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:478
    }
  10:	9803      	ldr	r0, [sp, #12]
  12:	9901      	ldr	r1, [sp, #4]
  14:	9a02      	ldr	r2, [sp, #8]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$mynewt..hw..sensor..bindings..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc343f73608fa750fE:

00000000 <<mynewt::hw::sensor::bindings::sensor_type_traits__bindgen_ty_1 as core::default::Default>::default>:
_ZN105_$LT$mynewt..hw..sensor..bindings..sensor_type_traits__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc343f73608fa750fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:498
#[repr(C)]
pub struct sensor_type_traits__bindgen_ty_1 {
    pub sle_next: *mut sensor_type_traits,
}
impl Default for sensor_type_traits__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:499
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor_type_traits__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:500
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mynewt..hw..sensor..bindings..sensor_type_traits$u20$as$u20$core..default..Default$GT$7default17ha2f126dcacdc6635E:

00000000 <<mynewt::hw::sensor::bindings::sensor_type_traits as core::default::Default>::default>:
_ZN91_$LT$mynewt..hw..sensor..bindings..sensor_type_traits$u20$as$u20$core..default..Default$GT$7default17ha2f126dcacdc6635E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:503
}
impl Default for sensor_type_traits {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:504
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_type_traits as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:505
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor_notify_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h0720106b562c6671E:

00000000 <<mynewt::hw::sensor::bindings::sensor_notify_ev_ctx as core::default::Default>::default>:
_ZN93_$LT$mynewt..hw..sensor..bindings..sensor_notify_ev_ctx$u20$as$u20$core..default..Default$GT$7default17h0720106b562c6671E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:513
pub struct sensor_notify_ev_ctx {
    pub snec_sensor: *mut sensor,
    pub snec_evtype: sensor_event_type_t,
}
impl Default for sensor_notify_ev_ctx {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:514
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_notify_ev_ctx as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:515
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN92_$LT$mynewt..hw..sensor..bindings..sensor_notify_os_ev$u20$as$u20$core..default..Default$GT$7default17h7be887dbedb19127E:

00000000 <<mynewt::hw::sensor::bindings::sensor_notify_os_ev as core::default::Default>::default>:
_ZN92_$LT$mynewt..hw..sensor..bindings..sensor_notify_os_ev$u20$as$u20$core..default..Default$GT$7default17h7be887dbedb19127E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:524
    pub snoe_evt: os_event,
    pub snoe_evtype: sensor_event_type_t,
    pub snoe_sensor: *mut sensor,
}
impl Default for sensor_notify_os_ev {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:525
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_notify_os_ev as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:526
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN89_$LT$mynewt..hw..sensor..bindings..sensor_timestamp$u20$as$u20$core..default..Default$GT$7default17ha575f0f6530c2a8cE:

00000000 <<mynewt::hw::sensor::bindings::sensor_timestamp as core::default::Default>::default>:
_ZN89_$LT$mynewt..hw..sensor..bindings..sensor_timestamp$u20$as$u20$core..default..Default$GT$7default17ha575f0f6530c2a8cE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:655
    pub st_ostv: os_timeval,
    pub st_ostz: os_timezone,
    pub st_cputime: u32,
}
impl Default for sensor_timestamp {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:656
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_timestamp as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:657
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN83_$LT$mynewt..hw..sensor..bindings..sensor_itf$u20$as$u20$core..default..Default$GT$7default17h35090b7f87bd7c5eE:

00000000 <<mynewt::hw::sensor::bindings::sensor_itf as core::default::Default>::default>:
_ZN83_$LT$mynewt..hw..sensor..bindings..sensor_itf$u20$as$u20$core..default..Default$GT$7default17h35090b7f87bd7c5eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:678
    pub si_low_pin: u8,
    pub si_high_pin: u8,
    pub si_ints: [sensor_int; 2usize],
}
impl Default for sensor_itf {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:679
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_itf as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:680
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he5ae647adaff8527E:

00000000 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_1 as core::default::Default>::default>:
_ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he5ae647adaff8527E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:707
#[repr(C)]
pub struct sensor__bindgen_ty_1 {
    pub slh_first: *mut sensor_listener,
}
impl Default for sensor__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:708
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:709
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hc48f42e6303c65edE:

00000000 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_2 as core::default::Default>::default>:
_ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17hc48f42e6303c65edE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:716
#[repr(C)]
pub struct sensor__bindgen_ty_2 {
    pub slh_first: *mut sensor_notifier,
}
impl Default for sensor__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:717
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_2 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:718
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17he42a08a97fc2b785E:

00000000 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_3 as core::default::Default>::default>:
_ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17he42a08a97fc2b785E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:725
#[repr(C)]
pub struct sensor__bindgen_ty_3 {
    pub slh_first: *mut sensor_type_traits,
}
impl Default for sensor__bindgen_ty_3 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:726
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_3 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:727
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h2e478dae6265312aE:

00000000 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_4 as core::default::Default>::default>:
_ZN93_$LT$mynewt..hw..sensor..bindings..sensor__bindgen_ty_4$u20$as$u20$core..default..Default$GT$7default17h2e478dae6265312aE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:734
#[repr(C)]
pub struct sensor__bindgen_ty_4 {
    pub sle_next: *mut sensor,
}
impl Default for sensor__bindgen_ty_4 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:735
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::sensor__bindgen_ty_4 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:736
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN79_$LT$mynewt..hw..sensor..bindings..sensor$u20$as$u20$core..default..Default$GT$7default17h3721b46f1eeb50dcE:

00000000 <<mynewt::hw::sensor::bindings::sensor as core::default::Default>::default>:
_ZN79_$LT$mynewt..hw..sensor..bindings..sensor$u20$as$u20$core..default..Default$GT$7default17h3721b46f1eeb50dcE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:739
}
impl Default for sensor {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:740
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:741
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN88_$LT$mynewt..hw..sensor..bindings..sensor_read_ctx$u20$as$u20$core..default..Default$GT$7default17hcea9155443eddc92E:

00000000 <<mynewt::hw::sensor::bindings::sensor_read_ctx as core::default::Default>::default>:
_ZN88_$LT$mynewt..hw..sensor..bindings..sensor_read_ctx$u20$as$u20$core..default..Default$GT$7default17hcea9155443eddc92E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:750
pub struct sensor_read_ctx {
    pub user_func: sensor_data_func_t,
    pub user_arg: *mut ::cty::c_void,
}
impl Default for sensor_read_ctx {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:751
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::sensor_read_ctx as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:752
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN100_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb31ec3f285fd9a9fE:

00000000 <<mynewt::hw::sensor::bindings::_bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default>:
_ZN100_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hb31ec3f285fd9a9fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:1828
#[repr(C)]
pub struct _bindgen_ty_1__bindgen_ty_1 {
    pub slh_first: *mut sensor,
}
impl Default for _bindgen_ty_1__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:1829
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <core::mem::zeroed>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <<mynewt::hw::sensor::bindings::_bindgen_ty_1__bindgen_ty_1 as core::default::Default>::default+0x10>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:1830
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4cb45cd61d8de01eE:

00000000 <<mynewt::hw::sensor::bindings::_bindgen_ty_1 as core::default::Default>::default>:
_ZN86_$LT$mynewt..hw..sensor..bindings.._bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4cb45cd61d8de01eE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:1833
}
impl Default for _bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:1834
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <core::mem::zeroed>
   c:	e7ff      	b.n	e <<mynewt::hw::sensor::bindings::_bindgen_ty_1 as core::default::Default>::default+0xe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:1835
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt2hw6sensor8bindings4read17h70a6dd985d5efdbfE:

00000000 <mynewt::hw::sensor::bindings::read>:
_ZN6mynewt2hw6sensor8bindings4read17h70a6dd985d5efdbfE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:864
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	b092      	sub	sp, #72	; 0x48
   6:	4619      	mov	r1, r3
   8:	4694      	mov	ip, r2
   a:	f8dd e070 	ldr.w	lr, [sp, #112]	; 0x70
   e:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
  10:	9d1a      	ldr	r5, [sp, #104]	; 0x68
  12:	4606      	mov	r6, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	930d      	str	r3, [sp, #52]	; 0x34
  18:	920c      	str	r2, [sp, #48]	; 0x30
  1a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  20:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  22:	f8dd 806c 	ldr.w	r8, [sp, #108]	; 0x6c
  26:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
  2a:	46ea      	mov	sl, sp
  2c:	f8ca 9008 	str.w	r9, [sl, #8]
  30:	f8ca 8004 	str.w	r8, [sl, #4]
  34:	f8ca 7000 	str.w	r7, [sl]
  38:	910a      	str	r1, [sp, #40]	; 0x28
  3a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  3e:	f8cd e020 	str.w	lr, [sp, #32]
  42:	9407      	str	r4, [sp, #28]
  44:	9506      	str	r5, [sp, #24]
  46:	9605      	str	r6, [sp, #20]
  48:	f7ff fffe 	bl	0 <sensor_read>
  4c:	9010      	str	r0, [sp, #64]	; 0x40
  4e:	e7ff      	b.n	50 <mynewt::hw::sensor::bindings::read+0x50>
  50:	9810      	ldr	r0, [sp, #64]	; 0x40
  52:	2800      	cmp	r0, #0
  54:	d105      	bne.n	62 <mynewt::hw::sensor::bindings::read+0x62>
  56:	e7ff      	b.n	58 <mynewt::hw::sensor::bindings::read+0x58>
  58:	2000      	movs	r0, #0
  5a:	900f      	str	r0, [sp, #60]	; 0x3c
  5c:	2001      	movs	r0, #1
  5e:	900f      	str	r0, [sp, #60]	; 0x3c
  60:	e007      	b.n	72 <mynewt::hw::sensor::bindings::read+0x72>
  62:	9810      	ldr	r0, [sp, #64]	; 0x40
  64:	f7ff fffe 	bl	0 <<mynewt::result::MynewtError as core::convert::From<i32>>::from>
  68:	9004      	str	r0, [sp, #16]
  6a:	e7ff      	b.n	6c <mynewt::hw::sensor::bindings::read+0x6c>
  6c:	9804      	ldr	r0, [sp, #16]
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
  70:	e7ff      	b.n	72 <mynewt::hw::sensor::bindings::read+0x72>
  72:	980f      	ldr	r0, [sp, #60]	; 0x3c
  74:	b012      	add	sp, #72	; 0x48
  76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text._ZN6mynewt2hw6sensor8bindings23mgr_find_next_bydevname17ha84c56fba2778274E:

00000000 <mynewt::hw::sensor::bindings::mgr_find_next_bydevname>:
_ZN6mynewt2hw6sensor8bindings23mgr_find_next_bydevname17ha84c56fba2778274E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:948
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9105      	str	r1, [sp, #20]
   a:	9206      	str	r2, [sp, #24]
   c:	9905      	ldr	r1, [sp, #20]
   e:	9004      	str	r0, [sp, #16]
  10:	4608      	mov	r0, r1
  12:	9303      	str	r3, [sp, #12]
  14:	f8cd c008 	str.w	ip, [sp, #8]
  18:	f7ff fffe 	bl	0 <mynewt::Strn::validate>
  1c:	e7ff      	b.n	1e <mynewt::hw::sensor::bindings::mgr_find_next_bydevname+0x1e>
  1e:	9805      	ldr	r0, [sp, #20]
  20:	f7ff fffe 	bl	0 <mynewt::Strn::as_ptr>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <mynewt::hw::sensor::bindings::mgr_find_next_bydevname+0x28>
  28:	9906      	ldr	r1, [sp, #24]
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f7ff fffe 	bl	0 <sensor_mgr_find_next_bydevname>
  30:	9007      	str	r0, [sp, #28]
  32:	e7ff      	b.n	34 <mynewt::hw::sensor::bindings::mgr_find_next_bydevname+0x34>
  34:	9807      	ldr	r0, [sp, #28]
  36:	9904      	ldr	r1, [sp, #16]
  38:	6048      	str	r0, [r1, #4]
  3a:	2000      	movs	r0, #0
  3c:	6008      	str	r0, [r1, #0]
  3e:	b008      	add	sp, #32
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6mynewt2hw6sensor8bindings16set_poll_rate_ms17h3c50d102cc4dcf23E:

00000000 <mynewt::hw::sensor::bindings::set_poll_rate_ms>:
_ZN6mynewt2hw6sensor8bindings16set_poll_rate_ms17h3c50d102cc4dcf23E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/hw/sensor/bindings.rs:970
#[mynewt_macros::safe_wrap(attr)] extern "C" {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9805      	ldr	r0, [sp, #20]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <mynewt::Strn::validate>
  16:	e7ff      	b.n	18 <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x18>
  18:	9805      	ldr	r0, [sp, #20]
  1a:	f7ff fffe 	bl	0 <mynewt::Strn::as_ptr>
  1e:	9002      	str	r0, [sp, #8]
  20:	e7ff      	b.n	22 <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x22>
  22:	9906      	ldr	r1, [sp, #24]
  24:	9802      	ldr	r0, [sp, #8]
  26:	f7ff fffe 	bl	0 <sensor_set_poll_rate_ms>
  2a:	9008      	str	r0, [sp, #32]
  2c:	e7ff      	b.n	2e <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x2e>
  2e:	9808      	ldr	r0, [sp, #32]
  30:	2800      	cmp	r0, #0
  32:	d105      	bne.n	40 <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x40>
  34:	e7ff      	b.n	36 <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x36>
  36:	2000      	movs	r0, #0
  38:	9007      	str	r0, [sp, #28]
  3a:	2001      	movs	r0, #1
  3c:	9007      	str	r0, [sp, #28]
  3e:	e007      	b.n	50 <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x50>
  40:	9808      	ldr	r0, [sp, #32]
  42:	f7ff fffe 	bl	0 <<mynewt::result::MynewtError as core::convert::From<i32>>::from>
  46:	9001      	str	r0, [sp, #4]
  48:	e7ff      	b.n	4a <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x4a>
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9007      	str	r0, [sp, #28]
  4e:	e7ff      	b.n	50 <mynewt::hw::sensor::bindings::set_poll_rate_ms+0x50>
  50:	9807      	ldr	r0, [sp, #28]
  52:	b00a      	add	sp, #40	; 0x28
  54:	bd80      	pop	{r7, pc}

mynewt-b7cad4e68e08d16e.efdl6cor4f5ejcq.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 efdl6cor4f5ejcq
0000017b l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls53_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u8$GT$2eq17hd1f35709440bce46E	00000000 .text._ZN4core3cmp5impls53_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u8$GT$2eq17hd1f35709440bce46E
00000000 l    d  .text._ZN4core3cmp5impls55_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u32$GT$2lt17hf5c0568ea1eca59eE	00000000 .text._ZN4core3cmp5impls55_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u32$GT$2lt17hf5c0568ea1eca59eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls53_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u8$GT$2eq17hd1f35709440bce46E	00000022 .hidden core::cmp::impls::<impl core::cmp::PartialEq for u8>::eq
00000000 g     F .text._ZN4core3cmp5impls55_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u32$GT$2lt17hf5c0568ea1eca59eE	00000028 .hidden core::cmp::impls::<impl core::cmp::PartialOrd for u32>::lt



Disassembly of section .text._ZN4core3cmp5impls53_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u8$GT$2eq17hd1f35709440bce46E:

00000000 <core::cmp::impls::<impl core::cmp::PartialEq for u8>::eq>:
_ZN4core3cmp5impls53_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u8$GT$2eq17hd1f35709440bce46E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:894
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	7809      	ldrb	r1, [r1, #0]
  12:	1a40      	subs	r0, r0, r1
  14:	fab0 f080 	clz	r0, r0
  18:	0940      	lsrs	r0, r0, #5
  1a:	9201      	str	r2, [sp, #4]
  1c:	9300      	str	r3, [sp, #0]
  1e:	b004      	add	sp, #16
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3cmp5impls55_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u32$GT$2lt17hf5c0568ea1eca59eE:

00000000 <core::cmp::impls::<impl core::cmp::PartialOrd for u32>::lt>:
_ZN4core3cmp5impls55_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$u32$GT$2lt17hf5c0568ea1eca59eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.iu7rhcvqk1d1pjx.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 iu7rhcvqk1d1pjx
000002bc l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
00000401 l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000456 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002e3 l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
00000317 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
00000361 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h8768501daf9f559eE	00000000 .text._ZN4core3fmt9Arguments6new_v117h8768501daf9f559eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h8768501daf9f559eE	0000004c .hidden core::fmt::Arguments::new_v1



Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h8768501daf9f559eE:

00000000 <core::fmt::Arguments::new_v1>:
_ZN4core3fmt9Arguments6new_v117h8768501daf9f559eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

mynewt-b7cad4e68e08d16e.jo8f1pkohagqljq.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 jo8f1pkohagqljq
00000284 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000293 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003ae l       .debug_str	00000000 
000003b0 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num21_$LT$impl$u20$u32$GT$15overflowing_add17hcca0eb0ecb803c07E	00000052 core::num::<impl u32>::overflowing_add
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h8105be5cfa32a9c2E	00000050 core::num::<impl usize>::checked_mul
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h07d48d81c7b4752aE	00000052 core::num::<impl usize>::overflowing_mul
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_sub17h01bde4fe83d7eb93E	00000056 core::num::<impl usize>::overflowing_sub
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h13668e1b47e6c418E	00000006 core::num::<impl usize>::max_value
00000000 l    d  .text._ZN4core3num21_$LT$impl$u20$u32$GT$11checked_add17h6e7ba8fe19ab9d1cE	00000000 .text._ZN4core3num21_$LT$impl$u20$u32$GT$11checked_add17h6e7ba8fe19ab9d1cE
00000000 l    d  .text._ZN4core3num21_$LT$impl$u20$u32$GT$15overflowing_add17hcca0eb0ecb803c07E	00000000 .text._ZN4core3num21_$LT$impl$u20$u32$GT$15overflowing_add17hcca0eb0ecb803c07E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h8105be5cfa32a9c2E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h8105be5cfa32a9c2E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_sub17h05ea9cb1981cb052E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_sub17h05ea9cb1981cb052E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hb4fa7257e538886cE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hb4fa7257e538886cE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h07d48d81c7b4752aE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h07d48d81c7b4752aE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_sub17h01bde4fe83d7eb93E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_sub17h01bde4fe83d7eb93E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h13668e1b47e6c418E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h13668e1b47e6c418E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num21_$LT$impl$u20$u32$GT$11checked_add17h6e7ba8fe19ab9d1cE	00000050 .hidden core::num::<impl u32>::checked_add
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_sub17h05ea9cb1981cb052E	00000050 .hidden core::num::<impl usize>::checked_sub
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hb4fa7257e538886cE	0000003a .hidden core::num::<impl usize>::saturating_mul
00000000         *UND*	00000000 core::option::Option<T>::unwrap_or



Disassembly of section .text._ZN4core3num21_$LT$impl$u20$u32$GT$11checked_add17h6e7ba8fe19ab9d1cE:

00000000 <core::num::<impl u32>::checked_add>:
_ZN4core3num21_$LT$impl$u20$u32$GT$11checked_add17h6e7ba8fe19ab9d1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2678
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2679
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::num::<impl u32>::checked_add>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <core::num::<impl u32>::checked_add+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2680
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <core::num::<impl u32>::checked_add+0x3e>
  36:	e7ff      	b.n	38 <core::num::<impl u32>::checked_add+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <core::num::<impl u32>::checked_add+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <core::num::<impl u32>::checked_add+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2681
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num21_$LT$impl$u20$u32$GT$15overflowing_add17hcca0eb0ecb803c07E:

00000000 <core::num::<impl u32>::overflowing_add>:
_ZN4core3num21_$LT$impl$u20$u32$GT$15overflowing_add17hcca0eb0ecb803c07E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3348
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3349
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <core::num::<impl u32>::overflowing_add+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3350
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3351
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h8105be5cfa32a9c2E:

00000000 <core::num::<impl usize>::checked_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h8105be5cfa32a9c2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2722
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2723
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_mul>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::checked_mul+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2724
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <core::num::<impl usize>::checked_mul+0x3e>
  36:	e7ff      	b.n	38 <core::num::<impl usize>::checked_mul+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <core::num::<impl usize>::checked_mul+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <core::num::<impl usize>::checked_mul+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2725
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_sub17h05ea9cb1981cb052E:

00000000 <core::num::<impl usize>::checked_sub>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_sub17h05ea9cb1981cb052E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2700
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2701
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_sub>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::checked_sub+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2702
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <core::num::<impl usize>::checked_sub+0x3e>
  36:	e7ff      	b.n	38 <core::num::<impl usize>::checked_sub+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <core::num::<impl usize>::checked_sub+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <core::num::<impl usize>::checked_sub+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2703
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hb4fa7257e538886cE:

00000000 <core::num::<impl usize>::saturating_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hb4fa7257e538886cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2999
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3000
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  18:	9003      	str	r0, [sp, #12]
  1a:	9102      	str	r1, [sp, #8]
  1c:	e7ff      	b.n	1e <core::num::<impl usize>::saturating_mul+0x1e>
  1e:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <core::num::<impl usize>::saturating_mul+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <core::option::Option<T>::unwrap_or>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <core::num::<impl usize>::saturating_mul+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3001
  34:	9800      	ldr	r0, [sp, #0]
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h07d48d81c7b4752aE:

00000000 <core::num::<impl usize>::overflowing_mul>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h07d48d81c7b4752aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3403
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3404
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	fba0 0101 	umull	r0, r1, r0, r1
  12:	2900      	cmp	r1, #0
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <core::num::<impl usize>::overflowing_mul+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3405
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3406
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_sub17h01bde4fe83d7eb93E:

00000000 <core::num::<impl usize>::overflowing_sub>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_sub17h01bde4fe83d7eb93E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3376
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3377
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1a40      	subs	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	f1c1 0101 	rsb	r1, r1, #1
  1c:	900a      	str	r0, [sp, #40]	; 0x28
  1e:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  22:	980a      	ldr	r0, [sp, #40]	; 0x28
  24:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  28:	9203      	str	r2, [sp, #12]
  2a:	9302      	str	r3, [sp, #8]
  2c:	9001      	str	r0, [sp, #4]
  2e:	9100      	str	r1, [sp, #0]
  30:	e7ff      	b.n	32 <core::num::<impl usize>::overflowing_sub+0x32>
  32:	9801      	ldr	r0, [sp, #4]
  34:	9008      	str	r0, [sp, #32]
  36:	9900      	ldr	r1, [sp, #0]
  38:	f001 0201 	and.w	r2, r1, #1
  3c:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3378
  40:	9a08      	ldr	r2, [sp, #32]
  42:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  46:	9206      	str	r2, [sp, #24]
  48:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3379
  4c:	9806      	ldr	r0, [sp, #24]
  4e:	f89d 101c 	ldrb.w	r1, [sp, #28]
  52:	b00c      	add	sp, #48	; 0x30
  54:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h13668e1b47e6c418E:

00000000 <core::num::<impl usize>::max_value>:
_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h13668e1b47e6c418E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2327
   0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   4:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.po0iod9d8edjbke.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 po0iod9d8edjbke
0000073c l       .debug_str	00000000 
0000085d l       .debug_str	00000000 
0000087e l       .debug_str	00000000 
000008a9 l       .debug_str	00000000 
000008da l       .debug_str	00000000 
0000090a l       .debug_str	00000000 
00000916 l       .debug_str	00000000 
00000931 l       .debug_str	00000000 
00000962 l       .debug_str	00000000 
00000982 l       .debug_str	00000000 
000009b3 l       .debug_str	00000000 
000009bd l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009f3 l       .debug_str	00000000 
000009fd l       .debug_str	00000000 
00000a02 l       .debug_str	00000000 
00000a08 l       .debug_str	00000000 
00000a0a l       .debug_str	00000000 
00000a0f l       .debug_str	00000000 
00000a15 l       .debug_str	00000000 
00000a1b l       .debug_str	00000000 
00000a21 l       .debug_str	00000000 
00000a27 l       .debug_str	00000000 
00000a29 l       .debug_str	00000000 
00000a7b l       .debug_str	00000000 
00000ace l       .debug_str	00000000 
00000b21 l       .debug_str	00000000 
00000b37 l       .debug_str	00000000 
00000b9a l       .debug_str	00000000 
00000bb7 l       .debug_str	00000000 
00000c21 l       .debug_str	00000000 
00000c4d l       .debug_str	00000000 
00000cc6 l       .debug_str	00000000 
00000ce2 l       .debug_str	00000000 
00000d4b l       .debug_str	00000000 
00000d9e l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000af l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000de l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002ae l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002c1 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
00000437 l       .debug_str	00000000 
00000442 l       .debug_str	00000000 
0000048a l       .debug_str	00000000 
00000493 l       .debug_str	00000000 
00000497 l       .debug_str	00000000 
000004df l       .debug_str	00000000 
000004e8 l       .debug_str	00000000 
00000530 l       .debug_str	00000000 
00000538 l       .debug_str	00000000 
00000580 l       .debug_str	00000000 
00000589 l       .debug_str	00000000 
0000058d l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005de l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
0000062b l       .debug_str	00000000 
00000634 l       .debug_str	00000000 
00000665 l       .debug_str	00000000 
0000066e l       .debug_str	00000000 
00000673 l       .debug_str	00000000 
000006a4 l       .debug_str	00000000 
000006ae l       .debug_str	00000000 
000006b3 l       .debug_str	00000000 
000006e4 l       .debug_str	00000000 
000006ee l       .debug_str	00000000 
000006f5 l       .debug_str	00000000 
000006ff l       .debug_str	00000000 
00000704 l       .debug_str	00000000 
00000710 l       .debug_str	00000000 
00000718 l       .debug_str	00000000 
00000721 l       .debug_str	00000000 
00000726 l       .debug_str	00000000 
00000729 l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
00000739 l       .debug_str	00000000 
00000742 l       .debug_str	00000000 
0000074c l       .debug_str	00000000 
00000754 l       .debug_str	00000000 
0000075a l       .debug_str	00000000 
00000765 l       .debug_str	00000000 
0000076e l       .debug_str	00000000 
00000791 l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
000007d7 l       .debug_str	00000000 
000007e1 l       .debug_str	00000000 
00000812 l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1fa2856d91e98cc6E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1fa2856d91e98cc6E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2a06e09096ddf963E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2a06e09096ddf963E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75926216b49f1528E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75926216b49f1528E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h81c80ffc1c31ef11E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h81c80ffc1c31ef11E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce9ce94ad0d76203E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce9ce94ad0d76203E
00000000 l    d  .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h528d6e0d2e9086f0E	00000000 .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h528d6e0d2e9086f0E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h1252490a845702b2E	00000000 .text._ZN4core3fmt10ArgumentV13new17h1252490a845702b2E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h1b8697ff394d423cE	00000000 .text._ZN4core3fmt10ArgumentV13new17h1b8697ff394d423cE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h1fd456c0303f7393E	00000000 .text._ZN4core3fmt10ArgumentV13new17h1fd456c0303f7393E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h3ff460d93d7be67eE	00000000 .text._ZN4core3fmt10ArgumentV13new17h3ff460d93d7be67eE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h4b1642547762b8a2E	00000000 .text._ZN4core3fmt10ArgumentV13new17h4b1642547762b8a2E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h939c906085668601E	00000000 .text._ZN4core3fmt10ArgumentV13new17h939c906085668601E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17hb3d9a11ec3517314E	00000000 .text._ZN4core3fmt10ArgumentV13new17hb3d9a11ec3517314E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17hb6e04bae1310a6e8E	00000000 .text._ZN4core3fmt10ArgumentV13new17hb6e04bae1310a6e8E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17hba32e1b840400e44E	00000000 .text._ZN4core3fmt10ArgumentV13new17hba32e1b840400e44E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1fa2856d91e98cc6E	00000028 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2a06e09096ddf963E	00000028 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75926216b49f1528E	00000028 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h81c80ffc1c31ef11E	00000028 <&T as core::fmt::Debug>::fmt
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce9ce94ad0d76203E	00000028 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 <str as core::fmt::Display>::fmt
00000000 g     F .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h528d6e0d2e9086f0E	00000034 <&T as core::fmt::Display>::fmt
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h1252490a845702b2E	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h1b8697ff394d423cE	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h1fd456c0303f7393E	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h3ff460d93d7be67eE	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h4b1642547762b8a2E	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h939c906085668601E	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17hb3d9a11ec3517314E	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17hb6e04bae1310a6e8E	00000032 core::fmt::ArgumentV1::new
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17hba32e1b840400e44E	00000032 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::num::<impl core::fmt::Debug for u8>::fmt
00000000         *UND*	00000000 .hidden core::fmt::num::<impl core::fmt::Debug for i32>::fmt
00000000         *UND*	00000000 .hidden core::fmt::num::<impl core::fmt::Debug for i64>::fmt
00000000         *UND*	00000000 .hidden core::fmt::num::<impl core::fmt::Debug for u32>::fmt



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1fa2856d91e98cc6E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1fa2856d91e98cc6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::Debug for i32>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2a06e09096ddf963E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2a06e09096ddf963E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <<&T as core::fmt::Debug>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75926216b49f1528E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75926216b49f1528E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::Debug for u8>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h81c80ffc1c31ef11E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h81c80ffc1c31ef11E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::Debug for u32>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce9ce94ad0d76203E:

00000000 <<&T as core::fmt::Debug>::fmt>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hce9ce94ad0d76203E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <core::fmt::num::<impl core::fmt::Debug for i64>::fmt>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <<&T as core::fmt::Debug>::fmt+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h528d6e0d2e9086f0E:

00000000 <<&T as core::fmt::Display>::fmt>:
_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h528d6e0d2e9086f0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6801      	ldr	r1, [r0, #0]
  10:	6840      	ldr	r0, [r0, #4]
  12:	f8dd c014 	ldr.w	ip, [sp, #20]
  16:	9003      	str	r0, [sp, #12]
  18:	4608      	mov	r0, r1
  1a:	9903      	ldr	r1, [sp, #12]
  1c:	9202      	str	r2, [sp, #8]
  1e:	4662      	mov	r2, ip
  20:	9301      	str	r3, [sp, #4]
  22:	f7ff fffe 	bl	0 <<str as core::fmt::Display>::fmt>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <<&T as core::fmt::Display>::fmt+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h1252490a845702b2E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h1252490a845702b2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h1b8697ff394d423cE:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h1b8697ff394d423cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h1fd456c0303f7393E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h1fd456c0303f7393E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h3ff460d93d7be67eE:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h3ff460d93d7be67eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h4b1642547762b8a2E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h4b1642547762b8a2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h939c906085668601E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17h939c906085668601E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17hb3d9a11ec3517314E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17hb3d9a11ec3517314E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17hb6e04bae1310a6e8E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17hb6e04bae1310a6e8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17hba32e1b840400e44E:

00000000 <core::fmt::ArgumentV1::new>:
_ZN4core3fmt10ArgumentV13new17hba32e1b840400e44E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <core::fmt::ArgumentV1::new+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <core::fmt::ArgumentV1::new+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.s2pap8q6q0jlwhk.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 s2pap8q6q0jlwhk
00000184 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
000000db l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3str6traits54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$str$GT$2eq17hdb154244727250a5E	00000000 .text._ZN4core3str6traits54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$str$GT$2eq17hdb154244727250a5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq
00000000 g     F .text._ZN4core3str6traits54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$str$GT$2eq17hdb154244727250a5E	0000006a .hidden core::str::traits::<impl core::cmp::PartialEq for str>::eq



Disassembly of section .text._ZN4core3str6traits54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$str$GT$2eq17hdb154244727250a5E:

00000000 <core::str::traits::<impl core::cmp::PartialEq for str>::eq>:
_ZN4core3str6traits54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$str$GT$2eq17hdb154244727250a5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:1599
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:1600
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	900e      	str	r0, [sp, #56]	; 0x38
  1a:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  1c:	980e      	ldr	r0, [sp, #56]	; 0x38
  1e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  20:	9010      	str	r0, [sp, #64]	; 0x40
  22:	9111      	str	r1, [sp, #68]	; 0x44
  24:	9810      	ldr	r0, [sp, #64]	; 0x40
  26:	9911      	ldr	r1, [sp, #68]	; 0x44
_ZN4core3str6traits54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$str$GT$2eq17hdb154244727250a5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:1600
  28:	910b      	str	r1, [sp, #44]	; 0x2c
  2a:	900a      	str	r0, [sp, #40]	; 0x28
  2c:	f8cd c014 	str.w	ip, [sp, #20]
  30:	f8cd e010 	str.w	lr, [sp, #16]
  34:	9403      	str	r4, [sp, #12]
  36:	9502      	str	r5, [sp, #8]
  38:	e7ff      	b.n	3a <core::str::traits::<impl core::cmp::PartialEq for str>::eq+0x3a>
  3a:	9808      	ldr	r0, [sp, #32]
  3c:	9909      	ldr	r1, [sp, #36]	; 0x24
  3e:	9012      	str	r0, [sp, #72]	; 0x48
  40:	9113      	str	r1, [sp, #76]	; 0x4c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  42:	9812      	ldr	r0, [sp, #72]	; 0x48
  44:	9913      	ldr	r1, [sp, #76]	; 0x4c
  46:	9014      	str	r0, [sp, #80]	; 0x50
  48:	9115      	str	r1, [sp, #84]	; 0x54
  4a:	9814      	ldr	r0, [sp, #80]	; 0x50
  4c:	9915      	ldr	r1, [sp, #84]	; 0x54
_ZN4core3str6traits54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$str$GT$2eq17hdb154244727250a5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:1600
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	900c      	str	r0, [sp, #48]	; 0x30
  52:	e7ff      	b.n	54 <core::str::traits::<impl core::cmp::PartialEq for str>::eq+0x54>
  54:	a80a      	add	r0, sp, #40	; 0x28
  56:	a90c      	add	r1, sp, #48	; 0x30
  58:	f7ff fffe 	bl	0 <core::cmp::impls::<impl core::cmp::PartialEq<&B> for &A>::eq>
  5c:	9001      	str	r0, [sp, #4]
  5e:	e7ff      	b.n	60 <core::str::traits::<impl core::cmp::PartialEq for str>::eq+0x60>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:1601
  60:	9801      	ldr	r0, [sp, #4]
  62:	f000 0001 	and.w	r0, r0, #1
  66:	b016      	add	sp, #88	; 0x58
  68:	bdb0      	pop	{r4, r5, r7, pc}

mynewt-b7cad4e68e08d16e.wqpo0nn6017d30u.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 wqpo0nn6017d30u
000000d4 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009d l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hc68c92eb37e9ae43E	00000000 .text._ZN4core3ptr18real_drop_in_place17hc68c92eb37e9ae43E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hc68c92eb37e9ae43E	0000000c .hidden core::ptr::real_drop_in_place



Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hc68c92eb37e9ae43E:

00000000 <core::ptr::real_drop_in_place>:
_ZN4core3ptr18real_drop_in_place17hc68c92eb37e9ae43E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

mynewt-b7cad4e68e08d16e.ypd43kxzxs9yu0s.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 ypd43kxzxs9yu0s
0000065f l       .debug_str	00000000 
000005f1 l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000633 l       .debug_str	00000000 
0000065a l       .debug_str	00000000 
00000665 l       .debug_str	00000000 
0000066b l       .debug_str	00000000 
0000066e l       .debug_str	00000000 
0000067d l       .debug_str	00000000 
00000684 l       .debug_str	00000000 
0000068d l       .debug_str	00000000 
00000695 l       .debug_str	00000000 
0000069c l       .debug_str	00000000 
000006b0 l       .debug_str	00000000 
000006bc l       .debug_str	00000000 
000006c8 l       .debug_str	00000000 
000006e1 l       .debug_str	00000000 
000006e6 l       .debug_str	00000000 
000006f7 l       .debug_str	00000000 
00000701 l       .debug_str	00000000 
0000070f l       .debug_str	00000000 
00000713 l       .debug_str	00000000 
0000071e l       .debug_str	00000000 
00000725 l       .debug_str	00000000 
00000729 l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
00000748 l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000788 l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
000007ac l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
00000832 l       .debug_str	00000000 
0000084b l       .debug_str	00000000 
00000855 l       .debug_str	00000000 
0000086b l       .debug_str	00000000 
00000871 l       .debug_str	00000000 
0000087a l       .debug_str	00000000 
0000087e l       .debug_str	00000000 
00000888 l       .debug_str	00000000 
0000088c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000058 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
0000009f l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
000002a7 l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
00000361 l       .debug_str	00000000 
00000365 l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
00000423 l       .debug_str	00000000 
00000490 l       .debug_str	00000000 
000004a2 l       .debug_str	00000000 
00000504 l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000511 l       .debug_str	00000000 
00000515 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
0000051e l       .debug_str	00000000 
00000524 l       .debug_str	00000000 
0000052d l       .debug_str	00000000 
00000534 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000543 l       .debug_str	00000000 
0000054b l       .debug_str	00000000 
00000550 l       .debug_str	00000000 
00000555 l       .debug_str	00000000 
0000055c l       .debug_str	00000000 
00000561 l       .debug_str	00000000 
0000056d l       .debug_str	00000000 
00000575 l       .debug_str	00000000 
0000057e l       .debug_str	00000000 
00000583 l       .debug_str	00000000 
00000586 l       .debug_str	00000000 
0000058f l       .debug_str	00000000 
00000596 l       .debug_str	00000000 
0000059b l       .debug_str	00000000 
000005a0 l       .debug_str	00000000 
000005a6 l       .debug_str	00000000 
000005ac l       .debug_str	00000000 
000005b6 l       .debug_str	00000000 
000005b9 l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
000005c9 l       .debug_str	00000000 
000005d1 l       .debug_str	00000000 
000005d7 l       .debug_str	00000000 
000005dd l       .debug_str	00000000 
000005e8 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.0	00000018 .Lanon.467f40abab5f3254ff1a52ba78c01a3d.0
00000000 l     O .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.11	00000008 .Lanon.467f40abab5f3254ff1a52ba78c01a3d.11
00000000 l     O .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.12	00000000 .Lanon.467f40abab5f3254ff1a52ba78c01a3d.12
00000000 l     O .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.13	00000010 .Lanon.467f40abab5f3254ff1a52ba78c01a3d.13
00000000 l     O .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.3	00000018 .Lanon.467f40abab5f3254ff1a52ba78c01a3d.3
00000000 l     O .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.5	00000018 .Lanon.467f40abab5f3254ff1a52ba78c01a3d.5
00000000 l     O .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.9	00000018 .Lanon.467f40abab5f3254ff1a52ba78c01a3d.9
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000039 str.1
00000000 l    d  .text._ZN4core5slice18from_raw_parts_mut17hb56b2e7dede2eef5E	00000000 .text._ZN4core5slice18from_raw_parts_mut17hb56b2e7dede2eef5E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h618b9031f4b69615E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h618b9031f4b69615E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h48d659505c8a617aE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h48d659505c8a617aE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3get17hc6516062cecde7c0E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3get17hc6516062cecde7c0E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4last17h691a8edef2c9aed2E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4last17h691a8edef2c9aed2E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hef16fd97f44eb1b3E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hef16fd97f44eb1b3E
00000000 l    d  .text._ZN4core5slice77_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$9index_mut17hcf00b387ab8bef62E	00000000 .text._ZN4core5slice77_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$9index_mut17hcf00b387ab8bef62E
00000000 l    d  .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h4c7e479980edd69eE	00000000 .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h4c7e479980edd69eE
00000000 l    d  .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$3get17h7d66160ce0eb5f43E	00000000 .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$3get17h7d66160ce0eb5f43E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.1	00000000 .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.1
00000000 l    d  .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.2	00000000 .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.2
00000000 l    d  .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.4	00000000 .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.4
00000000 l    d  .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.6	00000000 .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.6
00000000 l    d  .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.7	00000000 .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.7
00000000 l    d  .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.8	00000000 .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.8
00000000 l    d  .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.10	00000000 .rodata..Lanon.467f40abab5f3254ff1a52ba78c01a3d.10
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 <core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index_mut
00000000         *UND*	00000000 <&T as core::fmt::Debug>::fmt
00000000         *UND*	00000000 core::intrinsics::copy_nonoverlapping
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 core::fmt::ArgumentV1::new
00000000         *UND*	00000000 .hidden core::fmt::Arguments::new_v1
00000000         *UND*	00000000 core::mem::size_of
00000000         *UND*	00000000 core::mem::align_of
00000000         *UND*	00000000 .hidden core::num::<impl usize>::checked_sub
00000000         *UND*	00000000 .hidden core::num::<impl usize>::saturating_mul
00000000         *UND*	00000000 core::ptr::<impl *const T>::add
00000000 g     F .text._ZN4core5slice18from_raw_parts_mut17hb56b2e7dede2eef5E	000000aa core::slice::from_raw_parts_mut
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h618b9031f4b69615E	00000014 core::slice::<impl [T]>::as_mut_ptr
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h48d659505c8a617aE	00000150 core::slice::<impl [T]>::copy_from_slice
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3get17hc6516062cecde7c0E	0000002e core::slice::<impl [T]>::get
00000000         *UND*	00000000 core::slice::<impl [T]>::len
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4last17h691a8edef2c9aed2E	0000007a core::slice::<impl [T]>::last
00000000         *UND*	00000000 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hef16fd97f44eb1b3E	00000014 core::slice::<impl [T]>::as_ptr
00000000 g     F .text._ZN4core5slice77_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$9index_mut17hcf00b387ab8bef62E	00000032 core::slice::<impl core::ops::index::IndexMut<I> for [T]>::index_mut
00000000         *UND*	00000000 core::panicking::panic
00000000         *UND*	00000000 core::panicking::panic_fmt
00000000         *UND*	00000000 <T as core::convert::From<T>>::from
00000000         *UND*	00000000 <core::fmt::Arguments as core::fmt::Display>::fmt
00000000 g     F .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h4c7e479980edd69eE	00000038 <usize as core::slice::SliceIndex<[T]>>::get_unchecked
00000000 g     F .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$3get17h7d66160ce0eb5f43E	00000058 <usize as core::slice::SliceIndex<[T]>>::get
00000000         *UND*	00000000 <core::option::Option<T> as core::ops::try::Try>::from_error
00000000         *UND*	00000000 <core::option::Option<T> as core::ops::try::Try>::into_result



Disassembly of section .text._ZN4core5slice18from_raw_parts_mut17hb56b2e7dede2eef5E:

00000000 <core::slice::from_raw_parts_mut>:
_ZN4core5slice18from_raw_parts_mut17hb56b2e7dede2eef5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5133
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <core::slice::from_raw_parts_mut+0x4e>
  16:	e7ff      	b.n	18 <core::slice::from_raw_parts_mut+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <core::mem::align_of>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <core::slice::from_raw_parts_mut+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <core::slice::from_raw_parts_mut+0x9c>
  2a:	e7ff      	b.n	2c <core::slice::from_raw_parts_mut+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <core::slice::from_raw_parts_mut+0x4c>
  3c:	e7ff      	b.n	3e <core::slice::from_raw_parts_mut+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <core::panicking::panic>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <core::slice::from_raw_parts_mut+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <core::slice::from_raw_parts_mut+0x84>
  54:	e7ff      	b.n	56 <core::slice::from_raw_parts_mut+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5135
  56:	f7ff fffe 	bl	0 <core::mem::size_of>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <core::slice::from_raw_parts_mut+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <core::num::<impl usize>::saturating_mul>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <core::slice::from_raw_parts_mut+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <core::slice::from_raw_parts_mut+0x82>
  72:	e7ff      	b.n	74 <core::slice::from_raw_parts_mut+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <core::panicking::panic>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <core::slice::from_raw_parts_mut+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5137
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5138
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <core::panicking::panic>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h618b9031f4b69615E:

00000000 <core::slice::<impl [T]>::as_mut_ptr>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h618b9031f4b69615E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:412
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:413
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:414
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h48d659505c8a617aE:

00000000 <core::slice::<impl [T]>::copy_from_slice>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$15copy_from_slice17h48d659505c8a617aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2122
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0b2      	sub	sp, #200	; 0xc8
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900e      	str	r0, [sp, #56]	; 0x38
   e:	910f      	str	r1, [sp, #60]	; 0x3c
  10:	9210      	str	r2, [sp, #64]	; 0x40
  12:	9311      	str	r3, [sp, #68]	; 0x44
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2123
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
  1c:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
  20:	940b      	str	r4, [sp, #44]	; 0x2c
  22:	950a      	str	r5, [sp, #40]	; 0x28
  24:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  28:	9014      	str	r0, [sp, #80]	; 0x50
  2a:	e7ff      	b.n	2c <core::slice::<impl [T]>::copy_from_slice+0x2c>
  2c:	9810      	ldr	r0, [sp, #64]	; 0x40
  2e:	9911      	ldr	r1, [sp, #68]	; 0x44
  30:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  34:	9015      	str	r0, [sp, #84]	; 0x54
  36:	e7ff      	b.n	38 <core::slice::<impl [T]>::copy_from_slice+0x38>
  38:	a814      	add	r0, sp, #80	; 0x50
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:64
  3a:	9012      	str	r0, [sp, #72]	; 0x48
  3c:	a815      	add	r0, sp, #84	; 0x54
  3e:	9013      	str	r0, [sp, #76]	; 0x4c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:65
  40:	9812      	ldr	r0, [sp, #72]	; 0x48
  42:	9016      	str	r0, [sp, #88]	; 0x58
  44:	9813      	ldr	r0, [sp, #76]	; 0x4c
  46:	9017      	str	r0, [sp, #92]	; 0x5c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:66
  48:	9816      	ldr	r0, [sp, #88]	; 0x58
  4a:	6800      	ldr	r0, [r0, #0]
  4c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4e:	6809      	ldr	r1, [r1, #0]
  50:	4288      	cmp	r0, r1
  52:	d014      	beq.n	7e <core::slice::<impl [T]>::copy_from_slice+0x7e>
  54:	e7ff      	b.n	56 <core::slice::<impl [T]>::copy_from_slice+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:72
  56:	9816      	ldr	r0, [sp, #88]	; 0x58
  58:	9027      	str	r0, [sp, #156]	; 0x9c
  5a:	9817      	ldr	r0, [sp, #92]	; 0x5c
  5c:	9028      	str	r0, [sp, #160]	; 0xa0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:73
  5e:	4668      	mov	r0, sp
  60:	2100      	movs	r1, #0
  62:	6001      	str	r1, [r0, #0]
  64:	f240 0100 	movw	r1, #0
  68:	f2c0 0100 	movt	r1, #0
  6c:	f240 0300 	movw	r3, #0
  70:	f2c0 0300 	movt	r3, #0
  74:	a829      	add	r0, sp, #164	; 0xa4
  76:	2201      	movs	r2, #1
  78:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
  7c:	e005      	b.n	8a <core::slice::<impl [T]>::copy_from_slice+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2127
  7e:	9810      	ldr	r0, [sp, #64]	; 0x40
  80:	9911      	ldr	r1, [sp, #68]	; 0x44
  82:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  86:	9009      	str	r0, [sp, #36]	; 0x24
  88:	e04e      	b.n	128 <core::slice::<impl [T]>::copy_from_slice+0x128>
  8a:	a827      	add	r0, sp, #156	; 0x9c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:70
  8c:	9024      	str	r0, [sp, #144]	; 0x90
  8e:	a828      	add	r0, sp, #160	; 0xa0
  90:	9025      	str	r0, [sp, #148]	; 0x94
  92:	a829      	add	r0, sp, #164	; 0xa4
  94:	9026      	str	r0, [sp, #152]	; 0x98
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/rust/mynewt/src/lib.rs:1
//! Mynewt API for Rust. Contains Rust bindings for Mynewt API for C, generated by `bindgen`.
  96:	9824      	ldr	r0, [sp, #144]	; 0x90
  98:	902f      	str	r0, [sp, #188]	; 0xbc
  9a:	9825      	ldr	r0, [sp, #148]	; 0x94
  9c:	9030      	str	r0, [sp, #192]	; 0xc0
  9e:	9826      	ldr	r0, [sp, #152]	; 0x98
  a0:	9031      	str	r0, [sp, #196]	; 0xc4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:72
  a2:	982f      	ldr	r0, [sp, #188]	; 0xbc
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  a4:	f240 0100 	movw	r1, #0
  a8:	f2c0 0100 	movt	r1, #0
  ac:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  b0:	9008      	str	r0, [sp, #32]
  b2:	9107      	str	r1, [sp, #28]
  b4:	e7ff      	b.n	b6 <core::slice::<impl [T]>::copy_from_slice+0xb6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:72
  b6:	9830      	ldr	r0, [sp, #192]	; 0xc0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  b8:	f240 0100 	movw	r1, #0
  bc:	f2c0 0100 	movt	r1, #0
  c0:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  c4:	9006      	str	r0, [sp, #24]
  c6:	9105      	str	r1, [sp, #20]
  c8:	e7ff      	b.n	ca <core::slice::<impl [T]>::copy_from_slice+0xca>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:73
  ca:	9831      	ldr	r0, [sp, #196]	; 0xc4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  cc:	f240 0100 	movw	r1, #0
  d0:	f2c0 0100 	movt	r1, #0
  d4:	f7ff fffe 	bl	0 <core::fmt::ArgumentV1::new>
  d8:	9004      	str	r0, [sp, #16]
  da:	9103      	str	r1, [sp, #12]
  dc:	e7ff      	b.n	de <core::slice::<impl [T]>::copy_from_slice+0xde>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:70
  de:	9808      	ldr	r0, [sp, #32]
  e0:	901e      	str	r0, [sp, #120]	; 0x78
  e2:	9907      	ldr	r1, [sp, #28]
  e4:	911f      	str	r1, [sp, #124]	; 0x7c
  e6:	9a06      	ldr	r2, [sp, #24]
  e8:	9220      	str	r2, [sp, #128]	; 0x80
  ea:	9b05      	ldr	r3, [sp, #20]
  ec:	9321      	str	r3, [sp, #132]	; 0x84
  ee:	f8dd c010 	ldr.w	ip, [sp, #16]
  f2:	f8cd c088 	str.w	ip, [sp, #136]	; 0x88
  f6:	f8dd e00c 	ldr.w	lr, [sp, #12]
  fa:	f8cd e08c 	str.w	lr, [sp, #140]	; 0x8c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  fe:	466c      	mov	r4, sp
 100:	2503      	movs	r5, #3
 102:	6025      	str	r5, [r4, #0]
 104:	f240 0100 	movw	r1, #0
 108:	f2c0 0100 	movt	r1, #0
 10c:	a818      	add	r0, sp, #96	; 0x60
 10e:	ab1e      	add	r3, sp, #120	; 0x78
 110:	462a      	mov	r2, r5
 112:	f7ff fffe 	bl	0 <core::fmt::Arguments::new_v1>
 116:	e7ff      	b.n	2 <core::slice::<impl [T]>::copy_from_slice+0x2>
 118:	f240 0100 	movw	r1, #0
 11c:	f2c0 0100 	movt	r1, #0
 120:	a818      	add	r0, sp, #96	; 0x60
 122:	f7ff fffe 	bl	0 <core::panicking::panic_fmt>
 126:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2127
 128:	980e      	ldr	r0, [sp, #56]	; 0x38
 12a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 12c:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::copy_from_slice>
 130:	9002      	str	r0, [sp, #8]
 132:	e7ff      	b.n	134 <core::slice::<impl [T]>::copy_from_slice+0x134>
 134:	980e      	ldr	r0, [sp, #56]	; 0x38
 136:	990f      	ldr	r1, [sp, #60]	; 0x3c
 138:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
 13c:	9001      	str	r0, [sp, #4]
 13e:	e7ff      	b.n	140 <core::slice::<impl [T]>::copy_from_slice+0x140>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2126
 140:	9809      	ldr	r0, [sp, #36]	; 0x24
 142:	9902      	ldr	r1, [sp, #8]
 144:	9a01      	ldr	r2, [sp, #4]
 146:	f7ff fffe 	bl	0 <core::intrinsics::copy_nonoverlapping>
 14a:	e7ff      	b.n	14c <core::slice::<impl [T]>::copy_from_slice+0x14c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2129
 14c:	b032      	add	sp, #200	; 0xc8
 14e:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3get17hc6516062cecde7c0E:

00000000 <core::slice::<impl [T]>::get>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3get17hc6516062cecde7c0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:276
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:279
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::get>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <core::slice::<impl [T]>::get+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:280
  28:	9801      	ldr	r0, [sp, #4]
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4last17h691a8edef2c9aed2E:

00000000 <core::slice::<impl [T]>::last>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4last17h691a8edef2c9aed2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:233
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:234
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  18:	9003      	str	r0, [sp, #12]
  1a:	e7ff      	b.n	1c <core::slice::<impl [T]>::last+0x1c>
  1c:	2101      	movs	r1, #1
  1e:	9803      	ldr	r0, [sp, #12]
  20:	f7ff fffe 	bl	0 <core::num::<impl usize>::checked_sub>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <core::slice::<impl [T]>::last+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	9901      	ldr	r1, [sp, #4]
  2e:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::ops::try::Try>::into_result>
  32:	910b      	str	r1, [sp, #44]	; 0x2c
  34:	900a      	str	r0, [sp, #40]	; 0x28
  36:	e7ff      	b.n	38 <core::slice::<impl [T]>::last+0x38>
  38:	980a      	ldr	r0, [sp, #40]	; 0x28
  3a:	2800      	cmp	r0, #0
  3c:	9000      	str	r0, [sp, #0]
  3e:	d010      	beq.n	62 <core::slice::<impl [T]>::last+0x62>
  40:	e7ff      	b.n	42 <core::slice::<impl [T]>::last+0x42>
  42:	9800      	ldr	r0, [sp, #0]
  44:	2801      	cmp	r0, #1
  46:	d001      	beq.n	4c <core::slice::<impl [T]>::last+0x4c>
  48:	e7ff      	b.n	4a <core::slice::<impl [T]>::last+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:236
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:234
  4c:	f7ff fffe 	bl	0 <<T as core::convert::From<T>>::from>
  50:	e7ff      	b.n	2 <<core::option::Option<T> as core::ops::try::Try>::from_error+0x2>
  52:	f7ff fffe 	bl	0 <<core::option::Option<T> as core::ops::try::Try>::from_error>
  56:	9008      	str	r0, [sp, #32]
  58:	e7ff      	b.n	5a <core::slice::<impl [T]>::last+0x5a>
  5a:	e7ff      	b.n	5c <core::slice::<impl [T]>::last+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:236
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	b00e      	add	sp, #56	; 0x38
  60:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:234
  62:	980b      	ldr	r0, [sp, #44]	; 0x2c
  64:	900d      	str	r0, [sp, #52]	; 0x34
  66:	980d      	ldr	r0, [sp, #52]	; 0x34
  68:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:235
  6a:	9806      	ldr	r0, [sp, #24]
  6c:	9907      	ldr	r1, [sp, #28]
  6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  70:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::last>
  74:	9008      	str	r0, [sp, #32]
  76:	e7ff      	b.n	78 <core::slice::<impl [T]>::last+0x78>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:236
  78:	e7f0      	b.n	5c <core::slice::<impl [T]>::last+0x5c>

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hef16fd97f44eb1b3E:

00000000 <core::slice::<impl [T]>::as_ptr>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hef16fd97f44eb1b3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice77_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$9index_mut17hcf00b387ab8bef62E:

00000000 <core::slice::<impl core::ops::index::IndexMut<I> for [T]>::index_mut>:
_ZN4core5slice77_$LT$impl$u20$core..ops..index..IndexMut$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$9index_mut17hcf00b387ab8bef62E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2561
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2562
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <<core::ops::range::RangeTo<usize> as core::slice::SliceIndex<[T]>>::index_mut>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <core::slice::<impl core::ops::index::IndexMut<I> for [T]>::index_mut+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2563
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h4c7e479980edd69eE:

00000000 <<usize as core::slice::SliceIndex<[T]>>::get_unchecked>:
_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h4c7e479980edd69eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2683
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2684
  10:	9806      	ldr	r0, [sp, #24]
  12:	9907      	ldr	r1, [sp, #28]
  14:	9304      	str	r3, [sp, #16]
  16:	f8cd c00c 	str.w	ip, [sp, #12]
  1a:	f8cd e008 	str.w	lr, [sp, #8]
  1e:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::as_ptr>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <<usize as core::slice::SliceIndex<[T]>>::get_unchecked+0x26>
  26:	9905      	ldr	r1, [sp, #20]
  28:	9801      	ldr	r0, [sp, #4]
  2a:	f7ff fffe 	bl	0 <core::ptr::<impl *const T>::add>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <<usize as core::slice::SliceIndex<[T]>>::get_unchecked+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2685
  32:	9800      	ldr	r0, [sp, #0]
  34:	b008      	add	sp, #32
  36:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$3get17h7d66160ce0eb5f43E:

00000000 <<usize as core::slice::SliceIndex<[T]>>::get>:
_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$3get17h7d66160ce0eb5f43E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2661
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	9107      	str	r1, [sp, #28]
   e:	9208      	str	r2, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2662
  10:	9806      	ldr	r0, [sp, #24]
  12:	9907      	ldr	r1, [sp, #28]
  14:	9a08      	ldr	r2, [sp, #32]
  16:	9005      	str	r0, [sp, #20]
  18:	4608      	mov	r0, r1
  1a:	4611      	mov	r1, r2
  1c:	9304      	str	r3, [sp, #16]
  1e:	f8cd c00c 	str.w	ip, [sp, #12]
  22:	f8cd e008 	str.w	lr, [sp, #8]
  26:	f7ff fffe 	bl	0 <core::slice::<impl [T]>::len>
  2a:	9001      	str	r0, [sp, #4]
  2c:	e7ff      	b.n	2e <<usize as core::slice::SliceIndex<[T]>>::get+0x2e>
  2e:	9805      	ldr	r0, [sp, #20]
  30:	9901      	ldr	r1, [sp, #4]
  32:	4288      	cmp	r0, r1
  34:	d20a      	bcs.n	4c <<usize as core::slice::SliceIndex<[T]>>::get+0x4c>
  36:	e7ff      	b.n	38 <<usize as core::slice::SliceIndex<[T]>>::get+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2664
  38:	9806      	ldr	r0, [sp, #24]
  3a:	9907      	ldr	r1, [sp, #28]
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f7ff fffe 	bl	0 <<usize as core::slice::SliceIndex<[T]>>::get>
  42:	9000      	str	r0, [sp, #0]
  44:	e7ff      	b.n	46 <<usize as core::slice::SliceIndex<[T]>>::get+0x46>
  46:	9800      	ldr	r0, [sp, #0]
  48:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2662
  4a:	e002      	b.n	52 <<usize as core::slice::SliceIndex<[T]>>::get+0x52>
  4c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2667
  4e:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2662
  50:	e7ff      	b.n	52 <<usize as core::slice::SliceIndex<[T]>>::get+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2669
  52:	9809      	ldr	r0, [sp, #36]	; 0x24
  54:	b00a      	add	sp, #40	; 0x28
  56:	bd80      	pop	{r7, pc}

stable_deref_trait-fbf528bd5edd2101.stable_deref_trait.cl5vm0za-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 stable_deref_trait.cl5vm0za-cgu.0



typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.0
00000402 l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
0000048f l       .debug_str	00000000 
00000499 l       .debug_str	00000000 
000004b3 l       .debug_str	00000000 
000004c7 l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
000004d7 l       .debug_str	00000000 
000004e2 l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004f2 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
00000506 l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
00000287 l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002ae l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000310 l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000032a l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035d l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
00000461 l       .debug_str	00000000 
00000466 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.8e85d28317557cffebaa383b26c06184.0	00000007 .Lanon.8e85d28317557cffebaa383b26c06184.0
00000000 l     O .rodata.cst4	00000004 .Lanon.8e85d28317557cffebaa383b26c06184.1
00000000 l     O .rodata..Lanon.8e85d28317557cffebaa383b26c06184.2	00000005 .Lanon.8e85d28317557cffebaa383b26c06184.2
00000000 l    d  .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE	00000000 .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE
00000000 l    d  .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE	00000000 .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE
00000000 l    d  .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE	00000000 .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE	00000048 <typenum::Less as core::fmt::Debug>::fmt
00000000 g     F .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE	00000048 <typenum::Equal as core::fmt::Debug>::fmt
00000000 g     F .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE	00000048 <typenum::Greater as core::fmt::Debug>::fmt



Disassembly of section .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE:

00000000 <<typenum::Greater as core::fmt::Debug>::fmt>:
_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:84
pub use int::{NInt, PInt};
pub use array::{ATerm, TArr};

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Greater`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e07 	mov.w	lr, #7
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::Greater as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::Greater as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE:

00000000 <<typenum::Less as core::fmt::Debug>::fmt>:
_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:89
pub struct Greater;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Less`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e04 	mov.w	lr, #4
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::Less as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::Less as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE:

00000000 <<typenum::Equal as core::fmt::Debug>::fmt>:
_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:94
pub struct Less;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Equal`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::Equal as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::Equal as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.1
000006bb l       .debug_str	00000000 
000006ff l       .debug_str	00000000 
00000704 l       .debug_str	00000000 
00000715 l       .debug_str	00000000 
0000071f l       .debug_str	00000000 
0000077d l       .debug_str	00000000 
00000788 l       .debug_str	00000000 
000007a5 l       .debug_str	00000000 
000007a9 l       .debug_str	00000000 
000007c0 l       .debug_str	00000000 
000007e4 l       .debug_str	00000000 
00000800 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
0000082e l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
00000852 l       .debug_str	00000000 
00000866 l       .debug_str	00000000 
0000086f l       .debug_str	00000000 
00000876 l       .debug_str	00000000 
00000881 l       .debug_str	00000000 
00000886 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
000002c7 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000360 l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
0000043b l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
0000049f l       .debug_str	00000000 
000004a3 l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
00000506 l       .debug_str	00000000 
00000593 l       .debug_str	00000000 
00000597 l       .debug_str	00000000 
0000059d l       .debug_str	00000000 
000005f0 l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
00000609 l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
00000613 l       .debug_str	00000000 
00000618 l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
00000629 l       .debug_str	00000000 
00000630 l       .debug_str	00000000 
00000635 l       .debug_str	00000000 
0000063b l       .debug_str	00000000 
00000640 l       .debug_str	00000000 
0000064e l       .debug_str	00000000 
00000658 l       .debug_str	00000000 
0000065c l       .debug_str	00000000 
00000664 l       .debug_str	00000000 
0000066c l       .debug_str	00000000 
00000673 l       .debug_str	00000000 
00000687 l       .debug_str	00000000 
00000693 l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006ab l       .debug_str	00000000 
000006af l       .debug_str	00000000 
000006b5 l       .debug_str	00000000 
000006be l       .debug_str	00000000 
000006cd l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
000006da l       .debug_str	00000000 
000006e6 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.86dadf9835a795b5be9b7980bc5a49e2.0	00000002 .Lanon.86dadf9835a795b5be9b7980bc5a49e2.0
00000000 l    d  .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE	00000000 .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE
00000000 l    d  .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE	00000000 .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E
00000000 l    d  .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E	00000000 .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E
00000000 l    d  .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE	00000000 .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE	00000048 <typenum::int::Z0 as core::fmt::Debug>::fmt
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E	00000006 <typenum::int::Z0 as core::ops::arith::Neg>::neg
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE	00000006 <typenum::int::Z0 as core::ops::arith::Sub>::sub
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E	00000006 <typenum::int::Z0 as typenum::type_operators::Max>::max
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E	00000006 <typenum::int::Z0 as typenum::type_operators::Min>::min
00000000 g     F .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE	00000006 typenum::int::PInt<U>::new
00000000 g     F .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E	00000006 typenum::array::<impl core::ops::arith::Mul<typenum::array::ATerm> for typenum::int::Z0>::mul
00000000 g     F .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE	0000000e <typenum::int::Z0 as typenum::type_operators::Pow<typenum::int::Z0>>::powi



Disassembly of section .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE:

00000000 <typenum::int::PInt<U>::new>:
_ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:56
}

impl<U: Unsigned + NonZero> PInt<U> {
    /// Instantiates a singleton representing this strictly positive integer.
    #[inline]
    pub fn new() -> PInt<U> {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:60
        PInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E:

00000000 <<typenum::int::Z0 as core::ops::arith::Neg>::neg>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:204
// Neg

/// `-Z0 = Z0`
impl Neg for Z0 {
    type Output = Z0;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:206
        Z0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE:

00000000 <<typenum::int::Z0 as core::ops::arith::Sub>::sub>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:328
// Sub

/// `Z0 - Z0 = Z0`
impl Sub<Z0> for Z0 {
    type Output = Z0;
    fn sub(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:330
        Z0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE:

00000000 <<typenum::int::Z0 as typenum::type_operators::Pow<typenum::int::Z0>>::powi>:
_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:647
// Pow

/// 0^0 = 1
impl Pow<Z0> for Z0 {
    type Output = P1;
    fn powi(self, _: Z0) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:648
        P1::new()
   4:	f7ff fffe 	bl	0 <<typenum::int::Z0 as typenum::type_operators::Pow<typenum::int::Z0>>::powi>
   8:	e7ff      	b.n	a <<typenum::int::Z0 as typenum::type_operators::Pow<typenum::int::Z0>>::powi+0xa>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:649
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E:

00000000 <<typenum::int::Z0 as typenum::type_operators::Min>::min>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:750
// Min
use {Max, Maximum, Min, Minimum};

impl Min<Z0> for Z0 {
    type Output = Z0;
    fn min(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:752
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E:

00000000 <<typenum::int::Z0 as typenum::type_operators::Max>::max>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:846
// ---------------------------------------------------------------------------------------
// Max

impl Max<Z0> for Z0 {
    type Output = Z0;
    fn max(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:848
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E:

00000000 <typenum::array::<impl core::ops::arith::Mul<typenum::array::ATerm> for typenum::int::Z0>::mul>:
_ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:141
    }
}

impl Mul<ATerm> for Z0 {
    type Output = ATerm;
    fn mul(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:143
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE:

00000000 <<typenum::int::Z0 as core::fmt::Debug>::fmt>:
_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:74
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::int::Z0 as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::int::Z0 as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.2
000008fb l       .debug_str	00000000 
000008dd l       .debug_str	00000000 
000008e9 l       .debug_str	00000000 
000008f4 l       .debug_str	00000000 
00000901 l       .debug_str	00000000 
00000905 l       .debug_str	00000000 
0000090b l       .debug_str	00000000 
00000911 l       .debug_str	00000000 
00000914 l       .debug_str	00000000 
00000923 l       .debug_str	00000000 
00000927 l       .debug_str	00000000 
00000930 l       .debug_str	00000000 
0000093c l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
0000095a l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
00000975 l       .debug_str	00000000 
000009d3 l       .debug_str	00000000 
000009de l       .debug_str	00000000 
000009fb l       .debug_str	00000000 
000009ff l       .debug_str	00000000 
00000a16 l       .debug_str	00000000 
00000a3a l       .debug_str	00000000 
00000a56 l       .debug_str	00000000 
00000a5b l       .debug_str	00000000 
00000a64 l       .debug_str	00000000 
00000a6b l       .debug_str	00000000 
00000a84 l       .debug_str	00000000 
00000a8e l       .debug_str	00000000 
00000aa8 l       .debug_str	00000000 
00000abc l       .debug_str	00000000 
00000ac5 l       .debug_str	00000000 
00000acc l       .debug_str	00000000 
00000ad7 l       .debug_str	00000000 
00000adc l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000341 l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
0000052c l       .debug_str	00000000 
0000059e l       .debug_str	00000000 
000005a2 l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000686 l       .debug_str	00000000 
0000068a l       .debug_str	00000000 
000006fc l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
00000774 l       .debug_str	00000000 
000007e8 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
0000085a l       .debug_str	00000000 
0000085d l       .debug_str	00000000 
0000085f l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
0000086e l       .debug_str	00000000 
00000873 l       .debug_str	00000000 
00000879 l       .debug_str	00000000 
0000087f l       .debug_str	00000000 
00000886 l       .debug_str	00000000 
0000088b l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
00000896 l       .debug_str	00000000 
000008a4 l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008ba l       .debug_str	00000000 
000008c2 l       .debug_str	00000000 
000008c9 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.69f807129344f51111b1d6ffdc1cc086.0	00000005 .Lanon.69f807129344f51111b1d6ffdc1cc086.0
00000000 l    d  .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E	00000000 .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E
00000000 l    d  .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E	00000000 .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E
00000000 l    d  .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE	00000000 .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE
00000000 l    d  .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE	00000000 .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E
00000000 l    d  .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E	00000000 .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE	00000006 <typenum::uint::UInt<typenum::uint::UTerm,typenum::bit::B1> as core::ops::arith::Sub<typenum::bit::B1>>::sub
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E	00000048 <typenum::uint::UTerm as core::fmt::Debug>::fmt
00000000 g     F .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE	00000006 <typenum::uint::UTerm as core::ops::arith::Sub>::sub
00000000 g     F .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E	0000000c <typenum::uint::UTerm as typenum::type_operators::Len>::len
00000000 g     F .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E	00000006 typenum::uint::UInt<U,B>::new
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E	00000006 <typenum::uint::UTerm as core::ops::bit::Shl<typenum::bit::B0>>::shl
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE	00000006 <typenum::uint::UTerm as core::ops::bit::Shl<typenum::bit::B1>>::shl
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE	00000006 <typenum::uint::UTerm as core::ops::bit::Shr<typenum::bit::B0>>::shr
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E	00000006 <typenum::uint::UTerm as core::ops::bit::Shr<typenum::bit::B1>>::shr
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE	00000006 <typenum::uint::UTerm as core::ops::arith::Add<typenum::bit::B0>>::add
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE	0000000e <typenum::uint::UTerm as core::ops::arith::Add<typenum::bit::B1>>::add
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE	00000006 <typenum::uint::UTerm as core::ops::arith::Mul<typenum::bit::B0>>::mul
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E	00000006 <typenum::uint::UTerm as core::ops::arith::Mul<typenum::bit::B1>>::mul
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E	00000006 <typenum::uint::UTerm as core::ops::arith::Sub<typenum::bit::B0>>::sub



Disassembly of section .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E:

00000000 <typenum::uint::UInt<U,B>::new>:
_ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:154
}

impl<U: Unsigned, B: Bit> UInt<U, B> {
    /// Instantiates a singleton representing this unsigned integer.
    #[inline]
    pub fn new() -> UInt<U, B> {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:158
        UInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E:

00000000 <<typenum::uint::UTerm as typenum::type_operators::Len>::len>:
_ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:242
// Getting length of unsigned integers, which is defined as the number of bits before `UTerm`

/// Length of `UTerm` by itself is 0
impl Len for UTerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:244
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE:

00000000 <<typenum::uint::UTerm as core::ops::arith::Add<typenum::bit::B0>>::add>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:266
// Adding bits to unsigned integers

/// `UTerm + B0 = UTerm`
impl Add<B0> for UTerm {
    type Output = UTerm;
    fn add(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:268
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE:

00000000 <<typenum::uint::UTerm as core::ops::arith::Add<typenum::bit::B1>>::add>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:282
}

/// `UTerm + B1 = UInt<UTerm, B1>`
impl Add<B1> for UTerm {
    type Output = UInt<UTerm, B1>;
    fn add(self, _: B1) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:283
        UInt::new()
   4:	f7ff fffe 	bl	0 <<typenum::uint::UTerm as core::ops::arith::Add<typenum::bit::B1>>::add>
   8:	e7ff      	b.n	a <<typenum::uint::UTerm as core::ops::arith::Add<typenum::bit::B1>>::add+0xa>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:284
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E:

00000000 <<typenum::uint::UTerm as core::ops::arith::Sub<typenum::bit::B0>>::sub>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:377
// Subtracting bits from unsigned integers

/// `UTerm - B0 = Term`
impl Sub<B0> for UTerm {
    type Output = UTerm;
    fn sub(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:379
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE:

00000000 <<typenum::uint::UInt<typenum::uint::UTerm,typenum::bit::B1> as core::ops::arith::Sub<typenum::bit::B1>>::sub>:
_ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:401
}

/// `UInt<UTerm, B1> - B1 = UTerm`
impl Sub<B1> for UInt<UTerm, B1> {
    type Output = UTerm;
    fn sub(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:403
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE:

00000000 <<typenum::uint::UTerm as core::ops::arith::Sub>::sub>:
_ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:424
// Subtracting unsigned integers

/// `UTerm - UTerm = UTerm`
impl Sub<UTerm> for UTerm {
    type Output = UTerm;
    fn sub(self, _: UTerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:426
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E:

00000000 <<typenum::uint::UTerm as core::ops::bit::Shl<typenum::bit::B0>>::shl>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:680
// Shl unsigned integers

/// Shifting `UTerm` by a 0 bit: `UTerm << B0 = UTerm`
impl Shl<B0> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:682
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE:

00000000 <<typenum::uint::UTerm as core::ops::bit::Shl<typenum::bit::B1>>::shl>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:688
}

/// Shifting `UTerm` by a 1 bit: `UTerm << B1 = UTerm`
impl Shl<B1> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:690
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE:

00000000 <<typenum::uint::UTerm as core::ops::bit::Shr<typenum::bit::B0>>::shr>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:759
}

/// Shifting right `UTerm` by a 0 bit: `UTerm >> B0 = UTerm`
impl Shr<B0> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:761
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E:

00000000 <<typenum::uint::UTerm as core::ops::bit::Shr<typenum::bit::B1>>::shr>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:767
}

/// Shifting right `UTerm` by a 1 bit: `UTerm >> B1 = UTerm`
impl Shr<B1> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:769
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE:

00000000 <<typenum::uint::UTerm as core::ops::arith::Mul<typenum::bit::B0>>::mul>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:814
}

/// `UTerm * B0 = UTerm`
impl Mul<B0> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:816
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E:

00000000 <<typenum::uint::UTerm as core::ops::arith::Mul<typenum::bit::B1>>::mul>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:822
}

/// `UTerm * B1 = UTerm`
impl Mul<B1> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:824
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E:

00000000 <<typenum::uint::UTerm as core::fmt::Debug>::fmt>:
_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:49
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::uint::UTerm as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::uint::UTerm as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.3
00000a15 l       .debug_str	00000000 
0000099f l       .debug_str	00000000 
000009a1 l       .debug_str	00000000 
000009a6 l       .debug_str	00000000 
000009aa l       .debug_str	00000000 
000009b8 l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009c6 l       .debug_str	00000000 
000009ce l       .debug_str	00000000 
000009d6 l       .debug_str	00000000 
000009dd l       .debug_str	00000000 
000009f1 l       .debug_str	00000000 
000009fd l       .debug_str	00000000 
00000a08 l       .debug_str	00000000 
00000a0f l       .debug_str	00000000 
00000a19 l       .debug_str	00000000 
00000a1f l       .debug_str	00000000 
00000a25 l       .debug_str	00000000 
00000a28 l       .debug_str	00000000 
00000a37 l       .debug_str	00000000 
00000a3e l       .debug_str	00000000 
00000a42 l       .debug_str	00000000 
00000a4b l       .debug_str	00000000 
00000a57 l       .debug_str	00000000 
00000a70 l       .debug_str	00000000 
00000a75 l       .debug_str	00000000 
00000a86 l       .debug_str	00000000 
00000a90 l       .debug_str	00000000 
00000aee l       .debug_str	00000000 
00000af9 l       .debug_str	00000000 
00000b16 l       .debug_str	00000000 
00000b1a l       .debug_str	00000000 
00000b22 l       .debug_str	00000000 
00000b39 l       .debug_str	00000000 
00000b5d l       .debug_str	00000000 
00000b79 l       .debug_str	00000000 
00000b7e l       .debug_str	00000000 
00000b87 l       .debug_str	00000000 
00000b8e l       .debug_str	00000000 
00000ba7 l       .debug_str	00000000 
00000bb1 l       .debug_str	00000000 
00000bcb l       .debug_str	00000000 
00000bdf l       .debug_str	00000000 
00000be8 l       .debug_str	00000000 
00000bef l       .debug_str	00000000 
00000bfa l       .debug_str	00000000 
00000bff l       .debug_str	00000000 
00000c0a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
0000032b l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000047a l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
0000054a l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
000005ad l       .debug_str	00000000 
00000624 l       .debug_str	00000000 
0000069b l       .debug_str	00000000 
000006fa l       .debug_str	00000000 
00000759 l       .debug_str	00000000 
0000075d l       .debug_str	00000000 
000007d4 l       .debug_str	00000000 
0000084b l       .debug_str	00000000 
000008aa l       .debug_str	00000000 
000008fd l       .debug_str	00000000 
00000950 l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
00000959 l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
0000096d l       .debug_str	00000000 
00000973 l       .debug_str	00000000 
00000977 l       .debug_str	00000000 
0000097c l       .debug_str	00000000 
00000981 l       .debug_str	00000000 
00000987 l       .debug_str	00000000 
0000098d l       .debug_str	00000000 
00000994 l       .debug_str	00000000 
00000999 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.043dec9aaf65e2504d3f865cc3b03714.0	00000002 .Lanon.043dec9aaf65e2504d3f865cc3b03714.0
00000000 l     O .rodata..Lanon.043dec9aaf65e2504d3f865cc3b03714.1	00000002 .Lanon.043dec9aaf65e2504d3f865cc3b03714.1
00000000 l    d  .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE	00000000 .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE
00000000 l    d  .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E	00000000 .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E
00000000 l    d  .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E	00000000 .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E
00000000 l    d  .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E	00000000 .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE	00000000 .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E	00000000 .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E
00000000 l    d  .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E	00000000 .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E
00000000 l    d  .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E	00000000 .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E	00000048 <typenum::bit::B0 as core::fmt::Debug>::fmt
00000000 g     F .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E	00000048 <typenum::bit::B1 as core::fmt::Debug>::fmt
00000000 g     F .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE	00000006 <typenum::bit::B0 as core::ops::bit::Not>::not
00000000 g     F .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E	00000006 <typenum::bit::B1 as core::ops::bit::Not>::not
00000000 g     F .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E	00000006 <typenum::bit::B0 as core::ops::bit::BitOr>::bitor
00000000 g     F .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE	00000006 <typenum::bit::B0 as core::ops::bit::BitXor>::bitxor
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E	00000006 <typenum::bit::B1 as core::ops::bit::BitAnd>::bitand
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE	00000006 <typenum::bit::B1 as core::ops::bit::BitXor>::bitxor
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E	00000006 <typenum::bit::B0 as typenum::type_operators::Max>::max
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E	00000006 <typenum::bit::B0 as typenum::type_operators::Min>::min
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E	00000006 <typenum::bit::B1 as typenum::type_operators::Max>::max
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E	00000006 <typenum::bit::B1 as typenum::type_operators::Min>::min
00000000 g     F .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E	00000006 <typenum::bit::B0 as core::ops::bit::BitOr<typenum::bit::B1>>::bitor
00000000 g     F .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E	00000006 <typenum::bit::B0 as core::ops::bit::BitXor<typenum::bit::B1>>::bitxor
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E	00000006 <typenum::bit::B1 as core::ops::bit::BitAnd<typenum::bit::B0>>::bitand
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E	00000006 <typenum::bit::B1 as core::ops::bit::BitXor<typenum::bit::B0>>::bitxor
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E	00000006 <typenum::bit::B0 as typenum::type_operators::Max<typenum::bit::B1>>::max
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E	00000006 <typenum::bit::B0 as typenum::type_operators::Min<typenum::bit::B1>>::min
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E	00000006 <typenum::bit::B1 as typenum::type_operators::Max<typenum::bit::B0>>::max
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE	00000006 <typenum::bit::B1 as typenum::type_operators::Min<typenum::bit::B0>>::min



Disassembly of section .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE:

00000000 <<typenum::bit::B0 as core::ops::bit::Not>::not>:
_ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:76
impl PowerOfTwo for B1 {}

/// Not of 0 (!0 = 1)
impl Not for B0 {
    type Output = B1;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:78
        B1
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E:

00000000 <<typenum::bit::B1 as core::ops::bit::Not>::not>:
_ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:83
}
/// Not of 1 (!1 = 0)
impl Not for B1 {
    type Output = B0;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:85
        B0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E:

00000000 <<typenum::bit::B1 as core::ops::bit::BitAnd<typenum::bit::B0>>::bitand>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:99
}

/// And with 1 ( 1 & 0 = 0)
impl BitAnd<B0> for B1 {
    type Output = B0;
    fn bitand(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:101
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E:

00000000 <<typenum::bit::B1 as core::ops::bit::BitAnd>::bitand>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:107
}

/// And with 1 ( 1 & 1 = 1)
impl BitAnd<B1> for B1 {
    type Output = B1;
    fn bitand(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:109
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E:

00000000 <<typenum::bit::B0 as core::ops::bit::BitOr>::bitor>:
_ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:115
}

/// Or with 0 ( 0 | 0 = 0)
impl BitOr<B0> for B0 {
    type Output = B0;
    fn bitor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:117
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E:

00000000 <<typenum::bit::B0 as core::ops::bit::BitOr<typenum::bit::B1>>::bitor>:
_ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:123
}

/// Or with 0 ( 0 | 1 = 1)
impl BitOr<B1> for B0 {
    type Output = B1;
    fn bitor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:125
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE:

00000000 <<typenum::bit::B0 as core::ops::bit::BitXor>::bitxor>:
_ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:139
}

/// Xor between 0 and 0 ( 0 ^ 0 = 0)
impl BitXor<B0> for B0 {
    type Output = B0;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:141
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E:

00000000 <<typenum::bit::B1 as core::ops::bit::BitXor<typenum::bit::B0>>::bitxor>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:146
}
/// Xor between 1 and 0 ( 1 ^ 0 = 1)
impl BitXor<B0> for B1 {
    type Output = B1;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:148
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E:

00000000 <<typenum::bit::B0 as core::ops::bit::BitXor<typenum::bit::B1>>::bitxor>:
_ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:153
}
/// Xor between 0 and 1 ( 0 ^ 1 = 1)
impl BitXor<B1> for B0 {
    type Output = B1;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:155
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE:

00000000 <<typenum::bit::B1 as core::ops::bit::BitXor>::bitxor>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:160
}
/// Xor between 1 and 1 ( 1 ^ 1 = 0)
impl BitXor<B1> for B1 {
    type Output = B0;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:162
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E:

00000000 <<typenum::bit::B0 as typenum::type_operators::Min>::min>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:225
}

use Min;
impl Min<B0> for B0 {
    type Output = B0;
    fn min(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:227
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E:

00000000 <<typenum::bit::B0 as typenum::type_operators::Min<typenum::bit::B1>>::min>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:231
}
impl Min<B1> for B0 {
    type Output = B0;
    fn min(self, _: B1) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:233
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE:

00000000 <<typenum::bit::B1 as typenum::type_operators::Min<typenum::bit::B0>>::min>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:237
}
impl Min<B0> for B1 {
    type Output = B0;
    fn min(self, rhs: B0) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:239
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E:

00000000 <<typenum::bit::B1 as typenum::type_operators::Min>::min>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:243
}
impl Min<B1> for B1 {
    type Output = B1;
    fn min(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:245
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E:

00000000 <<typenum::bit::B0 as typenum::type_operators::Max>::max>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:251
}

use Max;
impl Max<B0> for B0 {
    type Output = B0;
    fn max(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:253
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E:

00000000 <<typenum::bit::B0 as typenum::type_operators::Max<typenum::bit::B1>>::max>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:257
}
impl Max<B1> for B0 {
    type Output = B1;
    fn max(self, rhs: B1) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:259
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E:

00000000 <<typenum::bit::B1 as typenum::type_operators::Max<typenum::bit::B0>>::max>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:263
}
impl Max<B0> for B1 {
    type Output = B1;
    fn max(self, _: B0) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:265
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E:

00000000 <<typenum::bit::B1 as typenum::type_operators::Max>::max>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:269
}
impl Max<B1> for B1 {
    type Output = B1;
    fn max(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:271
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E:

00000000 <<typenum::bit::B0 as core::fmt::Debug>::fmt>:
_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:19
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::bit::B0 as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::bit::B0 as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E:

00000000 <<typenum::bit::B1 as core::fmt::Debug>::fmt>:
_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:31
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::bit::B1 as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::bit::B1 as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.4
00000174 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000000 l    d  .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE	00000000 .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE	0000000c <typenum::private::InvertedUTerm as typenum::private::InvertedUnsigned>::to_u64



Disassembly of section .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE:

00000000 <<typenum::private::InvertedUTerm as typenum::private::InvertedUnsigned>::to_u64>:
_ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:114
pub trait InvertedUnsigned {
    fn to_u64() -> u64;
}

impl InvertedUnsigned for InvertedUTerm {
    fn to_u64() -> u64 {
   0:	b081      	sub	sp, #4
   2:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:116
        0
    }
   4:	9000      	str	r0, [sp, #0]
   6:	9900      	ldr	r1, [sp, #0]
   8:	b001      	add	sp, #4
   a:	4770      	bx	lr

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.5
00000460 l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
0000050d l       .debug_str	00000000 
00000524 l       .debug_str	00000000 
00000548 l       .debug_str	00000000 
00000564 l       .debug_str	00000000 
00000569 l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
00000579 l       .debug_str	00000000 
00000592 l       .debug_str	00000000 
0000059c l       .debug_str	00000000 
000005b6 l       .debug_str	00000000 
000005ca l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
000005ea l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
0000033a l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003dc l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
00000400 l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000422 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
00000442 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
0000047b l       .debug_str	00000000 
000004d9 l       .debug_str	00000000 
000004e4 l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.65043be84cf06c58f6ea417c29506f95.0	00000005 .Lanon.65043be84cf06c58f6ea417c29506f95.0
00000000 l    d  .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE	00000000 .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE
00000000 l    d  .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E	00000000 .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 core::fmt::builders::DebugTuple::finish
00000000         *UND*	00000000 core::fmt::Formatter::debug_tuple
00000000 g     F .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E	00000048 <typenum::array::ATerm as core::fmt::Debug>::fmt
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E	00000006 <typenum::array::ATerm as core::ops::arith::Add>::add
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE	00000006 <typenum::array::ATerm as core::ops::arith::Neg>::neg
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E	00000006 <typenum::array::ATerm as core::ops::arith::Sub>::sub
00000000 g     F .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE	0000000c <typenum::array::ATerm as typenum::type_operators::Len>::len



Disassembly of section .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE:

00000000 <<typenum::array::ATerm as typenum::type_operators::Len>::len>:
_ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:56
// Length

/// Length of `ATerm` by itself is 0
impl Len for ATerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:58
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E:

00000000 <<typenum::array::ATerm as core::ops::arith::Add>::add>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:80
// Add arrays
// Note that two arrays are only addable if they are the same length.

impl Add<ATerm> for ATerm {
    type Output = ATerm;
    fn add(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:82
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E:

00000000 <<typenum::array::ATerm as core::ops::arith::Sub>::sub>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:102
// Subtract arrays
// Note that two arrays are only subtractable if they are the same length.

impl Sub<ATerm> for ATerm {
    type Output = ATerm;
    fn sub(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:104
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE:

00000000 <<typenum::array::ATerm as core::ops::arith::Neg>::neg>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:268
// Negate an array
use core::ops::Neg;

impl Neg for ATerm {
    type Output = ATerm;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:270
        ATerm
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E:

00000000 <<typenum::array::ATerm as core::fmt::Debug>::fmt>:
_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:11
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <core::fmt::Formatter::debug_tuple>
  32:	e7ff      	b.n	34 <<typenum::array::ATerm as core::fmt::Debug>::fmt+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <core::fmt::builders::DebugTuple::finish>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <<typenum::array::ATerm as core::fmt::Debug>::fmt+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

vcell-2b48f180b58ac4b7.vcell.v3u3mklr-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 vcell.v3u3mklr-cgu.0



volatile_register-75776a7c47d86126.volatile_register.43w3pahh-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 volatile_register.43w3pahh-cgu.0


