<stg><name>conv2d_accel</name>


<trans_list>

<trans id="1101" from="1" to="2">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="2" to="73">
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="2" to="3">
<condition id="278">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="3" to="4">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="4" to="5">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="5" to="6">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="6" to="7">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="7" to="8">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="8" to="9">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="9" to="10">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="10" to="11">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="11" to="12">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="12" to="13">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="13" to="14">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="14" to="15">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="15" to="16">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="16" to="17">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="17" to="18">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="18" to="19">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="19" to="20">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="20" to="21">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="21" to="22">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="22" to="23">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="23" to="24">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="24" to="25">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="25" to="26">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="26" to="27">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="27" to="28">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="28" to="29">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="29" to="30">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="30" to="31">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="31" to="32">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="32" to="33">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="33" to="34">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="34" to="35">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="35" to="36">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="36" to="37">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="37" to="38">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="38" to="39">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="39" to="40">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="40" to="41">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="41" to="42">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="42" to="43">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="43" to="44">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="44" to="45">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="45" to="46">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="46" to="47">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="47" to="48">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="48" to="49">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="49" to="50">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="50" to="51">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="51" to="52">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="52" to="53">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="53" to="54">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="54" to="55">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="55" to="56">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="56" to="57">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="57" to="58">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="58" to="59">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="59" to="60">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="60" to="61">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="61" to="62">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="62" to="63">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="63" to="64">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="64" to="65">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="65" to="66">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="66" to="67">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="67" to="68">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="68" to="69">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="69" to="70">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="70" to="71">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="71" to="72">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="72" to="2">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="74" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)

]]></Node>
<StgValue><ssdm name="output_V_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %bias_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_V)

]]></Node>
<StgValue><ssdm name="bias_V_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %kernel_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kernel_V)

]]></Node>
<StgValue><ssdm name="kernel_V_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)

]]></Node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %output_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="31">
<![CDATA[
:5  %tmp_cast = zext i31 %tmp to i33

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bias_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="31">
<![CDATA[
:7  %tmp_7_cast = zext i31 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %kernel_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
:9  %tmp_8_cast = zext i31 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="31">
<![CDATA[
:11  %tmp_9_cast = zext i31 %tmp_7 to i33

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @conv2d_accel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %kernel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %bias_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader48:0  %indvar_flatten1 = phi i15 [ 0, %0 ], [ %indvar_flatten_next1, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader48:1  %f = phi i4 [ 0, %0 ], [ %f_cast4_mid2_v, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader48:2  %indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader48:3  %i = phi i6 [ 0, %0 ], [ %i_mid2, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader48:4  %j = phi i6 [ 0, %0 ], [ %j_1, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader48:5  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="12">
<![CDATA[
.preheader48:6  %p_shl_cast = zext i12 %p_shl to i13

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader48:7  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="7">
<![CDATA[
.preheader48:8  %p_shl4_cast = zext i7 %p_shl4 to i13

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader48:9  %tmp_2 = sub i13 %p_shl_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader48:10  %exitcond_flatten1 = icmp eq i15 %indvar_flatten1, -2016

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader48:11  %indvar_flatten_next1 = add i15 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:12  br i1 %exitcond_flatten1, label %1, label %.preheader49.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:0  %exitcond_flatten = icmp eq i12 %indvar_flatten, -252

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:1  %i_mid = select i1 %exitcond_flatten, i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="i_mid"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader49.preheader:2  %f_s = add i4 %f, 1

]]></Node>
<StgValue><ssdm name="f_s"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader49.preheader:3  %f_cast4_mid2_v = select i1 %exitcond_flatten, i4 %f_s, i4 %f

]]></Node>
<StgValue><ssdm name="f_cast4_mid2_v"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader49.preheader:6  %kernel_index_0_0_1_m = add i4 %f, -7

]]></Node>
<StgValue><ssdm name="kernel_index_0_0_1_m"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader49.preheader:7  %kernel_index_0_0_s = xor i4 %f, -8

]]></Node>
<StgValue><ssdm name="kernel_index_0_0_s"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader49.preheader:8  %tmp_18_0_0_1_mid2_v = select i1 %exitcond_flatten, i4 %kernel_index_0_0_1_m, i4 %kernel_index_0_0_s

]]></Node>
<StgValue><ssdm name="tmp_18_0_0_1_mid2_v"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:64  %tmp_110_s = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="tmp_110_s"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:65  %tmp_110_1_mid = select i1 %exitcond_flatten, i6 1, i6 %tmp_110_s

]]></Node>
<StgValue><ssdm name="tmp_110_1_mid"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:66  %tmp_110_1 = add i6 %i, 2

]]></Node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:67  %tmp_110_2_mid = select i1 %exitcond_flatten, i6 2, i6 %tmp_110_1

]]></Node>
<StgValue><ssdm name="tmp_110_2_mid"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader49.preheader:68  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:69  %exitcond = icmp eq i6 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader49.preheader:70  %exitcond3_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond3_mid"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:71  %i_1 = add i6 %i_mid, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader49.preheader:72  %tmp_8 = or i1 %exitcond3_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:73  %j_mid2 = select i1 %tmp_8, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:74  %p_shl_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i_1, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="12">
<![CDATA[
.preheader49.preheader:75  %p_shl_cast_mid1 = zext i12 %p_shl_mid1 to i13

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader49.preheader:76  %p_shl4_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4_mid1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="7">
<![CDATA[
.preheader49.preheader:77  %p_shl4_cast_mid1 = zext i7 %p_shl4_mid1 to i13

]]></Node>
<StgValue><ssdm name="p_shl4_cast_mid1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader49.preheader:78  %tmp_2_mid1 = sub i13 %p_shl_cast_mid1, %p_shl4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:80  %tmp_110_1_mid1 = add i6 %i_mid, 2

]]></Node>
<StgValue><ssdm name="tmp_110_1_mid1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:81  %tmp_110_1_mid2 = select i1 %exitcond3_mid, i6 %tmp_110_1_mid1, i6 %tmp_110_1_mid

]]></Node>
<StgValue><ssdm name="tmp_110_1_mid2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:82  %tmp_110_2_mid1 = add i6 %i_mid, 3

]]></Node>
<StgValue><ssdm name="tmp_110_2_mid1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:83  %tmp_110_2_mid2 = select i1 %exitcond3_mid, i6 %tmp_110_2_mid1, i6 %tmp_110_2_mid

]]></Node>
<StgValue><ssdm name="tmp_110_2_mid2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:84  %i_mid2 = select i1 %exitcond3_mid, i6 %i_1, i6 %i_mid

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:655  %indvar_flatten_op = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="4">
<![CDATA[
.preheader49.preheader:4  %f_cast4_mid2_cast = zext i4 %f_cast4_mid2_v to i17

]]></Node>
<StgValue><ssdm name="f_cast4_mid2_cast"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond3_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader49.preheader:63  %tmp_2_mid = select i1 %exitcond_flatten, i13 0, i13 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_mid"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader49.preheader:79  %tmp_2_mid2 = select i1 %exitcond3_mid, i13 %tmp_2_mid1, i13 %tmp_2_mid

]]></Node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:87  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i_mid2, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:88  %tmp_11_cast9 = zext i12 %tmp_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_cast9"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="6" op_3_bw="2">
<![CDATA[
.preheader49.preheader:89  %p_shl1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i6.i2(i6 %i_mid2, i6 %j_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:90  %p_shl13_cast = zext i14 %p_shl1 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:91  %tmp_4 = sub i15 %p_shl13_cast, %tmp_11_cast9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:92  %tmp_12_cast = sext i15 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:93  %tmp_11_cast = zext i32 %tmp_12_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:94  %input_V2_sum = add i33 %tmp_11_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:95  %input_V2_sum_cast = zext i33 %input_V2_sum to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum_cast"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:96  %gmem_addr = getelementptr i16* %gmem, i64 %input_V2_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="13" op_0_bw="6">
<![CDATA[
.preheader49.preheader:634  %tmp_4_cast = zext i6 %j_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader49.preheader:635  %tmp_s = add i13 %tmp_4_cast, %tmp_2_mid2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.preheader49.preheader:636  %tmp_35 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="17" op_0_bw="16">
<![CDATA[
.preheader49.preheader:637  %tmp_5_cast = sext i16 %tmp_35 to i17

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader49.preheader:638  %out_index = add i17 %f_cast4_mid2_cast, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="17">
<![CDATA[
.preheader49.preheader:639  %out_index_cast = sext i17 %out_index to i32

]]></Node>
<StgValue><ssdm name="out_index_cast"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:640  %tmp_6_cast = zext i32 %out_index_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:647  %output_V8_sum = add i33 %tmp_6_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="output_V8_sum"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:648  %output_V8_sum_cast = zext i33 %output_V8_sum to i64

]]></Node>
<StgValue><ssdm name="output_V8_sum_cast"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:649  %gmem_addr_55 = getelementptr i16* %gmem, i64 %output_V8_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader49.preheader:656  %indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
.preheader49.preheader:5  %tmp_mid2_cast = zext i4 %f_cast4_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:97  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:100  %kernel_V4_sum = add i32 %tmp_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:101  %kernel_V4_sum_cast = zext i32 %kernel_V4_sum to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum_cast"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:102  %gmem_addr_1 = getelementptr i16* %gmem, i64 %kernel_V4_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:641  %bias_V6_sum = add i32 %tmp_mid2_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="bias_V6_sum"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:642  %bias_V6_sum_cast = zext i32 %bias_V6_sum to i64

]]></Node>
<StgValue><ssdm name="bias_V6_sum_cast"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:643  %gmem_addr_54 = getelementptr i16* %gmem, i64 %bias_V6_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:97  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:103  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:107  %input_index_0_0_1 = add i15 %tmp_4, 1

]]></Node>
<StgValue><ssdm name="input_index_0_0_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:108  %input_index_0_0_1_ca = sext i15 %input_index_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_0_0_1_ca"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:109  %tmp_17_0_0_1_cast = zext i32 %input_index_0_0_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_0_1_cast"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:110  %input_V2_sum9 = add i33 %tmp_17_0_0_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum9"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:111  %input_V2_sum9_cast = zext i33 %input_V2_sum9 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum9_cast"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:112  %gmem_addr_2 = getelementptr i16* %gmem, i64 %input_V2_sum9_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
.preheader49.preheader:9  %tmp_18_0_0_1_mid2_ca = zext i4 %tmp_18_0_0_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_0_1_mid2_ca"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:97  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:103  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:113  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:116  %kernel_V4_sum1 = add i32 %tmp_18_0_0_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:117  %kernel_V4_sum1_cast = zext i32 %kernel_V4_sum1 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum1_cast"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:118  %gmem_addr_3 = getelementptr i16* %gmem, i64 %kernel_V4_sum1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:97  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:103  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:113  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:119  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:126  %input_index_0_0_2 = add i15 %tmp_4, 2

]]></Node>
<StgValue><ssdm name="input_index_0_0_2"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:127  %input_index_0_0_2_ca = sext i15 %input_index_0_0_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_0_0_2_ca"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:128  %tmp_17_0_0_2_cast = zext i32 %input_index_0_0_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_0_2_cast"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:129  %input_V2_sum1 = add i33 %tmp_17_0_0_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum1"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:130  %input_V2_sum1_cast = zext i33 %input_V2_sum1 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum1_cast"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:131  %gmem_addr_4 = getelementptr i16* %gmem, i64 %input_V2_sum1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.preheader49.preheader:10  %tmp_18_0_0_2_mid2_v = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_0_0_2_mid2_v"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
.preheader49.preheader:11  %tmp_18_0_0_2_mid2_ca = zext i5 %tmp_18_0_0_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_0_2_mid2_ca"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:97  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:103  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:113  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:119  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:132  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:135  %kernel_V4_sum2 = add i32 %tmp_18_0_0_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum2"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:136  %kernel_V4_sum2_cast = zext i32 %kernel_V4_sum2 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum2_cast"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:137  %gmem_addr_5 = getelementptr i16* %gmem, i64 %kernel_V4_sum2_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="203" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:97  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:103  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:113  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:119  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:132  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:138  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:145  %tmp_11_0_1 = add i12 %tmp_3, 1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:146  %tmp_11_0_1_cast8 = zext i12 %tmp_11_0_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_cast8"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader49.preheader:147  %p_shl13_0_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_0_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_0_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:148  %p_shl13_0_1_cast = zext i14 %p_shl13_0_1 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_0_1_cast"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:149  %tmp_12_0_1 = sub i15 %p_shl13_0_1_cast, %tmp_11_0_1_cast8

]]></Node>
<StgValue><ssdm name="tmp_12_0_1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:150  %tmp_12_0_1_cast = sext i15 %tmp_12_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_0_1_cast"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:151  %tmp_17_0_1_cast = zext i32 %tmp_12_0_1_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_cast"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:152  %input_V2_sum2 = add i33 %tmp_17_0_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:153  %input_V2_sum2_cast = zext i33 %input_V2_sum2 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum2_cast"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:154  %gmem_addr_6 = getelementptr i16* %gmem, i64 %input_V2_sum2_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="4">
<![CDATA[
.preheader49.preheader:12  %tmp_18_0_1_mid2_v = sext i4 %tmp_18_0_0_1_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_mid2_v"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.preheader49.preheader:13  %tmp_18_0_1_mid2_cast = zext i5 %tmp_18_0_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_mid2_cast"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:97  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:103  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:113  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:119  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:132  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:138  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:155  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:158  %kernel_V4_sum3 = add i32 %tmp_18_0_1_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum3"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:159  %kernel_V4_sum3_cast = zext i32 %kernel_V4_sum3 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum3_cast"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:160  %gmem_addr_7 = getelementptr i16* %gmem, i64 %kernel_V4_sum3_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="231" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:98  %gmem_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:103  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:113  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:119  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:132  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:138  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:155  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:161  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:168  %input_index_0_1_1 = add i15 %tmp_12_0_1, 1

]]></Node>
<StgValue><ssdm name="input_index_0_1_1"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:169  %input_index_0_1_1_ca = sext i15 %input_index_0_1_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_0_1_1_ca"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:170  %tmp_17_0_1_1_cast = zext i32 %input_index_0_1_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_1_cast"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:171  %input_V2_sum3 = add i33 %tmp_17_0_1_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum3"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:172  %input_V2_sum3_cast = zext i33 %input_V2_sum3 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum3_cast"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:173  %gmem_addr_8 = getelementptr i16* %gmem, i64 %input_V2_sum3_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader49.preheader:15  %tmp_18_0_1_1_mid2_v = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_1_mid2_v"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.preheader49.preheader:16  %tmp_18_0_1_1_mid2_ca = zext i6 %tmp_18_0_1_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_1_mid2_ca"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:104  %gmem_addr_1_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:113  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:119  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:132  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:138  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:155  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:161  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:174  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:177  %kernel_V4_sum4 = add i32 %tmp_18_0_1_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum4"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:178  %kernel_V4_sum4_cast = zext i32 %kernel_V4_sum4 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum4_cast"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:179  %gmem_addr_9 = getelementptr i16* %gmem, i64 %kernel_V4_sum4_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:99  %OP1_V_0_cast = sext i16 %gmem_addr_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_cast"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:105  %OP2_V_0_cast = sext i16 %gmem_addr_1_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_cast"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:106  %p_Val2_4 = mul i26 %OP1_V_0_cast, %OP2_V_0_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:114  %gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:119  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:123  %tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:132  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:138  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:155  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:161  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:174  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:180  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:187  %input_index_0_1_2 = add i15 %tmp_12_0_1, 2

]]></Node>
<StgValue><ssdm name="input_index_0_1_2"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:188  %input_index_0_1_2_ca = sext i15 %input_index_0_1_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_0_1_2_ca"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:189  %tmp_17_0_1_2_cast = zext i32 %input_index_0_1_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_2_cast"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:190  %input_V2_sum4 = add i33 %tmp_17_0_1_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum4"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:191  %input_V2_sum4_cast = zext i33 %input_V2_sum4 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum4_cast"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:192  %gmem_addr_10 = getelementptr i16* %gmem, i64 %input_V2_sum4_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="4">
<![CDATA[
.preheader49.preheader:14  %tmp_18_0_1_1_mid2_v_1 = zext i4 %f_cast4_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_1_mid2_v_1"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:17  %tmp_18_0_1_2_mid2_v = add i6 %tmp_18_0_1_1_mid2_v_1, -24

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_2_mid2_v"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.preheader49.preheader:18  %tmp_18_0_1_2_mid2_ca = zext i6 %tmp_18_0_1_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_2_mid2_ca"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:120  %gmem_addr_3_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:132  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:138  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:155  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:161  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:174  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:180  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:193  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:196  %kernel_V4_sum5 = add i32 %tmp_18_0_1_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum5"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:197  %kernel_V4_sum5_cast = zext i32 %kernel_V4_sum5 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum5_cast"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:198  %gmem_addr_11 = getelementptr i16* %gmem, i64 %kernel_V4_sum5_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:115  %OP1_V_0_0_1 = sext i16 %gmem_addr_2_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_1"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:121  %OP2_V_0_0_1 = sext i16 %gmem_addr_3_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_1"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:122  %p_Val2_4_0_0_1 = mul i26 %OP1_V_0_0_1, %OP2_V_0_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_0_1"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:124  %tmp_20_0_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_9, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_0_1"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:125  %p_Val2_5_0_0_1 = add i26 %p_Val2_4_0_0_1, %tmp_20_0_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_0_1"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:133  %gmem_addr_4_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:138  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:142  %tmp_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_0_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:155  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:161  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:174  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:180  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:193  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:199  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:206  %tmp_11_0_2 = add i12 %tmp_3, 2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:207  %tmp_11_0_2_cast7 = zext i12 %tmp_11_0_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_cast7"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader49.preheader:208  %p_shl13_0_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_0_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_0_2"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:209  %p_shl13_0_2_cast = zext i14 %p_shl13_0_2 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_0_2_cast"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:210  %tmp_12_0_2 = sub i15 %p_shl13_0_2_cast, %tmp_11_0_2_cast7

]]></Node>
<StgValue><ssdm name="tmp_12_0_2"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:211  %tmp_12_0_2_cast = sext i15 %tmp_12_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_0_2_cast"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:212  %tmp_17_0_2_cast = zext i32 %tmp_12_0_2_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_2_cast"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:213  %input_V2_sum5 = add i33 %tmp_17_0_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum5"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:214  %input_V2_sum5_cast = zext i33 %input_V2_sum5 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum5_cast"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:215  %gmem_addr_12 = getelementptr i16* %gmem, i64 %input_V2_sum5_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="5">
<![CDATA[
.preheader49.preheader:19  %tmp_18_0_2_mid2_v = sext i5 %tmp_18_0_0_2_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_18_0_2_mid2_v"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
.preheader49.preheader:20  %tmp_18_0_2_mid2_cast = zext i6 %tmp_18_0_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_2_mid2_cast"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:139  %gmem_addr_5_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:155  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:161  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:174  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:180  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:193  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:199  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:216  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:219  %kernel_V4_sum6 = add i32 %tmp_18_0_2_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum6"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:220  %kernel_V4_sum6_cast = zext i32 %kernel_V4_sum6 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum6_cast"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:221  %gmem_addr_13 = getelementptr i16* %gmem, i64 %kernel_V4_sum6_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:134  %OP1_V_0_0_2 = sext i16 %gmem_addr_4_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_2"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:140  %OP2_V_0_0_2 = sext i16 %gmem_addr_5_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_0_2"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:141  %p_Val2_4_0_0_2 = mul i26 %OP1_V_0_0_2, %OP2_V_0_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_0_2"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:143  %tmp_20_0_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_10, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_0_2"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:144  %p_Val2_5_0_0_2 = add i26 %p_Val2_4_0_0_2, %tmp_20_0_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_0_2"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:156  %gmem_addr_6_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_6)

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:161  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:165  %tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_0_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:174  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:180  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:193  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:199  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:216  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:222  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:229  %input_index_0_2_1 = add i15 %tmp_12_0_2, 1

]]></Node>
<StgValue><ssdm name="input_index_0_2_1"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:230  %input_index_0_2_1_ca = sext i15 %input_index_0_2_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_0_2_1_ca"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:231  %tmp_17_0_2_1_cast = zext i32 %input_index_0_2_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_2_1_cast"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:232  %input_V2_sum6 = add i33 %tmp_17_0_2_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum6"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:233  %input_V2_sum6_cast = zext i33 %input_V2_sum6 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum6_cast"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:234  %gmem_addr_14 = getelementptr i16* %gmem, i64 %input_V2_sum6_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="4">
<![CDATA[
.preheader49.preheader:21  %tmp_18_0_2_1_mid2_v = sext i4 %tmp_18_0_0_1_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_18_0_2_1_mid2_v"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
.preheader49.preheader:22  %tmp_18_0_2_1_mid2_ca = zext i6 %tmp_18_0_2_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_2_1_mid2_ca"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:162  %gmem_addr_7_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:174  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:180  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:193  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:199  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:216  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:222  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:235  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:238  %kernel_V4_sum7 = add i32 %tmp_18_0_2_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum7"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:239  %kernel_V4_sum7_cast = zext i32 %kernel_V4_sum7 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum7_cast"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:240  %gmem_addr_15 = getelementptr i16* %gmem, i64 %kernel_V4_sum7_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:157  %OP1_V_0_1 = sext i16 %gmem_addr_6_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:163  %OP2_V_0_1 = sext i16 %gmem_addr_7_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:164  %p_Val2_4_0_1 = mul i26 %OP1_V_0_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_1"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:166  %tmp_20_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_11, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:167  %p_Val2_5_0_1 = add i26 %p_Val2_4_0_1, %tmp_20_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_1"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:175  %gmem_addr_8_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:180  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:184  %tmp_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:193  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:199  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:216  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:222  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:235  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:241  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:248  %input_index_0_2_2 = add i15 %tmp_12_0_2, 2

]]></Node>
<StgValue><ssdm name="input_index_0_2_2"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:249  %input_index_0_2_2_ca = sext i15 %input_index_0_2_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_0_2_2_ca"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:250  %tmp_17_0_2_2_cast = zext i32 %input_index_0_2_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_0_2_2_cast"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:251  %input_V2_sum7 = add i33 %tmp_17_0_2_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum7"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:252  %input_V2_sum7_cast = zext i33 %input_V2_sum7 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum7_cast"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:253  %gmem_addr_16 = getelementptr i16* %gmem, i64 %input_V2_sum7_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader49.preheader:24  %tmp_18_0_2_2_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -4, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_0_2_2_mid2_v"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:25  %tmp_18_0_2_2_mid2_ca = zext i7 %tmp_18_0_2_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_0_2_2_mid2_ca"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:181  %gmem_addr_9_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:193  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:199  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:216  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:222  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:235  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:241  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:254  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:257  %kernel_V4_sum8 = add i32 %tmp_18_0_2_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum8"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:258  %kernel_V4_sum8_cast = zext i32 %kernel_V4_sum8 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum8_cast"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:259  %gmem_addr_17 = getelementptr i16* %gmem, i64 %kernel_V4_sum8_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:176  %OP1_V_0_1_1 = sext i16 %gmem_addr_8_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_1"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:182  %OP2_V_0_1_1 = sext i16 %gmem_addr_9_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_1"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:183  %p_Val2_4_0_1_1 = mul i26 %OP1_V_0_1_1, %OP2_V_0_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_1_1"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:185  %tmp_20_0_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_12, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_1"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:186  %p_Val2_5_0_1_1 = add i26 %p_Val2_4_0_1_1, %tmp_20_0_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_1_1"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:194  %gmem_addr_10_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:199  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:203  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_1_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:216  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:222  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:235  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:241  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:254  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:260  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:267  %tmp_11_1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_110_1_mid2, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:268  %tmp_11_1_cast6 = zext i12 %tmp_11_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast6"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="6" op_3_bw="2">
<![CDATA[
.preheader49.preheader:269  %p_shl13_1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i6.i2(i6 %tmp_110_1_mid2, i6 %j_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_1"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:270  %p_shl13_1_cast = zext i14 %p_shl13_1 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_1_cast"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:271  %tmp_12_1 = sub i15 %p_shl13_1_cast, %tmp_11_1_cast6

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:272  %tmp_12_1_cast = sext i15 %tmp_12_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_1_cast"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:273  %tmp_17_1_cast = zext i32 %tmp_12_1_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_cast"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:274  %input_V2_sum8 = add i33 %tmp_17_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum8"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:275  %input_V2_sum8_cast = zext i33 %input_V2_sum8 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum8_cast"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:276  %gmem_addr_18 = getelementptr i16* %gmem, i64 %input_V2_sum8_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="4">
<![CDATA[
.preheader49.preheader:23  %tmp_18_0_2_2_mid2_v_1 = zext i4 %f_cast4_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp_18_0_2_2_mid2_v_1"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader49.preheader:26  %tmp_18_1_mid2_v = add i7 %tmp_18_0_2_2_mid2_v_1, -56

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid2_v"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:27  %tmp_18_1_mid2_cast = zext i7 %tmp_18_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid2_cast"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:200  %gmem_addr_11_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:216  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:222  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:235  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:241  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:254  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:260  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:277  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:280  %kernel_V4_sum9 = add i32 %tmp_18_1_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum9"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:281  %kernel_V4_sum9_cast = zext i32 %kernel_V4_sum9 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum9_cast"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:282  %gmem_addr_19 = getelementptr i16* %gmem, i64 %kernel_V4_sum9_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:195  %OP1_V_0_1_2 = sext i16 %gmem_addr_10_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_2"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:201  %OP2_V_0_1_2 = sext i16 %gmem_addr_11_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_2"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:202  %p_Val2_4_0_1_2 = mul i26 %OP1_V_0_1_2, %OP2_V_0_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_1_2"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:204  %tmp_20_0_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_13, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_2"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:205  %p_Val2_5_0_1_2 = add i26 %p_Val2_4_0_1_2, %tmp_20_0_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_1_2"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:217  %gmem_addr_12_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_12)

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:222  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:226  %tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_1_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:235  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:241  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:254  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:260  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:277  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:283  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:290  %input_index_1_0_1 = add i15 %tmp_12_1, 1

]]></Node>
<StgValue><ssdm name="input_index_1_0_1"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:291  %input_index_1_0_1_ca = sext i15 %input_index_1_0_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_1_0_1_ca"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:292  %tmp_17_1_0_1_cast = zext i32 %input_index_1_0_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_0_1_cast"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:293  %input_V2_sum10 = add i33 %tmp_17_1_0_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum10"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:294  %input_V2_sum10_cast = zext i33 %input_V2_sum10 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum10_cast"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:295  %gmem_addr_20 = getelementptr i16* %gmem, i64 %input_V2_sum10_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader49.preheader:28  %tmp_18_1_0_1_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -3, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_1_0_1_mid2_v"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:29  %tmp_18_1_0_1_mid2_ca = zext i7 %tmp_18_1_0_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_0_1_mid2_ca"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:223  %gmem_addr_13_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:235  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:241  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:254  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:260  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:277  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:283  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:296  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:299  %kernel_V4_sum10 = add i32 %tmp_18_1_0_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum10"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:300  %kernel_V4_sum10_cast = zext i32 %kernel_V4_sum10 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum10_cast"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:301  %gmem_addr_21 = getelementptr i16* %gmem, i64 %kernel_V4_sum10_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:218  %OP1_V_0_2 = sext i16 %gmem_addr_12_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:224  %OP2_V_0_2 = sext i16 %gmem_addr_13_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:225  %p_Val2_4_0_2 = mul i26 %OP1_V_0_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_2"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:227  %tmp_20_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_14, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:228  %p_Val2_5_0_2 = add i26 %p_Val2_4_0_2, %tmp_20_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_2"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:236  %gmem_addr_14_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:241  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:245  %tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:254  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:260  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:277  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:283  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:296  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:302  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:309  %input_index_1_0_2 = add i15 %tmp_12_1, 2

]]></Node>
<StgValue><ssdm name="input_index_1_0_2"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:310  %input_index_1_0_2_ca = sext i15 %input_index_1_0_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_1_0_2_ca"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:311  %tmp_17_1_0_2_cast = zext i32 %input_index_1_0_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_0_2_cast"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:312  %input_V2_sum11 = add i33 %tmp_17_1_0_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum11"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:313  %input_V2_sum11_cast = zext i33 %input_V2_sum11 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum11_cast"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:314  %gmem_addr_22 = getelementptr i16* %gmem, i64 %input_V2_sum11_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="484" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader49.preheader:30  %tmp_18_1_0_2_mid2_v = add i7 %tmp_18_0_2_2_mid2_v_1, -40

]]></Node>
<StgValue><ssdm name="tmp_18_1_0_2_mid2_v"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:31  %tmp_18_1_0_2_mid2_ca = zext i7 %tmp_18_1_0_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_0_2_mid2_ca"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:242  %gmem_addr_15_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:254  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:260  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:277  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:283  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:296  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:302  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:315  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:318  %kernel_V4_sum11 = add i32 %tmp_18_1_0_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum11"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:319  %kernel_V4_sum11_cast = zext i32 %kernel_V4_sum11 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum11_cast"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:320  %gmem_addr_23 = getelementptr i16* %gmem, i64 %kernel_V4_sum11_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:237  %OP1_V_0_2_1 = sext i16 %gmem_addr_14_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_1"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:243  %OP2_V_0_2_1 = sext i16 %gmem_addr_15_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_1"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:244  %p_Val2_4_0_2_1 = mul i26 %OP1_V_0_2_1, %OP2_V_0_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_2_1"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:246  %tmp_20_0_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_15, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_2_1"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:247  %p_Val2_5_0_2_1 = add i26 %p_Val2_4_0_2_1, %tmp_20_0_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_2_1"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:255  %gmem_addr_16_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:260  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:264  %tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_2_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:277  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:283  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:296  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:302  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:315  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:321  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:328  %tmp_11_1_1 = add i12 %tmp_11_1, 1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:329  %tmp_11_1_1_cast5 = zext i12 %tmp_11_1_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_cast5"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader49.preheader:330  %p_shl13_1_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_1_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_1_1"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:331  %p_shl13_1_1_cast = zext i14 %p_shl13_1_1 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_1_1_cast"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:332  %tmp_12_1_1 = sub i15 %p_shl13_1_1_cast, %tmp_11_1_1_cast5

]]></Node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:333  %tmp_12_1_1_cast = sext i15 %tmp_12_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_1_1_cast"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:334  %tmp_17_1_1_cast = zext i32 %tmp_12_1_1_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_cast"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:335  %input_V2_sum12 = add i33 %tmp_17_1_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum12"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:336  %input_V2_sum12_cast = zext i33 %input_V2_sum12 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum12_cast"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:337  %gmem_addr_24 = getelementptr i16* %gmem, i64 %input_V2_sum12_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="6">
<![CDATA[
.preheader49.preheader:32  %tmp_18_1_1_mid2_v = sext i6 %tmp_18_0_1_1_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp_18_1_1_mid2_v"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:33  %tmp_18_1_1_mid2_cast = zext i7 %tmp_18_1_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_1_mid2_cast"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:261  %gmem_addr_17_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:277  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="525" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:283  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="526" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:296  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="527" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:302  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="528" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:315  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="529" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:321  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="530" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:338  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="531" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:341  %kernel_V4_sum12 = add i32 %tmp_18_1_1_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum12"/></StgValue>
</operation>

<operation id="532" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:342  %kernel_V4_sum12_cast = zext i32 %kernel_V4_sum12 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum12_cast"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:343  %gmem_addr_25 = getelementptr i16* %gmem, i64 %kernel_V4_sum12_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="534" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:256  %OP1_V_0_2_2 = sext i16 %gmem_addr_16_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_2"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:262  %OP2_V_0_2_2 = sext i16 %gmem_addr_17_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_2"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:263  %p_Val2_4_0_2_2 = mul i26 %OP1_V_0_2_2, %OP2_V_0_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_0_2_2"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:265  %tmp_20_0_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_16, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_0_2_2"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:266  %p_Val2_5_0_2_2 = add i26 %p_Val2_4_0_2_2, %tmp_20_0_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_2_2"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:278  %gmem_addr_18_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_18)

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:283  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:287  %tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_2_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:296  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:302  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="544" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:315  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="545" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:321  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="546" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:338  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="547" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:344  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="548" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:351  %input_index_1_1_1 = add i15 %tmp_12_1_1, 1

]]></Node>
<StgValue><ssdm name="input_index_1_1_1"/></StgValue>
</operation>

<operation id="549" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:352  %input_index_1_1_1_ca = sext i15 %input_index_1_1_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_1_1_1_ca"/></StgValue>
</operation>

<operation id="550" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:353  %tmp_17_1_1_1_cast = zext i32 %input_index_1_1_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_1_cast"/></StgValue>
</operation>

<operation id="551" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:354  %input_V2_sum13 = add i33 %tmp_17_1_1_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum13"/></StgValue>
</operation>

<operation id="552" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:355  %input_V2_sum13_cast = zext i33 %input_V2_sum13 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum13_cast"/></StgValue>
</operation>

<operation id="553" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:356  %gmem_addr_26 = getelementptr i16* %gmem, i64 %input_V2_sum13_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="554" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="6">
<![CDATA[
.preheader49.preheader:34  %tmp_18_1_1_1_mid2_v = sext i6 %tmp_18_0_1_2_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp_18_1_1_1_mid2_v"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:35  %tmp_18_1_1_1_mid2_ca = zext i7 %tmp_18_1_1_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_1_1_mid2_ca"/></StgValue>
</operation>

<operation id="556" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:284  %gmem_addr_19_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="557" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:296  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:302  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:315  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:321  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="561" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:338  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="562" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:344  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="563" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:357  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="564" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:360  %kernel_V4_sum13 = add i32 %tmp_18_1_1_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum13"/></StgValue>
</operation>

<operation id="565" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:361  %kernel_V4_sum13_cast = zext i32 %kernel_V4_sum13 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum13_cast"/></StgValue>
</operation>

<operation id="566" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:362  %gmem_addr_27 = getelementptr i16* %gmem, i64 %kernel_V4_sum13_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:279  %OP1_V_1 = sext i16 %gmem_addr_18_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:285  %OP2_V_1 = sext i16 %gmem_addr_19_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:286  %p_Val2_4_1 = mul i26 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:288  %tmp_20_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_17, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:289  %p_Val2_5_1 = add i26 %p_Val2_4_1, %tmp_20_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:297  %gmem_addr_20_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:302  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:306  %tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:315  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:321  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:338  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:344  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:357  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:363  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:370  %input_index_1_1_2 = add i15 %tmp_12_1_1, 2

]]></Node>
<StgValue><ssdm name="input_index_1_1_2"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:371  %input_index_1_1_2_ca = sext i15 %input_index_1_1_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_1_1_2_ca"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:372  %tmp_17_1_1_2_cast = zext i32 %input_index_1_1_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_2_cast"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:373  %input_V2_sum14 = add i33 %tmp_17_1_1_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum14"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:374  %input_V2_sum14_cast = zext i33 %input_V2_sum14 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum14_cast"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:375  %gmem_addr_28 = getelementptr i16* %gmem, i64 %input_V2_sum14_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="587" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="5">
<![CDATA[
.preheader49.preheader:36  %tmp_18_1_1_2_mid2_v = sext i5 %tmp_18_0_0_2_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp_18_1_1_2_mid2_v"/></StgValue>
</operation>

<operation id="588" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:37  %tmp_18_1_1_2_mid2_ca = zext i7 %tmp_18_1_1_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_1_2_mid2_ca"/></StgValue>
</operation>

<operation id="589" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:303  %gmem_addr_21_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_21)

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="590" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:315  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="591" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:321  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="592" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:338  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="593" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:344  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="594" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:357  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="595" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:363  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="596" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:376  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="597" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:379  %kernel_V4_sum14 = add i32 %tmp_18_1_1_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum14"/></StgValue>
</operation>

<operation id="598" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:380  %kernel_V4_sum14_cast = zext i32 %kernel_V4_sum14 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum14_cast"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:381  %gmem_addr_29 = getelementptr i16* %gmem, i64 %kernel_V4_sum14_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:298  %OP1_V_1_0_1 = sext i16 %gmem_addr_20_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_1"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:304  %OP2_V_1_0_1 = sext i16 %gmem_addr_21_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_1"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:305  %p_Val2_4_1_0_1 = mul i26 %OP1_V_1_0_1, %OP2_V_1_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_0_1"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:307  %tmp_20_1_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_18, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_0_1"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:308  %p_Val2_5_1_0_1 = add i26 %p_Val2_4_1_0_1, %tmp_20_1_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_0_1"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:316  %gmem_addr_22_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:321  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:325  %tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_0_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="608" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:338  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="609" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:344  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="610" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:357  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="611" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:363  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="612" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:376  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:382  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:389  %tmp_11_1_2 = add i12 %tmp_11_1, 2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="615" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:390  %tmp_11_1_2_cast4 = zext i12 %tmp_11_1_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_cast4"/></StgValue>
</operation>

<operation id="616" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader49.preheader:391  %p_shl13_1_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_1_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_1_2"/></StgValue>
</operation>

<operation id="617" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:392  %p_shl13_1_2_cast = zext i14 %p_shl13_1_2 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_1_2_cast"/></StgValue>
</operation>

<operation id="618" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:393  %tmp_12_1_2 = sub i15 %p_shl13_1_2_cast, %tmp_11_1_2_cast4

]]></Node>
<StgValue><ssdm name="tmp_12_1_2"/></StgValue>
</operation>

<operation id="619" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:394  %tmp_12_1_2_cast = sext i15 %tmp_12_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_1_2_cast"/></StgValue>
</operation>

<operation id="620" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:395  %tmp_17_1_2_cast = zext i32 %tmp_12_1_2_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_2_cast"/></StgValue>
</operation>

<operation id="621" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:396  %input_V2_sum15 = add i33 %tmp_17_1_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum15"/></StgValue>
</operation>

<operation id="622" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:397  %input_V2_sum15_cast = zext i33 %input_V2_sum15 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum15_cast"/></StgValue>
</operation>

<operation id="623" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:398  %gmem_addr_30 = getelementptr i16* %gmem, i64 %input_V2_sum15_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="624" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="4">
<![CDATA[
.preheader49.preheader:38  %tmp_18_1_2_mid2_v = sext i4 %tmp_18_0_0_1_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp_18_1_2_mid2_v"/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
.preheader49.preheader:39  %tmp_18_1_2_mid2_cast = zext i7 %tmp_18_1_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_2_mid2_cast"/></StgValue>
</operation>

<operation id="626" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:322  %gmem_addr_23_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:338  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="628" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:344  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="629" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:357  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="630" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:363  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="631" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:376  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="632" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:382  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="633" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:399  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="634" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:402  %kernel_V4_sum15 = add i32 %tmp_18_1_2_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum15"/></StgValue>
</operation>

<operation id="635" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:403  %kernel_V4_sum15_cast = zext i32 %kernel_V4_sum15 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum15_cast"/></StgValue>
</operation>

<operation id="636" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:404  %gmem_addr_31 = getelementptr i16* %gmem, i64 %kernel_V4_sum15_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="637" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:317  %OP1_V_1_0_2 = sext i16 %gmem_addr_22_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_2"/></StgValue>
</operation>

<operation id="638" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:323  %OP2_V_1_0_2 = sext i16 %gmem_addr_23_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_0_2"/></StgValue>
</operation>

<operation id="639" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:324  %p_Val2_4_1_0_2 = mul i26 %OP1_V_1_0_2, %OP2_V_1_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_0_2"/></StgValue>
</operation>

<operation id="640" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:326  %tmp_20_1_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_19, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_0_2"/></StgValue>
</operation>

<operation id="641" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:327  %p_Val2_5_1_0_2 = add i26 %p_Val2_4_1_0_2, %tmp_20_1_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_0_2"/></StgValue>
</operation>

<operation id="642" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:339  %gmem_addr_24_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_24)

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="643" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:344  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="644" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:348  %tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_0_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="645" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:357  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="646" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:363  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="647" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:376  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="648" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:382  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="649" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:399  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="650" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:405  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="651" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:412  %input_index_1_2_1 = add i15 %tmp_12_1_2, 1

]]></Node>
<StgValue><ssdm name="input_index_1_2_1"/></StgValue>
</operation>

<operation id="652" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:413  %input_index_1_2_1_ca = sext i15 %input_index_1_2_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_1_2_1_ca"/></StgValue>
</operation>

<operation id="653" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:414  %tmp_17_1_2_1_cast = zext i32 %input_index_1_2_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_2_1_cast"/></StgValue>
</operation>

<operation id="654" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:415  %input_V2_sum16 = add i33 %tmp_17_1_2_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum16"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:416  %input_V2_sum16_cast = zext i33 %input_V2_sum16 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum16_cast"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:417  %gmem_addr_32 = getelementptr i16* %gmem, i64 %input_V2_sum16_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="657" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader49.preheader:41  %tmp_18_1_2_1_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -8, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_1_2_1_mid2_v"/></StgValue>
</operation>

<operation id="658" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:42  %tmp_18_1_2_1_mid2_ca = zext i8 %tmp_18_1_2_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_2_1_mid2_ca"/></StgValue>
</operation>

<operation id="659" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:345  %gmem_addr_25_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>

<operation id="660" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:357  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="661" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:363  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="662" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:376  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="663" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:382  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="664" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:399  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="665" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:405  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="666" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:418  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="667" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:421  %kernel_V4_sum16 = add i32 %tmp_18_1_2_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum16"/></StgValue>
</operation>

<operation id="668" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:422  %kernel_V4_sum16_cast = zext i32 %kernel_V4_sum16 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum16_cast"/></StgValue>
</operation>

<operation id="669" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:423  %gmem_addr_33 = getelementptr i16* %gmem, i64 %kernel_V4_sum16_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="670" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:340  %OP1_V_1_1 = sext i16 %gmem_addr_24_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:346  %OP2_V_1_1 = sext i16 %gmem_addr_25_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:347  %p_Val2_4_1_1 = mul i26 %OP1_V_1_1, %OP2_V_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_1"/></StgValue>
</operation>

<operation id="673" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:349  %tmp_20_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_20, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="674" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:350  %p_Val2_5_1_1 = add i26 %p_Val2_4_1_1, %tmp_20_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_1"/></StgValue>
</operation>

<operation id="675" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:358  %gmem_addr_26_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="676" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:363  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="677" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:367  %tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="678" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:376  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="679" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:382  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="680" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:399  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="681" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:405  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="682" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:418  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="683" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:424  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="684" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:431  %input_index_1_2_2 = add i15 %tmp_12_1_2, 2

]]></Node>
<StgValue><ssdm name="input_index_1_2_2"/></StgValue>
</operation>

<operation id="685" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:432  %input_index_1_2_2_ca = sext i15 %input_index_1_2_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_1_2_2_ca"/></StgValue>
</operation>

<operation id="686" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:433  %tmp_17_1_2_2_cast = zext i32 %input_index_1_2_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_1_2_2_cast"/></StgValue>
</operation>

<operation id="687" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:434  %input_V2_sum17 = add i33 %tmp_17_1_2_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum17"/></StgValue>
</operation>

<operation id="688" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:435  %input_V2_sum17_cast = zext i33 %input_V2_sum17 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum17_cast"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:436  %gmem_addr_34 = getelementptr i16* %gmem, i64 %input_V2_sum17_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="690" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
.preheader49.preheader:40  %tmp_18_1_2_1_mid2_v_s = zext i4 %f_cast4_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_18_1_2_1_mid2_v_s"/></StgValue>
</operation>

<operation id="691" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:43  %tmp_18_1_2_2_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -120

]]></Node>
<StgValue><ssdm name="tmp_18_1_2_2_mid2_v"/></StgValue>
</operation>

<operation id="692" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:44  %tmp_18_1_2_2_mid2_ca = zext i8 %tmp_18_1_2_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_1_2_2_mid2_ca"/></StgValue>
</operation>

<operation id="693" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:364  %gmem_addr_27_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_27)

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>

<operation id="694" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:376  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:382  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:399  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:405  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:418  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:424  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:437  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:440  %kernel_V4_sum17 = add i32 %tmp_18_1_2_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum17"/></StgValue>
</operation>

<operation id="702" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:441  %kernel_V4_sum17_cast = zext i32 %kernel_V4_sum17 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum17_cast"/></StgValue>
</operation>

<operation id="703" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:442  %gmem_addr_35 = getelementptr i16* %gmem, i64 %kernel_V4_sum17_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="704" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:359  %OP1_V_1_1_1 = sext i16 %gmem_addr_26_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_1"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:365  %OP2_V_1_1_1 = sext i16 %gmem_addr_27_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_1"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:366  %p_Val2_4_1_1_1 = mul i26 %OP1_V_1_1_1, %OP2_V_1_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_1_1"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:368  %tmp_20_1_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_21, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_1_1"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:369  %p_Val2_5_1_1_1 = add i26 %p_Val2_4_1_1_1, %tmp_20_1_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_1_1"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:377  %gmem_addr_28_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:382  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="711" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:386  %tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_1_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="712" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:399  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="713" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:405  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="714" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:418  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="715" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:424  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="716" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:437  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="717" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:443  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="718" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader49.preheader:450  %tmp_11_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_110_2_mid2, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="719" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:451  %tmp_11_2_cast3 = zext i12 %tmp_11_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast3"/></StgValue>
</operation>

<operation id="720" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="6" op_3_bw="2">
<![CDATA[
.preheader49.preheader:452  %p_shl13_2 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i6.i2(i6 %tmp_110_2_mid2, i6 %j_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_2"/></StgValue>
</operation>

<operation id="721" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:453  %p_shl13_2_cast = zext i14 %p_shl13_2 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_2_cast"/></StgValue>
</operation>

<operation id="722" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:454  %tmp_12_2 = sub i15 %p_shl13_2_cast, %tmp_11_2_cast3

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="723" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:455  %tmp_12_2_cast = sext i15 %tmp_12_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_2_cast"/></StgValue>
</operation>

<operation id="724" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:456  %tmp_17_2_cast = zext i32 %tmp_12_2_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_cast"/></StgValue>
</operation>

<operation id="725" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:457  %input_V2_sum18 = add i33 %tmp_17_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum18"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:458  %input_V2_sum18_cast = zext i33 %input_V2_sum18 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum18_cast"/></StgValue>
</operation>

<operation id="727" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:459  %gmem_addr_36 = getelementptr i16* %gmem, i64 %input_V2_sum18_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="728" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader49.preheader:45  %tmp_18_2_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -7, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_2_mid2_v"/></StgValue>
</operation>

<operation id="729" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:46  %tmp_18_2_mid2_cast = zext i8 %tmp_18_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_mid2_cast"/></StgValue>
</operation>

<operation id="730" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:383  %gmem_addr_29_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>

<operation id="731" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:399  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="732" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:405  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="733" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:418  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="734" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:424  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="735" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:437  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="736" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:443  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="737" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:460  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="738" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:463  %kernel_V4_sum18 = add i32 %tmp_18_2_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum18"/></StgValue>
</operation>

<operation id="739" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:464  %kernel_V4_sum18_cast = zext i32 %kernel_V4_sum18 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum18_cast"/></StgValue>
</operation>

<operation id="740" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:465  %gmem_addr_37 = getelementptr i16* %gmem, i64 %kernel_V4_sum18_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="741" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:378  %OP1_V_1_1_2 = sext i16 %gmem_addr_28_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_2"/></StgValue>
</operation>

<operation id="742" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:384  %OP2_V_1_1_2 = sext i16 %gmem_addr_29_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_2"/></StgValue>
</operation>

<operation id="743" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:385  %p_Val2_4_1_1_2 = mul i26 %OP1_V_1_1_2, %OP2_V_1_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_1_2"/></StgValue>
</operation>

<operation id="744" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:387  %tmp_20_1_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_22, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_1_2"/></StgValue>
</operation>

<operation id="745" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:388  %p_Val2_5_1_1_2 = add i26 %p_Val2_4_1_1_2, %tmp_20_1_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_1_2"/></StgValue>
</operation>

<operation id="746" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:400  %gmem_addr_30_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_30)

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>

<operation id="747" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:405  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="748" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:409  %tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_1_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="749" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:418  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="750" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:424  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:437  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="752" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:443  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="753" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:460  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="754" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:466  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="755" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:473  %input_index_2_0_1 = add i15 %tmp_12_2, 1

]]></Node>
<StgValue><ssdm name="input_index_2_0_1"/></StgValue>
</operation>

<operation id="756" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:474  %input_index_2_0_1_ca = sext i15 %input_index_2_0_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_2_0_1_ca"/></StgValue>
</operation>

<operation id="757" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:475  %tmp_17_2_0_1_cast = zext i32 %input_index_2_0_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_0_1_cast"/></StgValue>
</operation>

<operation id="758" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:476  %input_V2_sum19 = add i33 %tmp_17_2_0_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum19"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:477  %input_V2_sum19_cast = zext i33 %input_V2_sum19 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum19_cast"/></StgValue>
</operation>

<operation id="760" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:478  %gmem_addr_38 = getelementptr i16* %gmem, i64 %input_V2_sum19_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="761" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:47  %tmp_18_2_0_1_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -104

]]></Node>
<StgValue><ssdm name="tmp_18_2_0_1_mid2_v"/></StgValue>
</operation>

<operation id="762" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:48  %tmp_18_2_0_1_mid2_ca = zext i8 %tmp_18_2_0_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_0_1_mid2_ca"/></StgValue>
</operation>

<operation id="763" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:406  %gmem_addr_31_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>

<operation id="764" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:418  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="765" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:424  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="766" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:437  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="767" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:443  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="768" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:460  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="769" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:466  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="770" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:479  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="771" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:482  %kernel_V4_sum19 = add i32 %tmp_18_2_0_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum19"/></StgValue>
</operation>

<operation id="772" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:483  %kernel_V4_sum19_cast = zext i32 %kernel_V4_sum19 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum19_cast"/></StgValue>
</operation>

<operation id="773" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:484  %gmem_addr_39 = getelementptr i16* %gmem, i64 %kernel_V4_sum19_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="774" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:401  %OP1_V_1_2 = sext i16 %gmem_addr_30_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="775" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:407  %OP2_V_1_2 = sext i16 %gmem_addr_31_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="776" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:408  %p_Val2_4_1_2 = mul i26 %OP1_V_1_2, %OP2_V_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_2"/></StgValue>
</operation>

<operation id="777" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:410  %tmp_20_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_23, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="778" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:411  %p_Val2_5_1_2 = add i26 %p_Val2_4_1_2, %tmp_20_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_2"/></StgValue>
</operation>

<operation id="779" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:419  %gmem_addr_32_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>

<operation id="780" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:424  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="781" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:428  %tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="782" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:437  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="783" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:443  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="784" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:460  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="785" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:466  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="786" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:479  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="787" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:485  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="788" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:492  %input_index_2_0_2 = add i15 %tmp_12_2, 2

]]></Node>
<StgValue><ssdm name="input_index_2_0_2"/></StgValue>
</operation>

<operation id="789" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:493  %input_index_2_0_2_ca = sext i15 %input_index_2_0_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_2_0_2_ca"/></StgValue>
</operation>

<operation id="790" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:494  %tmp_17_2_0_2_cast = zext i32 %input_index_2_0_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_0_2_cast"/></StgValue>
</operation>

<operation id="791" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:495  %input_V2_sum20 = add i33 %tmp_17_2_0_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum20"/></StgValue>
</operation>

<operation id="792" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:496  %input_V2_sum20_cast = zext i33 %input_V2_sum20 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum20_cast"/></StgValue>
</operation>

<operation id="793" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:497  %gmem_addr_40 = getelementptr i16* %gmem, i64 %input_V2_sum20_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="794" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader49.preheader:49  %tmp_18_2_0_2_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -6, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_2_0_2_mid2_v"/></StgValue>
</operation>

<operation id="795" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:50  %tmp_18_2_0_2_mid2_ca = zext i8 %tmp_18_2_0_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_0_2_mid2_ca"/></StgValue>
</operation>

<operation id="796" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:425  %gmem_addr_33_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_33)

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>

<operation id="797" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:437  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="798" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:443  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="799" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:460  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="800" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:466  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="801" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:479  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="802" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:485  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="803" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:498  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="804" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:501  %kernel_V4_sum20 = add i32 %tmp_18_2_0_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum20"/></StgValue>
</operation>

<operation id="805" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:502  %kernel_V4_sum20_cast = zext i32 %kernel_V4_sum20 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum20_cast"/></StgValue>
</operation>

<operation id="806" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:503  %gmem_addr_41 = getelementptr i16* %gmem, i64 %kernel_V4_sum20_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="807" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:420  %OP1_V_1_2_1 = sext i16 %gmem_addr_32_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_1"/></StgValue>
</operation>

<operation id="808" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:426  %OP2_V_1_2_1 = sext i16 %gmem_addr_33_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_2_1"/></StgValue>
</operation>

<operation id="809" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:427  %p_Val2_4_1_2_1 = mul i26 %OP1_V_1_2_1, %OP2_V_1_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_2_1"/></StgValue>
</operation>

<operation id="810" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:429  %tmp_20_1_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_24, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_2_1"/></StgValue>
</operation>

<operation id="811" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:430  %p_Val2_5_1_2_1 = add i26 %p_Val2_4_1_2_1, %tmp_20_1_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_2_1"/></StgValue>
</operation>

<operation id="812" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:438  %gmem_addr_34_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>

<operation id="813" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:443  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="814" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:447  %tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_2_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="815" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:460  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="816" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:466  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="817" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:479  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="818" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:485  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="819" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:498  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="820" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:504  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="821" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:511  %tmp_11_2_1 = add i12 %tmp_11_2, 1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="822" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:512  %tmp_11_2_1_cast2 = zext i12 %tmp_11_2_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_cast2"/></StgValue>
</operation>

<operation id="823" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader49.preheader:513  %p_shl13_2_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_2_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_2_1"/></StgValue>
</operation>

<operation id="824" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:514  %p_shl13_2_1_cast = zext i14 %p_shl13_2_1 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_2_1_cast"/></StgValue>
</operation>

<operation id="825" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:515  %tmp_12_2_1 = sub i15 %p_shl13_2_1_cast, %tmp_11_2_1_cast2

]]></Node>
<StgValue><ssdm name="tmp_12_2_1"/></StgValue>
</operation>

<operation id="826" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:516  %tmp_12_2_1_cast = sext i15 %tmp_12_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_2_1_cast"/></StgValue>
</operation>

<operation id="827" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:517  %tmp_17_2_1_cast = zext i32 %tmp_12_2_1_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_cast"/></StgValue>
</operation>

<operation id="828" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:518  %input_V2_sum21 = add i33 %tmp_17_2_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum21"/></StgValue>
</operation>

<operation id="829" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:519  %input_V2_sum21_cast = zext i33 %input_V2_sum21 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum21_cast"/></StgValue>
</operation>

<operation id="830" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:520  %gmem_addr_42 = getelementptr i16* %gmem, i64 %input_V2_sum21_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="831" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:51  %tmp_18_2_1_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -88

]]></Node>
<StgValue><ssdm name="tmp_18_2_1_mid2_v"/></StgValue>
</operation>

<operation id="832" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:52  %tmp_18_2_1_mid2_cast = zext i8 %tmp_18_2_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_1_mid2_cast"/></StgValue>
</operation>

<operation id="833" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:444  %gmem_addr_35_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="gmem_addr_35_read"/></StgValue>
</operation>

<operation id="834" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:460  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="835" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:466  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="836" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:479  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="837" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:485  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="838" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:498  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="839" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:504  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="840" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:521  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="841" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:524  %kernel_V4_sum21 = add i32 %tmp_18_2_1_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum21"/></StgValue>
</operation>

<operation id="842" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:525  %kernel_V4_sum21_cast = zext i32 %kernel_V4_sum21 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum21_cast"/></StgValue>
</operation>

<operation id="843" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:526  %gmem_addr_43 = getelementptr i16* %gmem, i64 %kernel_V4_sum21_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="844" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:439  %OP1_V_1_2_2 = sext i16 %gmem_addr_34_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_2"/></StgValue>
</operation>

<operation id="845" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:445  %OP2_V_1_2_2 = sext i16 %gmem_addr_35_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_2_2"/></StgValue>
</operation>

<operation id="846" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:446  %p_Val2_4_1_2_2 = mul i26 %OP1_V_1_2_2, %OP2_V_1_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_2_2"/></StgValue>
</operation>

<operation id="847" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:448  %tmp_20_1_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_25, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_1_2_2"/></StgValue>
</operation>

<operation id="848" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:449  %p_Val2_5_1_2_2 = add i26 %p_Val2_4_1_2_2, %tmp_20_1_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_2_2"/></StgValue>
</operation>

<operation id="849" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:461  %gmem_addr_36_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_36)

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>

<operation id="850" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:466  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="851" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:470  %tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_2_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="852" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:479  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="853" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:485  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="854" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:498  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="855" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:504  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="856" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:521  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="857" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:527  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="858" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:534  %input_index_2_1_1 = add i15 %tmp_12_2_1, 1

]]></Node>
<StgValue><ssdm name="input_index_2_1_1"/></StgValue>
</operation>

<operation id="859" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:535  %input_index_2_1_1_ca = sext i15 %input_index_2_1_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_2_1_1_ca"/></StgValue>
</operation>

<operation id="860" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:536  %tmp_17_2_1_1_cast = zext i32 %input_index_2_1_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_1_cast"/></StgValue>
</operation>

<operation id="861" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:537  %input_V2_sum22 = add i33 %tmp_17_2_1_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum22"/></StgValue>
</operation>

<operation id="862" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:538  %input_V2_sum22_cast = zext i33 %input_V2_sum22 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum22_cast"/></StgValue>
</operation>

<operation id="863" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:539  %gmem_addr_44 = getelementptr i16* %gmem, i64 %input_V2_sum22_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="864" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader49.preheader:53  %tmp_18_2_1_1_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -5, i4 %f_cast4_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_18_2_1_1_mid2_v"/></StgValue>
</operation>

<operation id="865" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:54  %tmp_18_2_1_1_mid2_ca = zext i8 %tmp_18_2_1_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_1_1_mid2_ca"/></StgValue>
</operation>

<operation id="866" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:467  %gmem_addr_37_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="gmem_addr_37_read"/></StgValue>
</operation>

<operation id="867" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:479  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="868" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:485  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="869" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:498  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="870" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:504  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="871" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:521  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="872" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:527  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="873" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:540  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="874" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:543  %kernel_V4_sum22 = add i32 %tmp_18_2_1_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum22"/></StgValue>
</operation>

<operation id="875" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:544  %kernel_V4_sum22_cast = zext i32 %kernel_V4_sum22 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum22_cast"/></StgValue>
</operation>

<operation id="876" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:545  %gmem_addr_45 = getelementptr i16* %gmem, i64 %kernel_V4_sum22_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="877" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:462  %OP1_V_2 = sext i16 %gmem_addr_36_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="878" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:468  %OP2_V_2 = sext i16 %gmem_addr_37_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="879" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:469  %p_Val2_4_2 = mul i26 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="880" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:471  %tmp_20_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_26, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="881" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:472  %p_Val2_5_2 = add i26 %p_Val2_4_2, %tmp_20_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="882" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:480  %gmem_addr_38_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_read"/></StgValue>
</operation>

<operation id="883" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:485  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="884" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:489  %tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="885" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:498  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="886" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:504  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="887" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:521  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="888" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:527  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="889" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:540  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="890" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:546  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="891" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:553  %input_index_2_1_2 = add i15 %tmp_12_2_1, 2

]]></Node>
<StgValue><ssdm name="input_index_2_1_2"/></StgValue>
</operation>

<operation id="892" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:554  %input_index_2_1_2_ca = sext i15 %input_index_2_1_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_2_1_2_ca"/></StgValue>
</operation>

<operation id="893" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:555  %tmp_17_2_1_2_cast = zext i32 %input_index_2_1_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_2_cast"/></StgValue>
</operation>

<operation id="894" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:556  %input_V2_sum23 = add i33 %tmp_17_2_1_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum23"/></StgValue>
</operation>

<operation id="895" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:557  %input_V2_sum23_cast = zext i33 %input_V2_sum23 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum23_cast"/></StgValue>
</operation>

<operation id="896" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:558  %gmem_addr_46 = getelementptr i16* %gmem, i64 %input_V2_sum23_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="897" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:55  %tmp_18_2_1_2_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -72

]]></Node>
<StgValue><ssdm name="tmp_18_2_1_2_mid2_v"/></StgValue>
</operation>

<operation id="898" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:56  %tmp_18_2_1_2_mid2_ca = zext i8 %tmp_18_2_1_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_1_2_mid2_ca"/></StgValue>
</operation>

<operation id="899" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:486  %gmem_addr_39_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_39)

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>

<operation id="900" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:498  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="901" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:504  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="902" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:521  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="903" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:527  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="904" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:540  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="905" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:546  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="906" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:559  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="907" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:562  %kernel_V4_sum23 = add i32 %tmp_18_2_1_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum23"/></StgValue>
</operation>

<operation id="908" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:563  %kernel_V4_sum23_cast = zext i32 %kernel_V4_sum23 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum23_cast"/></StgValue>
</operation>

<operation id="909" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:564  %gmem_addr_47 = getelementptr i16* %gmem, i64 %kernel_V4_sum23_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="910" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:572  %tmp_11_2_2 = add i12 %tmp_11_2, 2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="911" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:481  %OP1_V_2_0_1 = sext i16 %gmem_addr_38_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_1"/></StgValue>
</operation>

<operation id="912" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:487  %OP2_V_2_0_1 = sext i16 %gmem_addr_39_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_0_1"/></StgValue>
</operation>

<operation id="913" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:488  %p_Val2_4_2_0_1 = mul i26 %OP1_V_2_0_1, %OP2_V_2_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_0_1"/></StgValue>
</operation>

<operation id="914" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:490  %tmp_20_2_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_27, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_0_1"/></StgValue>
</operation>

<operation id="915" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:491  %p_Val2_5_2_0_1 = add i26 %p_Val2_4_2_0_1, %tmp_20_2_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_0_1"/></StgValue>
</operation>

<operation id="916" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:499  %gmem_addr_40_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="gmem_addr_40_read"/></StgValue>
</operation>

<operation id="917" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:504  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="918" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:508  %tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_0_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="919" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:521  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="920" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:527  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="921" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:540  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="922" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:546  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="923" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:559  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="924" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:565  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="925" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="15" op_0_bw="12">
<![CDATA[
.preheader49.preheader:573  %tmp_11_2_2_cast1 = zext i12 %tmp_11_2_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_cast1"/></StgValue>
</operation>

<operation id="926" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader49.preheader:574  %p_shl13_2_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_2_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_2_2"/></StgValue>
</operation>

<operation id="927" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="15" op_0_bw="14">
<![CDATA[
.preheader49.preheader:575  %p_shl13_2_2_cast = zext i14 %p_shl13_2_2 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_2_2_cast"/></StgValue>
</operation>

<operation id="928" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:576  %tmp_12_2_2 = sub i15 %p_shl13_2_2_cast, %tmp_11_2_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_12_2_2"/></StgValue>
</operation>

<operation id="929" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:577  %tmp_12_2_2_cast = sext i15 %tmp_12_2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_2_2_cast"/></StgValue>
</operation>

<operation id="930" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:578  %tmp_17_2_2_cast = zext i32 %tmp_12_2_2_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_2_cast"/></StgValue>
</operation>

<operation id="931" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:579  %input_V2_sum24 = add i33 %tmp_17_2_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum24"/></StgValue>
</operation>

<operation id="932" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:580  %input_V2_sum24_cast = zext i33 %input_V2_sum24 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum24_cast"/></StgValue>
</operation>

<operation id="933" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:581  %gmem_addr_48 = getelementptr i16* %gmem, i64 %input_V2_sum24_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="934" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:595  %input_index_2_2_1 = add i15 %tmp_12_2_2, 1

]]></Node>
<StgValue><ssdm name="input_index_2_2_1"/></StgValue>
</operation>

<operation id="935" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:596  %input_index_2_2_1_ca = sext i15 %input_index_2_2_1 to i32

]]></Node>
<StgValue><ssdm name="input_index_2_2_1_ca"/></StgValue>
</operation>

<operation id="936" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:597  %tmp_17_2_2_1_cast = zext i32 %input_index_2_2_1_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_2_1_cast"/></StgValue>
</operation>

<operation id="937" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:598  %input_V2_sum25 = add i33 %tmp_17_2_2_1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum25"/></StgValue>
</operation>

<operation id="938" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:599  %input_V2_sum25_cast = zext i33 %input_V2_sum25 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum25_cast"/></StgValue>
</operation>

<operation id="939" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:600  %gmem_addr_50 = getelementptr i16* %gmem, i64 %input_V2_sum25_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="940" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader49.preheader:614  %input_index_2_2_2 = add i15 %tmp_12_2_2, 2

]]></Node>
<StgValue><ssdm name="input_index_2_2_2"/></StgValue>
</operation>

<operation id="941" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="15">
<![CDATA[
.preheader49.preheader:615  %input_index_2_2_2_ca = sext i15 %input_index_2_2_2 to i32

]]></Node>
<StgValue><ssdm name="input_index_2_2_2_ca"/></StgValue>
</operation>

<operation id="942" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="33" op_0_bw="32">
<![CDATA[
.preheader49.preheader:616  %tmp_17_2_2_2_cast = zext i32 %input_index_2_2_2_ca to i33

]]></Node>
<StgValue><ssdm name="tmp_17_2_2_2_cast"/></StgValue>
</operation>

<operation id="943" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader49.preheader:617  %input_V2_sum26 = add i33 %tmp_17_2_2_2_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="input_V2_sum26"/></StgValue>
</operation>

<operation id="944" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="33">
<![CDATA[
.preheader49.preheader:618  %input_V2_sum26_cast = zext i33 %input_V2_sum26 to i64

]]></Node>
<StgValue><ssdm name="input_V2_sum26_cast"/></StgValue>
</operation>

<operation id="945" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:619  %gmem_addr_52 = getelementptr i16* %gmem, i64 %input_V2_sum26_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="946" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:57  %tmp_18_2_2_mid2_v = sext i7 %tmp_18_0_2_2_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_18_2_2_mid2_v"/></StgValue>
</operation>

<operation id="947" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:58  %tmp_18_2_2_mid2_cast = zext i8 %tmp_18_2_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_2_mid2_cast"/></StgValue>
</operation>

<operation id="948" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:59  %tmp_18_2_2_1_mid2_v = sext i7 %tmp_18_1_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_18_2_2_1_mid2_v"/></StgValue>
</operation>

<operation id="949" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:60  %tmp_18_2_2_1_mid2_ca = zext i8 %tmp_18_2_2_1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_2_1_mid2_ca"/></StgValue>
</operation>

<operation id="950" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:61  %tmp_18_2_2_2_mid2_v = sext i7 %tmp_18_1_0_1_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_18_2_2_2_mid2_v"/></StgValue>
</operation>

<operation id="951" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
.preheader49.preheader:62  %tmp_18_2_2_2_mid2_ca = zext i8 %tmp_18_2_2_2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_18_2_2_2_mid2_ca"/></StgValue>
</operation>

<operation id="952" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:505  %gmem_addr_41_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="gmem_addr_41_read"/></StgValue>
</operation>

<operation id="953" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:521  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="954" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:527  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="955" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:540  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="956" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:546  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="957" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:559  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="958" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:565  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="959" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:582  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="960" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:585  %kernel_V4_sum24 = add i32 %tmp_18_2_2_mid2_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum24"/></StgValue>
</operation>

<operation id="961" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:586  %kernel_V4_sum24_cast = zext i32 %kernel_V4_sum24 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum24_cast"/></StgValue>
</operation>

<operation id="962" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:587  %gmem_addr_49 = getelementptr i16* %gmem, i64 %kernel_V4_sum24_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="963" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:604  %kernel_V4_sum25 = add i32 %tmp_18_2_2_1_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum25"/></StgValue>
</operation>

<operation id="964" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:605  %kernel_V4_sum25_cast = zext i32 %kernel_V4_sum25 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum25_cast"/></StgValue>
</operation>

<operation id="965" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:606  %gmem_addr_51 = getelementptr i16* %gmem, i64 %kernel_V4_sum25_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="966" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:623  %kernel_V4_sum26 = add i32 %tmp_18_2_2_2_mid2_ca, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="kernel_V4_sum26"/></StgValue>
</operation>

<operation id="967" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="32">
<![CDATA[
.preheader49.preheader:624  %kernel_V4_sum26_cast = zext i32 %kernel_V4_sum26 to i64

]]></Node>
<StgValue><ssdm name="kernel_V4_sum26_cast"/></StgValue>
</operation>

<operation id="968" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader49.preheader:625  %gmem_addr_53 = getelementptr i16* %gmem, i64 %kernel_V4_sum26_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="969" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:500  %OP1_V_2_0_2 = sext i16 %gmem_addr_40_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_2"/></StgValue>
</operation>

<operation id="970" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:506  %OP2_V_2_0_2 = sext i16 %gmem_addr_41_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_0_2"/></StgValue>
</operation>

<operation id="971" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:507  %p_Val2_4_2_0_2 = mul i26 %OP1_V_2_0_2, %OP2_V_2_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_0_2"/></StgValue>
</operation>

<operation id="972" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:509  %tmp_20_2_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_28, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_0_2"/></StgValue>
</operation>

<operation id="973" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:510  %p_Val2_5_2_0_2 = add i26 %p_Val2_4_2_0_2, %tmp_20_2_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_0_2"/></StgValue>
</operation>

<operation id="974" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:522  %gmem_addr_42_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_42)

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>

<operation id="975" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:527  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="976" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:531  %tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_0_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="977" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:540  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="978" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:546  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="979" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:559  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="980" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:565  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="981" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:582  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="982" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:588  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="983" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:528  %gmem_addr_43_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="gmem_addr_43_read"/></StgValue>
</operation>

<operation id="984" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:540  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="985" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:546  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="986" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:559  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="987" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:565  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="988" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:582  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="989" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:588  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="990" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:601  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="991" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:523  %OP1_V_2_1 = sext i16 %gmem_addr_42_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="992" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:529  %OP2_V_2_1 = sext i16 %gmem_addr_43_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_1"/></StgValue>
</operation>

<operation id="993" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:530  %p_Val2_4_2_1 = mul i26 %OP1_V_2_1, %OP2_V_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_1"/></StgValue>
</operation>

<operation id="994" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:532  %tmp_20_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_29, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="995" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:533  %p_Val2_5_2_1 = add i26 %p_Val2_4_2_1, %tmp_20_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_1"/></StgValue>
</operation>

<operation id="996" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:541  %gmem_addr_44_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_read"/></StgValue>
</operation>

<operation id="997" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:546  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="998" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:550  %tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="999" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:559  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1000" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:565  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1001" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:582  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1002" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:588  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1003" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:601  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1004" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:607  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1005" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:547  %gmem_addr_45_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_45)

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>

<operation id="1006" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:559  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1007" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:565  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1008" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:582  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1009" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:588  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1010" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:601  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1011" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:607  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1012" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:620  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1013" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49.preheader:654  %j_1 = add i6 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1014" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:542  %OP1_V_2_1_1 = sext i16 %gmem_addr_44_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_1"/></StgValue>
</operation>

<operation id="1015" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:548  %OP2_V_2_1_1 = sext i16 %gmem_addr_45_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_1"/></StgValue>
</operation>

<operation id="1016" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:549  %p_Val2_4_2_1_1 = mul i26 %OP1_V_2_1_1, %OP2_V_2_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_1_1"/></StgValue>
</operation>

<operation id="1017" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:551  %tmp_20_2_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_30, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_1_1"/></StgValue>
</operation>

<operation id="1018" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:552  %p_Val2_5_2_1_1 = add i26 %p_Val2_4_2_1_1, %tmp_20_2_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_1_1"/></StgValue>
</operation>

<operation id="1019" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:560  %gmem_addr_46_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="gmem_addr_46_read"/></StgValue>
</operation>

<operation id="1020" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:565  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1021" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:569  %tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_1_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1022" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:582  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1023" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:588  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1024" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:601  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1025" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:607  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1026" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:620  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1027" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:626  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1028" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:566  %gmem_addr_47_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="gmem_addr_47_read"/></StgValue>
</operation>

<operation id="1029" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:582  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1030" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:588  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1031" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:601  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1032" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:607  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1033" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:620  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1034" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:626  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1035" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:644  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1036" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:561  %OP1_V_2_1_2 = sext i16 %gmem_addr_46_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_2"/></StgValue>
</operation>

<operation id="1037" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:567  %OP2_V_2_1_2 = sext i16 %gmem_addr_47_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_2"/></StgValue>
</operation>

<operation id="1038" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:568  %p_Val2_4_2_1_2 = mul i26 %OP1_V_2_1_2, %OP2_V_2_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_1_2"/></StgValue>
</operation>

<operation id="1039" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:570  %tmp_20_2_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_31, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_1_2"/></StgValue>
</operation>

<operation id="1040" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:571  %p_Val2_5_2_1_2 = add i26 %p_Val2_4_2_1_2, %tmp_20_2_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_1_2"/></StgValue>
</operation>

<operation id="1041" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:583  %gmem_addr_48_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_48)

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>

<operation id="1042" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:588  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1043" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:592  %tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_1_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1044" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:601  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1045" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:607  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1046" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:620  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1047" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:626  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1048" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:644  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1049" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:589  %gmem_addr_49_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="gmem_addr_49_read"/></StgValue>
</operation>

<operation id="1050" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:601  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1051" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:607  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1052" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:620  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1053" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:626  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1054" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:644  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1055" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:584  %OP1_V_2_2 = sext i16 %gmem_addr_48_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="1056" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:590  %OP2_V_2_2 = sext i16 %gmem_addr_49_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_2"/></StgValue>
</operation>

<operation id="1057" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:591  %p_Val2_4_2_2 = mul i26 %OP1_V_2_2, %OP2_V_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_2"/></StgValue>
</operation>

<operation id="1058" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:593  %tmp_20_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_32, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="1059" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:594  %p_Val2_5_2_2 = add i26 %p_Val2_4_2_2, %tmp_20_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_2"/></StgValue>
</operation>

<operation id="1060" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:602  %gmem_addr_50_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_read"/></StgValue>
</operation>

<operation id="1061" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:607  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1062" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:611  %tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1063" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:620  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1064" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:626  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1065" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:644  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1066" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:608  %gmem_addr_51_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="gmem_addr_51_read"/></StgValue>
</operation>

<operation id="1067" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:620  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1068" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:626  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1069" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:644  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1070" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:603  %OP1_V_2_2_1 = sext i16 %gmem_addr_50_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_1"/></StgValue>
</operation>

<operation id="1071" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:609  %OP2_V_2_2_1 = sext i16 %gmem_addr_51_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_2_1"/></StgValue>
</operation>

<operation id="1072" st_id="63" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:610  %p_Val2_4_2_2_1 = mul i26 %OP1_V_2_2_1, %OP2_V_2_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_2_1"/></StgValue>
</operation>

<operation id="1073" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:612  %tmp_20_2_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_33, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_2_1"/></StgValue>
</operation>

<operation id="1074" st_id="63" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:613  %p_Val2_5_2_2_1 = add i26 %p_Val2_4_2_2_1, %tmp_20_2_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_2_1"/></StgValue>
</operation>

<operation id="1075" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:621  %gmem_addr_52_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_read"/></StgValue>
</operation>

<operation id="1076" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:626  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1077" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:630  %tmp_34 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_2_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1078" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:644  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1079" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:627  %gmem_addr_53_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_read"/></StgValue>
</operation>

<operation id="1080" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:644  %p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1081" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:622  %OP1_V_2_2_2 = sext i16 %gmem_addr_52_read to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_2"/></StgValue>
</operation>

<operation id="1082" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="26" op_0_bw="16">
<![CDATA[
.preheader49.preheader:628  %OP2_V_2_2_2 = sext i16 %gmem_addr_53_read to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_2_2"/></StgValue>
</operation>

<operation id="1083" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:629  %p_Val2_4_2_2_2 = mul i26 %OP1_V_2_2_2, %OP2_V_2_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_2_2"/></StgValue>
</operation>

<operation id="1084" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader49.preheader:631  %tmp_20_2_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_34, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_20_2_2_2"/></StgValue>
</operation>

<operation id="1085" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader49.preheader:632  %p_Val2_5_2_2_2 = add i26 %p_Val2_4_2_2_2, %tmp_20_2_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_2_2"/></StgValue>
</operation>

<operation id="1086" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader49.preheader:633  %sum_V_2_2_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_2_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="sum_V_2_2_2"/></StgValue>
</operation>

<operation id="1087" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:645  %p_Val2_s = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1088" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader49.preheader:646  %p_Val2_2 = add i16 %sum_V_2_2_2, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="1089" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader49.preheader:650  %gmem_addr_55_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1090" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader49.preheader:651  call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_55, i16 %p_Val2_2, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1091" st_id="68" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader49.preheader:652  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1092" st_id="69" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader49.preheader:652  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1093" st_id="70" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader49.preheader:652  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1094" st_id="71" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader49.preheader:652  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1095" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader49.preheader:85  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1096" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader49.preheader:86  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="72" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader49.preheader:652  %gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_resp"/></StgValue>
</operation>

<operation id="1098" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader49.preheader:653  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1099" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:657  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1100" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
