static unsigned long clk_plldiv_recalc_rate(struct clk_hw *hw,\r\nunsigned long parent_rate)\r\n{\r\nstruct clk_plldiv *plldiv = to_clk_plldiv(hw);\r\nunsigned int mckr;\r\nregmap_read(plldiv->regmap, AT91_PMC_MCKR, &mckr);\r\nif (mckr & AT91_PMC_PLLADIV2)\r\nreturn parent_rate / 2;\r\nreturn parent_rate;\r\n}\r\nstatic long clk_plldiv_round_rate(struct clk_hw *hw, unsigned long rate,\r\nunsigned long *parent_rate)\r\n{\r\nunsigned long div;\r\nif (rate > *parent_rate)\r\nreturn *parent_rate;\r\ndiv = *parent_rate / 2;\r\nif (rate < div)\r\nreturn div;\r\nif (rate - div < *parent_rate - rate)\r\nreturn div;\r\nreturn *parent_rate;\r\n}\r\nstatic int clk_plldiv_set_rate(struct clk_hw *hw, unsigned long rate,\r\nunsigned long parent_rate)\r\n{\r\nstruct clk_plldiv *plldiv = to_clk_plldiv(hw);\r\nif ((parent_rate != rate) && (parent_rate / 2 != rate))\r\nreturn -EINVAL;\r\nregmap_update_bits(plldiv->regmap, AT91_PMC_MCKR, AT91_PMC_PLLADIV2,\r\nparent_rate != rate ? AT91_PMC_PLLADIV2 : 0);\r\nreturn 0;\r\n}\r\nstatic struct clk_hw * __init\r\nat91_clk_register_plldiv(struct regmap *regmap, const char *name,\r\nconst char *parent_name)\r\n{\r\nstruct clk_plldiv *plldiv;\r\nstruct clk_hw *hw;\r\nstruct clk_init_data init;\r\nint ret;\r\nplldiv = kzalloc(sizeof(*plldiv), GFP_KERNEL);\r\nif (!plldiv)\r\nreturn ERR_PTR(-ENOMEM);\r\ninit.name = name;\r\ninit.ops = &plldiv_ops;\r\ninit.parent_names = parent_name ? &parent_name : NULL;\r\ninit.num_parents = parent_name ? 1 : 0;\r\ninit.flags = CLK_SET_RATE_GATE;\r\nplldiv->hw.init = &init;\r\nplldiv->regmap = regmap;\r\nhw = &plldiv->hw;\r\nret = clk_hw_register(NULL, &plldiv->hw);\r\nif (ret) {\r\nkfree(plldiv);\r\nhw = ERR_PTR(ret);\r\n}\r\nreturn hw;\r\n}\r\nstatic void __init\r\nof_at91sam9x5_clk_plldiv_setup(struct device_node *np)\r\n{\r\nstruct clk_hw *hw;\r\nconst char *parent_name;\r\nconst char *name = np->name;\r\nstruct regmap *regmap;\r\nparent_name = of_clk_get_parent_name(np, 0);\r\nof_property_read_string(np, "clock-output-names", &name);\r\nregmap = syscon_node_to_regmap(of_get_parent(np));\r\nif (IS_ERR(regmap))\r\nreturn;\r\nhw = at91_clk_register_plldiv(regmap, name, parent_name);\r\nif (IS_ERR(hw))\r\nreturn;\r\nof_clk_add_hw_provider(np, of_clk_hw_simple_get, hw);\r\n}
