INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamza/Desktop/Chrono/project_1/project_1.srcs/sources_1/new/chenille.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chenille
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamza/Desktop/Chrono/project_1/project_1.srcs/sim_1/new/tb_chenille.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_chenille
