xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DEM60.ucf -p xc3s500e-fg320-4 MOD60.ngc MOD60.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o MOD60_map.ncd MOD60.ngd MOD60.pcf 
par -w -intstyle ise -ol high -t 1 MOD60_map.ncd MOD60.ncd MOD60.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml MOD60.twx MOD60.ncd -o MOD60.twr MOD60.pcf -ucf DEM60.ucf 
bitgen -intstyle ise -f MOD60.ut MOD60.ncd 
xst -intstyle ise -ifn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
xst -intstyle ise -ifn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.xst" -ofn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/eBOARD/MOD60.syr" 
