[ -d sim ] || mkdir -p sim
ghdl -s --std=08 --ieee=synopsys --workdir=sim test_ihateyou.vhdl
ghdl -a -Wno-hide -Wno-library --std=08 --ieee=synopsys --workdir=sim test_ihateyou.vhdl
ghdl -e --std=08 --ieee=synopsys --workdir=sim testbench
ghdl -r --std=08 --ieee=synopsys --workdir=sim testbench --wave=trace.ghw --vcd=trace.vcd --ieee-asserts=disable
test_ihateyou.vhdl:591:5:@0ms:(report note): INFO: Set Reset
test_ihateyou.vhdl:235:3:@0ms:(report note): after: 
test_ihateyou.vhdl:236:3:@0ms:(report note): op: 
test_ihateyou.vhdl:237:3:@0ms:(report note): UUUUUUU
test_ihateyou.vhdl:238:3:@0ms:(report note): controls: 
test_ihateyou.vhdl:239:3:@0ms:(report note): UUUUUUUUUUU
test_ihateyou.vhdl:361:3:@0ms:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@0ms:(report note): U
test_ihateyou.vhdl:378:3:@0ms:(report note): SRCA: 
test_ihateyou.vhdl:379:3:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
test_ihateyou.vhdl:381:3:@0ms:(report note): SRCB: 
test_ihateyou.vhdl:382:3:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
test_ihateyou.vhdl:384:3:@0ms:(report note): ALUResult: 
test_ihateyou.vhdl:385:3:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
test_ihateyou.vhdl:460:5:@0ms:(report note): instr
test_ihateyou.vhdl:461:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUU
test_ihateyou.vhdl:235:3:@0ms:(report note): after: 
test_ihateyou.vhdl:236:3:@0ms:(report note): op: 
test_ihateyou.vhdl:237:3:@0ms:(report note): 0010011
test_ihateyou.vhdl:238:3:@0ms:(report note): controls: 
test_ihateyou.vhdl:239:3:@0ms:(report note): -----------
test_ihateyou.vhdl:460:5:@0ms:(report note): instr
test_ihateyou.vhdl:461:5:@0ms:(report note): 0000000000000000000001010
test_ihateyou.vhdl:378:3:@0ms:(report note): SRCA: 
test_ihateyou.vhdl:379:3:@0ms:(report note): 00000000000000000000000000000000
test_ihateyou.vhdl:381:3:@0ms:(report note): SRCB: 
test_ihateyou.vhdl:382:3:@0ms:(report note): 00000000000000000000000000000000
test_ihateyou.vhdl:384:3:@0ms:(report note): ALUResult: 
test_ihateyou.vhdl:385:3:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
test_ihateyou.vhdl:361:3:@0ms:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@0ms:(report note): -
test_ihateyou.vhdl:460:5:@0ms:(report note): instr
test_ihateyou.vhdl:461:5:@0ms:(report note): 0000000000000000000001010
test_ihateyou.vhdl:361:3:@0ms:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@0ms:(report note): 1
test_ihateyou.vhdl:460:5:@0ms:(report note): instr
test_ihateyou.vhdl:461:5:@0ms:(report note): 0000000000000000000001010
test_ihateyou.vhdl:594:5:@22ns:(report note): INFO: Release Reset
test_ihateyou.vhdl:235:3:@30ns:(report note): after: 
test_ihateyou.vhdl:236:3:@30ns:(report note): op: 
test_ihateyou.vhdl:237:3:@30ns:(report note): 0010111
test_ihateyou.vhdl:238:3:@30ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@30ns:(report note): 10010000100
test_ihateyou.vhdl:460:5:@30ns:(report note): instr
test_ihateyou.vhdl:461:5:@30ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:361:3:@30ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@30ns:(report note): -
test_ihateyou.vhdl:460:5:@30ns:(report note): instr
test_ihateyou.vhdl:461:5:@30ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:235:3:@40ns:(report note): after: 
test_ihateyou.vhdl:236:3:@40ns:(report note): op: 
test_ihateyou.vhdl:237:3:@40ns:(report note): 1100111
test_ihateyou.vhdl:238:3:@40ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@40ns:(report note): -----------
test_ihateyou.vhdl:460:5:@40ns:(report note): instr
test_ihateyou.vhdl:461:5:@40ns:(report note): 0000010000000011000000001
test_ihateyou.vhdl:235:3:@50ns:(report note): after: 
test_ihateyou.vhdl:236:3:@50ns:(report note): op: 
test_ihateyou.vhdl:237:3:@50ns:(report note): 0100011
test_ihateyou.vhdl:238:3:@50ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@50ns:(report note): -----------
test_ihateyou.vhdl:460:5:@50ns:(report note): instr
test_ihateyou.vhdl:461:5:@50ns:(report note): 0010000010110000001000000
test_ihateyou.vhdl:361:3:@50ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@50ns:(report note): 1
test_ihateyou.vhdl:460:5:@50ns:(report note): instr
test_ihateyou.vhdl:461:5:@50ns:(report note): 0010000010110000001000000
test_ihateyou.vhdl:235:3:@60ns:(report note): after: 
test_ihateyou.vhdl:236:3:@60ns:(report note): op: 
test_ihateyou.vhdl:237:3:@60ns:(report note): 0010011
test_ihateyou.vhdl:238:3:@60ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@60ns:(report note): 00111000000
test_ihateyou.vhdl:460:5:@60ns:(report note): instr
test_ihateyou.vhdl:461:5:@60ns:(report note): 1111111111110000000001010
test_ihateyou.vhdl:460:5:@60ns:(report note): instr
test_ihateyou.vhdl:461:5:@60ns:(report note): 1111111111110000000001010
test_ihateyou.vhdl:235:3:@70ns:(report note): after: 
test_ihateyou.vhdl:236:3:@70ns:(report note): op: 
test_ihateyou.vhdl:237:3:@70ns:(report note): 0010111
test_ihateyou.vhdl:238:3:@70ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@70ns:(report note): 10010000100
test_ihateyou.vhdl:460:5:@70ns:(report note): instr
test_ihateyou.vhdl:461:5:@70ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:361:3:@70ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@70ns:(report note): -
test_ihateyou.vhdl:460:5:@70ns:(report note): instr
test_ihateyou.vhdl:461:5:@70ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:235:3:@80ns:(report note): after: 
test_ihateyou.vhdl:236:3:@80ns:(report note): op: 
test_ihateyou.vhdl:237:3:@80ns:(report note): 1100111
test_ihateyou.vhdl:238:3:@80ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@80ns:(report note): -----------
test_ihateyou.vhdl:460:5:@80ns:(report note): instr
test_ihateyou.vhdl:461:5:@80ns:(report note): 0000001100000011000000001
test_ihateyou.vhdl:235:3:@90ns:(report note): after: 
test_ihateyou.vhdl:236:3:@90ns:(report note): op: 
test_ihateyou.vhdl:237:3:@90ns:(report note): 0100011
test_ihateyou.vhdl:238:3:@90ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@90ns:(report note): -----------
test_ihateyou.vhdl:460:5:@90ns:(report note): instr
test_ihateyou.vhdl:461:5:@90ns:(report note): 0010000010110000001000100
test_ihateyou.vhdl:361:3:@90ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@90ns:(report note): 1
test_ihateyou.vhdl:460:5:@90ns:(report note): instr
test_ihateyou.vhdl:461:5:@90ns:(report note): 0010000010110000001000100
test_ihateyou.vhdl:235:3:@100ns:(report note): after: 
test_ihateyou.vhdl:236:3:@100ns:(report note): op: 
test_ihateyou.vhdl:237:3:@100ns:(report note): 0010011
test_ihateyou.vhdl:238:3:@100ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@100ns:(report note): 00111000000
test_ihateyou.vhdl:460:5:@100ns:(report note): instr
test_ihateyou.vhdl:461:5:@100ns:(report note): 0000011000100000000001010
test_ihateyou.vhdl:460:5:@100ns:(report note): instr
test_ihateyou.vhdl:461:5:@100ns:(report note): 0000011000100000000001010
test_ihateyou.vhdl:235:3:@110ns:(report note): after: 
test_ihateyou.vhdl:236:3:@110ns:(report note): op: 
test_ihateyou.vhdl:237:3:@110ns:(report note): 0010111
test_ihateyou.vhdl:238:3:@110ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@110ns:(report note): 10010000100
test_ihateyou.vhdl:460:5:@110ns:(report note): instr
test_ihateyou.vhdl:461:5:@110ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:361:3:@110ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@110ns:(report note): -
test_ihateyou.vhdl:460:5:@110ns:(report note): instr
test_ihateyou.vhdl:461:5:@110ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:235:3:@120ns:(report note): after: 
test_ihateyou.vhdl:236:3:@120ns:(report note): op: 
test_ihateyou.vhdl:237:3:@120ns:(report note): 1100111
test_ihateyou.vhdl:238:3:@120ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@120ns:(report note): -----------
test_ihateyou.vhdl:460:5:@120ns:(report note): instr
test_ihateyou.vhdl:461:5:@120ns:(report note): 0000001000000011000000001
test_ihateyou.vhdl:235:3:@130ns:(report note): after: 
test_ihateyou.vhdl:236:3:@130ns:(report note): op: 
test_ihateyou.vhdl:237:3:@130ns:(report note): 0100011
test_ihateyou.vhdl:238:3:@130ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@130ns:(report note): -----------
test_ihateyou.vhdl:460:5:@130ns:(report note): instr
test_ihateyou.vhdl:461:5:@130ns:(report note): 0010000010110000001001000
test_ihateyou.vhdl:361:3:@130ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@130ns:(report note): 1
test_ihateyou.vhdl:460:5:@130ns:(report note): instr
test_ihateyou.vhdl:461:5:@130ns:(report note): 0010000010110000001001000
test_ihateyou.vhdl:235:3:@140ns:(report note): after: 
test_ihateyou.vhdl:236:3:@140ns:(report note): op: 
test_ihateyou.vhdl:237:3:@140ns:(report note): 0010011
test_ihateyou.vhdl:238:3:@140ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@140ns:(report note): 00111000000
test_ihateyou.vhdl:460:5:@140ns:(report note): instr
test_ihateyou.vhdl:461:5:@140ns:(report note): 0000101010100000000001010
test_ihateyou.vhdl:460:5:@140ns:(report note): instr
test_ihateyou.vhdl:461:5:@140ns:(report note): 0000101010100000000001010
test_ihateyou.vhdl:235:3:@150ns:(report note): after: 
test_ihateyou.vhdl:236:3:@150ns:(report note): op: 
test_ihateyou.vhdl:237:3:@150ns:(report note): 0010111
test_ihateyou.vhdl:238:3:@150ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@150ns:(report note): 10010000100
test_ihateyou.vhdl:460:5:@150ns:(report note): instr
test_ihateyou.vhdl:461:5:@150ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:361:3:@150ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@150ns:(report note): -
test_ihateyou.vhdl:460:5:@150ns:(report note): instr
test_ihateyou.vhdl:461:5:@150ns:(report note): 0000000000000000000000110
test_ihateyou.vhdl:235:3:@160ns:(report note): after: 
test_ihateyou.vhdl:236:3:@160ns:(report note): op: 
test_ihateyou.vhdl:237:3:@160ns:(report note): 1100111
test_ihateyou.vhdl:238:3:@160ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@160ns:(report note): -----------
test_ihateyou.vhdl:460:5:@160ns:(report note): instr
test_ihateyou.vhdl:461:5:@160ns:(report note): 0000000100000011000000001
test_ihateyou.vhdl:235:3:@170ns:(report note): after: 
test_ihateyou.vhdl:236:3:@170ns:(report note): op: 
test_ihateyou.vhdl:237:3:@170ns:(report note): 0100011
test_ihateyou.vhdl:238:3:@170ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@170ns:(report note): -----------
test_ihateyou.vhdl:460:5:@170ns:(report note): instr
test_ihateyou.vhdl:461:5:@170ns:(report note): 0010000010110000001001100
test_ihateyou.vhdl:361:3:@170ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@170ns:(report note): 1
test_ihateyou.vhdl:460:5:@170ns:(report note): instr
test_ihateyou.vhdl:461:5:@170ns:(report note): 0010000010110000001001100
test_ihateyou.vhdl:235:3:@180ns:(report note): after: 
test_ihateyou.vhdl:236:3:@180ns:(report note): op: 
test_ihateyou.vhdl:237:3:@180ns:(report note): 1101111
test_ihateyou.vhdl:238:3:@180ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@180ns:(report note): 00111000000
test_ihateyou.vhdl:460:5:@180ns:(report note): instr
test_ihateyou.vhdl:461:5:@180ns:(report note): 0000001100000000000000000
test_ihateyou.vhdl:361:3:@180ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@180ns:(report note): 0
test_ihateyou.vhdl:460:5:@180ns:(report note): instr
test_ihateyou.vhdl:461:5:@180ns:(report note): 0000001100000000000000000
test_ihateyou.vhdl:235:3:@190ns:(report note): after: 
test_ihateyou.vhdl:236:3:@190ns:(report note): op: 
test_ihateyou.vhdl:237:3:@190ns:(report note): 0010011
test_ihateyou.vhdl:238:3:@190ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@190ns:(report note): 11100100001
test_ihateyou.vhdl:460:5:@190ns:(report note): instr
test_ihateyou.vhdl:461:5:@190ns:(report note): 0000000110010000000000101
test_ihateyou.vhdl:361:3:@190ns:(report note): ALUSrc: 
test_ihateyou.vhdl:362:3:@190ns:(report note): 1
test_ihateyou.vhdl:460:5:@190ns:(report note): instr
test_ihateyou.vhdl:461:5:@190ns:(report note): 0000000110010000000000101
test_ihateyou.vhdl:235:3:@200ns:(report note): after: 
test_ihateyou.vhdl:236:3:@200ns:(report note): op: 
test_ihateyou.vhdl:237:3:@200ns:(report note): 0100011
test_ihateyou.vhdl:238:3:@200ns:(report note): controls: 
test_ihateyou.vhdl:239:3:@200ns:(report note): 10010000100
test_ihateyou.vhdl:460:5:@200ns:(report note): instr
test_ihateyou.vhdl:461:5:@200ns:(report note): 0000011001010000001000100
test_ihateyou.vhdl:460:5:@200ns:(report note): instr
test_ihateyou.vhdl:461:5:@200ns:(report note): 0000011001010000001000100
test_ihateyou.vhdl:602:9:@205ns:(report note): <<Data Memory, Index 128>> Required: 0, Actual: 0
test_ihateyou.vhdl:603:9:@205ns:(report note): <<Data Memory, Index 129>> Required: 8, Actual: 0
test_ihateyou.vhdl:604:9:@205ns:(report note): <<Data Memory, Index 130>> Required: 3, Actual: 0
test_ihateyou.vhdl:605:9:@205ns:(report note): <<Data Memory, Index 131>> Required: 4, Actual: 0
test_ihateyou.vhdl:606:9:@205ns:(report note): NO ERRORS: Simulation succeeded
simulation stopped @205ns
