Project Information               c:\copy_d\asembler\altera\sp2000\dc_port.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 05/14/2001 04:01:46

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


DC_PORT


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

dc_port   EP1K30QC208-3    27     10     0    4096      16 %    33       1  %

User Pins:                 27     10     0  



Project Information               c:\copy_d\asembler\altera\sp2000\dc_port.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 18, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "/RF" was declared but never used
Warning: Line 9, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "/RESET" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "A9" was declared but never used
Warning: Line 43, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "SWAP" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "A12" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "A11" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "A10" was declared but never used
Warning: Line 15, File c:\copy_d\asembler\altera\sp2000\dc_port.tdf:
   Symbolic name "/RD" was declared but never used
Warning: I/O error -- can't read initial memory content file 'DC_RAM.MIF'-- setting all initial values to 0
Warning: Ignored unnecessary INPUT pin '/RESET'
Warning: Ignored unnecessary INPUT pin 'A12'
Warning: Ignored unnecessary INPUT pin 'A11'
Warning: Ignored unnecessary INPUT pin 'A10'
Warning: Ignored unnecessary INPUT pin 'A9'
Warning: Ignored unnecessary INPUT pin '/RD'
Warning: Ignored unnecessary INPUT pin '/RF'


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EP1K30QC208-3 are preliminary
Warning: Can't provide fmax of 200.00 MHz on Clock pin "CLK42". Current fmax is 48.07 MHz.


Project Information               c:\copy_d\asembler\altera\sp2000\dc_port.rpt

** EMBEDDED ARRAYS **


|lpm_ram_dp:DC_RAM|altdpram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_FIFO#MEM_REG_DATAIN_CLK0#MEM_REG_WADDR_CLK0#MEM_REG_WCTRL_CLK0#MEM_REG_RADDR_CLK1#MEM_REG_RCTRL_CLK1;
               file         = "DC_RAM.MIF";
         )
         OF SEGMENTS (
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_15,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_14,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_13,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_12,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_11,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_10,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_9,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_8,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_7,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_6,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_5,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_4,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_3,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_2,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_1,
               |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_0
);




Project Information               c:\copy_d\asembler\altera\sp2000\dc_port.rpt

** FILE HIERARCHY **



|lpm_ram_dp:DC_RAM|
|lpm_ram_dp:DC_RAM|altdpram:sram|


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

***** Logic for device 'dc_port' compiled without errors.




Device: EP1K30QC208-3

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF

                                                                                                                         
                                                                                                                         
                R R R R R R R   R R R R R R   R R R R R   R R           R R     R R         R R   R R       R R R R      
                E E E E E E E   E E E E E E   E E E E E   E E           E E     E E         E E   E E       E E E E      
                S S S S S S S V S S S S S S   S S S S S   S S V         S S     S S         S S   S S       S S S S      
                E E E E E E E C E E E E E E V E E E E E   E E C         E E V   E E         E E   E E V     E E E E      
                R R R R R R R C R R R R R R C R R R R R   R R C         R R C   R R   D     R R   R R C     R R R R      
                V V V V V V V I V V V V V V C V V V V V G V V I       G V V C   V V A C   G V V   V V C     V V V V /    
                E E E E E E E N E E E E E E I E E E E E N E E N A A A N E E I A E E 1 P A N E E D E E I A D E E E E M A  
                D D D D D D D T D D D D D D O D D D D D D D D T 5 2 6 D D D O 4 D D 5 6 0 D D D 0 D D O 3 2 D D D D R 8  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      #TCK |  1                                                                                                         156 | ^DATA0 
^CONF_DONE |  2                                                                                                         155 | ^DCLK 
     ^nCEO |  3                                                                                                         154 | ^nCE 
      #TDO |  4                                                                                                         153 | #TDI 
     VCCIO |  5                                                                                                         152 | VCCINT 
       GND |  6                                                                                                         151 | GND 
  RESERVED |  7                                                                                                         150 | RESERVED 
  RESERVED |  8                                                                                                         149 | RESERVED 
  RESERVED |  9                                                                                                         148 | RESERVED 
  RESERVED | 10                                                                                                         147 | RESERVED 
  RESERVED | 11                                                                                                         146 | VCCIO 
  RESERVED | 12                                                                                                         145 | GND 
       /M1 | 13                                                                                                         144 | RESERVED 
  RESERVED | 14                                                                                                         143 | /IOM 
  RESERVED | 15                                                                                                         142 | RESERVED 
       A14 | 16                                                                                                         141 | RESERVED 
       A13 | 17                                                                                                         140 | RESERVED 
        D6 | 18                                                                                                         139 | RESERVED 
       DOS | 19                                                                                                         138 | VCCIO 
       GND | 20                                                                                                         137 | GND 
    VCCINT | 21                                                                                                         136 | DCP0 
     VCCIO | 22                                                                                                         135 | D3 
       GND | 23                                                                                                         134 | DCP3 
        D4 | 24                                                                                                         133 | DCP5 
  RESERVED | 25                                                                                                         132 | DCP4 
  RESERVED | 26                                                                                                         131 | /IOMM 
  RESERVED | 27                                              EP1K30QC208-3                                              130 | VCCINT 
  RESERVED | 28                                                                                                         129 | GND 
  RESERVED | 29                                                                                                         128 | RESERVED 
  RESERVED | 30                                                                                                         127 | RESERVED 
  RESERVED | 31                                                                                                         126 | RESERVED 
       GND | 32                                                                                                         125 | RESERVED 
    VCCINT | 33                                                                                                         124 | VCCINT 
     VCCIO | 34                                                                                                         123 | GND 
       GND | 35                                                                                                         122 | RESERVED 
  RESERVED | 36                                                                                                         121 | RESERVED 
  RESERVED | 37                                                                                                         120 | RESERVED 
  RESERVED | 38                                                                                                         119 | RESERVED 
  RESERVED | 39                                                                                                         118 | VCCIO 
  RESERVED | 40                                                                                                         117 | GND 
  RESERVED | 41                                                                                                         116 | RESERVED 
     VCCIO | 42                                                                                                         115 | RESERVED 
       GND | 43                                                                                                         114 | RESERVED 
  RESERVED | 44                                                                                                         113 | RESERVED 
  RESERVED | 45                                                                                                         112 | RESERVED 
  RESERVED | 46                                                                                                         111 | RESERVED 
  RESERVED | 47                                                                                                         110 | VCCIO 
    VCCINT | 48                                                                                                         109 | GND 
       GND | 49                                                                                                         108 | ^MSEL0 
      #TMS | 50                                                                                                         107 | ^MSEL1 
     #TRST | 51                                                                                                         106 | VCCINT 
  ^nSTATUS | 52                                                                                                         105 | ^nCONFIG 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                R R R R R R G R R R R R R V R R R R R V R R R G V / C A G G D V R R D D D R V D D R A R R V R E R / R R  
                E E E E E E N E E E E E E C E E E E E C E E E N C I L 7 N N C C E E C 5 C E C 1 7 E 1 E E C E 1 E W E E  
                S S S S S S D S S S S S S C S S S S S C S S S D C O K   D D P C S S P   P S C     S   S S C S 2 S R S S  
                E E E E E E   E E E E E E I E E E E E I E E E   I   4       1 I E E 2   7 E I     E   E E I E 8 E   E E  
                R R R R R R   R R R R R R O R R R R R N R R R   N   2         O R R       R N     R   R R O R   R   R R  
                V V V V V V   V V V V V V   V V V V V T V V V   T               V V       V T     V   V V   V   V   V V  
                E E E E E E   E E E E E E   E E E E E   E E E                   E E       E       E   E E   E   E   E E  
                D D D D D D   D D D D D D   D D D D D   D D D                   D D       D       D   D D   D   D   D D  
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
B16      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    1/2    1/2       1/22(  4%)   
C14      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    2/2      12/22( 54%)   
C16      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    1/2    0/2       9/22( 40%)   
C17      8/ 8(100%)   1/ 8( 12%)   7/ 8( 87%)    1/2    1/2      17/22( 77%)   
C18      8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    1/2    1/2       9/22( 40%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
C37     16/16(100%)   0/16(  0%)  16/16(100%)    1/2    2/6      34/88( 38%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            31/141    ( 21%)
Total logic cells used:                         33/1728   (  1%)
Total embedded cells used:                      16/96     ( 16%)
Total EABs used:                                 1/6      ( 16%)
Average fan-in:                                 2.96/4    ( 74%)
Total fan-in:                                  98/6912    (  1%)

Total input pins required:                      27
Total input I/O cell registers required:         0
Total output pins required:                     10
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     33
Total flipflops required:                       20
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         1/1728   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   8   8   8  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     32/16 
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   9   8   8  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     33/16 



Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 172      -     -    -    12      INPUT             ^    0    0    0    3  A0
  95      -     -    -    09      INPUT             ^    0    0    0   17  A1
 183      -     -    -    --      INPUT             ^    0    0    0   17  A2
 164      -     -    -    06      INPUT             ^    0    0    0   16  A3
 177      -     -    -    16      INPUT             ^    0    0    0   16  A4
 184      -     -    -    --      INPUT             ^    0    0    0   17  A5
 182      -     -    -    --      INPUT             ^    0    0    0   17  A6
  80      -     -    -    --      INPUT             ^    0    0    0   17  A7
 157      -     -    -    01      INPUT             ^    0    0    0   16  A8
  17      -     -    C    --      INPUT             ^    0    0    0    1  A13
  16      -     -    C    --      INPUT             ^    0    0    0    1  A14
 174      -     -    -    14      INPUT             ^    0    0    0    1  A15
  79      -     -    -    --      INPUT  G          ^    0    0    0   16  CLK42
  19      -     -    C    --      INPUT             ^    0    0    0    1  DOS
 168      -     -    -    09      INPUT             ^    0    0    0    2  D0
  92      -     -    -    11      INPUT             ^    0    0    0    2  D1
 163      -     -    -    06      INPUT             ^    0    0    0    2  D2
 135      -     -    C    --      INPUT             ^    0    0    0    2  D3
  24      -     -    C    --      INPUT             ^    0    0    0    2  D4
  88      -     -    -    14      INPUT             ^    0    0    0    2  D5
  18      -     -    C    --      INPUT             ^    0    0    0    2  D6
  93      -     -    -    10      INPUT             ^    0    0    0    2  D7
 100      -     -    -    05      INPUT             ^    0    0    0    1  E128
  78      -     -    -    --      INPUT  G          ^    0    0    0    1  /IO
 158      -     -    -    02      INPUT             ^    0    0    0    2  /MR
  13      -     -    B    --      INPUT             ^    0    0    0    1  /M1
 102      -     -    -    03      INPUT             ^    0    0    0    3  /WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 136      -     -    C    --     OUTPUT                 0    1    0    0  DCP0
  83      -     -    -    17     OUTPUT                 0    1    0    0  DCP1
  87      -     -    -    14     OUTPUT                 0    1    0    0  DCP2
 134      -     -    C    --     OUTPUT                 0    1    0    0  DCP3
 132      -     -    C    --     OUTPUT                 0    1    0    0  DCP4
 133      -     -    C    --     OUTPUT                 0    1    0    0  DCP5
 173      -     -    -    13     OUTPUT                 0    1    0    0  DCP6
  89      -     -    -    13     OUTPUT                 0    1    0    0  DCP7
 143      -     -    B    --     OUTPUT                 0    1    0    0  /IOM
 131      -     -    C    --     OUTPUT                 0    1    0    0  /IOMM


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    C    18      LCELL                2    2    0   16  DCP_A0
   -      6     -    C    17      LCELL                2    2    0   16  DCP_A1
   -      2     -    C    18      LCELL                2    2    0   16  DCP_A2
   -      7     -    C    17      LCELL                2    2    0   16  DCP_A3
   -      8     -    C    17      LCELL                1    3    0   16  DCP_A4
   -      3     -    C    17      LCELL                1    3    0   16  DCP_A5
   -      3     -    C    18      LCELL                1    3    0   16  DCP_A6
   -      2     -    C    17      LCELL                1    3    0   16  DCP_A7
   -      5     -    C    18      LCELL                1    1    0    8  DDX_RES
   -      1     -    C    17       DFFE   +            0    5    1    0  DDX0
   -      5     -    C    17       DFFE   +            0    5    1    0  DDX1
   -      1     -    C    14       DFFE   +            0    5    1    0  DDX2
   -      4     -    C    17       DFFE   +            0    5    1    0  DDX3
   -      6     -    C    14       DFFE   +            0    5    1    1  DDX4
   -      8     -    C    14       DFFE   +            0    5    1    1  DDX5
   -      3     -    C    14       DFFE   +            0    5    1    1  DDX6
   -      2     -    C    14       DFFE   +            0    5    1    1  DDX7
   -      4     -    C    16       DFFE   +            1    1    0    1  DX0
   -      3     -    C    16       DFFE   +            1    1    0    1  DX1
   -      5     -    C    16       DFFE   +            1    1    0    1  DX2
   -      7     -    C    16       DFFE   +            1    1    0    1  DX3
   -      1     -    C    16       DFFE   +            1    1    0    1  DX4
   -      8     -    C    16       DFFE   +            1    1    0    1  DX5
   -      2     -    C    16       DFFE   +            1    1    0    1  DX6
   -      6     -    C    16       DFFE   +            1    1    0    1  DX7
   -      7     -    C    18       DFFE   +    !       0    1    0    2  /IOM1
   -      8     -    C    18       DFFE   +    !       0    1    0   17  /IOM2
   -      -     6    C    --   MEM_SGMT                9   10    0    2  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_0
   -      -    12    C    --   MEM_SGMT                9   10    0    2  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_1
   -      -     2    C    --   MEM_SGMT                9   10    0    2  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_2
   -      -    10    C    --   MEM_SGMT                9   10    0    2  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_3
   -      -    16    C    --   MEM_SGMT                9   10    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_4
   -      -     9    C    --   MEM_SGMT                9   10    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_5
   -      -    13    C    --   MEM_SGMT                9   10    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_6
   -      -    15    C    --   MEM_SGMT                9   10    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_7
   -      -     5    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_8
   -      -    14    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_9
   -      -     3    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_10
   -      -    11    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_11
   -      -     8    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_12
   -      -     7    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_13
   -      -     4    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_14
   -      -     1    C    --   MEM_SGMT               10    9    0    1  |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_15
   -      1     -    C    18      LCELL                3    0    0    8  :159
   -      6     -    C    18      LCELL                3    0    0   16  :160
   -      5     -    C    14      LCELL                0    3    0    8  :162
   -      2     -    B    16       DFFE   +    !       1    0    1    9  :164
   -      7     -    C    14       DFFE   +    !       0    1    1    1  :167
   -      4     -    C    14       AND2    s           0    3    0    1  ~246~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:       1/144(  0%)     1/ 72(  1%)     0/ 72(  0%)    1/16(  6%)      1/16(  6%)     0/16(  0%)
C:      41/144( 28%)    23/ 72( 31%)     0/ 72(  0%)    6/16( 37%)      5/16( 31%)     0/16(  0%)
D:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
14:      3/24( 12%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       36         CLK42


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** CLEAR SIGNALS **

Type     Fan-out       Name
LCELL        8         DDX_RES
INPUT        5         /IO


Device-Specific Information:      c:\copy_d\asembler\altera\sp2000\dc_port.rpt
dc_port

** EQUATIONS **

A0       : INPUT;
A1       : INPUT;
A2       : INPUT;
A3       : INPUT;
A4       : INPUT;
A5       : INPUT;
A6       : INPUT;
A7       : INPUT;
A8       : INPUT;
A13      : INPUT;
A14      : INPUT;
A15      : INPUT;
CLK42    : INPUT;
DOS      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
E128     : INPUT;
/IO      : INPUT;
/MR      : INPUT;
/M1      : INPUT;
/WR      : INPUT;

-- Node name is 'DCP_A0' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A0', location is LC4_C18, type is buried.
DCP_A0   = LCELL( _EQ001);
  _EQ001 =  A13 &  /IOM2 & !_LC2_B16
         #  A0 &  _LC2_B16
         #  A0 & !/IOM2;

-- Node name is 'DCP_A1' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A1', location is LC6_C17, type is buried.
DCP_A1   = LCELL( _EQ002);
  _EQ002 =  A14 &  /IOM2 & !_LC2_B16
         #  A1 &  _LC2_B16
         #  A1 & !/IOM2;

-- Node name is 'DCP_A2' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A2', location is LC2_C18, type is buried.
DCP_A2   = LCELL( _EQ003);
  _EQ003 =  A15 &  /IOM2 & !_LC2_B16
         #  A2 &  _LC2_B16
         #  A2 & !/IOM2;

-- Node name is 'DCP_A3' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A3', location is LC7_C17, type is buried.
DCP_A3   = LCELL( _EQ004);
  _EQ004 =  E128 &  /IOM2 & !_LC2_B16
         #  A5 &  _LC2_B16
         #  A5 & !/IOM2;

-- Node name is 'DCP_A4' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A4', location is LC8_C17, type is buried.
DCP_A4   = LCELL( _EQ005);
  _EQ005 =  _EC6_C &  /IOM2 & !_LC2_B16
         #  A6 &  _LC2_B16
         #  A6 & !/IOM2;

-- Node name is 'DCP_A5' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A5', location is LC3_C17, type is buried.
DCP_A5   = LCELL( _EQ006);
  _EQ006 =  _EC12_C &  /IOM2 & !_LC2_B16
         #  A7 &  _LC2_B16
         #  A7 & !/IOM2;

-- Node name is 'DCP_A6' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A6', location is LC3_C18, type is buried.
DCP_A6   = LCELL( _EQ007);
  _EQ007 =  _EC2_C &  /IOM2 & !_LC2_B16
         #  _LC2_B16 &  /WR
         # !/IOM2 &  /WR;

-- Node name is 'DCP_A7' from file "dc_port.tdf" line 41, column 7
-- Equation name is 'DCP_A7', location is LC2_C17, type is buried.
DCP_A7   = LCELL( _EQ008);
  _EQ008 =  _EC10_C &  /IOM2 & !_LC2_B16
         #  DOS &  _LC2_B16
         #  DOS & !/IOM2;

-- Node name is 'DCP0' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP0', type is output 
DCP0     =  DDX0;

-- Node name is 'DCP1' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP1', type is output 
DCP1     =  DDX1;

-- Node name is 'DCP2' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP2', type is output 
DCP2     =  DDX2;

-- Node name is 'DCP3' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP3', type is output 
DCP3     =  DDX3;

-- Node name is 'DCP4' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP4', type is output 
DCP4     =  DDX4;

-- Node name is 'DCP5' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP5', type is output 
DCP5     =  DDX5;

-- Node name is 'DCP6' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP6', type is output 
DCP6     =  DDX6;

-- Node name is 'DCP7' from file "dc_port.tdf" line 86, column 5
-- Equation name is 'DCP7', type is output 
DCP7     =  DDX7;

-- Node name is 'DDX_RES' from file "dc_port.tdf" line 70, column 13
-- Equation name is 'DDX_RES', location is LC5_C18, type is buried.
DDX_RES  = LCELL( _EQ009);
  _EQ009 =  /IO
         # !/IOM1;

-- Node name is 'DDX0' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX0', location is LC1_C17, type is buried.
DDX0     = DFFE( _EQ010, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ010 =  _EC5_C & !/IOM2
         #  _EC6_C &  /IOM2;

-- Node name is 'DDX1' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX1', location is LC5_C17, type is buried.
DDX1     = DFFE( _EQ011, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ011 =  _EC14_C & !/IOM2
         #  _EC12_C &  /IOM2;

-- Node name is 'DDX2' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX2', location is LC1_C14, type is buried.
DDX2     = DFFE( _EQ012, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ012 =  _EC3_C & !/IOM2
         #  _EC2_C &  /IOM2;

-- Node name is 'DDX3' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX3', location is LC4_C17, type is buried.
DDX3     = DFFE( _EQ013, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ013 =  _EC11_C & !/IOM2
         #  _EC10_C &  /IOM2;

-- Node name is 'DDX4' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX4', location is LC6_C14, type is buried.
DDX4     = DFFE( _EQ014, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ014 =  _EC8_C & !/IOM2
         #  _EC16_C &  /IOM2;

-- Node name is 'DDX5' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX5', location is LC8_C14, type is buried.
DDX5     = DFFE( _EQ015, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ015 =  _EC7_C & !/IOM2
         #  _EC9_C &  /IOM2;

-- Node name is 'DDX6' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX6', location is LC3_C14, type is buried.
DDX6     = DFFE( _EQ016, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ016 =  _EC4_C & !/IOM2
         #  _EC13_C &  /IOM2;

-- Node name is 'DDX7' from file "dc_port.tdf" line 40, column 5
-- Equation name is 'DDX7', location is LC2_C14, type is buried.
DDX7     = DFFE( _EQ017, GLOBAL( CLK42),  DDX_RES,  VCC,  _LC5_C14);
  _EQ017 =  _EC1_C & !/IOM2
         #  _EC15_C &  /IOM2;

-- Node name is 'DX0' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX0', location is LC4_C16, type is buried.
DX0      = DFFE( D0, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is 'DX1' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX1', location is LC3_C16, type is buried.
DX1      = DFFE( D1, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is 'DX2' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX2', location is LC5_C16, type is buried.
DX2      = DFFE( D2, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is 'DX3' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX3', location is LC7_C16, type is buried.
DX3      = DFFE( D3, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is 'DX4' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX4', location is LC1_C16, type is buried.
DX4      = DFFE( D4, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is 'DX5' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX5', location is LC8_C16, type is buried.
DX5      = DFFE( D5, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is 'DX6' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX6', location is LC2_C16, type is buried.
DX6      = DFFE( D6, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is 'DX7' from file "dc_port.tdf" line 35, column 4
-- Equation name is 'DX7', location is LC6_C16, type is buried.
DX7      = DFFE( D7, GLOBAL( CLK42),  VCC,  VCC,  _LC1_C18);

-- Node name is '/IOM' from file "dc_port.tdf" line 88, column 2
-- Equation name is '/IOM', type is output 
/IOM     =  _LC2_B16;

-- Node name is '/IOMM' from file "dc_port.tdf" line 91, column 2
-- Equation name is '/IOMM', type is output 
/IOMM    =  _LC7_C14;

-- Node name is '/IOM1' from file "dc_port.tdf" line 89, column 10
-- Equation name is '/IOM1', location is LC7_C18, type is buried.
!/IOM1   = /IOM1~NOT;
/IOM1~NOT = DFFE(!_LC2_B16, GLOBAL( CLK42), GLOBAL(!/IO),  VCC,  VCC);

-- Node name is '/IOM2' from file "dc_port.tdf" line 90, column 10
-- Equation name is '/IOM2', location is LC8_C18, type is buried.
!/IOM2   = /IOM2~NOT;
/IOM2~NOT = DFFE(!/IOM1, GLOBAL( CLK42), GLOBAL(!/IO),  VCC,  VCC);

-- Node name is ':159' from file "dc_port.tdf" line 51, column 15
-- Equation name is '_LC1_C18', type is buried 
_LC1_C18 = LCELL( _EQ018);
  _EQ018 = !A0 & !/MR & !/WR;

-- Node name is ':160' from file "dc_port.tdf" line 54, column 18
-- Equation name is '_LC6_C18', type is buried 
_LC6_C18 = LCELL( _EQ019);
  _EQ019 =  A0 & !/MR & !/WR;

-- Node name is ':162' from file "dc_port.tdf" line 68, column 14
-- Equation name is '_LC5_C14', type is buried 
_LC5_C14 = LCELL( _EQ020);
  _EQ020 = !DDX7 &  _LC4_C14 &  _LC7_C14;

-- Node name is ':164' from file "dc_port.tdf" line 88, column 9
-- Equation name is '_LC2_B16', type is buried 
!_LC2_B16 = _LC2_B16~NOT;
_LC2_B16~NOT = DFFE( /M1, GLOBAL(!CLK42), GLOBAL(!/IO),  VCC,  VCC);

-- Node name is ':167' from file "dc_port.tdf" line 91, column 10
-- Equation name is '_LC7_C14', type is buried 
!_LC7_C14 = _LC7_C14~NOT;
_LC7_C14~NOT = DFFE(!/IOM2, GLOBAL( CLK42), GLOBAL(!/IO),  VCC,  VCC);

-- Node name is '~246~1' from file "dc_port.tdf" line 68, column 37
-- Equation name is '~246~1', location is LC4_C14, type is buried.
-- synthesized logic cell 
_LC4_C14 = LCELL( _EQ021);
  _EQ021 = !DDX4 & !DDX5 & !DDX6;

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_0' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC6_C', type is memory 
_EC6_C   = MEMORY_SEGMENT( DX0, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_1' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC12_C', type is memory 
_EC12_C  = MEMORY_SEGMENT( DX1, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_2' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC2_C', type is memory 
_EC2_C   = MEMORY_SEGMENT( DX2, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_3' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC10_C', type is memory 
_EC10_C  = MEMORY_SEGMENT( DX3, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_4' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC16_C', type is memory 
_EC16_C  = MEMORY_SEGMENT( DX4, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_5' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC9_C', type is memory 
_EC9_C   = MEMORY_SEGMENT( DX5, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_6' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC13_C', type is memory 
_EC13_C  = MEMORY_SEGMENT( DX6, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_7' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC15_C', type is memory 
_EC15_C  = MEMORY_SEGMENT( DX7, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_8' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC5_C', type is memory 
_EC5_C   = MEMORY_SEGMENT( D0, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_9' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC14_C', type is memory 
_EC14_C  = MEMORY_SEGMENT( D1, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_10' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC3_C', type is memory 
_EC3_C   = MEMORY_SEGMENT( D2, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_11' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC11_C', type is memory 
_EC11_C  = MEMORY_SEGMENT( D3, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_12' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC8_C', type is memory 
_EC8_C   = MEMORY_SEGMENT( D4, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_13' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC7_C', type is memory 
_EC7_C   = MEMORY_SEGMENT( D5, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_14' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC4_C', type is memory 
_EC4_C   = MEMORY_SEGMENT( D6, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|lpm_ram_dp:DC_RAM|altdpram:sram|segment0_15' from file "altdpram.tdf" line 190, column 12
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( D7, GLOBAL( CLK42), GLOBAL( CLK42), _LC6_C18, VCC, A1, A2, A3, A4, A5, A6, A7, A8, VCC, VCC, VCC, DCP_A0, DCP_A1, DCP_A2, DCP_A3, DCP_A4, DCP_A5, DCP_A6, DCP_A7, VCC, VCC, VCC, VCC, VCC, VCC);



Project Information               c:\copy_d\asembler\altera\sp2000\dc_port.rpt

** TIMING ASSIGNMENTS **

                         User       Actual 
Type  Location        Assignment    Value     Status   Critical Path

fmax  <default>       200.00 MHz  48.07 MHz   Failed   CLK42 to register |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_3~1~WE.Q to register |lpm_ram_dp:DC_RAM|altdpram:sram|segment0_0~RA7.Q


Project Information               c:\copy_d\asembler\altera\sp2000\dc_port.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = FAST

      Logic option settings in 'FAST' style for 'ACEX1K' family

      CARRY_CHAIN                         = auto
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = auto
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = off
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = off
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: 

   fmax                                   = 200MHz

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:03
   Fitter                                 00:00:14
   Timing SNF Extractor                   00:00:06
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:00:29


Memory Allocated
-----------------

Peak memory allocated during compilation  = 23,469K
