<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   801, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   327, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   304, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   246, user inline pragmas are applied</column>
            <column name="">(4) simplification,   140, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 3490, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 3277, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 3277, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 3277, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 3277, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 3277, loop and instruction simplification</column>
            <column name="">(2) parallelization, 3277, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 3277, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 3277, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 3283, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 3290, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="StreamingDataflowPartition_1_MVAU_hls_0" col1="top_StreamingDataflowPartition_1_MVAU_hls_0.cpp:25" col2="801" col3="140" col4="3277" col5="3277" col6="3290">
                    <row id="17" col0="Matrix_Vector_Activate_Stream_Batch&lt;784, 64, 1, 1, Slice&lt;ap_uint&lt;8&gt;, 8&gt;, Slice&lt;ap_uint&lt;4&gt;, 4&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;8&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64, 1, 15, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;" col1="mvau.hpp:215" col2="785" col3="132" col4="3256" col5="3256" col6="3265">
                        <row id="3" col0="init" col1="activations.hpp:207" col2="17" col3="" col4="" col5="" col6=""/>
                        <row id="8" col0="operator()&lt;ap_uint&lt;8&gt; &gt;" col1="interpret.hpp:241" col2="6" col3="" col4="" col5="" col6="">
                            <row id="13" col0="Container" col1="interpret.hpp:206" col2="4" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="12" col0="operator[]" col1="weights.hpp:156" col2="81" col3="" col4="" col5="" col6=""/>
                        <row id="10" col0="operator()&lt;std::array&lt;ap_int&lt;4&gt;, 1&gt; &gt;" col1="interpret.hpp:115" col2="1" col3="" col4="" col5="" col6=""/>
                        <row id="7" col0="mac&lt;1, ap_int&lt;32&gt;, std::array&lt;ap_int&lt;4&gt;, 1&gt;, Slice&lt;ap_uint&lt;8&gt;, 8&gt;::Container&lt;ap_uint&lt;8&gt; &gt;, ap_resource_dflt&gt;" col1="mac.hpp:164" col2="265" col3="" col4="" col5="" col6="">
                            <row id="2" col0="operator()" col1="interpret.hpp:214" col2="135" col3="" col4="" col5="" col6="">
                                <row id="1" col0="cast&lt;8&gt;" col1="interpret.hpp:181" col2="31" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="9" col0="mul&lt;ap_int&lt;4&gt;, ap_uint&lt;8&gt; &gt;" col1="mac.hpp:88" col2="86" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="16" col0="operator()&lt;ap_uint&lt;4&gt; &gt;" col1="interpret.hpp:236" col2="4" col3="" col4="" col5="" col6="">
                            <row id="4" col0="Container" col1="interpret.hpp:203" col2="2" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="15" col0="activate" col1="activations.hpp:213" col2="85" col3="" col4="" col5="" col6="">
                            <row id="5" col0="operator()" col1="activations.hpp:107" col2="28" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="6" col0="operator()" col1="interpret.hpp:210" col2="19" col3="" col4="" col5="" col6=""/>
                        <row id="11" col0="operator const ap_uint&lt;4&gt; &amp;" col1="interpret.hpp:223" col2="2" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

