#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Oct 18 16:30:27 2025
# Process ID         : 14308
# Current directory  : C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : DESKTOP-92OKADH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16901 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19451 MB
# Available Virtual  : 8486 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 57435
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.883 ; gain = 178.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_FIR_filter' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_FIR_filter.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W.dat' is read successfully [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_14ns_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_6s_23_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_6s_23_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_FIR_filter' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_FIR_filter.v:9]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_16s_8s_24_1_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mul_16s_8s_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_16s_8s_24_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mul_16s_8s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_16s_12s_27_1_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mul_16s_12s_27_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_16s_12s_27_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mul_16s_12s_27_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_16s_13ns_28_1_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mul_16s_13ns_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_16s_13ns_28_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mul_16s_13ns_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_10s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_10s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1' [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1.v:54]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.164 ; gain = 339.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.164 ; gain = 339.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.164 ; gain = 339.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1838.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.840 ; gain = 6.594
Finished Parsing XDC File [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1950.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1950.961 ; gain = 0.121
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1950.961 ; gain = 451.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1950.961 ; gain = 451.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1950.961 ; gain = 451.832
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIR_HLS_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'mod_value_reg' in module 'FIR_HLS'
INFO: [Synth 8-3971] The signal "FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIR_HLS_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE2 |                             0010 |                               01
                  iSTATE |                             0100 |                               10
*
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mod_value_reg' using encoding 'one-hot' in module 'FIR_HLS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1950.961 ; gain = 451.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   3 Input   31 Bit       Adders := 2     
	   4 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 5     
	   2 Input   29 Bit       Adders := 3     
	   3 Input   28 Bit       Adders := 1     
	   7 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   4 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 10    
	   4 Input   16 Bit       Adders := 1     
+---Registers : 
	               88 Bit    Registers := 2     
	               31 Bit    Registers := 5     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 11    
	               28 Bit    Registers := 13    
	               27 Bit    Registers := 15    
	               26 Bit    Registers := 7     
	               25 Bit    Registers := 9     
	               24 Bit    Registers := 9     
	               23 Bit    Registers := 2     
	               18 Bit    Registers := 21    
	               16 Bit    Registers := 118   
	               15 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit	(117 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   88 Bit        Muxes := 2     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 2     
	   3 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 29    
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 35    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '23' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v:43]
DSP Report: Generating DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x3ffb1)')'.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_632_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_535_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3ffaf)')')'.
DSP Report: register H_filter_FIR_kernel_load_15_reg_2277_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_702_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp94_reg_2339_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x65)')')'.
DSP Report: register reg_725_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_707_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_35_reg_2446_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x3ffb5)')'.
DSP Report: register am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_639_reg is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_528_reg is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3ffd1)')')'.
DSP Report: register ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp100_reg_2356_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_707_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_kernel_load_11_reg_2266_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x4d)')')'.
DSP Report: register H_filter_FIR_kernel_load_14_reg_2414_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_712_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_37_reg_2451_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x3ffe9)')'.
DSP Report: register am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0xb)')')'.
DSP Report: register reg_719_reg is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp11_reg_2420_reg is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x45)')')'.
DSP Report: register H_filter_FIR_kernel_load_10_reg_2398_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_756_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C+((D-A2)*(B:0x37)')'+1-1)'.
DSP Report: register ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x10a)')')'.
DSP Report: register H_filter_FIR_kernel_load_29_reg_2299_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_689_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3fed5)')')'.
DSP Report: register reg_737_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_744_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_24_reg_2592_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x95)')')'.
DSP Report: register reg_658_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_695_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3ff4f)')')'.
DSP Report: register H_filter_FIR_kernel_load_23_reg_2430_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_749_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_29_reg_2602_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0xcd)')'.
DSP Report: register reg_541_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_625_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3ffcd)')')'.
DSP Report: register ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp76_reg_2322_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_632_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_kernel_load_24_reg_2288_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3ff14)')')'.
DSP Report: register reg_731_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_639_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_26_reg_2441_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3ff83)')'.
DSP Report: register reg_652_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x4c)')')'.
DSP Report: register reg_665_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp88_reg_2404_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3fe95)')'.
DSP Report: register H_filter_FIR_kernel_load_35_reg_2310_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x3ff93)')')'.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_554_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp60_reg_2382_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x189)')'.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_618_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_548_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0xa5)')')'.
DSP Report: register H_filter_FIR_kernel_load_36_reg_2316_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_kernel_load_78_reg_2361_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp56_reg_2305_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3ff13)')')'.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_560_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_16_reg_2436_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_kernel_load_76_reg_2478_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x14a)')')'.
DSP Report: register ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_548_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_632_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x3fe21)')'.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_605_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_560_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3fe52)')')'.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp44_reg_2283_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_618_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_kernel_load_42_reg_2333_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x234)')')'.
DSP Report: register ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_11_reg_2409_reg is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x142)')'.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_611_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_554_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3fe58)')')'.
DSP Report: register H_filter_FIR_kernel_load_39_reg_2327_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_678_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp50_reg_2294_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x1c3)')')'.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_567_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_13_reg_2425_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_684_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C+((A:0x423d)'*B'')'+1-1)'.
DSP Report: register mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p is absorbed into DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/m is absorbed into DSP mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*(B:0x28aa)')'.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3fdc4)')')'.
DSP Report: register ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp22_reg_2367_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x7c3)')'.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x3fdd5)')')'.
DSP Report: register reg_586_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp28_reg_2256_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x3f2a7)')')'.
DSP Report: register reg_593_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_2_reg_2372_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x21c)')'.
DSP Report: register reg_573_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3da)')')'.
DSP Report: register H_filter_FIR_kernel_load_48_reg_2350_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_605_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp34_reg_2261_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x3fab6)')')'.
DSP Report: register H_filter_FIR_kernel_load_50_reg_2456_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_5_reg_2377_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*(B:0x3fd1a)')'.
DSP Report: register reg_567_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_599_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x1f6)')')'.
DSP Report: register H_filter_FIR_kernel_load_45_reg_2344_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_611_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp40_reg_2272_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x3fdf5)')')'.
DSP Report: register reg_580_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_618_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_7_reg_2387_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A2)*(B:0x26)')')'.
DSP Report: register ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_658_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FIR_accu32_6_reg_2703_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_kernel_load_112_reg_2581_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x3ff97)')')'.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_749_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register H_filter_FIR_kernel_load_reg_2535_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/de04/hdl/verilog/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.v:36]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x3ffffe32)'*B'')'.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x834))')'.
DSP Report: register y2_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_43_3_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_6_reg_1366_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_13ns_28_1_1_U98/tmp_product is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x32)'*B'')'.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffa9))')'.
DSP Report: register y2_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_42_3_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_26_reg_1326_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_8s_24_1_1_U96/tmp_product is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x3ffffe32)'*B'')'.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x834))')'.
DSP Report: register p_ZL19H_filter_FIR_int_41_2_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_41_1_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_18_reg_1296_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_13ns_28_1_1_U94/tmp_product is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x1caa)'*B'')')'.
DSP Report: register mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_68_reg_1451_reg is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0xf7)'*B'')'.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3fbc1))')'.
DSP Report: register p_ZL19H_filter_FIR_int_43_2_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_43_1_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_8_reg_1311_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_12s_27_1_1_U95/tmp_product is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x1caa)'*B'')')'.
DSP Report: register mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_60_reg_1461_reg is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x32)'*B'')'.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffa9))')'.
DSP Report: register p_ZL19H_filter_FIR_int_42_2_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_42_1_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_28_reg_1281_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_8s_24_1_1_U93/tmp_product is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x205d)'*B'')')'.
DSP Report: register mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_76_reg_1441_reg is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0xf7)'*B'')'.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3fbc1))')'.
DSP Report: register y2_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_41_3_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_16_reg_1346_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_12s_27_1_1_U97/tmp_product is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x1342)')'.
DSP Report: register p_ZL19H_filter_FIR_int_40_3_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_40_3_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_40_2_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+A)*(B:0xda)')')'.
DSP Report: register ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp1_i89_reg_1522_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_40_0_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D'+ACIN'')*(B:0x3fbfd)')')'.
DSP Report: register p_ZL19H_filter_FIR_int_40_4_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_53_reg_1527_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_40_1_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x32)'*B'')'.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffa9))')'.
DSP Report: register x_n_reg_1174_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_42_3_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_21_reg_1236_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_8s_24_1_1_U90/tmp_product is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x32)'*B'')'.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffa9))')'.
DSP Report: register p_ZL19H_filter_FIR_dec_42_2_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_42_1_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_23_reg_1190_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_8s_24_1_1_U87/tmp_product is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x205d)'*B'')')'.
DSP Report: register mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_72_reg_1316_reg is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0x1342)')'.
DSP Report: register p_ZL19H_filter_FIR_dec_40_3_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_40_3_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_40_2_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0xda)')')'.
DSP Report: register x_n_reg_1174_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_40_1_load_reg_1220_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_40_0_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A'')*(B:0x3fbfd)')')'.
DSP Report: register ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register x_n_reg_1174_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_40_1_load_reg_1220_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_40_4_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x3ffffe32)'*B'')'.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x834))')'.
DSP Report: register x_n_reg_1174_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_43_3_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_11_reg_1251_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_13ns_28_1_1_U91/tmp_product is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0xf7)'*B'')'.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3fbc1))')'.
DSP Report: register p_ZL19H_filter_FIR_dec_43_2_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_43_1_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_13_reg_1200_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_12s_27_1_1_U88/tmp_product is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x1caa)'*B'')')'.
DSP Report: register mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_64_reg_1336_reg is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0xf7)'*B'')'.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3fbc1))')'.
DSP Report: register x_n_reg_1174_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_41_3_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_1_reg_1266_reg is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_12s_27_1_1_U92/tmp_product is absorbed into DSP mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0x3ffffe32)'*B'')'.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x834))')'.
DSP Report: register p_ZL19H_filter_FIR_dec_41_2_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZL19H_filter_FIR_dec_41_1_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln66_3_reg_1210_reg is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_13ns_28_1_1_U89/tmp_product is absorbed into DSP mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x1caa)'*B'')')'.
DSP Report: register mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln66_56_reg_1356_reg is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg.
RAM ("inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg") is too shallow (depth = 117) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1950.961 ; gain = 451.832
---------------------------------------------------------------------------------
 Sort Area is  am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg_5f : 0 0 : 2675 8207 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg_5f : 0 1 : 2766 8207 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg_5f : 0 2 : 2766 8207 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg_44 : 0 0 : 2675 5465 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg_44 : 0 1 : 2790 5465 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_16s_6ns_22s_24_4_1_U42/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U/p_reg_reg_34 : 0 0 : 3093 3093 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_5c : 0 0 : 2446 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U100/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_5c : 0 1 : 568 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_5b : 0 0 : 2446 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U105/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_5b : 0 1 : 568 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_50 : 0 0 : 2446 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U113/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_50 : 0 1 : 568 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_49 : 0 0 : 2446 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_8ns_27s_27_4_1_U118/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg_49 : 0 1 : 568 3014 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_59 : 0 0 : 2446 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U101/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_59 : 0 1 : 561 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_5e : 0 0 : 2446 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U104/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_5e : 0 1 : 561 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_53 : 0 0 : 2446 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U112/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_53 : 0 1 : 561 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_58 : 0 0 : 2446 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_10s_28s_28_4_1_U119/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg_58 : 0 1 : 561 3007 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_64 : 0 0 : 2446 2857 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U103/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_64 : 0 1 : 411 2857 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_4c : 0 0 : 2446 2857 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U111/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_4c : 0 1 : 411 2857 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_57 : 0 0 : 2446 2857 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U117/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_57 : 0 1 : 411 2857 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_62 : 0 0 : 2446 2857 : Used 1 time 0
 Sort Area is  mac_muladd_16s_6ns_24s_24_4_1_U99/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U/m_reg_reg_62 : 0 1 : 411 2857 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 2850 2850 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U/p_reg_reg_42 : 0 0 : 2786 2786 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2768 2768 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_11s_28s_28_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2768 2768 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2768 2768 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 2763 2763 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_27s_27_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 2762 2762 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_27s_27_4_1_U18/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg_18 : 0 0 : 2762 2762 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 2762 2762 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 2762 2762 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_27s_27_4_1_U31/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 2762 2762 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_12s_28s_29_4_1_U25/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 2759 2759 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_11s_29s_29_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 2758 2758 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_13s_29s_30_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 2758 2758 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg_47 : 0 0 : 2758 2758 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U/p_reg_reg_41 : 0 0 : 2750 2750 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7s_25s_25_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 2750 2750 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_25s_25_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg_40 : 0 0 : 2750 2750 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_25s_26_4_1_U37/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg_2f : 0 0 : 2750 2750 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_25s_26_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 2750 2750 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg_3e : 0 0 : 2744 2744 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7s_24s_24_4_1_U22/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U/p_reg_reg_3c : 0 0 : 2744 2744 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_26s_26_4_1_U27/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 2740 2740 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 2735 2735 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 2734 2734 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 2733 2733 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 2733 2733 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_6s_23_4_1_U17/FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U/p_reg_reg_37 : 0 0 : 2728 2728 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg_36 : 0 0 : 2725 2725 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_25s_25_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2725 2725 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U/p_reg_reg_39 : 0 0 : 2722 2722 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_11s_31s_31_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 2699 2699 : Used 1 time 0
 Sort Area is  mac_mul_sub_16s_15ns_16s_31_4_1_U35/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 2681 2681 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U4/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 2657 2657 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U3/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 2657 2657 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_25_4_1_U7/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 2657 2657 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8s_24_4_1_U9/FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U/p_reg_reg_3b : 0 0 : 2657 2657 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8s_25_4_1_U8/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg_3f : 0 0 : 2657 2657 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U5/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 2657 2657 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U6/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 2657 2657 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 2641 2641 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 2641 2641 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8s_25_4_1_U16/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 2641 2641 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_29_4_1_U1/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 2627 2627 : Used 1 time 0
 Sort Area is  mac_muladd_16s_13ns_27s_29_4_1_U116/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U/p_reg_reg_51 : 0 0 : 2593 2593 : Used 1 time 0
 Sort Area is  mac_muladd_16s_13ns_27s_30_4_1_U108/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U/p_reg_reg_5d : 0 0 : 2593 2593 : Used 1 time 0
 Sort Area is  mac_muladd_16s_13ns_28s_29_4_1_U115/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U/p_reg_reg_55 : 0 0 : 2593 2593 : Used 1 time 0
 Sort Area is  mac_muladd_16s_13ns_28s_30_4_1_U109/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U/p_reg_reg_5a : 0 0 : 2593 2593 : Used 1 time 0
 Sort Area is  mac_muladd_16s_14ns_24s_29_4_1_U114/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U/p_reg_reg_4e : 0 0 : 2593 2593 : Used 1 time 0
 Sort Area is  mac_muladd_16s_14ns_24s_30_4_1_U107/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U/p_reg_reg_63 : 0 0 : 2593 2593 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_14ns_31_4_1_U10/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 2576 2576 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FIR_filter_fu_188 | H_filter_FIR_kernel_U/ram_reg | 117 x 16(READ_FIRST)   | W | R | 117 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
+---------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0           | ((D'+A2)*(B:0x3ffb1)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x3ffaf)')')'     | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x65)')')'        | 16     | 18     | 25     | 16     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0           | ((D'+A2)*(B:0x3ffb5)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0   | (C'+((D'+A2)*(B:0x3ffd1)')')'     | 16     | 18     | 24     | 16     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x4d)')')'        | 16     | 18     | 24     | 16     | 25     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0           | ((D+A)*(B:0x3ffe9)')'             | 17     | 18     | -      | 17     | 37     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A2)*(B:0xb)')')'          | 16     | 18     | 23     | 16     | 23     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C+((D'+A2)*(B:0x45)')')'         | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0  | (-C+((D-A2)*(B:0x37)')'+1-1)'     | 17     | 18     | 21     | 18     | 24     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C+((D'+A2)*(B:0x10a)')')'        | 16     | 18     | 22     | 16     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x3fed5)')')'     | 16     | 18     | 26     | 16     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C+((D'+A2)*(B:0x95)')')'         | 16     | 18     | 24     | 16     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x3ff4f)')')'     | 16     | 18     | 25     | 16     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | ((D'+A2)*(B:0xcd)')'              | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0   | (C'+((D'+A2)*(B:0x3ffcd)')')'     | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x3ff14)')')'     | 16     | 18     | 25     | 16     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | ((D+A2)*(B:0x3ff83)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A2)*(B:0x4c)')')'         | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | ((D+A2)*(B:0x3fe95)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0   | (C'+((D+A2)*(B:0x3ff93)')')'      | 16     | 18     | 26     | 16     | 26     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0          | ((D'+A2)*(B:0x189)')'             | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0xa5)')')'        | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0   | (C'+((D'+A2)*(B:0x3ff13)')')'     | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0  | (C+((D'+A2)*(B:0x14a)')')'        | 16     | 18     | 24     | 16     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0          | ((D'+A2)*(B:0x3fe21)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0  | (C'+((D'+A2)*(B:0x3fe52)')')'     | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0 | (C'+((D+A)*(B:0x234)')')'         | 17     | 18     | 27     | 17     | 28     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0          | ((D'+A2)*(B:0x142)')'             | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x3fe58)')')'     | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0  | (C'+((D'+A2)*(B:0x1c3)')')'       | 16     | 18     | 27     | 16     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (-C+((A:0x423d)'*B'')'+1-1)'      | 17     | 18     | 17     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0         | (A2*(B:0x28aa)')'                 | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0  | (C'+(A2*(B:0x3fdc4)')')'          | 18     | 18     | 31     | -      | 31     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0         | ((D+A)*(B:0x7c3)')'               | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A2)*(B:0x3fdd5)')')'      | 16     | 18     | 29     | 16     | 29     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A2)*(B:0x3f2a7)')')'      | 16     | 18     | 29     | 16     | 30     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | ((D+A2)*(B:0x21c)')'              | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x3da)')')'       | 16     | 18     | 28     | 16     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A2)*(B:0x3fab6)')')'      | 16     | 18     | 28     | 16     | 29     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | ((D'+A2)*(B:0x3fd1a)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x1f6)')')'       | 16     | 18     | 28     | 16     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A2)*(B:0x3fdf5)')')'     | 16     | 18     | 28     | 16     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0  | (C'+((D'+A2)*(B:0x26)')')'        | 16     | 18     | 31     | 16     | 31     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0   | (C+((D'+A2)*(B:0x3ff97)')')'      | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x3ffffe32)'*B'')'            | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x834))')'          | 16     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x32)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3ffa9))')'        | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x3ffffe32)'*B'')'            | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x834))')'          | 16     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+((A:0x1caa)'*B'')')'          | 17     | 18     | 28     | -      | 29     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0xf7)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3fbc1))')'        | 16     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+((A:0x1caa)'*B'')')'          | 17     | 18     | 27     | -      | 29     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x32)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3ffa9))')'        | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+((A:0x205d)'*B'')')'          | 17     | 18     | 24     | -      | 29     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0xf7)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3fbc1))')'        | 16     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((D'+A'')*(B:0x1342)')'           | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0  | (C'+((D'+A)*(B:0xda)')')'         | 16     | 18     | 29     | 16     | 29     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D'+ACIN'')*(B:0x3fbfd)')')' | 16     | 18     | 29     | 16     | 29     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x32)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3ffa9))')'        | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x32)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3ffa9))')'        | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+((A:0x205d)'*B'')')'          | 17     | 18     | 24     | -      | 30     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((D'+A'')*(B:0x1342)')'           | 16     | 18     | -      | 16     | 36     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D'+A'')*(B:0xda)')')'     | 16     | 18     | -      | 16     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0  | (PCIN+((D'+A'')*(B:0x3fbfd)')')'  | 16     | 18     | -      | 16     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x3ffffe32)'*B'')'            | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x834))')'          | 16     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0xf7)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3fbc1))')'        | 16     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+((A:0x1caa)'*B'')')'          | 17     | 18     | 27     | -      | 30     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0xf7)'*B'')'                  | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x3fbc1))')'        | 16     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | ((A:0x3ffffe32)'*B'')'            | 17     | 18     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FIR_HLS                                               | (PCIN+(A''*(B:0x834))')'          | 16     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+((A:0x1caa)'*B'')')'          | 17     | 18     | 28     | -      | 30     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2599.348 ; gain = 1100.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2814.590 ; gain = 1315.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FIR_filter_fu_188 | H_filter_FIR_kernel_U/ram_reg | 117 x 16(READ_FIRST)   | W | R | 117 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
+---------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2823.672 ; gain = 1324.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2935.629 ; gain = 1436.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2935.629 ; gain = 1436.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 2935.629 ; gain = 1436.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2935.629 ; gain = 1436.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2935.629 ; gain = 1436.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2935.629 ; gain = 1436.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS                                               | (((D'+A'')'*B')')'        | 30     | 13     | -      | 27     | 29     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (((D'+A'')'*B')')'        | 30     | 13     | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (C'+((D'+A'')'*B')')'     | 0      | 18     | 48     | 27     | 29     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0  | (PCIN+((D'+A'')'*B')')'   | 30     | 18     | -      | 27     | 30     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0  | (C'+((D'+A')'*B')')'      | 30     | 8      | 48     | 27     | 29     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                               | (PCIN+((D'+A'')'*B')')'   | 30     | 8      | -      | 27     | 0      | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (((D+A')'*B')')'          | 30     | 10     | -      | 27     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (((D+A')'*B')')'          | 30     | 18     | -      | 27     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0          | (((D'+A')'*B')')'         | 30     | 18     | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0         | (((D+A)'*B')')'           | 30     | 11     | -      | 27     | 29     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (((D'+A')'*B')')'         | 30     | 18     | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0         | ((A'*B')')'               | 30     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (((D'+A')'*B')')'         | 30     | 8      | -      | 27     | 25     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0           | (((D'+A')'*B')')'         | 30     | 18     | -      | 27     | 24     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (((D+A')'*B')')'          | 30     | 18     | -      | 27     | 25     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0           | (((D'+A')'*B')')'         | 30     | 18     | -      | 27     | 25     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0          | (((D'+A')'*B')')'         | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0          | (((D'+A')'*B')')'         | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0           | (((D+A)'*B')')'           | 30     | 18     | -      | 27     | 23     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 10     | 48     | 27     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0  | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A')'*B')')'       | 30     | 18     | 48     | 27     | 29     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0  | (C'+(A'*B')')'            | 30     | 18     | 48     | -      | 31     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A')'*B')')'       | 30     | 18     | 48     | 27     | 29     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A')'*B')')'       | 30     | 18     | 48     | 27     | 30     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A')'*B')')'       | 30     | 4      | 48     | 27     | 23     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0  | (C'+((D'+A')'*B')')'      | 30     | 6      | 48     | 27     | 31     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 7      | 48     | 27     | 25     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D+A')'*B')')'       | 30     | 7      | 48     | 27     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C+((D'+A')'*B')')'       | 30     | 7      | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 7      | 48     | 27     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0   | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0   | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 25     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C+((D'+A')'*B')')'       | 30     | 8      | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 8      | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 25     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0   | (C+((D'+A')'*B')')'       | 30     | 18     | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0   | (C'+((D+A')'*B')')'       | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C+((D'+A')'*B')')'       | 30     | 9      | 48     | 27     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0  | (C+((D'+A')'*B')')'       | 30     | 9      | 48     | 27     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0  | (C'+((D'+A')'*B')')'      | 30     | 9      | 48     | 27     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 9      | 48     | 27     | 28     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0   | (C'+((D'+A')'*B')')'      | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0 | (C'+((D+A)'*B')')'        | 30     | 10     | 48     | 27     | 28     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0  | (not(C)+((D-A')'*B')'+1)' | 30     | 6      | 48     | 27     | 24     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS_FIR_filter                                    | (not(C)+(A''*B')'+1)'     | 30     | 15     | 48     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+(A''*B')')'           | 30     | 13     | 48     | -      | 29     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+(A''*B')')'           | 30     | 13     | 48     | -      | 30     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+(A''*B')')'           | 30     | 13     | 48     | -      | 29     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+(A''*B')')'           | 30     | 13     | 48     | -      | 30     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+(A''*B')')'           | 30     | 14     | 48     | -      | 29     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (C'+(A''*B')')'           | 30     | 14     | 48     | -      | 30     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 6      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 6      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 6      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 6      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 8      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 8      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 8      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR_HLS                                               | (A''*B')'                 | 30     | 8      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                               | (PCIN+(A''*B)')'          | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   132|
|2     |DSP_ALU         |    81|
|4     |DSP_A_B_DATA    |    81|
|9     |DSP_C_DATA      |    81|
|11    |DSP_MULTIPLIER  |    81|
|13    |DSP_M_DATA      |    81|
|15    |DSP_OUTPUT      |    81|
|16    |DSP_PREADD      |    81|
|17    |DSP_PREADD_DATA |    81|
|20    |LUT1            |    48|
|21    |LUT2            |   637|
|22    |LUT3            |   637|
|23    |LUT4            |   436|
|24    |LUT5            |   348|
|25    |LUT6            |   954|
|26    |MUXF7           |     1|
|27    |RAMB18E2        |     1|
|28    |FDRE            |  2624|
|29    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2935.629 ; gain = 1436.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 2935.629 ; gain = 1323.703
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2935.629 ; gain = 1436.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2935.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2935.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 81 instances

Synth Design complete | Checksum: e363639c
INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 166 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2935.629 ; gain = 2429.094
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2935.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 1924f24e539f2a79
INFO: [Coretcl 2-1174] Renamed 143 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2935.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 16:32:32 2025...
