/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED_0 */
#define LED_0__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LED_0__0__MASK 0x01u
#define LED_0__0__PC CYREG_PRT2_PC0
#define LED_0__0__PORT 2u
#define LED_0__0__SHIFT 0u
#define LED_0__AG CYREG_PRT2_AG
#define LED_0__AMUX CYREG_PRT2_AMUX
#define LED_0__BIE CYREG_PRT2_BIE
#define LED_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_0__BYP CYREG_PRT2_BYP
#define LED_0__CTL CYREG_PRT2_CTL
#define LED_0__DM0 CYREG_PRT2_DM0
#define LED_0__DM1 CYREG_PRT2_DM1
#define LED_0__DM2 CYREG_PRT2_DM2
#define LED_0__DR CYREG_PRT2_DR
#define LED_0__INP_DIS CYREG_PRT2_INP_DIS
#define LED_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_0__LCD_EN CYREG_PRT2_LCD_EN
#define LED_0__MASK 0x01u
#define LED_0__PORT 2u
#define LED_0__PRT CYREG_PRT2_PRT
#define LED_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_0__PS CYREG_PRT2_PS
#define LED_0__SHIFT 0u
#define LED_0__SLW CYREG_PRT2_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED_1__0__MASK 0x02u
#define LED_1__0__PC CYREG_PRT2_PC1
#define LED_1__0__PORT 2u
#define LED_1__0__SHIFT 1u
#define LED_1__AG CYREG_PRT2_AG
#define LED_1__AMUX CYREG_PRT2_AMUX
#define LED_1__BIE CYREG_PRT2_BIE
#define LED_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_1__BYP CYREG_PRT2_BYP
#define LED_1__CTL CYREG_PRT2_CTL
#define LED_1__DM0 CYREG_PRT2_DM0
#define LED_1__DM1 CYREG_PRT2_DM1
#define LED_1__DM2 CYREG_PRT2_DM2
#define LED_1__DR CYREG_PRT2_DR
#define LED_1__INP_DIS CYREG_PRT2_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT2_LCD_EN
#define LED_1__MASK 0x02u
#define LED_1__PORT 2u
#define LED_1__PRT CYREG_PRT2_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_1__PS CYREG_PRT2_PS
#define LED_1__SHIFT 1u
#define LED_1__SLW CYREG_PRT2_SLW

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU2_INTTYPE2
#define LED_2__0__MASK 0x04u
#define LED_2__0__PC CYREG_PRT2_PC2
#define LED_2__0__PORT 2u
#define LED_2__0__SHIFT 2u
#define LED_2__AG CYREG_PRT2_AG
#define LED_2__AMUX CYREG_PRT2_AMUX
#define LED_2__BIE CYREG_PRT2_BIE
#define LED_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_2__BYP CYREG_PRT2_BYP
#define LED_2__CTL CYREG_PRT2_CTL
#define LED_2__DM0 CYREG_PRT2_DM0
#define LED_2__DM1 CYREG_PRT2_DM1
#define LED_2__DM2 CYREG_PRT2_DM2
#define LED_2__DR CYREG_PRT2_DR
#define LED_2__INP_DIS CYREG_PRT2_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT2_LCD_EN
#define LED_2__MASK 0x04u
#define LED_2__PORT 2u
#define LED_2__PRT CYREG_PRT2_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_2__PS CYREG_PRT2_PS
#define LED_2__SHIFT 2u
#define LED_2__SLW CYREG_PRT2_SLW

/* Sin_L */
#define Sin_L__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Sin_L__0__MASK 0x04u
#define Sin_L__0__PC CYREG_PRT3_PC2
#define Sin_L__0__PORT 3u
#define Sin_L__0__SHIFT 2u
#define Sin_L__AG CYREG_PRT3_AG
#define Sin_L__AMUX CYREG_PRT3_AMUX
#define Sin_L__BIE CYREG_PRT3_BIE
#define Sin_L__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_L__BYP CYREG_PRT3_BYP
#define Sin_L__CTL CYREG_PRT3_CTL
#define Sin_L__DM0 CYREG_PRT3_DM0
#define Sin_L__DM1 CYREG_PRT3_DM1
#define Sin_L__DM2 CYREG_PRT3_DM2
#define Sin_L__DR CYREG_PRT3_DR
#define Sin_L__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_L__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_L__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_L__MASK 0x04u
#define Sin_L__PORT 3u
#define Sin_L__PRT CYREG_PRT3_PRT
#define Sin_L__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_L__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_L__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_L__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_L__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_L__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_L__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_L__PS CYREG_PRT3_PS
#define Sin_L__SHIFT 2u
#define Sin_L__SLW CYREG_PRT3_SLW

/* Sin_R */
#define Sin_R__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Sin_R__0__MASK 0x08u
#define Sin_R__0__PC CYREG_PRT3_PC3
#define Sin_R__0__PORT 3u
#define Sin_R__0__SHIFT 3u
#define Sin_R__AG CYREG_PRT3_AG
#define Sin_R__AMUX CYREG_PRT3_AMUX
#define Sin_R__BIE CYREG_PRT3_BIE
#define Sin_R__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_R__BYP CYREG_PRT3_BYP
#define Sin_R__CTL CYREG_PRT3_CTL
#define Sin_R__DM0 CYREG_PRT3_DM0
#define Sin_R__DM1 CYREG_PRT3_DM1
#define Sin_R__DM2 CYREG_PRT3_DM2
#define Sin_R__DR CYREG_PRT3_DR
#define Sin_R__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_R__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_R__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_R__MASK 0x08u
#define Sin_R__PORT 3u
#define Sin_R__PRT CYREG_PRT3_PRT
#define Sin_R__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_R__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_R__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_R__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_R__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_R__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_R__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_R__PS CYREG_PRT3_PS
#define Sin_R__SHIFT 3u
#define Sin_R__SLW CYREG_PRT3_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x20000u
#define isr_1__INTC_NUMBER 17u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x40000u
#define isr_3__INTC_NUMBER 18u
#define isr_3__INTC_PRIOR_NUM 7u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Comp_0 */
#define Comp_0_ctComp__CLK CYREG_CMP0_CLK
#define Comp_0_ctComp__CMP_MASK 0x01u
#define Comp_0_ctComp__CMP_NUMBER 0u
#define Comp_0_ctComp__CR CYREG_CMP0_CR
#define Comp_0_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_0_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_0_ctComp__LUT__MSK_MASK 0x01u
#define Comp_0_ctComp__LUT__MSK_SHIFT 0u
#define Comp_0_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_0_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_0_ctComp__LUT__SR_MASK 0x01u
#define Comp_0_ctComp__LUT__SR_SHIFT 0u
#define Comp_0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_0_ctComp__PM_ACT_MSK 0x01u
#define Comp_0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_0_ctComp__PM_STBY_MSK 0x01u
#define Comp_0_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_0_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_0_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_0_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_0_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_0_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_0_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_0_ctComp__WRK CYREG_CMP_WRK
#define Comp_0_ctComp__WRK_MASK 0x01u
#define Comp_0_ctComp__WRK_SHIFT 0u

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP3_CLK
#define Comp_1_ctComp__CMP_MASK 0x08u
#define Comp_1_ctComp__CMP_NUMBER 3u
#define Comp_1_ctComp__CR CYREG_CMP3_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x08u
#define Comp_1_ctComp__LUT__MSK_SHIFT 3u
#define Comp_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x08u
#define Comp_1_ctComp__LUT__SR_SHIFT 3u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x08u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x08u
#define Comp_1_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x08u
#define Comp_1_ctComp__WRK_SHIFT 3u

/* Comp_2 */
#define Comp_2_ctComp__CLK CYREG_CMP2_CLK
#define Comp_2_ctComp__CMP_MASK 0x04u
#define Comp_2_ctComp__CMP_NUMBER 2u
#define Comp_2_ctComp__CR CYREG_CMP2_CR
#define Comp_2_ctComp__LUT__CR CYREG_LUT2_CR
#define Comp_2_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_2_ctComp__LUT__MSK_MASK 0x04u
#define Comp_2_ctComp__LUT__MSK_SHIFT 2u
#define Comp_2_ctComp__LUT__MX CYREG_LUT2_MX
#define Comp_2_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_2_ctComp__LUT__SR_MASK 0x04u
#define Comp_2_ctComp__LUT__SR_SHIFT 2u
#define Comp_2_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_2_ctComp__PM_ACT_MSK 0x04u
#define Comp_2_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_2_ctComp__PM_STBY_MSK 0x04u
#define Comp_2_ctComp__SW0 CYREG_CMP2_SW0
#define Comp_2_ctComp__SW2 CYREG_CMP2_SW2
#define Comp_2_ctComp__SW3 CYREG_CMP2_SW3
#define Comp_2_ctComp__SW4 CYREG_CMP2_SW4
#define Comp_2_ctComp__SW6 CYREG_CMP2_SW6
#define Comp_2_ctComp__TR0 CYREG_CMP2_TR0
#define Comp_2_ctComp__TR1 CYREG_CMP2_TR1
#define Comp_2_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Comp_2_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Comp_2_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Comp_2_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Comp_2_ctComp__WRK CYREG_CMP_WRK
#define Comp_2_ctComp__WRK_MASK 0x04u
#define Comp_2_ctComp__WRK_SHIFT 2u

/* Comp_3 */
#define Comp_3_ctComp__CLK CYREG_CMP1_CLK
#define Comp_3_ctComp__CMP_MASK 0x02u
#define Comp_3_ctComp__CMP_NUMBER 1u
#define Comp_3_ctComp__CR CYREG_CMP1_CR
#define Comp_3_ctComp__LUT__CR CYREG_LUT1_CR
#define Comp_3_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_3_ctComp__LUT__MSK_MASK 0x02u
#define Comp_3_ctComp__LUT__MSK_SHIFT 1u
#define Comp_3_ctComp__LUT__MX CYREG_LUT1_MX
#define Comp_3_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_3_ctComp__LUT__SR_MASK 0x02u
#define Comp_3_ctComp__LUT__SR_SHIFT 1u
#define Comp_3_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_3_ctComp__PM_ACT_MSK 0x02u
#define Comp_3_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_3_ctComp__PM_STBY_MSK 0x02u
#define Comp_3_ctComp__SW0 CYREG_CMP1_SW0
#define Comp_3_ctComp__SW2 CYREG_CMP1_SW2
#define Comp_3_ctComp__SW3 CYREG_CMP1_SW3
#define Comp_3_ctComp__SW4 CYREG_CMP1_SW4
#define Comp_3_ctComp__SW6 CYREG_CMP1_SW6
#define Comp_3_ctComp__TR0 CYREG_CMP1_TR0
#define Comp_3_ctComp__TR1 CYREG_CMP1_TR1
#define Comp_3_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Comp_3_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Comp_3_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Comp_3_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Comp_3_ctComp__WRK CYREG_CMP_WRK
#define Comp_3_ctComp__WRK_MASK 0x02u
#define Comp_3_ctComp__WRK_SHIFT 1u

/* Sin_M1 */
#define Sin_M1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Sin_M1__0__MASK 0x01u
#define Sin_M1__0__PC CYREG_PRT3_PC0
#define Sin_M1__0__PORT 3u
#define Sin_M1__0__SHIFT 0u
#define Sin_M1__AG CYREG_PRT3_AG
#define Sin_M1__AMUX CYREG_PRT3_AMUX
#define Sin_M1__BIE CYREG_PRT3_BIE
#define Sin_M1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_M1__BYP CYREG_PRT3_BYP
#define Sin_M1__CTL CYREG_PRT3_CTL
#define Sin_M1__DM0 CYREG_PRT3_DM0
#define Sin_M1__DM1 CYREG_PRT3_DM1
#define Sin_M1__DM2 CYREG_PRT3_DM2
#define Sin_M1__DR CYREG_PRT3_DR
#define Sin_M1__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_M1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_M1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_M1__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_M1__MASK 0x01u
#define Sin_M1__PORT 3u
#define Sin_M1__PRT CYREG_PRT3_PRT
#define Sin_M1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_M1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_M1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_M1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_M1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_M1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_M1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_M1__PS CYREG_PRT3_PS
#define Sin_M1__SHIFT 0u
#define Sin_M1__SLW CYREG_PRT3_SLW

/* Sin_M2 */
#define Sin_M2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Sin_M2__0__MASK 0x02u
#define Sin_M2__0__PC CYREG_PRT3_PC1
#define Sin_M2__0__PORT 3u
#define Sin_M2__0__SHIFT 1u
#define Sin_M2__AG CYREG_PRT3_AG
#define Sin_M2__AMUX CYREG_PRT3_AMUX
#define Sin_M2__BIE CYREG_PRT3_BIE
#define Sin_M2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_M2__BYP CYREG_PRT3_BYP
#define Sin_M2__CTL CYREG_PRT3_CTL
#define Sin_M2__DM0 CYREG_PRT3_DM0
#define Sin_M2__DM1 CYREG_PRT3_DM1
#define Sin_M2__DM2 CYREG_PRT3_DM2
#define Sin_M2__DR CYREG_PRT3_DR
#define Sin_M2__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_M2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_M2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_M2__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_M2__MASK 0x02u
#define Sin_M2__PORT 3u
#define Sin_M2__PRT CYREG_PRT3_PRT
#define Sin_M2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_M2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_M2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_M2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_M2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_M2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_M2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_M2__PS CYREG_PRT3_PS
#define Sin_M2__SHIFT 1u
#define Sin_M2__SLW CYREG_PRT3_SLW

/* Sout_L */
#define Sout_L__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Sout_L__0__MASK 0x10u
#define Sout_L__0__PC CYREG_PRT12_PC4
#define Sout_L__0__PORT 12u
#define Sout_L__0__SHIFT 4u
#define Sout_L__AG CYREG_PRT12_AG
#define Sout_L__BIE CYREG_PRT12_BIE
#define Sout_L__BIT_MASK CYREG_PRT12_BIT_MASK
#define Sout_L__BYP CYREG_PRT12_BYP
#define Sout_L__DM0 CYREG_PRT12_DM0
#define Sout_L__DM1 CYREG_PRT12_DM1
#define Sout_L__DM2 CYREG_PRT12_DM2
#define Sout_L__DR CYREG_PRT12_DR
#define Sout_L__INP_DIS CYREG_PRT12_INP_DIS
#define Sout_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Sout_L__MASK 0x10u
#define Sout_L__PORT 12u
#define Sout_L__PRT CYREG_PRT12_PRT
#define Sout_L__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Sout_L__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Sout_L__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Sout_L__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Sout_L__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Sout_L__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Sout_L__PS CYREG_PRT12_PS
#define Sout_L__SHIFT 4u
#define Sout_L__SIO_CFG CYREG_PRT12_SIO_CFG
#define Sout_L__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Sout_L__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Sout_L__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Sout_L__SLW CYREG_PRT12_SLW

/* Sout_R */
#define Sout_R__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Sout_R__0__MASK 0x08u
#define Sout_R__0__PC CYREG_PRT12_PC3
#define Sout_R__0__PORT 12u
#define Sout_R__0__SHIFT 3u
#define Sout_R__AG CYREG_PRT12_AG
#define Sout_R__BIE CYREG_PRT12_BIE
#define Sout_R__BIT_MASK CYREG_PRT12_BIT_MASK
#define Sout_R__BYP CYREG_PRT12_BYP
#define Sout_R__DM0 CYREG_PRT12_DM0
#define Sout_R__DM1 CYREG_PRT12_DM1
#define Sout_R__DM2 CYREG_PRT12_DM2
#define Sout_R__DR CYREG_PRT12_DR
#define Sout_R__INP_DIS CYREG_PRT12_INP_DIS
#define Sout_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Sout_R__MASK 0x08u
#define Sout_R__PORT 12u
#define Sout_R__PRT CYREG_PRT12_PRT
#define Sout_R__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Sout_R__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Sout_R__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Sout_R__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Sout_R__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Sout_R__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Sout_R__PS CYREG_PRT12_PS
#define Sout_R__SHIFT 3u
#define Sout_R__SIO_CFG CYREG_PRT12_SIO_CFG
#define Sout_R__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Sout_R__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Sout_R__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Sout_R__SLW CYREG_PRT12_SLW

/* Sout_M1 */
#define Sout_M1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Sout_M1__0__MASK 0x02u
#define Sout_M1__0__PC CYREG_PRT12_PC1
#define Sout_M1__0__PORT 12u
#define Sout_M1__0__SHIFT 1u
#define Sout_M1__AG CYREG_PRT12_AG
#define Sout_M1__BIE CYREG_PRT12_BIE
#define Sout_M1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Sout_M1__BYP CYREG_PRT12_BYP
#define Sout_M1__DM0 CYREG_PRT12_DM0
#define Sout_M1__DM1 CYREG_PRT12_DM1
#define Sout_M1__DM2 CYREG_PRT12_DM2
#define Sout_M1__DR CYREG_PRT12_DR
#define Sout_M1__INP_DIS CYREG_PRT12_INP_DIS
#define Sout_M1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Sout_M1__MASK 0x02u
#define Sout_M1__PORT 12u
#define Sout_M1__PRT CYREG_PRT12_PRT
#define Sout_M1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Sout_M1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Sout_M1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Sout_M1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Sout_M1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Sout_M1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Sout_M1__PS CYREG_PRT12_PS
#define Sout_M1__SHIFT 1u
#define Sout_M1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Sout_M1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Sout_M1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Sout_M1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Sout_M1__SLW CYREG_PRT12_SLW

/* Sout_M2 */
#define Sout_M2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Sout_M2__0__MASK 0x04u
#define Sout_M2__0__PC CYREG_PRT12_PC2
#define Sout_M2__0__PORT 12u
#define Sout_M2__0__SHIFT 2u
#define Sout_M2__AG CYREG_PRT12_AG
#define Sout_M2__BIE CYREG_PRT12_BIE
#define Sout_M2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Sout_M2__BYP CYREG_PRT12_BYP
#define Sout_M2__DM0 CYREG_PRT12_DM0
#define Sout_M2__DM1 CYREG_PRT12_DM1
#define Sout_M2__DM2 CYREG_PRT12_DM2
#define Sout_M2__DR CYREG_PRT12_DR
#define Sout_M2__INP_DIS CYREG_PRT12_INP_DIS
#define Sout_M2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Sout_M2__MASK 0x04u
#define Sout_M2__PORT 12u
#define Sout_M2__PRT CYREG_PRT12_PRT
#define Sout_M2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Sout_M2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Sout_M2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Sout_M2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Sout_M2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Sout_M2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Sout_M2__PS CYREG_PRT12_PS
#define Sout_M2__SHIFT 2u
#define Sout_M2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Sout_M2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Sout_M2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Sout_M2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Sout_M2__SLW CYREG_PRT12_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_2 */
#define Timer_2_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_2_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_2_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_2_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_2_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_2_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_2_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_2_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_2_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_2_TimerHW__PM_ACT_MSK 0x02u
#define Timer_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_2_TimerHW__PM_STBY_MSK 0x02u
#define Timer_2_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_2_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_2_TimerHW__SR0 CYREG_TMR1_SR0

/* comp_clk */
#define comp_clk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define comp_clk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define comp_clk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define comp_clk__CFG2_SRC_SEL_MASK 0x07u
#define comp_clk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define comp_clk__CFG3_PHASE_DLY_MASK 0x0Fu
#define comp_clk__INDEX 0x00u
#define comp_clk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define comp_clk__PM_ACT_MSK 0x01u
#define comp_clk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define comp_clk__PM_STBY_MSK 0x01u

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x01u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x02u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x02u

/* timer_clock_2 */
#define timer_clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock_2__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_2__INDEX 0x00u
#define timer_clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_2__PM_ACT_MSK 0x01u
#define timer_clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_2__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Additional_HD"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
