{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557139363777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557139363786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 06:42:43 2019 " "Processing started: Mon May 06 06:42:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557139363786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139363786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139363786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557139364470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557139364470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557139379975 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557139379975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139379975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557139380025 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380030 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380030 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380030 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380030 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380031 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380031 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380031 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380031 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[8\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380031 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[9\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380031 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[10\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380031 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[11\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380032 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[12\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380032 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[13\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380032 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[14\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380032 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[15\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380032 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[16\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380032 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[17\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380032 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[18\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380033 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[19\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380033 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[20\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380033 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[21\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380033 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[22\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380033 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[23\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380033 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[24\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380033 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[25\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380034 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[26\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380034 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[27\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380034 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[28\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380034 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[29\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380034 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[30\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380034 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] ALU.vhd(44) " "Inferred latch for \"ALUResult\[31\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139380034 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[0\] " "Latch ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380875 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[1\] " "Latch ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380876 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[2\] " "Latch ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380876 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[3\] " "Latch ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380876 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[4\] " "Latch ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380876 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[5\] " "Latch ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380876 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[6\] " "Latch ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380876 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[7\] " "Latch ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380876 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[8\] " "Latch ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[9\] " "Latch ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[10\] " "Latch ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[11\] " "Latch ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[12\] " "Latch ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[13\] " "Latch ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[14\] " "Latch ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[15\] " "Latch ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[16\] " "Latch ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380877 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[17\] " "Latch ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[18\] " "Latch ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[19\] " "Latch ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[20\] " "Latch ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[21\] " "Latch ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[22\] " "Latch ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[23\] " "Latch ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[24\] " "Latch ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380878 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[25\] " "Latch ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380879 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[26\] " "Latch ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380879 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[27\] " "Latch ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380879 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[28\] " "Latch ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380879 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[29\] " "Latch ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380879 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[30\] " "Latch ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380879 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUResult\[31\] " "Latch ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ADS " "Ports D and ENA on the latch are fed by the same signal Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557139380879 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557139380879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557139381142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557139383028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557139383028 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Op_MUL " "No output dependent on input pin \"Op_MUL\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557139383085 "|ALU|Op_MUL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Op_CMP " "No output dependent on input pin \"Op_CMP\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557139383085 "|ALU|Op_CMP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557139383085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "339 " "Implemented 339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557139383085 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557139383085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557139383085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557139383085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557139383105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 06:43:03 2019 " "Processing ended: Mon May 06 06:43:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557139383105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557139383105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557139383105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557139383105 ""}
