Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d07bf84aefbb40539651b850f49a8747 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture bhv of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavior of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behave of entity xil_defaultlib.ffr [ffr_default]
Compiling architecture beh of entity xil_defaultlib.mux4to1 [mux4to1_default]
Compiling architecture bh of entity xil_defaultlib.ALU [alu_default]
Compiling architecture circuit of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture final of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
