<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>
time_elapsed: 0.100s
</pre>
<pre class="log">

%Warning-MULTITOP: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: Multiple top level modules
                                                                                                          : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                   ... Use &#34;/* verilator lint_off MULTITOP */&#34; and lint_on around source to disable this message.
                                                                                                          : ... Top module &#39;mem2reg_test1&#39;
module mem2reg_test1(in_addr, in_data, out_addr, out_data);
       ^~~~~~~~~~~~~
                                                                                                          : ... Top module &#39;mem2reg_test2&#39;
module mem2reg_test2(clk, reset, mode, addr, data);
       ^~~~~~~~~~~~~
                                                                                                          : ... Top module &#39;mem2reg_test3&#39;
module mem2reg_test3( input clk, input [8:0] din_a, output reg [7:0] dout_a, output [7:0] dout_b);
       ^~~~~~~~~~~~~
                                                                                                          : ... Top module &#39;mem2reg_test4&#39;
module mem2reg_test4(result1, result2, result3);
       ^~~~~~~~~~~~~
                                                                                                          : ... Top module &#39;mem2reg_test5&#39;
module mem2reg_test5(input ctrl, output out);
       ^~~~~~~~~~~~~
                                                                                                          : ... Top module &#39;mem2reg_test6&#39;
module mem2reg_test6 (din, dout);
       ^~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:38</a>: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;i&#39; generates 32 bits.
                                                                                                       : ... In instance mem2reg_test2
   mem[i] &lt;= i;
          ^~
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:12</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?sh17&#39; generates 32 or 5 bits.
                                                                                                       : ... In instance mem2reg_test1
 array[1] = 23;
          ^
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:13</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?sh2a&#39; generates 32 or 6 bits.
                                                                                                       : ... In instance mem2reg_test1
 array[2] = 42;
          ^

</pre>
</body>