--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml fpga_main.twx fpga_main.ncd -o fpga_main.twr fpga_main.pcf
-ucf ports.ucf

Design file:              fpga_main.ncd
Physical constraint file: fpga_main.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<2>      |    1.985(R)|   -0.022(R)|Clk_BUFGP         |   0.000|
BTN<3>      |    1.272(R)|    0.191(R)|Clk_BUFGP         |   0.000|
HallA<0>    |    5.773(R)|    0.901(R)|Clk_BUFGP         |   0.000|
HallA<1>    |    5.053(R)|    0.027(R)|Clk_BUFGP         |   0.000|
HallA<2>    |    2.249(R)|   -0.047(R)|Clk_BUFGP         |   0.000|
HallB<0>    |    4.975(R)|    0.462(R)|Clk_BUFGP         |   0.000|
HallB<1>    |    5.280(R)|    0.300(R)|Clk_BUFGP         |   0.000|
HallB<2>    |    2.720(R)|    0.001(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock SPI_MClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SPI_MOSI    |    1.091(R)|    0.704(R)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    9.265(R)|Clk_BUFGP         |   0.000|
AN<1>       |    8.763(R)|Clk_BUFGP         |   0.000|
AN<2>       |    8.723(R)|Clk_BUFGP         |   0.000|
AN<3>       |   11.324(R)|Clk_BUFGP         |   0.000|
MotorA<0>   |   16.731(R)|Clk_BUFGP         |   0.000|
MotorA<1>   |   17.747(R)|Clk_BUFGP         |   0.000|
MotorA<2>   |   10.410(R)|Clk_BUFGP         |   0.000|
MotorB<0>   |   17.062(R)|Clk_BUFGP         |   0.000|
MotorB<1>   |   17.375(R)|Clk_BUFGP         |   0.000|
MotorB<2>   |    9.956(R)|Clk_BUFGP         |   0.000|
Seg<0>      |   15.809(R)|Clk_BUFGP         |   0.000|
Seg<1>      |   15.240(R)|Clk_BUFGP         |   0.000|
Seg<2>      |   16.067(R)|Clk_BUFGP         |   0.000|
Seg<3>      |   15.170(R)|Clk_BUFGP         |   0.000|
Seg<4>      |   15.350(R)|Clk_BUFGP         |   0.000|
Seg<5>      |   15.206(R)|Clk_BUFGP         |   0.000|
Seg<6>      |   16.592(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock SPI_MClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SPI_MISO    |    8.693(F)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock SPI_SS to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    8.538(R)|SPI_SS_IBUF       |   0.000|
LED<1>      |    8.543(R)|SPI_SS_IBUF       |   0.000|
LED<2>      |    9.266(R)|SPI_SS_IBUF       |   0.000|
LED<3>      |    8.500(R)|SPI_SS_IBUF       |   0.000|
LED<4>      |    8.345(R)|SPI_SS_IBUF       |   0.000|
LED<5>      |    8.242(R)|SPI_SS_IBUF       |   0.000|
LED<6>      |    9.023(R)|SPI_SS_IBUF       |   0.000|
LED<7>      |    8.426(R)|SPI_SS_IBUF       |   0.000|
MotorA<0>   |   16.951(R)|SPI_SS_IBUF       |   0.000|
MotorA<1>   |   17.967(R)|SPI_SS_IBUF       |   0.000|
MotorA<2>   |   10.056(R)|SPI_SS_IBUF       |   0.000|
MotorB<0>   |   15.953(R)|SPI_SS_IBUF       |   0.000|
MotorB<1>   |   16.266(R)|SPI_SS_IBUF       |   0.000|
MotorB<2>   |    9.285(R)|SPI_SS_IBUF       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.907|         |         |         |
SPI_SS         |    9.675|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_MClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_MClk       |    1.891|         |         |    1.866|
SPI_SS         |    1.796|    1.796|    1.051|    1.051|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_SS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.847|         |         |         |
SPI_MClk       |    6.263|         |         |         |
SPI_SS         |    2.390|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN<0>         |LED<0>         |    9.182|
BTN<0>         |LED<1>         |    8.943|
BTN<0>         |LED<2>         |    9.535|
BTN<0>         |LED<3>         |    8.998|
BTN<0>         |LED<4>         |    9.237|
BTN<0>         |LED<5>         |    9.034|
BTN<0>         |LED<6>         |   10.138|
BTN<0>         |LED<7>         |    9.811|
BTN<0>         |Seg<0>         |   11.472|
BTN<0>         |Seg<1>         |   10.903|
BTN<0>         |Seg<2>         |   11.873|
BTN<0>         |Seg<3>         |   10.891|
BTN<0>         |Seg<4>         |   10.904|
BTN<0>         |Seg<5>         |   10.927|
BTN<0>         |Seg<6>         |   12.398|
---------------+---------------+---------+


Analysis completed Mon May 12 19:31:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



