[03/19 20:21:26      0s] 
[03/19 20:21:26      0s] Cadence Innovus(TM) Implementation System.
[03/19 20:21:26      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/19 20:21:26      0s] 
[03/19 20:21:26      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/19 20:21:26      0s] Options:	
[03/19 20:21:26      0s] Date:		Sun Mar 19 20:21:26 2023
[03/19 20:21:26      0s] Host:		ieng6-ece-20.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[03/19 20:21:26      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/19 20:21:26      0s] 
[03/19 20:21:26      0s] License:
[03/19 20:21:26      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/19 20:21:26      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/19 20:21:43     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/19 20:21:43     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/19 20:21:43     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/19 20:21:43     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/19 20:21:43     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/19 20:21:43     15s] @(#)CDS: CPE v19.17-s044
[03/19 20:21:43     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/19 20:21:43     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/19 20:21:43     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/19 20:21:43     15s] @(#)CDS: RCDB 11.14.18
[03/19 20:21:43     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/19 20:21:43     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T.

[03/19 20:21:43     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/19 20:21:44     15s] 
[03/19 20:21:44     15s] **INFO:  MMMC transition support version v31-84 
[03/19 20:21:44     15s] 
[03/19 20:21:44     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/19 20:21:44     15s] <CMD> suppressMessage ENCEXT-2799
[03/19 20:21:44     15s] <CMD> win
[03/19 20:21:53     17s] <CMD> is_common_ui_mode
[03/19 20:21:53     17s] <CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat fullchip
[03/19 20:21:53     17s] #% Begin load design ... (date=03/19 20:21:53, mem=485.7M)
[03/19 20:21:53     17s] Set Default Input Pin Transition as 0.1 ps.
[03/19 20:21:53     18s] Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Sun Mar 19 20:09:46 2023'.
[03/19 20:21:54     18s] % Begin Load MMMC data ... (date=03/19 20:21:54, mem=487.7M)
[03/19 20:21:54     18s] % End Load MMMC data ... (date=03/19 20:21:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=487.8M, current mem=487.8M)
[03/19 20:21:54     18s] 
[03/19 20:21:54     18s] Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/19 20:21:54     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/19 20:21:54     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/19 20:21:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/19 20:21:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/19 20:21:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/19 20:21:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/19 20:21:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/19 20:21:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/19 20:21:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 20:21:54     18s] The LEF parser will ignore this statement.
[03/19 20:21:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/19 20:21:54     18s] Set DBUPerIGU to M2 pitch 400.
[03/19 20:21:54     18s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 20:21:54     18s] Type 'man IMPLF-200' for more detail.
[03/19 20:21:54     18s] 
[03/19 20:21:54     18s] viaInitial starts at Sun Mar 19 20:21:54 2023
viaInitial ends at Sun Mar 19 20:21:54 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/19 20:21:54     18s] Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/viewDefinition.tcl
[03/19 20:21:54     18s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/19 20:21:55     19s] Read 811 cells in library 'tcbn65gpluswc' 
[03/19 20:21:55     19s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/19 20:21:56     20s] Read 811 cells in library 'tcbn65gplusbc' 
[03/19 20:21:56     21s] Ending "PreSetAnalysisView" (total cpu=0:00:02.7, real=0:00:02.0, peak res=601.7M, current mem=513.3M)
[03/19 20:21:56     21s] *** End library_loading (cpu=0.04min, real=0.03min, mem=25.0M, fe_cpu=0.35min, fe_real=0.50min, fe_mem=747.3M) ***
[03/19 20:21:56     21s] % Begin Load netlist data ... (date=03/19 20:21:56, mem=512.9M)
[03/19 20:21:56     21s] *** Begin netlist parsing (mem=747.3M) ***
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/19 20:21:56     21s] Type 'man IMPVL-159' for more detail.
[03/19 20:21:56     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/19 20:21:56     21s] To increase the message display limit, refer to the product command reference manual.
[03/19 20:21:56     21s] Created 811 new cells from 2 timing libraries.
[03/19 20:21:56     21s] Reading netlist ...
[03/19 20:21:56     21s] Backslashed names will retain backslash and a trailing blank character.
[03/19 20:21:57     21s] Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.v.bin'
[03/19 20:21:57     21s] Reading binary database version 2 in 1-threaded mode
[03/19 20:21:57     21s] 
[03/19 20:21:57     21s] *** Memory Usage v#1 (Current mem = 761.262M, initial mem = 283.785M) ***
[03/19 20:21:57     21s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=761.3M) ***
[03/19 20:21:57     21s] % End Load netlist data ... (date=03/19 20:21:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=534.5M, current mem=534.5M)
[03/19 20:21:57     21s] Set top cell to fullchip.
[03/19 20:21:57     21s] Hooked 1622 DB cells to tlib cells.
[03/19 20:21:57     21s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=568.4M, current mem=568.4M)
[03/19 20:21:57     21s] Starting recursive module instantiation check.
[03/19 20:21:57     21s] No recursion found.
[03/19 20:21:57     21s] Building hierarchical netlist for Cell fullchip ...
[03/19 20:21:57     21s] *** Netlist is unique.
[03/19 20:21:57     21s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/19 20:21:57     21s] ** info: there are 1832 modules.
[03/19 20:21:57     21s] ** info: there are 26200 stdCell insts.
[03/19 20:21:57     21s] 
[03/19 20:21:57     21s] *** Memory Usage v#1 (Current mem = 833.188M, initial mem = 283.785M) ***
[03/19 20:21:57     21s] *info: set bottom ioPad orient R0
[03/19 20:21:57     21s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 20:21:57     21s] Type 'man IMPFP-3961' for more detail.
[03/19 20:21:57     21s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 20:21:57     21s] Type 'man IMPFP-3961' for more detail.
[03/19 20:21:57     21s] Set Default Net Delay as 1000 ps.
[03/19 20:21:57     21s] Set Default Net Load as 0.5 pF. 
[03/19 20:21:57     21s] Set Default Input Pin Transition as 0.1 ps.
[03/19 20:21:57     21s] Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/gui.pref.tcl ...
[03/19 20:21:57     21s] ##  Process: 65            (User Set)               
[03/19 20:21:57     21s] ##     Node: (not set)                           
[03/19 20:21:57     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/19 20:21:57     21s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/19 20:21:57     21s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/19 20:21:57     21s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/19 20:21:57     21s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/19 20:21:57     21s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/19 20:21:58     22s] Stripe will break at block ring.
[03/19 20:21:58     22s] Extraction setup Delayed 
[03/19 20:21:58     22s] *Info: initialize multi-corner CTS.
[03/19 20:21:58     22s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=762.5M, current mem=579.7M)
[03/19 20:21:58     22s] Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/19 20:21:58     22s] Current (total cpu=0:00:22.6, real=0:00:32.0, peak res=770.2M, current mem=770.2M)
[03/19 20:21:58     22s] INFO (CTE): Constraints read successfully.
[03/19 20:21:58     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=789.5M, current mem=789.5M)
[03/19 20:21:58     22s] Current (total cpu=0:00:22.7, real=0:00:32.0, peak res=789.5M, current mem=789.5M)
[03/19 20:21:58     22s] Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
[03/19 20:21:58     22s] Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
[03/19 20:21:58     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:21:58     22s] Creating Cell Server ...(0, 1, 1, 1)
[03/19 20:21:58     22s] Summary for sequential cells identification: 
[03/19 20:21:58     22s]   Identified SBFF number: 199
[03/19 20:21:58     22s]   Identified MBFF number: 0
[03/19 20:21:58     22s]   Identified SB Latch number: 0
[03/19 20:21:58     22s]   Identified MB Latch number: 0
[03/19 20:21:58     22s]   Not identified SBFF number: 0
[03/19 20:21:58     22s]   Not identified MBFF number: 0
[03/19 20:21:58     22s]   Not identified SB Latch number: 0
[03/19 20:21:58     22s]   Not identified MB Latch number: 0
[03/19 20:21:58     22s]   Number of sequential cells which are not FFs: 104
[03/19 20:21:58     22s] Total number of combinational cells: 497
[03/19 20:21:58     22s] Total number of sequential cells: 303
[03/19 20:21:58     22s] Total number of tristate cells: 11
[03/19 20:21:58     22s] Total number of level shifter cells: 0
[03/19 20:21:58     22s] Total number of power gating cells: 0
[03/19 20:21:58     22s] Total number of isolation cells: 0
[03/19 20:21:58     22s] Total number of power switch cells: 0
[03/19 20:21:58     22s] Total number of pulse generator cells: 0
[03/19 20:21:58     22s] Total number of always on buffers: 0
[03/19 20:21:58     22s] Total number of retention cells: 0
[03/19 20:21:58     22s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 20:21:58     22s] Total number of usable buffers: 27
[03/19 20:21:58     22s] List of unusable buffers:
[03/19 20:21:58     22s] Total number of unusable buffers: 0
[03/19 20:21:58     22s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
[03/19 20:21:58     22s] Total number of usable inverters: 27
[03/19 20:21:58     22s] List of unusable inverters:
[03/19 20:21:58     22s] Total number of unusable inverters: 0
[03/19 20:21:58     22s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 20:21:58     22s] Total number of identified usable delay cells: 9
[03/19 20:21:58     22s] List of identified unusable delay cells:
[03/19 20:21:58     22s] Total number of identified unusable delay cells: 0
[03/19 20:21:58     22s] Creating Cell Server, finished. 
[03/19 20:21:58     22s] 
[03/19 20:21:58     22s] Deleting Cell Server ...
[03/19 20:21:58     22s] % Begin Load MMMC data post ... (date=03/19 20:21:58, mem=812.3M)
[03/19 20:21:58     22s] % End Load MMMC data post ... (date=03/19 20:21:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=812.3M, current mem=812.3M)
[03/19 20:21:58     22s] Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.fp.gz (mem = 1055.4M).
[03/19 20:21:58     22s] % Begin Load floorplan data ... (date=03/19 20:21:58, mem=812.3M)
[03/19 20:21:59     22s] *info: reset 27424 existing net BottomPreferredLayer and AvoidDetour
[03/19 20:21:59     22s] net ignore based on current view = 0
[03/19 20:21:59     22s] Deleting old partition specification.
[03/19 20:21:59     22s] Set FPlanBox to (0 0 947600 947200)
[03/19 20:21:59     22s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 20:21:59     22s] Type 'man IMPFP-3961' for more detail.
[03/19 20:21:59     22s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 20:21:59     22s] Type 'man IMPFP-3961' for more detail.
[03/19 20:21:59     22s]  ... processed partition successfully.
[03/19 20:21:59     22s] Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:09:42 2023, version: 1)
[03/19 20:21:59     22s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=813.8M, current mem=813.8M)
[03/19 20:21:59     22s] Set (core_instance) in guide (7200 7200 859200 820800)
[03/19 20:21:59     22s] There are 205 nets with weight being set
[03/19 20:21:59     22s] There are 244 nets with bottomPreferredRoutingLayer being set
[03/19 20:21:59     22s] There are 205 nets with avoidDetour being set
[03/19 20:21:59     22s] Extracting standard cell pins and blockage ...... 
[03/19 20:21:59     23s] Pin and blockage extraction finished
[03/19 20:21:59     23s] % End Load floorplan data ... (date=03/19 20:21:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=815.9M, current mem=815.9M)
[03/19 20:21:59     23s] Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.route.congmap.gz ...
[03/19 20:21:59     23s] % Begin Load SymbolTable ... (date=03/19 20:21:59, mem=816.3M)
[03/19 20:21:59     23s] Suppress "**WARN ..." messages.
[03/19 20:21:59     23s] routingBox: (0 0) (947600 947200)
[03/19 20:21:59     23s] coreBox:    (20000 20000) (927600 927200)
[03/19 20:21:59     23s] Un-suppress "**WARN ..." messages.
[03/19 20:21:59     23s] % End Load SymbolTable ... (date=03/19 20:21:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=822.2M, current mem=822.2M)
[03/19 20:21:59     23s] Loading place ...
[03/19 20:21:59     23s] % Begin Load placement data ... (date=03/19 20:21:59, mem=822.2M)
[03/19 20:21:59     23s] Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.place.gz.
[03/19 20:21:59     23s] ** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:09:42 2023, version# 2) ...
[03/19 20:21:59     23s] Read Views for adaptive view pruning ...
[03/19 20:21:59     23s] Read 0 views from Binary DB for adaptive view pruning
[03/19 20:21:59     23s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1063.6M) ***
[03/19 20:21:59     23s] Total net length = 3.765e+05 (1.618e+05 2.147e+05) (ext = 7.016e+03)
[03/19 20:21:59     23s] % End Load placement data ... (date=03/19 20:21:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=827.8M, current mem=827.1M)
[03/19 20:22:00     23s] Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.pg.gz
[03/19 20:22:00     23s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1059.6M) ***
[03/19 20:22:00     23s] % Begin Load routing data ... (date=03/19 20:22:00, mem=827.5M)
[03/19 20:22:00     23s] Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.route.gz.
[03/19 20:22:00     23s] Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:09:42 2023 Format: 19.1) ...
[03/19 20:22:00     23s] *** Total 27310 nets are successfully restored.
[03/19 20:22:00     23s] *** Completed restoreRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1091.6M) ***
[03/19 20:22:00     23s] % End Load routing data ... (date=03/19 20:22:00, total cpu=0:00:00.3, real=0:00:00.0, peak res=863.1M, current mem=862.6M)
[03/19 20:22:00     23s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/19 20:22:00     23s] Reading property file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.prop
[03/19 20:22:00     23s] Extracting macro/IO cell pins and blockage ...... 
[03/19 20:22:00     23s] Pin and blockage extraction finished
[03/19 20:22:00     23s] *** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1097.7M) ***
[03/19 20:22:00     23s] Set Default Input Pin Transition as 0.1 ps.
[03/19 20:22:01     24s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: »&9Å√
[03/19 20:22:01     24s] Extraction setup Started 
[03/19 20:22:01     24s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/19 20:22:01     24s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/19 20:22:01     24s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 20:22:01     24s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 20:22:01     24s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 20:22:01     24s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 20:22:01     24s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/19 20:22:01     24s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 20:22:01     24s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 20:22:01     24s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 20:22:01     24s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 20:22:01     24s] Importing multi-corner RC tables ... 
[03/19 20:22:01     24s] Summary of Active RC-Corners : 
[03/19 20:22:01     24s]  
[03/19 20:22:01     24s]  Analysis View: WC_VIEW
[03/19 20:22:01     24s]     RC-Corner Name        : Cmax
[03/19 20:22:01     24s]     RC-Corner Index       : 0
[03/19 20:22:01     24s]     RC-Corner Temperature : 125 Celsius
[03/19 20:22:01     24s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/19 20:22:01     24s]     RC-Corner PreRoute Res Factor         : 1
[03/19 20:22:01     24s]     RC-Corner PreRoute Cap Factor         : 1
[03/19 20:22:01     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 20:22:01     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 20:22:01     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 20:22:01     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 20:22:01     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 20:22:01     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 20:22:01     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 20:22:01     24s]  
[03/19 20:22:01     24s]  Analysis View: BC_VIEW
[03/19 20:22:01     24s]     RC-Corner Name        : Cmin
[03/19 20:22:01     24s]     RC-Corner Index       : 1
[03/19 20:22:01     24s]     RC-Corner Temperature : -40 Celsius
[03/19 20:22:01     24s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/19 20:22:01     24s]     RC-Corner PreRoute Res Factor         : 1
[03/19 20:22:01     24s]     RC-Corner PreRoute Cap Factor         : 1
[03/19 20:22:01     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 20:22:01     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 20:22:01     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 20:22:01     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 20:22:01     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 20:22:01     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 20:22:01     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 20:22:01     24s] LayerId::1 widthSet size::4
[03/19 20:22:01     24s] LayerId::2 widthSet size::4
[03/19 20:22:01     24s] LayerId::3 widthSet size::4
[03/19 20:22:01     24s] LayerId::4 widthSet size::4
[03/19 20:22:01     24s] LayerId::5 widthSet size::4
[03/19 20:22:01     24s] LayerId::6 widthSet size::4
[03/19 20:22:01     24s] LayerId::7 widthSet size::4
[03/19 20:22:01     24s] LayerId::8 widthSet size::4
[03/19 20:22:01     24s] pesRestorePreRouteExtractionData::readRCGridDensityData Could not read file:àK–~√
[03/19 20:22:01     24s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[03/19 20:22:01     24s] LayerId::2 widthSet size::4
[03/19 20:22:01     24s] LayerId::3 widthSet size::4
[03/19 20:22:01     24s] LayerId::4 widthSet size::4
[03/19 20:22:01     24s] LayerId::5 widthSet size::4
[03/19 20:22:01     24s] LayerId::6 widthSet size::4
[03/19 20:22:01     24s] LayerId::7 widthSet size::4
[03/19 20:22:01     24s] LayerId::8 widthSet size::4
[03/19 20:22:01     24s] Updating RC grid for preRoute extraction ...
[03/19 20:22:01     24s] Initializing multi-corner capacitance tables ... 
[03/19 20:22:01     24s] Initializing multi-corner resistance tables ...
[03/19 20:22:01     24s] Loading rc congestion map /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.congmap.gz ...
[03/19 20:22:01     24s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308453 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822700 ; wcR: 0.636400 ; newSi: 0.090300 ; pMod: 82 ; 
[03/19 20:22:01     24s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308453 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822700 ; wcR: 0.636400 ; newSi: 0.090300 ; pMod: 82 ; 
[03/19 20:22:01     24s] Start generating vias ...
[03/19 20:22:01     24s] #Skip building auto via since it is not turned on.
[03/19 20:22:01     24s] Extracting standard cell pins and blockage ...... 
[03/19 20:22:01     24s] Pin and blockage extraction finished
[03/19 20:22:01     24s] Via generation completed.
[03/19 20:22:01     24s] % Begin Load power constraints ... (date=03/19 20:22:01, mem=900.8M)
[03/19 20:22:01     24s] % End Load power constraints ... (date=03/19 20:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=901.0M, current mem=901.0M)
[03/19 20:22:01     24s] % Begin load AAE data ... (date=03/19 20:22:01, mem=901.0M)
[03/19 20:22:02     25s] AAE DB initialization (MEM=1152.56 CPU=0:00:00.6 REAL=0:00:00.0) 
[03/19 20:22:02     25s] % End load AAE data ... (date=03/19 20:22:02, total cpu=0:00:01.0, real=0:00:01.0, peak res=908.9M, current mem=908.9M)
[03/19 20:22:02     25s] Restoring CCOpt config...
[03/19 20:22:02     25s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:22:02     25s] Summary for sequential cells identification: 
[03/19 20:22:02     25s]   Identified SBFF number: 199
[03/19 20:22:02     25s]   Identified MBFF number: 0
[03/19 20:22:02     25s]   Identified SB Latch number: 0
[03/19 20:22:02     25s]   Identified MB Latch number: 0
[03/19 20:22:02     25s]   Not identified SBFF number: 0
[03/19 20:22:02     25s]   Not identified MBFF number: 0
[03/19 20:22:02     25s]   Not identified SB Latch number: 0
[03/19 20:22:02     25s]   Not identified MB Latch number: 0
[03/19 20:22:02     25s]   Number of sequential cells which are not FFs: 104
[03/19 20:22:02     25s]  Visiting view : WC_VIEW
[03/19 20:22:02     25s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/19 20:22:02     25s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:22:02     25s]  Visiting view : BC_VIEW
[03/19 20:22:02     25s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/19 20:22:02     25s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:22:02     25s]  Setting StdDelay to 14.50
[03/19 20:22:02     25s] Creating Cell Server, finished. 
[03/19 20:22:02     25s] 
[03/19 20:22:03     25s]   Extracting original clock gating for clk...
[03/19 20:22:03     26s]     clock_tree clk contains 6512 sinks and 0 clock gates.
[03/19 20:22:03     26s]     Extraction for clk complete.
[03/19 20:22:03     26s]   Extracting original clock gating for clk done.
[03/19 20:22:03     26s]   The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
[03/19 20:22:03     26s]   The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
[03/19 20:22:03     26s] Restoring CCOpt config done.
[03/19 20:22:03     26s] Deleting Cell Server ...
[03/19 20:22:03     26s] Creating Cell Server ...(0, 1, 1, 1)
[03/19 20:22:03     26s] Summary for sequential cells identification: 
[03/19 20:22:03     26s]   Identified SBFF number: 199
[03/19 20:22:03     26s]   Identified MBFF number: 0
[03/19 20:22:03     26s]   Identified SB Latch number: 0
[03/19 20:22:03     26s]   Identified MB Latch number: 0
[03/19 20:22:03     26s]   Not identified SBFF number: 0
[03/19 20:22:03     26s]   Not identified MBFF number: 0
[03/19 20:22:03     26s]   Not identified SB Latch number: 0
[03/19 20:22:03     26s]   Not identified MB Latch number: 0
[03/19 20:22:03     26s]   Number of sequential cells which are not FFs: 104
[03/19 20:22:03     26s] Total number of combinational cells: 497
[03/19 20:22:03     26s] Total number of sequential cells: 303
[03/19 20:22:03     26s] Total number of tristate cells: 11
[03/19 20:22:03     26s] Total number of level shifter cells: 0
[03/19 20:22:03     26s] Total number of power gating cells: 0
[03/19 20:22:03     26s] Total number of isolation cells: 0
[03/19 20:22:03     26s] Total number of power switch cells: 0
[03/19 20:22:03     26s] Total number of pulse generator cells: 0
[03/19 20:22:03     26s] Total number of always on buffers: 0
[03/19 20:22:03     26s] Total number of retention cells: 0
[03/19 20:22:03     26s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/19 20:22:03     26s] Total number of usable buffers: 18
[03/19 20:22:03     26s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 20:22:03     26s] Total number of unusable buffers: 9
[03/19 20:22:03     26s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/19 20:22:03     26s] Total number of usable inverters: 18
[03/19 20:22:03     26s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/19 20:22:03     26s] Total number of unusable inverters: 9
[03/19 20:22:03     26s] List of identified usable delay cells:
[03/19 20:22:03     26s] Total number of identified usable delay cells: 0
[03/19 20:22:03     26s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 20:22:03     26s] Total number of identified unusable delay cells: 9
[03/19 20:22:03     26s] Creating Cell Server, finished. 
[03/19 20:22:03     26s] 
[03/19 20:22:03     26s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/19 20:22:03     26s] Deleting Cell Server ...
[03/19 20:22:03     26s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/19 20:22:03     26s] timing_enable_default_delay_arc
[03/19 20:22:03     26s] #% End load design ... (date=03/19 20:22:03, total cpu=0:00:08.7, real=0:00:10.0, peak res=926.2M, current mem=922.7M)
[03/19 20:22:03     26s] 
[03/19 20:22:03     26s] *** Summary of all messages that are not suppressed in this session:
[03/19 20:22:03     26s] Severity  ID               Count  Summary                                  
[03/19 20:22:03     26s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/19 20:22:03     26s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/19 20:22:03     26s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/19 20:22:03     26s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/19 20:22:03     26s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/19 20:22:03     26s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/19 20:22:03     26s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/19 20:22:03     26s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/19 20:22:03     26s] *** Message Summary: 1636 warning(s), 0 error(s)
[03/19 20:22:03     26s] 
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/19 20:23:09     38s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/19 20:23:09     38s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 20:23:09     39s] <CMD> routeDesign
[03/19 20:23:09     39s] #% Begin routeDesign (date=03/19 20:23:09, mem=941.3M)
[03/19 20:23:09     39s] ### Time Record (routeDesign) is installed.
[03/19 20:23:09     39s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 941.28 (MB), peak = 944.25 (MB)
[03/19 20:23:09     39s] #Cmax has no qx tech file defined
[03/19 20:23:09     39s] #No active RC corner or QRC tech file is missing.
[03/19 20:23:09     39s] #**INFO: setDesignMode -flowEffort standard
[03/19 20:23:09     39s] #**INFO: multi-cut via swapping will be performed after routing.
[03/19 20:23:09     39s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/19 20:23:09     39s] OPERPROF: Starting checkPlace at level 1, MEM:1195.6M
[03/19 20:23:09     39s] z: 2, totalTracks: 1
[03/19 20:23:09     39s] z: 4, totalTracks: 1
[03/19 20:23:09     39s] z: 6, totalTracks: 1
[03/19 20:23:09     39s] z: 8, totalTracks: 1
[03/19 20:23:09     39s] #spOpts: N=65 
[03/19 20:23:09     39s] # Building fullchip llgBox search-tree.
[03/19 20:23:09     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1202.6M
[03/19 20:23:09     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1202.6M
[03/19 20:23:09     39s] Core basic site is core
[03/19 20:23:09     39s] Use non-trimmed site array because memory saving is not enough.
[03/19 20:23:09     39s] SiteArray: non-trimmed site array dimensions = 252 x 2269
[03/19 20:23:09     39s] SiteArray: use 2,322,432 bytes
[03/19 20:23:09     39s] SiteArray: current memory after site array memory allocation 1204.8M
[03/19 20:23:09     39s] SiteArray: FP blocked sites are writable
[03/19 20:23:10     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1204.8M
[03/19 20:23:10     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1204.8M
[03/19 20:23:10     39s] Begin checking placement ... (start mem=1195.6M, init mem=1204.8M)
[03/19 20:23:10     39s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1204.8M
[03/19 20:23:10     39s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1204.8M
[03/19 20:23:10     39s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1204.8M
[03/19 20:23:10     39s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1204.8M
[03/19 20:23:10     39s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1204.8M
[03/19 20:23:10     39s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.070, MEM:1209.8M
[03/19 20:23:10     39s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1209.8M
[03/19 20:23:10     39s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:1209.8M
[03/19 20:23:10     39s] *info: Placed = 26200          (Fixed = 67)
[03/19 20:23:10     39s] *info: Unplaced = 0           
[03/19 20:23:10     39s] Placement Density:61.22%(126022/205844)
[03/19 20:23:10     39s] Placement Density (including fixed std cells):61.22%(126022/205844)
[03/19 20:23:10     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1209.8M
[03/19 20:23:10     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1207.6M
[03/19 20:23:10     39s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1207.6M)
[03/19 20:23:10     39s] OPERPROF: Finished checkPlace at level 1, CPU:0.290, REAL:0.276, MEM:1207.6M
[03/19 20:23:10     39s] 
[03/19 20:23:10     39s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/19 20:23:10     39s] *** Changed status on (78) nets in Clock.
[03/19 20:23:10     39s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1207.6M) ***
[03/19 20:23:10     39s] #Start route 205 clock and analog nets...
[03/19 20:23:10     39s] % Begin globalDetailRoute (date=03/19 20:23:10, mem=945.1M)
[03/19 20:23:10     39s] 
[03/19 20:23:10     39s] globalDetailRoute
[03/19 20:23:10     39s] 
[03/19 20:23:10     39s] #setNanoRouteMode -drouteAutoStop true
[03/19 20:23:10     39s] #setNanoRouteMode -drouteEndIteration 5
[03/19 20:23:10     39s] #setNanoRouteMode -drouteFixAntenna true
[03/19 20:23:10     39s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/19 20:23:10     39s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/19 20:23:10     39s] #setNanoRouteMode -routeSelectedNetOnly false
[03/19 20:23:10     39s] #setNanoRouteMode -routeWithEco true
[03/19 20:23:10     39s] #setNanoRouteMode -routeWithSiDriven true
[03/19 20:23:10     39s] #setNanoRouteMode -routeWithTimingDriven true
[03/19 20:23:10     39s] ### Time Record (globalDetailRoute) is installed.
[03/19 20:23:10     39s] #Start globalDetailRoute on Sun Mar 19 20:23:10 2023
[03/19 20:23:10     39s] #
[03/19 20:23:10     39s] ### Time Record (Pre Callback) is installed.
[03/19 20:23:10     39s] RC Grid backup saved.
[03/19 20:23:10     39s] ### Time Record (Pre Callback) is uninstalled.
[03/19 20:23:10     39s] ### Time Record (DB Import) is installed.
[03/19 20:23:10     39s] ### Time Record (Timing Data Generation) is installed.
[03/19 20:23:10     39s] ### Time Record (Timing Data Generation) is uninstalled.
[03/19 20:23:11     40s] LayerId::1 widthSet size::4
[03/19 20:23:11     40s] LayerId::2 widthSet size::4
[03/19 20:23:11     40s] LayerId::3 widthSet size::4
[03/19 20:23:11     40s] LayerId::4 widthSet size::4
[03/19 20:23:11     40s] LayerId::5 widthSet size::4
[03/19 20:23:11     40s] LayerId::6 widthSet size::4
[03/19 20:23:11     40s] LayerId::7 widthSet size::4
[03/19 20:23:11     40s] LayerId::8 widthSet size::4
[03/19 20:23:11     40s] Skipped RC grid update for preRoute extraction.
[03/19 20:23:11     40s] Initializing multi-corner capacitance tables ... 
[03/19 20:23:11     40s] Initializing multi-corner resistance tables ...
[03/19 20:23:11     40s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308453 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822700 ; wcR: 0.636400 ; newSi: 0.090300 ; pMod: 82 ; 
[03/19 20:23:11     40s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/19 20:23:11     41s] ### Net info: total nets: 27424
[03/19 20:23:11     41s] ### Net info: dirty nets: 1009
[03/19 20:23:11     41s] ### Net info: marked as disconnected nets: 0
[03/19 20:23:11     41s] #num needed restored net=27219
[03/19 20:23:11     41s] #need_extraction net=27219 (total=27424)
[03/19 20:23:11     41s] ### Net info: fully routed nets: 78
[03/19 20:23:11     41s] ### Net info: trivial (< 2 pins) nets: 116
[03/19 20:23:11     41s] ### Net info: unrouted nets: 27230
[03/19 20:23:11     41s] ### Net info: re-extraction nets: 0
[03/19 20:23:11     41s] ### Net info: ignored nets: 0
[03/19 20:23:11     41s] ### Net info: skip routing nets: 27219
[03/19 20:23:12     41s] ### Time Record (DB Import) is uninstalled.
[03/19 20:23:12     41s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/19 20:23:12     41s] #RTESIG:78da8dd13d4fc3400c0660667e8575ed10a4b6d8f7115fd64aac802a60ad52714d23a589
[03/19 20:23:12     41s] #       747719f8f704c418e27af523bfafe4d5fae3e9008aaa1df13621f391e0f9a091c8e01635
[03/19 20:23:12     41s] #       f22355c769f5be57f7abf5cbeb1b5105ea5c7729282872887d1dbf3630a61021859cdbbe
[03/19 20:23:12     41s] #       79f883c6428e6380e2340cdd2cd11ac141d1f6393421ce12e33de03271ba9482bc43f8ed
[03/19 20:23:12     41s] #       bc60889064648c03b23b873f03c5b91beafc8f7495548b0c5b39d26a9691b308ead23697
[03/19 20:23:12     41s] #       e92b29c76933ef3c6ab1954727077a2250d7f0d98e5729b2747224db1b4c79432de68543
[03/19 20:23:12     41s] #       77dff68ae3e9
[03/19 20:23:12     41s] #
[03/19 20:23:12     41s] #Skip comparing routing design signature in db-snapshot flow
[03/19 20:23:12     41s] #RTESIG:78da8dd14d4bc340100660cffd15c3b68708b6ceec4766732d785529eab544dca6813481
[03/19 20:23:12     41s] #       ddcdc17f6f14c14bcc74aef330ef0bb3debc3d1c4051b523de26643e123c1e341219dca2
[03/19 20:23:12     41s] #       46bea7ea38ad5ef76ab5de3c3dbf1055a04e759782822287d8d7f1f30ec61422a49073db
[03/19 20:23:12     41s] #       37b7bfd058c8710c50bc0f43374bb4467050b47d0e4d88b3c4780fb84c9c2ea520ef107e
[03/19 20:23:12     41s] #       3a2f1822241919e380eccee1f74071ea863aff235d25d522c3568eb49a65e42c823ab7cd
[03/19 20:23:12     41s] #       79fa4aca71daccbbd2dabff72d418f5aacefd1c9cd3c11a84bf868c78b14593a3992ed15
[03/19 20:23:12     41s] #       a6bca216f3c2a19b2f63d5f09c
[03/19 20:23:12     41s] #
[03/19 20:23:12     41s] ### Time Record (Global Routing) is installed.
[03/19 20:23:12     41s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:23:12     41s] ### Time Record (Data Preparation) is installed.
[03/19 20:23:12     41s] #Start routing data preparation on Sun Mar 19 20:23:12 2023
[03/19 20:23:12     41s] #
[03/19 20:23:12     41s] #Minimum voltage of a net in the design = 0.000.
[03/19 20:23:12     41s] #Maximum voltage of a net in the design = 1.100.
[03/19 20:23:12     41s] #Voltage range [0.000 - 1.100] has 27422 nets.
[03/19 20:23:12     41s] #Voltage range [0.900 - 1.100] has 1 net.
[03/19 20:23:12     41s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 20:23:12     41s] ### Time Record (Cell Pin Access) is installed.
[03/19 20:23:12     41s] #Restoring pin access data from file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.apa ...
[03/19 20:23:12     41s] #Done restoring pin access data
[03/19 20:23:12     41s] #Initial pin access analysis.
[03/19 20:23:29     59s] #Detail pin access analysis.
[03/19 20:23:29     59s] ### Time Record (Cell Pin Access) is uninstalled.
[03/19 20:23:30     59s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/19 20:23:30     59s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:23:30     59s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:23:30     59s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:23:30     59s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:23:30     59s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:23:30     59s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:23:30     59s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:23:30     60s] #Regenerating Ggrids automatically.
[03/19 20:23:30     60s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/19 20:23:30     60s] #Using automatically generated G-grids.
[03/19 20:23:31     60s] #Done routing data preparation.
[03/19 20:23:31     60s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1043.52 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     60s] ### Time Record (Data Preparation) is uninstalled.
[03/19 20:23:31     60s] ### Time Record (Special Wire Merging) is installed.
[03/19 20:23:31     60s] #Merging special wires: starts on Sun Mar 19 20:23:31 2023 with memory = 1044.13 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     60s] ### Time Record (Special Wire Merging) is uninstalled.
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #Finished routing data preparation on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #Cpu time = 00:00:19
[03/19 20:23:31     60s] #Elapsed time = 00:00:19
[03/19 20:23:31     60s] #Increased memory = 39.52 (MB)
[03/19 20:23:31     60s] #Total memory = 1044.27 (MB)
[03/19 20:23:31     60s] #Peak memory = 1072.12 (MB)
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] ### Time Record (Global Routing) is installed.
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #Start global routing on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #Start global routing initialization on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #Number of eco nets is 69
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] #Start global routing data preparation on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] ### build_merged_routing_blockage_rect_list starts on Sun Mar 19 20:23:31 2023 with memory = 1044.64 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     60s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     60s] #Start routing resource analysis on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     60s] #
[03/19 20:23:31     60s] ### init_is_bin_blocked starts on Sun Mar 19 20:23:31 2023 with memory = 1044.67 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     60s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     60s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar 19 20:23:31 2023 with memory = 1049.07 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### adjust_flow_cap starts on Sun Mar 19 20:23:31 2023 with memory = 1049.30 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### adjust_partial_route_blockage starts on Sun Mar 19 20:23:31 2023 with memory = 1049.30 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### set_via_blocked starts on Sun Mar 19 20:23:31 2023 with memory = 1049.30 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### copy_flow starts on Sun Mar 19 20:23:31 2023 with memory = 1049.30 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] #Routing resource analysis is done on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] ### report_flow_cap starts on Sun Mar 19 20:23:31 2023 with memory = 1049.32 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] #  Resource Analysis:
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 20:23:31     61s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 20:23:31     61s] #  --------------------------------------------------------------
[03/19 20:23:31     61s] #  M1             H        2288          79       24964    66.83%
[03/19 20:23:31     61s] #  M2             V        2285          84       24964     1.26%
[03/19 20:23:31     61s] #  M3             H        2367           0       24964     0.02%
[03/19 20:23:31     61s] #  M4             V        2305          64       24964     0.00%
[03/19 20:23:31     61s] #  M5             H        2367           0       24964     0.00%
[03/19 20:23:31     61s] #  M6             V        2369           0       24964     0.00%
[03/19 20:23:31     61s] #  M7             H         592           0       24964     0.00%
[03/19 20:23:31     61s] #  M8             V         592           0       24964     0.00%
[03/19 20:23:31     61s] #  --------------------------------------------------------------
[03/19 20:23:31     61s] #  Total                  15166       1.19%      199712     8.51%
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] #  205 nets (0.75%) with 1 preferred extra spacing.
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### analyze_m2_tracks starts on Sun Mar 19 20:23:31 2023 with memory = 1049.32 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### report_initial_resource starts on Sun Mar 19 20:23:31 2023 with memory = 1049.33 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### mark_pg_pins_accessibility starts on Sun Mar 19 20:23:31 2023 with memory = 1049.33 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### set_net_region starts on Sun Mar 19 20:23:31 2023 with memory = 1049.33 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] #Global routing data preparation is done on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1049.34 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] ### prepare_level starts on Sun Mar 19 20:23:31 2023 with memory = 1049.36 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init level 1 starts on Sun Mar 19 20:23:31 2023 with memory = 1049.37 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### Level 1 hgrid = 158 X 158
[03/19 20:23:31     61s] ### init level 2 starts on Sun Mar 19 20:23:31 2023 with memory = 1049.41 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### Level 2 hgrid = 40 X 40  (large_net only)
[03/19 20:23:31     61s] ### init level 3 starts on Sun Mar 19 20:23:31 2023 with memory = 1050.60 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### Level 3 hgrid = 10 X 10  (large_net only)
[03/19 20:23:31     61s] ### prepare_level_flow starts on Sun Mar 19 20:23:31 2023 with memory = 1051.08 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init_flow_edge starts on Sun Mar 19 20:23:31 2023 with memory = 1051.08 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### init_flow_edge starts on Sun Mar 19 20:23:31 2023 with memory = 1052.78 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### init_flow_edge starts on Sun Mar 19 20:23:31 2023 with memory = 1052.78 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] #Global routing initialization is done on Sun Mar 19 20:23:31 2023
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1052.78 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] #
[03/19 20:23:31     61s] ### routing large nets 
[03/19 20:23:31     61s] #start global routing iteration 1...
[03/19 20:23:31     61s] ### init_flow_edge starts on Sun Mar 19 20:23:31 2023 with memory = 1052.82 (MB), peak = 1072.12 (MB)
[03/19 20:23:31     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/19 20:23:31     61s] ### routing at level 3 (topmost level) iter 0
[03/19 20:23:32     61s] ### routing at level 2 iter 0 for 0 hboxes
[03/19 20:23:32     61s] ### routing at level 1 iter 0 for 0 hboxes
[03/19 20:23:32     62s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1088.68 (MB), peak = 1088.79 (MB)
[03/19 20:23:32     62s] #
[03/19 20:23:32     62s] #start global routing iteration 2...
[03/19 20:23:32     62s] ### init_flow_edge starts on Sun Mar 19 20:23:32 2023 with memory = 1088.81 (MB), peak = 1088.81 (MB)
[03/19 20:23:32     62s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:32     62s] ### cal_flow starts on Sun Mar 19 20:23:32 2023 with memory = 1088.81 (MB), peak = 1088.81 (MB)
[03/19 20:23:32     62s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:32     62s] ### routing at level 1 (topmost level) iter 0
[03/19 20:23:33     62s] ### measure_qor starts on Sun Mar 19 20:23:33 2023 with memory = 1089.68 (MB), peak = 1089.68 (MB)
[03/19 20:23:33     62s] ### measure_congestion starts on Sun Mar 19 20:23:33 2023 with memory = 1089.68 (MB), peak = 1089.68 (MB)
[03/19 20:23:33     62s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.69 (MB), peak = 1089.69 (MB)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #start global routing iteration 3...
[03/19 20:23:33     62s] ### routing at level 1 (topmost level) iter 1
[03/19 20:23:33     62s] ### measure_qor starts on Sun Mar 19 20:23:33 2023 with memory = 1089.73 (MB), peak = 1089.73 (MB)
[03/19 20:23:33     62s] ### measure_congestion starts on Sun Mar 19 20:23:33 2023 with memory = 1089.73 (MB), peak = 1089.73 (MB)
[03/19 20:23:33     62s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.73 (MB), peak = 1089.73 (MB)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] ### route_end starts on Sun Mar 19 20:23:33 2023 with memory = 1089.73 (MB), peak = 1089.73 (MB)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
[03/19 20:23:33     62s] #Total number of nets with skipped attribute = 27103 (skipped).
[03/19 20:23:33     62s] #Total number of routable nets = 205.
[03/19 20:23:33     62s] #Total number of nets in the design = 27424.
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #196 routable nets have only global wires.
[03/19 20:23:33     62s] #9 routable nets have only detail routed wires.
[03/19 20:23:33     62s] #27103 skipped nets have only detail routed wires.
[03/19 20:23:33     62s] #196 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:23:33     62s] #9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #Routed net constraints summary:
[03/19 20:23:33     62s] #------------------------------------------------
[03/19 20:23:33     62s] #        Rules   Pref Extra Space   Unconstrained  
[03/19 20:23:33     62s] #------------------------------------------------
[03/19 20:23:33     62s] #      Default                196               0  
[03/19 20:23:33     62s] #------------------------------------------------
[03/19 20:23:33     62s] #        Total                196               0  
[03/19 20:23:33     62s] #------------------------------------------------
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #Routing constraints summary of the whole design:
[03/19 20:23:33     62s] #-------------------------------------------------------------------------------
[03/19 20:23:33     62s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/19 20:23:33     62s] #-------------------------------------------------------------------------------
[03/19 20:23:33     62s] #      Default                205           39                33           27064  
[03/19 20:23:33     62s] #-------------------------------------------------------------------------------
[03/19 20:23:33     62s] #        Total                205           39                33           27064  
[03/19 20:23:33     62s] #-------------------------------------------------------------------------------
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] ### cal_base_flow starts on Sun Mar 19 20:23:33 2023 with memory = 1089.77 (MB), peak = 1089.77 (MB)
[03/19 20:23:33     62s] ### init_flow_edge starts on Sun Mar 19 20:23:33 2023 with memory = 1089.77 (MB), peak = 1089.77 (MB)
[03/19 20:23:33     62s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### cal_flow starts on Sun Mar 19 20:23:33 2023 with memory = 1089.77 (MB), peak = 1089.77 (MB)
[03/19 20:23:33     62s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### report_overcon starts on Sun Mar 19 20:23:33 2023 with memory = 1089.77 (MB), peak = 1089.77 (MB)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #                 OverCon          
[03/19 20:23:33     62s] #                  #Gcell    %Gcell
[03/19 20:23:33     62s] #     Layer           (1)   OverCon  Flow/Cap
[03/19 20:23:33     62s] #  ----------------------------------------------
[03/19 20:23:33     62s] #  M1            0(0.00%)   (0.00%)     0.51  
[03/19 20:23:33     62s] #  M2            0(0.00%)   (0.00%)     0.02  
[03/19 20:23:33     62s] #  M3            0(0.00%)   (0.00%)     0.01  
[03/19 20:23:33     62s] #  M4            0(0.00%)   (0.00%)     0.00  
[03/19 20:23:33     62s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/19 20:23:33     62s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/19 20:23:33     62s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/19 20:23:33     62s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/19 20:23:33     62s] #  ----------------------------------------------
[03/19 20:23:33     62s] #     Total      0(0.00%)   (0.00%)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/19 20:23:33     62s] #  Overflow after GR: 0.00% H + 0.00% V
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### cal_base_flow starts on Sun Mar 19 20:23:33 2023 with memory = 1089.79 (MB), peak = 1089.79 (MB)
[03/19 20:23:33     62s] ### init_flow_edge starts on Sun Mar 19 20:23:33 2023 with memory = 1089.79 (MB), peak = 1089.79 (MB)
[03/19 20:23:33     62s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### cal_flow starts on Sun Mar 19 20:23:33 2023 with memory = 1089.79 (MB), peak = 1089.79 (MB)
[03/19 20:23:33     62s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### export_cong_map starts on Sun Mar 19 20:23:33 2023 with memory = 1089.79 (MB), peak = 1089.79 (MB)
[03/19 20:23:33     62s] ### PDZT_Export::export_cong_map starts on Sun Mar 19 20:23:33 2023 with memory = 1089.80 (MB), peak = 1089.80 (MB)
[03/19 20:23:33     62s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### import_cong_map starts on Sun Mar 19 20:23:33 2023 with memory = 1089.80 (MB), peak = 1089.80 (MB)
[03/19 20:23:33     62s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### update starts on Sun Mar 19 20:23:33 2023 with memory = 1089.80 (MB), peak = 1089.80 (MB)
[03/19 20:23:33     62s] #Complete Global Routing.
[03/19 20:23:33     62s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:23:33     62s] #Total wire length = 28798 um.
[03/19 20:23:33     62s] #Total half perimeter of net bounding box = 11101 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M1 = 0 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M2 = 421 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M3 = 14301 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M4 = 13697 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M5 = 346 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M6 = 33 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M7 = 0 um.
[03/19 20:23:33     62s] #Total wire length on LAYER M8 = 0 um.
[03/19 20:23:33     62s] #Total number of vias = 20246
[03/19 20:23:33     62s] #Total number of multi-cut vias = 48 (  0.2%)
[03/19 20:23:33     62s] #Total number of single cut vias = 20198 ( 99.8%)
[03/19 20:23:33     62s] #Up-Via Summary (total 20246):
[03/19 20:23:33     62s] #                   single-cut          multi-cut      Total
[03/19 20:23:33     62s] #-----------------------------------------------------------
[03/19 20:23:33     62s] # M1              6643 ( 99.3%)        48 (  0.7%)       6691
[03/19 20:23:33     62s] # M2              6555 (100.0%)         0 (  0.0%)       6555
[03/19 20:23:33     62s] # M3              6884 (100.0%)         0 (  0.0%)       6884
[03/19 20:23:33     62s] # M4               103 (100.0%)         0 (  0.0%)        103
[03/19 20:23:33     62s] # M5                13 (100.0%)         0 (  0.0%)         13
[03/19 20:23:33     62s] #-----------------------------------------------------------
[03/19 20:23:33     62s] #                20198 ( 99.8%)        48 (  0.2%)      20246 
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #Total number of involved priority nets 196
[03/19 20:23:33     62s] #Maximum src to sink distance for priority net 392.9
[03/19 20:23:33     62s] #Average of max src_to_sink distance for priority net 43.5
[03/19 20:23:33     62s] #Average of ave src_to_sink distance for priority net 26.8
[03/19 20:23:33     62s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### report_overcon starts on Sun Mar 19 20:23:33 2023 with memory = 1089.82 (MB), peak = 1089.82 (MB)
[03/19 20:23:33     62s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### report_overcon starts on Sun Mar 19 20:23:33 2023 with memory = 1089.82 (MB), peak = 1089.82 (MB)
[03/19 20:23:33     62s] #Max overcon = 0 track.
[03/19 20:23:33     62s] #Total overcon = 0.00%.
[03/19 20:23:33     62s] #Worst layer Gcell overcon rate = 0.00%.
[03/19 20:23:33     62s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #Global routing statistics:
[03/19 20:23:33     62s] #Cpu time = 00:00:02
[03/19 20:23:33     62s] #Elapsed time = 00:00:02
[03/19 20:23:33     62s] #Increased memory = 45.47 (MB)
[03/19 20:23:33     62s] #Total memory = 1089.82 (MB)
[03/19 20:23:33     62s] #Peak memory = 1089.82 (MB)
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #Finished global routing on Sun Mar 19 20:23:33 2023
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] #
[03/19 20:23:33     62s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:23:33     62s] ### Time Record (Track Assignment) is installed.
[03/19 20:23:33     62s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:23:33     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.65 (MB), peak = 1089.82 (MB)
[03/19 20:23:33     62s] ### Time Record (Track Assignment) is installed.
[03/19 20:23:33     62s] #Start Track Assignment.
[03/19 20:23:33     63s] #Done with 583 horizontal wires in 2 hboxes and 208 vertical wires in 2 hboxes.
[03/19 20:23:34     63s] #Done with 7 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[03/19 20:23:34     63s] #Complete Track Assignment.
[03/19 20:23:34     63s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:23:34     63s] #Total wire length = 30368 um.
[03/19 20:23:34     63s] #Total half perimeter of net bounding box = 11101 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M1 = 383 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M2 = 424 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M3 = 15341 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M4 = 13840 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M5 = 346 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M6 = 33 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M7 = 0 um.
[03/19 20:23:34     63s] #Total wire length on LAYER M8 = 0 um.
[03/19 20:23:34     63s] #Total number of vias = 20246
[03/19 20:23:34     63s] #Total number of multi-cut vias = 48 (  0.2%)
[03/19 20:23:34     63s] #Total number of single cut vias = 20198 ( 99.8%)
[03/19 20:23:34     63s] #Up-Via Summary (total 20246):
[03/19 20:23:34     63s] #                   single-cut          multi-cut      Total
[03/19 20:23:34     63s] #-----------------------------------------------------------
[03/19 20:23:34     63s] # M1              6643 ( 99.3%)        48 (  0.7%)       6691
[03/19 20:23:34     63s] # M2              6555 (100.0%)         0 (  0.0%)       6555
[03/19 20:23:34     63s] # M3              6884 (100.0%)         0 (  0.0%)       6884
[03/19 20:23:34     63s] # M4               103 (100.0%)         0 (  0.0%)        103
[03/19 20:23:34     63s] # M5                13 (100.0%)         0 (  0.0%)         13
[03/19 20:23:34     63s] #-----------------------------------------------------------
[03/19 20:23:34     63s] #                20198 ( 99.8%)        48 (  0.2%)      20246 
[03/19 20:23:34     63s] #
[03/19 20:23:34     63s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:23:34     63s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1068.43 (MB), peak = 1089.82 (MB)
[03/19 20:23:34     63s] #
[03/19 20:23:34     63s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/19 20:23:34     63s] #Cpu time = 00:00:22
[03/19 20:23:34     63s] #Elapsed time = 00:00:22
[03/19 20:23:34     63s] #Increased memory = 63.84 (MB)
[03/19 20:23:34     63s] #Total memory = 1068.45 (MB)
[03/19 20:23:34     63s] #Peak memory = 1089.82 (MB)
[03/19 20:23:34     63s] ### Time Record (Detail Routing) is installed.
[03/19 20:23:34     63s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:23:34     64s] #
[03/19 20:23:34     64s] #Start Detail Routing..
[03/19 20:23:34     64s] #start initial detail routing ...
[03/19 20:23:35     64s] ### Design has 34 dirty nets, 32687 dirty-areas)
[03/19 20:24:20    109s] # ECO: 21.0% of the total area was rechecked for DRC, and 47.6% required routing.
[03/19 20:24:20    110s] #   number of violations = 0
[03/19 20:24:20    110s] #26133 out of 26200 instances (99.7%) need to be verified(marked ipoed), dirty area = 66.1%.
[03/19 20:24:28    117s] #   number of violations = 0
[03/19 20:24:28    117s] #cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1087.77 (MB), peak = 1103.01 (MB)
[03/19 20:24:28    117s] #Complete Detail Routing.
[03/19 20:24:28    117s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:24:28    117s] #Total wire length = 29756 um.
[03/19 20:24:28    117s] #Total half perimeter of net bounding box = 11101 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M1 = 80 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M2 = 4183 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M3 = 13952 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M4 = 11421 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M5 = 87 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M6 = 33 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M7 = 0 um.
[03/19 20:24:28    117s] #Total wire length on LAYER M8 = 0 um.
[03/19 20:24:28    117s] #Total number of vias = 17733
[03/19 20:24:28    117s] #Total number of multi-cut vias = 130 (  0.7%)
[03/19 20:24:28    117s] #Total number of single cut vias = 17603 ( 99.3%)
[03/19 20:24:28    117s] #Up-Via Summary (total 17733):
[03/19 20:24:28    117s] #                   single-cut          multi-cut      Total
[03/19 20:24:28    117s] #-----------------------------------------------------------
[03/19 20:24:28    117s] # M1              6749 ( 98.1%)       130 (  1.9%)       6879
[03/19 20:24:28    117s] # M2              5949 (100.0%)         0 (  0.0%)       5949
[03/19 20:24:28    117s] # M3              4853 (100.0%)         0 (  0.0%)       4853
[03/19 20:24:28    117s] # M4                39 (100.0%)         0 (  0.0%)         39
[03/19 20:24:28    117s] # M5                13 (100.0%)         0 (  0.0%)         13
[03/19 20:24:28    117s] #-----------------------------------------------------------
[03/19 20:24:28    117s] #                17603 ( 99.3%)       130 (  0.7%)      17733 
[03/19 20:24:28    117s] #
[03/19 20:24:28    117s] #Total number of DRC violations = 0
[03/19 20:24:28    117s] ### Time Record (Detail Routing) is uninstalled.
[03/19 20:24:28    117s] #Cpu time = 00:00:54
[03/19 20:24:28    117s] #Elapsed time = 00:00:54
[03/19 20:24:28    117s] #Increased memory = -7.58 (MB)
[03/19 20:24:28    117s] #Total memory = 1060.88 (MB)
[03/19 20:24:28    117s] #Peak memory = 1103.01 (MB)
[03/19 20:24:28    117s] ### Time Record (Antenna Fixing) is installed.
[03/19 20:24:28    117s] #
[03/19 20:24:28    117s] #start routing for process antenna violation fix ...
[03/19 20:24:28    118s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:24:29    118s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1062.94 (MB), peak = 1103.01 (MB)
[03/19 20:24:29    118s] #
[03/19 20:24:29    118s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:24:29    118s] #Total wire length = 29756 um.
[03/19 20:24:29    118s] #Total half perimeter of net bounding box = 11101 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M1 = 80 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M2 = 4183 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M3 = 13952 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M4 = 11421 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M5 = 87 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M6 = 33 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M7 = 0 um.
[03/19 20:24:29    118s] #Total wire length on LAYER M8 = 0 um.
[03/19 20:24:29    118s] #Total number of vias = 17733
[03/19 20:24:29    118s] #Total number of multi-cut vias = 130 (  0.7%)
[03/19 20:24:29    118s] #Total number of single cut vias = 17603 ( 99.3%)
[03/19 20:24:29    118s] #Up-Via Summary (total 17733):
[03/19 20:24:29    118s] #                   single-cut          multi-cut      Total
[03/19 20:24:29    118s] #-----------------------------------------------------------
[03/19 20:24:29    118s] # M1              6749 ( 98.1%)       130 (  1.9%)       6879
[03/19 20:24:29    118s] # M2              5949 (100.0%)         0 (  0.0%)       5949
[03/19 20:24:29    118s] # M3              4853 (100.0%)         0 (  0.0%)       4853
[03/19 20:24:29    118s] # M4                39 (100.0%)         0 (  0.0%)         39
[03/19 20:24:29    118s] # M5                13 (100.0%)         0 (  0.0%)         13
[03/19 20:24:29    118s] #-----------------------------------------------------------
[03/19 20:24:29    118s] #                17603 ( 99.3%)       130 (  0.7%)      17733 
[03/19 20:24:29    118s] #
[03/19 20:24:29    118s] #Total number of DRC violations = 0
[03/19 20:24:29    118s] #Total number of net violated process antenna rule = 0
[03/19 20:24:29    118s] #
[03/19 20:24:29    119s] #
[03/19 20:24:29    119s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:24:29    119s] #Total wire length = 29756 um.
[03/19 20:24:29    119s] #Total half perimeter of net bounding box = 11101 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M1 = 80 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M2 = 4183 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M3 = 13952 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M4 = 11421 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M5 = 87 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M6 = 33 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M7 = 0 um.
[03/19 20:24:29    119s] #Total wire length on LAYER M8 = 0 um.
[03/19 20:24:29    119s] #Total number of vias = 17733
[03/19 20:24:29    119s] #Total number of multi-cut vias = 130 (  0.7%)
[03/19 20:24:29    119s] #Total number of single cut vias = 17603 ( 99.3%)
[03/19 20:24:29    119s] #Up-Via Summary (total 17733):
[03/19 20:24:29    119s] #                   single-cut          multi-cut      Total
[03/19 20:24:29    119s] #-----------------------------------------------------------
[03/19 20:24:29    119s] # M1              6749 ( 98.1%)       130 (  1.9%)       6879
[03/19 20:24:29    119s] # M2              5949 (100.0%)         0 (  0.0%)       5949
[03/19 20:24:29    119s] # M3              4853 (100.0%)         0 (  0.0%)       4853
[03/19 20:24:29    119s] # M4                39 (100.0%)         0 (  0.0%)         39
[03/19 20:24:29    119s] # M5                13 (100.0%)         0 (  0.0%)         13
[03/19 20:24:29    119s] #-----------------------------------------------------------
[03/19 20:24:29    119s] #                17603 ( 99.3%)       130 (  0.7%)      17733 
[03/19 20:24:29    119s] #
[03/19 20:24:29    119s] #Total number of DRC violations = 0
[03/19 20:24:29    119s] #Total number of net violated process antenna rule = 0
[03/19 20:24:29    119s] #
[03/19 20:24:29    119s] ### Time Record (Antenna Fixing) is uninstalled.
[03/19 20:24:29    119s] #detailRoute Statistics:
[03/19 20:24:29    119s] #Cpu time = 00:00:56
[03/19 20:24:29    119s] #Elapsed time = 00:00:55
[03/19 20:24:29    119s] #Increased memory = -5.24 (MB)
[03/19 20:24:29    119s] #Total memory = 1063.21 (MB)
[03/19 20:24:29    119s] #Peak memory = 1103.01 (MB)
[03/19 20:24:29    119s] #Skip updating routing design signature in db-snapshot flow
[03/19 20:24:29    119s] ### Time Record (DB Export) is installed.
[03/19 20:24:29    119s] ### Time Record (DB Export) is uninstalled.
[03/19 20:24:29    119s] ### Time Record (Post Callback) is installed.
[03/19 20:24:29    119s] ### Time Record (Post Callback) is uninstalled.
[03/19 20:24:29    119s] #
[03/19 20:24:29    119s] #globalDetailRoute statistics:
[03/19 20:24:29    119s] #Cpu time = 00:01:20
[03/19 20:24:29    119s] #Elapsed time = 00:01:20
[03/19 20:24:29    119s] #Increased memory = 93.63 (MB)
[03/19 20:24:29    119s] #Total memory = 1038.78 (MB)
[03/19 20:24:29    119s] #Peak memory = 1103.01 (MB)
[03/19 20:24:29    119s] #Number of warnings = 1
[03/19 20:24:29    119s] #Total number of warnings = 1
[03/19 20:24:29    119s] #Number of fails = 0
[03/19 20:24:29    119s] #Total number of fails = 0
[03/19 20:24:29    119s] #Complete globalDetailRoute on Sun Mar 19 20:24:29 2023
[03/19 20:24:29    119s] #
[03/19 20:24:29    119s] ### Time Record (globalDetailRoute) is uninstalled.
[03/19 20:24:29    119s] % End globalDetailRoute (date=03/19 20:24:29, total cpu=0:01:20, real=0:01:19, peak res=1103.0M, current mem=1038.6M)
[03/19 20:24:29    119s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/19 20:24:29    119s] % Begin globalDetailRoute (date=03/19 20:24:29, mem=1038.6M)
[03/19 20:24:29    119s] 
[03/19 20:24:29    119s] globalDetailRoute
[03/19 20:24:29    119s] 
[03/19 20:24:29    119s] #setNanoRouteMode -drouteAutoStop true
[03/19 20:24:29    119s] #setNanoRouteMode -drouteFixAntenna true
[03/19 20:24:29    119s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/19 20:24:29    119s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/19 20:24:29    119s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/19 20:24:29    119s] #setNanoRouteMode -routeSelectedNetOnly false
[03/19 20:24:29    119s] #setNanoRouteMode -routeWithSiDriven true
[03/19 20:24:29    119s] #setNanoRouteMode -routeWithTimingDriven true
[03/19 20:24:29    119s] ### Time Record (globalDetailRoute) is installed.
[03/19 20:24:29    119s] #Start globalDetailRoute on Sun Mar 19 20:24:29 2023
[03/19 20:24:29    119s] #
[03/19 20:24:29    119s] ### Time Record (Pre Callback) is installed.
[03/19 20:24:29    119s] Saved RC grid cleaned up.
[03/19 20:24:29    119s] ### Time Record (Pre Callback) is uninstalled.
[03/19 20:24:29    119s] ### Time Record (DB Import) is installed.
[03/19 20:24:29    119s] ### Time Record (Timing Data Generation) is installed.
[03/19 20:24:29    119s] #Generating timing data, please wait...
[03/19 20:24:29    119s] #27308 total nets, 205 already routed, 205 will ignore in trialRoute
[03/19 20:24:29    119s] ### run_trial_route starts on Sun Mar 19 20:24:29 2023 with memory = 1015.64 (MB), peak = 1103.01 (MB)
[03/19 20:24:31    120s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.0 GB, peak:1.1 GB
[03/19 20:24:31    120s] ### dump_timing_file starts on Sun Mar 19 20:24:31 2023 with memory = 1047.04 (MB), peak = 1103.01 (MB)
[03/19 20:24:31    120s] ### extractRC starts on Sun Mar 19 20:24:31 2023 with memory = 1047.04 (MB), peak = 1103.01 (MB)
[03/19 20:24:31    120s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:24:31    121s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.0 GB, peak:1.1 GB
[03/19 20:24:31    121s] #Dump tif for version 2.1
[03/19 20:24:32    122s] Start AAE Lib Loading. (MEM=1367.91)
[03/19 20:24:32    122s] End AAE Lib Loading. (MEM=1396.53 CPU=0:00:00.0 Real=0:00:00.0)
[03/19 20:24:32    122s] End AAE Lib Interpolated Model. (MEM=1396.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:24:33    122s] First Iteration Infinite Tw... 
[03/19 20:24:37    127s] Total number of fetched objects 27325
[03/19 20:24:37    127s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 20:24:37    127s] End delay calculation. (MEM=1483.3 CPU=0:00:04.0 REAL=0:00:03.0)
[03/19 20:24:41    130s] #Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1104.54 (MB), peak = 1114.05 (MB)
[03/19 20:24:41    130s] ### dump_timing_file cpu:00:00:10, real:00:00:10, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:41    130s] #Done generating timing data.
[03/19 20:24:41    130s] ### Time Record (Timing Data Generation) is uninstalled.
[03/19 20:24:41    130s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/19 20:24:41    131s] ### Net info: total nets: 27424
[03/19 20:24:41    131s] ### Net info: dirty nets: 0
[03/19 20:24:41    131s] ### Net info: marked as disconnected nets: 0
[03/19 20:24:41    131s] #num needed restored net=0
[03/19 20:24:41    131s] #need_extraction net=0 (total=27424)
[03/19 20:24:41    131s] ### Net info: fully routed nets: 205
[03/19 20:24:41    131s] ### Net info: trivial (< 2 pins) nets: 116
[03/19 20:24:41    131s] ### Net info: unrouted nets: 27103
[03/19 20:24:41    131s] ### Net info: re-extraction nets: 0
[03/19 20:24:41    131s] ### Net info: ignored nets: 0
[03/19 20:24:41    131s] ### Net info: skip routing nets: 0
[03/19 20:24:42    131s] #Start reading timing information from file .timing_file_18060.tif.gz ...
[03/19 20:24:42    131s] #Read in timing information for 195 ports, 26200 instances from timing file .timing_file_18060.tif.gz.
[03/19 20:24:42    131s] ### Time Record (DB Import) is uninstalled.
[03/19 20:24:42    131s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/19 20:24:42    131s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/19 20:24:42    131s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/19 20:24:42    131s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/19 20:24:42    131s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/19 20:24:42    131s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/19 20:24:42    131s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/19 20:24:42    131s] #       c5c51a
[03/19 20:24:42    131s] #
[03/19 20:24:42    132s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/19 20:24:42    132s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/19 20:24:42    132s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/19 20:24:42    132s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/19 20:24:42    132s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/19 20:24:42    132s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/19 20:24:42    132s] #       915acf88eebe00bc51d1cd
[03/19 20:24:42    132s] #
[03/19 20:24:42    132s] ### Time Record (Global Routing) is installed.
[03/19 20:24:42    132s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:24:42    132s] ### Time Record (Data Preparation) is installed.
[03/19 20:24:42    132s] #Start routing data preparation on Sun Mar 19 20:24:42 2023
[03/19 20:24:42    132s] #
[03/19 20:24:42    132s] #Minimum voltage of a net in the design = 0.000.
[03/19 20:24:42    132s] #Maximum voltage of a net in the design = 1.100.
[03/19 20:24:42    132s] #Voltage range [0.000 - 1.100] has 27422 nets.
[03/19 20:24:42    132s] #Voltage range [0.900 - 1.100] has 1 net.
[03/19 20:24:42    132s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 20:24:42    132s] ### Time Record (Cell Pin Access) is installed.
[03/19 20:24:42    132s] #Initial pin access analysis.
[03/19 20:24:42    132s] #Detail pin access analysis.
[03/19 20:24:42    132s] ### Time Record (Cell Pin Access) is uninstalled.
[03/19 20:24:43    132s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/19 20:24:43    132s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:24:43    132s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:24:43    132s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:24:43    132s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:24:43    132s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:24:43    132s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:24:43    132s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:24:43    132s] #Regenerating Ggrids automatically.
[03/19 20:24:43    132s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/19 20:24:43    132s] #Using automatically generated G-grids.
[03/19 20:24:44    133s] #Done routing data preparation.
[03/19 20:24:44    133s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1122.09 (MB), peak = 1122.28 (MB)
[03/19 20:24:44    133s] ### Time Record (Data Preparation) is uninstalled.
[03/19 20:24:44    133s] ### Time Record (Special Wire Merging) is installed.
[03/19 20:24:44    133s] #Merging special wires: starts on Sun Mar 19 20:24:44 2023 with memory = 1122.61 (MB), peak = 1122.61 (MB)
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    133s] ### Time Record (Special Wire Merging) is uninstalled.
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #Finished routing data preparation on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #Cpu time = 00:00:02
[03/19 20:24:44    133s] #Elapsed time = 00:00:02
[03/19 20:24:44    133s] #Increased memory = 11.77 (MB)
[03/19 20:24:44    133s] #Total memory = 1122.71 (MB)
[03/19 20:24:44    133s] #Peak memory = 1122.72 (MB)
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] ### Time Record (Global Routing) is installed.
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #Start global routing on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #Start global routing initialization on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #Number of eco nets is 0
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] #Start global routing data preparation on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] ### build_merged_routing_blockage_rect_list starts on Sun Mar 19 20:24:44 2023 with memory = 1122.81 (MB), peak = 1122.81 (MB)
[03/19 20:24:44    133s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    133s] #Start routing resource analysis on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    133s] #
[03/19 20:24:44    133s] ### init_is_bin_blocked starts on Sun Mar 19 20:24:44 2023 with memory = 1122.81 (MB), peak = 1122.81 (MB)
[03/19 20:24:44    133s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    133s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar 19 20:24:44 2023 with memory = 1127.18 (MB), peak = 1127.18 (MB)
[03/19 20:24:44    134s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### adjust_flow_cap starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### adjust_partial_route_blockage starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### set_via_blocked starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### copy_flow starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] #Routing resource analysis is done on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] ### report_flow_cap starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] #  Resource Analysis:
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 20:24:44    134s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 20:24:44    134s] #  --------------------------------------------------------------
[03/19 20:24:44    134s] #  M1             H        2288          79       24964    66.83%
[03/19 20:24:44    134s] #  M2             V        2285          84       24964     1.26%
[03/19 20:24:44    134s] #  M3             H        2367           0       24964     0.02%
[03/19 20:24:44    134s] #  M4             V        2305          64       24964     0.00%
[03/19 20:24:44    134s] #  M5             H        2367           0       24964     0.00%
[03/19 20:24:44    134s] #  M6             V        2369           0       24964     0.00%
[03/19 20:24:44    134s] #  M7             H         592           0       24964     0.00%
[03/19 20:24:44    134s] #  M8             V         592           0       24964     0.00%
[03/19 20:24:44    134s] #  --------------------------------------------------------------
[03/19 20:24:44    134s] #  Total                  15166       1.19%      199712     8.51%
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #  205 nets (0.75%) with 1 preferred extra spacing.
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### analyze_m2_tracks starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### report_initial_resource starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### mark_pg_pins_accessibility starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### set_net_region starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #Global routing data preparation is done on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] ### prepare_level starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### init level 1 starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### Level 1 hgrid = 158 X 158
[03/19 20:24:44    134s] ### prepare_level_flow starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #Global routing initialization is done on Sun Mar 19 20:24:44 2023
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] #
[03/19 20:24:44    134s] #start global routing iteration 1...
[03/19 20:24:44    134s] ### init_flow_edge starts on Sun Mar 19 20:24:44 2023 with memory = 1127.29 (MB), peak = 1127.29 (MB)
[03/19 20:24:44    134s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/19 20:24:44    134s] ### routing at level 1 (topmost level) iter 0
[03/19 20:24:54    144s] ### measure_qor starts on Sun Mar 19 20:24:54 2023 with memory = 1208.55 (MB), peak = 1208.55 (MB)
[03/19 20:24:54    144s] ### measure_congestion starts on Sun Mar 19 20:24:54 2023 with memory = 1208.55 (MB), peak = 1208.55 (MB)
[03/19 20:24:54    144s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:54    144s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:54    144s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1208.55 (MB), peak = 1208.55 (MB)
[03/19 20:24:54    144s] #
[03/19 20:24:54    144s] #start global routing iteration 2...
[03/19 20:24:54    144s] ### routing at level 1 (topmost level) iter 1
[03/19 20:24:58    148s] ### measure_qor starts on Sun Mar 19 20:24:58 2023 with memory = 1217.84 (MB), peak = 1217.84 (MB)
[03/19 20:24:58    148s] ### measure_congestion starts on Sun Mar 19 20:24:58 2023 with memory = 1217.84 (MB), peak = 1217.84 (MB)
[03/19 20:24:58    148s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:58    148s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:58    148s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1217.84 (MB), peak = 1217.84 (MB)
[03/19 20:24:58    148s] #
[03/19 20:24:58    148s] ### route_end starts on Sun Mar 19 20:24:58 2023 with memory = 1217.84 (MB), peak = 1217.84 (MB)
[03/19 20:24:58    148s] #
[03/19 20:24:58    148s] #Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
[03/19 20:24:58    148s] #Total number of routable nets = 27308.
[03/19 20:24:58    148s] #Total number of nets in the design = 27424.
[03/19 20:24:58    148s] #
[03/19 20:24:58    148s] #27103 routable nets have only global wires.
[03/19 20:24:58    148s] #205 routable nets have only detail routed wires.
[03/19 20:24:58    148s] #39 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:24:58    148s] #205 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:24:58    148s] #
[03/19 20:24:58    148s] #Routed nets constraints summary:
[03/19 20:24:58    148s] #------------------------------------------------------------
[03/19 20:24:58    148s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/19 20:24:58    148s] #------------------------------------------------------------
[03/19 20:24:58    148s] #      Default           39                33           27064  
[03/19 20:24:58    148s] #------------------------------------------------------------
[03/19 20:24:58    148s] #        Total           39                33           27064  
[03/19 20:24:58    148s] #------------------------------------------------------------
[03/19 20:24:58    148s] #
[03/19 20:24:58    148s] #Routing constraints summary of the whole design:
[03/19 20:24:58    148s] #-------------------------------------------------------------------------------
[03/19 20:24:58    148s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/19 20:24:58    148s] #-------------------------------------------------------------------------------
[03/19 20:24:58    148s] #      Default                205           39                33           27064  
[03/19 20:24:58    148s] #-------------------------------------------------------------------------------
[03/19 20:24:58    148s] #        Total                205           39                33           27064  
[03/19 20:24:58    148s] #-------------------------------------------------------------------------------
[03/19 20:24:58    148s] #
[03/19 20:24:58    148s] ### cal_base_flow starts on Sun Mar 19 20:24:58 2023 with memory = 1217.84 (MB), peak = 1217.84 (MB)
[03/19 20:24:58    148s] ### init_flow_edge starts on Sun Mar 19 20:24:58 2023 with memory = 1217.84 (MB), peak = 1217.84 (MB)
[03/19 20:24:58    148s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:58    148s] ### cal_flow starts on Sun Mar 19 20:24:58 2023 with memory = 1219.00 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### report_overcon starts on Sun Mar 19 20:24:59 2023 with memory = 1219.00 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] #                 OverCon       OverCon       OverCon       OverCon          
[03/19 20:24:59    148s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/19 20:24:59    148s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[03/19 20:24:59    148s] #  ----------------------------------------------------------------------------------------
[03/19 20:24:59    148s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.51  
[03/19 20:24:59    148s] #  M2           51(0.21%)     29(0.12%)     10(0.04%)      4(0.02%)   (0.38%)     0.32  
[03/19 20:24:59    148s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[03/19 20:24:59    148s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[03/19 20:24:59    148s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/19 20:24:59    148s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/19 20:24:59    148s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/19 20:24:59    148s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/19 20:24:59    148s] #  ----------------------------------------------------------------------------------------
[03/19 20:24:59    148s] #     Total     51(0.03%)     29(0.02%)     10(0.01%)      4(0.00%)   (0.05%)
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[03/19 20:24:59    148s] #  Overflow after GR: 0.00% H + 0.05% V
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### cal_base_flow starts on Sun Mar 19 20:24:59 2023 with memory = 1219.00 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] ### init_flow_edge starts on Sun Mar 19 20:24:59 2023 with memory = 1219.00 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### cal_flow starts on Sun Mar 19 20:24:59 2023 with memory = 1219.01 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### export_cong_map starts on Sun Mar 19 20:24:59 2023 with memory = 1219.01 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] ### PDZT_Export::export_cong_map starts on Sun Mar 19 20:24:59 2023 with memory = 1219.01 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### import_cong_map starts on Sun Mar 19 20:24:59 2023 with memory = 1219.01 (MB), peak = 1219.01 (MB)
[03/19 20:24:59    148s] #Hotspot report including placement blocked areas
[03/19 20:24:59    148s] OPERPROF: Starting HotSpotCal at level 1, MEM:1531.2M
[03/19 20:24:59    148s] [hotspot] +------------+---------------+---------------+
[03/19 20:24:59    148s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/19 20:24:59    148s] [hotspot] +------------+---------------+---------------+
[03/19 20:24:59    148s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] |    M2(V)   |          0.44 |          0.44 |
[03/19 20:24:59    148s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] +------------+---------------+---------------+
[03/19 20:24:59    148s] [hotspot] |   worst    | (M2)     0.44 | (M2)     0.44 |
[03/19 20:24:59    148s] [hotspot] +------------+---------------+---------------+
[03/19 20:24:59    148s] [hotspot] | all layers |          0.00 |          0.00 |
[03/19 20:24:59    148s] [hotspot] +------------+---------------+---------------+
[03/19 20:24:59    148s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/19 20:24:59    148s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/19 20:24:59    148s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/19 20:24:59    148s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.048, MEM:1531.2M
[03/19 20:24:59    148s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### update starts on Sun Mar 19 20:24:59 2023 with memory = 1219.19 (MB), peak = 1219.19 (MB)
[03/19 20:24:59    148s] #Complete Global Routing.
[03/19 20:24:59    148s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:24:59    148s] #Total wire length = 438231 um.
[03/19 20:24:59    148s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M1 = 536 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M2 = 153157 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M3 = 180927 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M4 = 86430 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M5 = 9123 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M6 = 630 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M7 = 3669 um.
[03/19 20:24:59    148s] #Total wire length on LAYER M8 = 3759 um.
[03/19 20:24:59    148s] #Total number of vias = 156827
[03/19 20:24:59    148s] #Total number of multi-cut vias = 130 (  0.1%)
[03/19 20:24:59    148s] #Total number of single cut vias = 156697 ( 99.9%)
[03/19 20:24:59    148s] #Up-Via Summary (total 156827):
[03/19 20:24:59    148s] #                   single-cut          multi-cut      Total
[03/19 20:24:59    148s] #-----------------------------------------------------------
[03/19 20:24:59    148s] # M1             90075 ( 99.9%)       130 (  0.1%)      90205
[03/19 20:24:59    148s] # M2             53835 (100.0%)         0 (  0.0%)      53835
[03/19 20:24:59    148s] # M3              9879 (100.0%)         0 (  0.0%)       9879
[03/19 20:24:59    148s] # M4               945 (100.0%)         0 (  0.0%)        945
[03/19 20:24:59    148s] # M5               696 (100.0%)         0 (  0.0%)        696
[03/19 20:24:59    148s] # M6               661 (100.0%)         0 (  0.0%)        661
[03/19 20:24:59    148s] # M7               606 (100.0%)         0 (  0.0%)        606
[03/19 20:24:59    148s] #-----------------------------------------------------------
[03/19 20:24:59    148s] #               156697 ( 99.9%)       130 (  0.1%)     156827 
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### report_overcon starts on Sun Mar 19 20:24:59 2023 with memory = 1219.19 (MB), peak = 1219.19 (MB)
[03/19 20:24:59    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### report_overcon starts on Sun Mar 19 20:24:59 2023 with memory = 1219.19 (MB), peak = 1219.19 (MB)
[03/19 20:24:59    148s] #Max overcon = 4 tracks.
[03/19 20:24:59    148s] #Total overcon = 0.05%.
[03/19 20:24:59    148s] #Worst layer Gcell overcon rate = 0.00%.
[03/19 20:24:59    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.2 GB
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] #Global routing statistics:
[03/19 20:24:59    148s] #Cpu time = 00:00:15
[03/19 20:24:59    148s] #Elapsed time = 00:00:15
[03/19 20:24:59    148s] #Increased memory = 96.47 (MB)
[03/19 20:24:59    148s] #Total memory = 1219.19 (MB)
[03/19 20:24:59    148s] #Peak memory = 1219.19 (MB)
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] #Finished global routing on Sun Mar 19 20:24:59 2023
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] #
[03/19 20:24:59    148s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:24:59    149s] ### Time Record (Track Assignment) is installed.
[03/19 20:24:59    149s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:24:59    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.33 (MB), peak = 1219.19 (MB)
[03/19 20:24:59    149s] ### Time Record (Track Assignment) is installed.
[03/19 20:24:59    149s] #Start Track Assignment.
[03/19 20:25:03    152s] #Done with 32598 horizontal wires in 2 hboxes and 37119 vertical wires in 2 hboxes.
[03/19 20:25:07    156s] #Done with 7158 horizontal wires in 2 hboxes and 7333 vertical wires in 2 hboxes.
[03/19 20:25:07    157s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/19 20:25:07    157s] #
[03/19 20:25:07    157s] #Track assignment summary:
[03/19 20:25:07    157s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/19 20:25:07    157s] #------------------------------------------------------------------------
[03/19 20:25:07    157s] # M1           453.93 	  0.00%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] # M2        149494.51 	  0.02%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] # M3        165160.68 	  0.04%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] # M4         75153.10 	  0.00%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] # M5          9021.20 	  0.00%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] # M6           602.90 	  0.00%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] # M7          3809.20 	  0.00%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] # M8          3875.60 	  0.00%  	  0.00% 	  0.00%
[03/19 20:25:07    157s] #------------------------------------------------------------------------
[03/19 20:25:07    157s] # All      407571.13  	  0.03% 	  0.00% 	  0.00%
[03/19 20:25:07    157s] #Complete Track Assignment.
[03/19 20:25:07    157s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:25:07    157s] #Total wire length = 459669 um.
[03/19 20:25:07    157s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M1 = 15617 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M2 = 153151 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M3 = 186659 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M4 = 86924 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M5 = 9162 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M6 = 644 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M7 = 3705 um.
[03/19 20:25:07    157s] #Total wire length on LAYER M8 = 3807 um.
[03/19 20:25:07    157s] #Total number of vias = 156827
[03/19 20:25:07    157s] #Total number of multi-cut vias = 130 (  0.1%)
[03/19 20:25:07    157s] #Total number of single cut vias = 156697 ( 99.9%)
[03/19 20:25:07    157s] #Up-Via Summary (total 156827):
[03/19 20:25:07    157s] #                   single-cut          multi-cut      Total
[03/19 20:25:07    157s] #-----------------------------------------------------------
[03/19 20:25:07    157s] # M1             90075 ( 99.9%)       130 (  0.1%)      90205
[03/19 20:25:07    157s] # M2             53835 (100.0%)         0 (  0.0%)      53835
[03/19 20:25:07    157s] # M3              9879 (100.0%)         0 (  0.0%)       9879
[03/19 20:25:07    157s] # M4               945 (100.0%)         0 (  0.0%)        945
[03/19 20:25:07    157s] # M5               696 (100.0%)         0 (  0.0%)        696
[03/19 20:25:07    157s] # M6               661 (100.0%)         0 (  0.0%)        661
[03/19 20:25:07    157s] # M7               606 (100.0%)         0 (  0.0%)        606
[03/19 20:25:07    157s] #-----------------------------------------------------------
[03/19 20:25:07    157s] #               156697 ( 99.9%)       130 (  0.1%)     156827 
[03/19 20:25:07    157s] #
[03/19 20:25:07    157s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:25:07    157s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1184.70 (MB), peak = 1219.19 (MB)
[03/19 20:25:07    157s] #
[03/19 20:25:07    157s] #number of short segments in preferred routing layers
[03/19 20:25:07    157s] #	M7        M8        Total 
[03/19 20:25:07    157s] #	288       295       583       
[03/19 20:25:07    157s] #
[03/19 20:25:08    157s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/19 20:25:08    157s] #Cpu time = 00:00:25
[03/19 20:25:08    157s] #Elapsed time = 00:00:25
[03/19 20:25:08    157s] #Increased memory = 74.46 (MB)
[03/19 20:25:08    157s] #Total memory = 1185.39 (MB)
[03/19 20:25:08    157s] #Peak memory = 1219.19 (MB)
[03/19 20:25:08    157s] ### Time Record (Detail Routing) is installed.
[03/19 20:25:08    157s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:25:09    158s] #
[03/19 20:25:09    158s] #Start Detail Routing..
[03/19 20:25:09    158s] #start initial detail routing ...
[03/19 20:25:09    158s] ### Design has 0 dirty nets, 18516 dirty-areas), has valid drcs
[03/19 20:28:12    342s] #   number of violations = 123
[03/19 20:28:12    342s] #
[03/19 20:28:12    342s] #    By Layer and Type :
[03/19 20:28:12    342s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/19 20:28:12    342s] #	M1            1        1        0       12        0       14
[03/19 20:28:12    342s] #	M2            5        4       95        0        5      109
[03/19 20:28:12    342s] #	Totals        6        5       95       12        5      123
[03/19 20:28:12    342s] #cpu time = 00:03:03, elapsed time = 00:03:03, memory = 1238.34 (MB), peak = 1244.09 (MB)
[03/19 20:28:13    342s] #start 1st optimization iteration ...
[03/19 20:28:17    347s] #   number of violations = 115
[03/19 20:28:17    347s] #
[03/19 20:28:17    347s] #    By Layer and Type :
[03/19 20:28:17    347s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/19 20:28:17    347s] #	M1            0        1        0        0        0        1
[03/19 20:28:17    347s] #	M2           24        8       66       10        6      114
[03/19 20:28:17    347s] #	Totals       24        9       66       10        6      115
[03/19 20:28:17    347s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1246.74 (MB), peak = 1247.40 (MB)
[03/19 20:28:17    347s] #start 2nd optimization iteration ...
[03/19 20:28:21    351s] #   number of violations = 102
[03/19 20:28:21    351s] #
[03/19 20:28:21    351s] #    By Layer and Type :
[03/19 20:28:21    351s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/19 20:28:21    351s] #	M1            0        0        0        0        0        0
[03/19 20:28:21    351s] #	M2           24        6       62        6        4      102
[03/19 20:28:21    351s] #	Totals       24        6       62        6        4      102
[03/19 20:28:21    351s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1250.11 (MB), peak = 1250.52 (MB)
[03/19 20:28:21    351s] #start 3rd optimization iteration ...
[03/19 20:28:27    356s] #   number of violations = 0
[03/19 20:28:27    356s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1250.43 (MB), peak = 1251.85 (MB)
[03/19 20:28:27    357s] #Complete Detail Routing.
[03/19 20:28:27    357s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:28:27    357s] #Total wire length = 475286 um.
[03/19 20:28:27    357s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M1 = 5953 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M2 = 157323 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M3 = 180838 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M4 = 113849 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M5 = 10447 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M6 = 1219 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M7 = 2694 um.
[03/19 20:28:27    357s] #Total wire length on LAYER M8 = 2963 um.
[03/19 20:28:27    357s] #Total number of vias = 177747
[03/19 20:28:27    357s] #Total number of multi-cut vias = 940 (  0.5%)
[03/19 20:28:27    357s] #Total number of single cut vias = 176807 ( 99.5%)
[03/19 20:28:27    357s] #Up-Via Summary (total 177747):
[03/19 20:28:27    357s] #                   single-cut          multi-cut      Total
[03/19 20:28:27    357s] #-----------------------------------------------------------
[03/19 20:28:27    357s] # M1             92626 ( 99.2%)       712 (  0.8%)      93338
[03/19 20:28:27    357s] # M2             66855 (100.0%)         0 (  0.0%)      66855
[03/19 20:28:27    357s] # M3             16013 (100.0%)         0 (  0.0%)      16013
[03/19 20:28:27    357s] # M4               775 (100.0%)         0 (  0.0%)        775
[03/19 20:28:27    357s] # M5                84 ( 26.9%)       228 ( 73.1%)        312
[03/19 20:28:27    357s] # M6               240 (100.0%)         0 (  0.0%)        240
[03/19 20:28:27    357s] # M7               214 (100.0%)         0 (  0.0%)        214
[03/19 20:28:27    357s] #-----------------------------------------------------------
[03/19 20:28:27    357s] #               176807 ( 99.5%)       940 (  0.5%)     177747 
[03/19 20:28:27    357s] #
[03/19 20:28:27    357s] #Total number of DRC violations = 0
[03/19 20:28:27    357s] ### Time Record (Detail Routing) is uninstalled.
[03/19 20:28:27    357s] #Cpu time = 00:03:20
[03/19 20:28:27    357s] #Elapsed time = 00:03:20
[03/19 20:28:27    357s] #Increased memory = -32.31 (MB)
[03/19 20:28:27    357s] #Total memory = 1153.21 (MB)
[03/19 20:28:27    357s] #Peak memory = 1251.85 (MB)
[03/19 20:28:27    357s] ### Time Record (Antenna Fixing) is installed.
[03/19 20:28:27    357s] #
[03/19 20:28:27    357s] #start routing for process antenna violation fix ...
[03/19 20:28:28    357s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:28:29    358s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1155.01 (MB), peak = 1251.85 (MB)
[03/19 20:28:29    358s] #
[03/19 20:28:29    358s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:28:29    358s] #Total wire length = 475286 um.
[03/19 20:28:29    358s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M1 = 5953 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M2 = 157323 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M3 = 180838 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M4 = 113849 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M5 = 10447 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M6 = 1219 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M7 = 2694 um.
[03/19 20:28:29    358s] #Total wire length on LAYER M8 = 2963 um.
[03/19 20:28:29    358s] #Total number of vias = 177747
[03/19 20:28:29    358s] #Total number of multi-cut vias = 940 (  0.5%)
[03/19 20:28:29    358s] #Total number of single cut vias = 176807 ( 99.5%)
[03/19 20:28:29    358s] #Up-Via Summary (total 177747):
[03/19 20:28:29    358s] #                   single-cut          multi-cut      Total
[03/19 20:28:29    358s] #-----------------------------------------------------------
[03/19 20:28:29    358s] # M1             92626 ( 99.2%)       712 (  0.8%)      93338
[03/19 20:28:29    358s] # M2             66855 (100.0%)         0 (  0.0%)      66855
[03/19 20:28:29    358s] # M3             16013 (100.0%)         0 (  0.0%)      16013
[03/19 20:28:29    358s] # M4               775 (100.0%)         0 (  0.0%)        775
[03/19 20:28:29    358s] # M5                84 ( 26.9%)       228 ( 73.1%)        312
[03/19 20:28:29    358s] # M6               240 (100.0%)         0 (  0.0%)        240
[03/19 20:28:29    358s] # M7               214 (100.0%)         0 (  0.0%)        214
[03/19 20:28:29    358s] #-----------------------------------------------------------
[03/19 20:28:29    358s] #               176807 ( 99.5%)       940 (  0.5%)     177747 
[03/19 20:28:29    358s] #
[03/19 20:28:29    358s] #Total number of DRC violations = 0
[03/19 20:28:29    358s] #Total number of net violated process antenna rule = 0
[03/19 20:28:29    358s] #
[03/19 20:28:30    359s] #
[03/19 20:28:30    359s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:28:30    359s] #Total wire length = 475286 um.
[03/19 20:28:30    359s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M1 = 5953 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M2 = 157323 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M3 = 180838 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M4 = 113849 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M5 = 10447 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M6 = 1219 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M7 = 2694 um.
[03/19 20:28:30    359s] #Total wire length on LAYER M8 = 2963 um.
[03/19 20:28:30    359s] #Total number of vias = 177747
[03/19 20:28:30    359s] #Total number of multi-cut vias = 940 (  0.5%)
[03/19 20:28:30    359s] #Total number of single cut vias = 176807 ( 99.5%)
[03/19 20:28:30    359s] #Up-Via Summary (total 177747):
[03/19 20:28:30    359s] #                   single-cut          multi-cut      Total
[03/19 20:28:30    359s] #-----------------------------------------------------------
[03/19 20:28:30    359s] # M1             92626 ( 99.2%)       712 (  0.8%)      93338
[03/19 20:28:30    359s] # M2             66855 (100.0%)         0 (  0.0%)      66855
[03/19 20:28:30    359s] # M3             16013 (100.0%)         0 (  0.0%)      16013
[03/19 20:28:30    359s] # M4               775 (100.0%)         0 (  0.0%)        775
[03/19 20:28:30    359s] # M5                84 ( 26.9%)       228 ( 73.1%)        312
[03/19 20:28:30    359s] # M6               240 (100.0%)         0 (  0.0%)        240
[03/19 20:28:30    359s] # M7               214 (100.0%)         0 (  0.0%)        214
[03/19 20:28:30    359s] #-----------------------------------------------------------
[03/19 20:28:30    359s] #               176807 ( 99.5%)       940 (  0.5%)     177747 
[03/19 20:28:30    359s] #
[03/19 20:28:30    359s] #Total number of DRC violations = 0
[03/19 20:28:30    359s] #Total number of net violated process antenna rule = 0
[03/19 20:28:30    359s] #
[03/19 20:28:30    359s] ### Time Record (Antenna Fixing) is uninstalled.
[03/19 20:28:31    360s] ### Time Record (Post Route Via Swapping) is installed.
[03/19 20:28:31    360s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:28:31    360s] #
[03/19 20:28:31    360s] #Start Post Route via swapping...
[03/19 20:28:31    360s] #83.82% of area are rerouted by ECO routing.
[03/19 20:28:55    385s] #   number of violations = 0
[03/19 20:28:55    385s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1169.25 (MB), peak = 1251.85 (MB)
[03/19 20:28:55    385s] #CELL_VIEW fullchip,init has no DRC violation.
[03/19 20:28:55    385s] #Total number of DRC violations = 0
[03/19 20:28:55    385s] #Total number of net violated process antenna rule = 0
[03/19 20:28:55    385s] #Post Route via swapping is done.
[03/19 20:28:55    385s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/19 20:28:55    385s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:28:55    385s] #Total wire length = 475286 um.
[03/19 20:28:55    385s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M1 = 5953 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M2 = 157323 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M3 = 180838 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M4 = 113849 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M5 = 10447 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M6 = 1219 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M7 = 2694 um.
[03/19 20:28:55    385s] #Total wire length on LAYER M8 = 2963 um.
[03/19 20:28:55    385s] #Total number of vias = 177747
[03/19 20:28:55    385s] #Total number of multi-cut vias = 116459 ( 65.5%)
[03/19 20:28:55    385s] #Total number of single cut vias = 61288 ( 34.5%)
[03/19 20:28:55    385s] #Up-Via Summary (total 177747):
[03/19 20:28:55    385s] #                   single-cut          multi-cut      Total
[03/19 20:28:55    385s] #-----------------------------------------------------------
[03/19 20:28:55    385s] # M1             61016 ( 65.4%)     32322 ( 34.6%)      93338
[03/19 20:28:55    385s] # M2               265 (  0.4%)     66590 ( 99.6%)      66855
[03/19 20:28:55    385s] # M3                 3 (  0.0%)     16010 (100.0%)      16013
[03/19 20:28:55    385s] # M4                 1 (  0.1%)       774 ( 99.9%)        775
[03/19 20:28:55    385s] # M5                 0 (  0.0%)       312 (100.0%)        312
[03/19 20:28:55    385s] # M6                 1 (  0.4%)       239 ( 99.6%)        240
[03/19 20:28:55    385s] # M7                 2 (  0.9%)       212 ( 99.1%)        214
[03/19 20:28:55    385s] #-----------------------------------------------------------
[03/19 20:28:55    385s] #                61288 ( 34.5%)    116459 ( 65.5%)     177747 
[03/19 20:28:55    385s] #
[03/19 20:28:56    386s] ### Time Record (Post Route Wire Spreading) is installed.
[03/19 20:28:57    386s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:28:57    387s] #
[03/19 20:28:57    387s] #Start Post Route wire spreading..
[03/19 20:28:58    387s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:28:58    387s] #
[03/19 20:28:58    387s] #Start DRC checking..
[03/19 20:29:14    404s] #   number of violations = 0
[03/19 20:29:14    404s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1203.00 (MB), peak = 1251.85 (MB)
[03/19 20:29:14    404s] #CELL_VIEW fullchip,init has no DRC violation.
[03/19 20:29:14    404s] #Total number of DRC violations = 0
[03/19 20:29:14    404s] #Total number of net violated process antenna rule = 0
[03/19 20:29:14    404s] #
[03/19 20:29:14    404s] #Start data preparation for wire spreading...
[03/19 20:29:14    404s] #
[03/19 20:29:14    404s] #Data preparation is done on Sun Mar 19 20:29:14 2023
[03/19 20:29:14    404s] #
[03/19 20:29:15    405s] #
[03/19 20:29:15    405s] #Start Post Route Wire Spread.
[03/19 20:29:18    408s] #Done with 5261 horizontal wires in 3 hboxes and 5042 vertical wires in 3 hboxes.
[03/19 20:29:19    408s] #Complete Post Route Wire Spread.
[03/19 20:29:19    408s] #
[03/19 20:29:19    408s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:29:19    408s] #Total wire length = 479428 um.
[03/19 20:29:19    408s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M1 = 5955 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M2 = 158274 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M3 = 183002 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M4 = 114846 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M5 = 10454 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M6 = 1220 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M7 = 2706 um.
[03/19 20:29:19    408s] #Total wire length on LAYER M8 = 2971 um.
[03/19 20:29:19    408s] #Total number of vias = 177747
[03/19 20:29:19    408s] #Total number of multi-cut vias = 116459 ( 65.5%)
[03/19 20:29:19    408s] #Total number of single cut vias = 61288 ( 34.5%)
[03/19 20:29:19    408s] #Up-Via Summary (total 177747):
[03/19 20:29:19    408s] #                   single-cut          multi-cut      Total
[03/19 20:29:19    408s] #-----------------------------------------------------------
[03/19 20:29:19    408s] # M1             61016 ( 65.4%)     32322 ( 34.6%)      93338
[03/19 20:29:19    408s] # M2               265 (  0.4%)     66590 ( 99.6%)      66855
[03/19 20:29:19    408s] # M3                 3 (  0.0%)     16010 (100.0%)      16013
[03/19 20:29:19    408s] # M4                 1 (  0.1%)       774 ( 99.9%)        775
[03/19 20:29:19    408s] # M5                 0 (  0.0%)       312 (100.0%)        312
[03/19 20:29:19    408s] # M6                 1 (  0.4%)       239 ( 99.6%)        240
[03/19 20:29:19    408s] # M7                 2 (  0.9%)       212 ( 99.1%)        214
[03/19 20:29:19    408s] #-----------------------------------------------------------
[03/19 20:29:19    408s] #                61288 ( 34.5%)    116459 ( 65.5%)     177747 
[03/19 20:29:19    408s] #
[03/19 20:29:19    409s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:29:19    409s] #
[03/19 20:29:19    409s] #Start DRC checking..
[03/19 20:29:37    426s] #   number of violations = 0
[03/19 20:29:37    426s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1231.35 (MB), peak = 1251.85 (MB)
[03/19 20:29:37    426s] #CELL_VIEW fullchip,init has no DRC violation.
[03/19 20:29:37    426s] #Total number of DRC violations = 0
[03/19 20:29:37    426s] #Total number of net violated process antenna rule = 0
[03/19 20:29:38    427s] #   number of violations = 0
[03/19 20:29:38    427s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1168.23 (MB), peak = 1251.85 (MB)
[03/19 20:29:38    427s] #CELL_VIEW fullchip,init has no DRC violation.
[03/19 20:29:38    427s] #Total number of DRC violations = 0
[03/19 20:29:38    427s] #Total number of net violated process antenna rule = 0
[03/19 20:29:38    427s] #Post Route wire spread is done.
[03/19 20:29:38    427s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/19 20:29:38    427s] #Total number of nets with non-default rule or having extra spacing = 205
[03/19 20:29:38    427s] #Total wire length = 479428 um.
[03/19 20:29:38    427s] #Total half perimeter of net bounding box = 410680 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M1 = 5955 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M2 = 158274 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M3 = 183002 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M4 = 114846 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M5 = 10454 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M6 = 1220 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M7 = 2706 um.
[03/19 20:29:38    427s] #Total wire length on LAYER M8 = 2971 um.
[03/19 20:29:38    427s] #Total number of vias = 177747
[03/19 20:29:38    427s] #Total number of multi-cut vias = 116459 ( 65.5%)
[03/19 20:29:38    427s] #Total number of single cut vias = 61288 ( 34.5%)
[03/19 20:29:38    427s] #Up-Via Summary (total 177747):
[03/19 20:29:38    427s] #                   single-cut          multi-cut      Total
[03/19 20:29:38    427s] #-----------------------------------------------------------
[03/19 20:29:38    427s] # M1             61016 ( 65.4%)     32322 ( 34.6%)      93338
[03/19 20:29:38    427s] # M2               265 (  0.4%)     66590 ( 99.6%)      66855
[03/19 20:29:38    427s] # M3                 3 (  0.0%)     16010 (100.0%)      16013
[03/19 20:29:38    427s] # M4                 1 (  0.1%)       774 ( 99.9%)        775
[03/19 20:29:38    427s] # M5                 0 (  0.0%)       312 (100.0%)        312
[03/19 20:29:38    427s] # M6                 1 (  0.4%)       239 ( 99.6%)        240
[03/19 20:29:38    427s] # M7                 2 (  0.9%)       212 ( 99.1%)        214
[03/19 20:29:38    427s] #-----------------------------------------------------------
[03/19 20:29:38    427s] #                61288 ( 34.5%)    116459 ( 65.5%)     177747 
[03/19 20:29:38    427s] #
[03/19 20:29:38    428s] #detailRoute Statistics:
[03/19 20:29:38    428s] #Cpu time = 00:04:31
[03/19 20:29:38    428s] #Elapsed time = 00:04:30
[03/19 20:29:38    428s] #Increased memory = -19.02 (MB)
[03/19 20:29:38    428s] #Total memory = 1166.49 (MB)
[03/19 20:29:38    428s] #Peak memory = 1251.85 (MB)
[03/19 20:29:38    428s] ### Time Record (DB Export) is installed.
[03/19 20:29:39    428s] ### Time Record (DB Export) is uninstalled.
[03/19 20:29:39    428s] ### Time Record (Post Callback) is installed.
[03/19 20:29:39    428s] ### Time Record (Post Callback) is uninstalled.
[03/19 20:29:39    428s] #
[03/19 20:29:39    428s] #globalDetailRoute statistics:
[03/19 20:29:39    428s] #Cpu time = 00:05:09
[03/19 20:29:39    428s] #Elapsed time = 00:05:09
[03/19 20:29:39    428s] #Increased memory = 62.95 (MB)
[03/19 20:29:39    428s] #Total memory = 1101.60 (MB)
[03/19 20:29:39    428s] #Peak memory = 1251.85 (MB)
[03/19 20:29:39    428s] #Number of warnings = 1
[03/19 20:29:39    428s] #Total number of warnings = 3
[03/19 20:29:39    428s] #Number of fails = 0
[03/19 20:29:39    428s] #Total number of fails = 0
[03/19 20:29:39    428s] #Complete globalDetailRoute on Sun Mar 19 20:29:39 2023
[03/19 20:29:39    428s] #
[03/19 20:29:39    428s] ### Time Record (globalDetailRoute) is uninstalled.
[03/19 20:29:39    428s] % End globalDetailRoute (date=03/19 20:29:39, total cpu=0:05:09, real=0:05:10, peak res=1251.9M, current mem=1100.0M)
[03/19 20:29:39    429s] #Default setup view is reset to WC_VIEW.
[03/19 20:29:39    429s] #Default setup view is reset to WC_VIEW.
[03/19 20:29:39    429s] #routeDesign: cpu time = 00:06:30, elapsed time = 00:06:30, memory = 1091.22 (MB), peak = 1251.85 (MB)
[03/19 20:29:39    429s] 
[03/19 20:29:39    429s] *** Summary of all messages that are not suppressed in this session:
[03/19 20:29:39    429s] Severity  ID               Count  Summary                                  
[03/19 20:29:39    429s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/19 20:29:39    429s] *** Message Summary: 1 warning(s), 0 error(s)
[03/19 20:29:39    429s] 
[03/19 20:29:39    429s] ### Time Record (routeDesign) is uninstalled.
[03/19 20:29:39    429s] ### 
[03/19 20:29:39    429s] ###   Scalability Statistics
[03/19 20:29:39    429s] ### 
[03/19 20:29:39    429s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:29:39    429s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/19 20:29:39    429s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:29:39    429s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/19 20:29:39    429s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/19 20:29:39    429s] ###   Timing Data Generation        |        00:00:12|        00:00:12|             1.0|
[03/19 20:29:39    429s] ###   DB Import                     |        00:00:03|        00:00:03|             1.1|
[03/19 20:29:39    429s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:29:39    429s] ###   Cell Pin Access               |        00:00:18|        00:00:18|             1.0|
[03/19 20:29:39    429s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/19 20:29:39    429s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/19 20:29:39    429s] ###   Global Routing                |        00:00:17|        00:00:17|             1.0|
[03/19 20:29:39    429s] ###   Track Assignment              |        00:00:09|        00:00:09|             1.0|
[03/19 20:29:39    429s] ###   Detail Routing                |        00:04:14|        00:04:14|             1.0|
[03/19 20:29:39    429s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[03/19 20:29:39    429s] ###   Post Route Via Swapping       |        00:00:25|        00:00:25|             1.0|
[03/19 20:29:39    429s] ###   Post Route Wire Spreading     |        00:00:41|        00:00:41|             1.0|
[03/19 20:29:39    429s] ###   Entire Command                |        00:06:30|        00:06:30|             1.0|
[03/19 20:29:39    429s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:29:39    429s] ### 
[03/19 20:29:39    429s] #% End routeDesign (date=03/19 20:29:39, total cpu=0:06:30, real=0:06:30, peak res=1251.9M, current mem=1091.2M)
[03/19 20:29:39    429s] <CMD> setExtractRCMode -engine postRoute
[03/19 20:29:39    429s] <CMD> extractRC
[03/19 20:29:39    429s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:29:39    429s] Extraction called for design 'fullchip' of instances=26200 and nets=27424 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:29:39    429s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:29:39    429s] RC Extraction called in multi-corner(2) mode.
[03/19 20:29:39    429s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:29:39    429s] Process corner(s) are loaded.
[03/19 20:29:39    429s]  Corner: Cmax
[03/19 20:29:39    429s]  Corner: Cmin
[03/19 20:29:39    429s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d  -extended
[03/19 20:29:39    429s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:29:39    429s]       RC Corner Indexes            0       1   
[03/19 20:29:39    429s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:29:39    429s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:29:39    429s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:29:39    429s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:29:39    429s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:29:39    429s] Shrink Factor                : 1.00000
[03/19 20:29:40    429s] LayerId::1 widthSet size::4
[03/19 20:29:40    429s] LayerId::2 widthSet size::4
[03/19 20:29:40    429s] LayerId::3 widthSet size::4
[03/19 20:29:40    429s] LayerId::4 widthSet size::4
[03/19 20:29:40    429s] LayerId::5 widthSet size::4
[03/19 20:29:40    429s] LayerId::6 widthSet size::4
[03/19 20:29:40    429s] LayerId::7 widthSet size::4
[03/19 20:29:40    429s] LayerId::8 widthSet size::4
[03/19 20:29:40    429s] Initializing multi-corner capacitance tables ... 
[03/19 20:29:40    429s] Initializing multi-corner resistance tables ...
[03/19 20:29:40    429s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294447 ; uaWl: 0.980602 ; uaWlH: 0.249322 ; aWlH: 0.014028 ; Pmax: 0.831300 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:29:40    430s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1495.0M)
[03/19 20:29:40    430s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:29:40    430s] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1568.7M)
[03/19 20:29:40    430s] Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1568.7M)
[03/19 20:29:41    430s] Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 1568.7M)
[03/19 20:29:41    431s] Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1568.7M)
[03/19 20:29:41    431s] Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1568.7M)
[03/19 20:29:41    431s] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1568.7M)
[03/19 20:29:42    431s] Extracted 70.0005% (CPU Time= 0:00:02.2  MEM= 1572.7M)
[03/19 20:29:42    432s] Extracted 80.0005% (CPU Time= 0:00:02.6  MEM= 1572.7M)
[03/19 20:29:43    433s] Extracted 90.0004% (CPU Time= 0:00:03.6  MEM= 1572.7M)
[03/19 20:29:44    433s] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1572.7M)
[03/19 20:29:44    433s] Number of Extracted Resistors     : 456967
[03/19 20:29:44    433s] Number of Extracted Ground Cap.   : 454870
[03/19 20:29:44    433s] Number of Extracted Coupling Cap. : 726684
[03/19 20:29:44    433s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1532.656M)
[03/19 20:29:44    433s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:29:44    433s]  Corner: Cmax
[03/19 20:29:44    433s]  Corner: Cmin
[03/19 20:29:44    434s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1532.7M)
[03/19 20:29:44    434s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:29:44    434s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27308 access done (mem: 1532.656M)
[03/19 20:29:44    434s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1532.656M)
[03/19 20:29:44    434s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1532.656M)
[03/19 20:29:44    434s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:29:45    435s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 1532.656M)
[03/19 20:29:45    435s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1532.656M)
[03/19 20:29:45    435s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1532.656M)
[03/19 20:29:45    435s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/19 20:29:45    435s] <CMD> optDesign -postRoute -setup -hold
[03/19 20:29:45    435s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1081.4M, totSessionCpu=0:07:16 **
[03/19 20:29:45    435s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/19 20:29:45    435s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/19 20:29:46    436s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:29:46    436s] Summary for sequential cells identification: 
[03/19 20:29:46    436s]   Identified SBFF number: 199
[03/19 20:29:46    436s]   Identified MBFF number: 0
[03/19 20:29:46    436s]   Identified SB Latch number: 0
[03/19 20:29:46    436s]   Identified MB Latch number: 0
[03/19 20:29:46    436s]   Not identified SBFF number: 0
[03/19 20:29:46    436s]   Not identified MBFF number: 0
[03/19 20:29:46    436s]   Not identified SB Latch number: 0
[03/19 20:29:46    436s]   Not identified MB Latch number: 0
[03/19 20:29:46    436s]   Number of sequential cells which are not FFs: 104
[03/19 20:29:46    436s]  Visiting view : WC_VIEW
[03/19 20:29:46    436s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/19 20:29:46    436s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:29:46    436s]  Visiting view : BC_VIEW
[03/19 20:29:46    436s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/19 20:29:46    436s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:29:46    436s]  Setting StdDelay to 14.50
[03/19 20:29:46    436s] Creating Cell Server, finished. 
[03/19 20:29:46    436s] 
[03/19 20:29:46    436s] Need call spDPlaceInit before registerPrioInstLoc.
[03/19 20:29:46    436s] Switching SI Aware to true by default in postroute mode   
[03/19 20:29:46    436s] GigaOpt running with 1 threads.
[03/19 20:29:46    436s] Info: 1 threads available for lower-level modules during optimization.
[03/19 20:29:46    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:1506.2M
[03/19 20:29:46    436s] z: 2, totalTracks: 1
[03/19 20:29:46    436s] z: 4, totalTracks: 1
[03/19 20:29:46    436s] z: 6, totalTracks: 1
[03/19 20:29:46    436s] z: 8, totalTracks: 1
[03/19 20:29:46    436s] #spOpts: N=65 
[03/19 20:29:46    436s] All LLGs are deleted
[03/19 20:29:46    436s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1506.2M
[03/19 20:29:46    436s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1506.2M
[03/19 20:29:46    436s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1506.2M
[03/19 20:29:46    436s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1506.2M
[03/19 20:29:46    436s] Core basic site is core
[03/19 20:29:46    436s] SiteArray: non-trimmed site array dimensions = 252 x 2269
[03/19 20:29:46    436s] SiteArray: use 2,322,432 bytes
[03/19 20:29:46    436s] SiteArray: current memory after site array memory allocation 1508.4M
[03/19 20:29:46    436s] SiteArray: FP blocked sites are writable
[03/19 20:29:46    436s] Estimated cell power/ground rail width = 0.365 um
[03/19 20:29:46    436s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 20:29:46    436s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1508.4M
[03/19 20:29:46    436s] Process 2281 wires and vias for routing blockage and capacity analysis
[03/19 20:29:46    436s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1508.4M
[03/19 20:29:46    436s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.090, MEM:1508.4M
[03/19 20:29:46    436s] OPERPROF:     Starting CMU at level 3, MEM:1508.4M
[03/19 20:29:46    436s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1508.4M
[03/19 20:29:46    436s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:1508.4M
[03/19 20:29:46    436s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1508.4MB).
[03/19 20:29:46    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.152, MEM:1508.4M
[03/19 20:29:46    436s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:29:46    436s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/19 20:29:46    436s] 	Cell FILL1_LL, site bcore.
[03/19 20:29:46    436s] 	Cell FILL_NW_HH, site bcore.
[03/19 20:29:46    436s] 	Cell FILL_NW_LL, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHCD1, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHCD2, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHCD4, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHCD8, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHD1, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHD2, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHD4, site bcore.
[03/19 20:29:46    436s] 	Cell LVLLHD8, site bcore.
[03/19 20:29:46    436s] .
[03/19 20:29:46    436s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1508.4M
[03/19 20:29:46    436s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.098, MEM:1508.4M
[03/19 20:29:46    436s] LayerId::1 widthSet size::4
[03/19 20:29:46    436s] LayerId::2 widthSet size::4
[03/19 20:29:46    436s] LayerId::3 widthSet size::4
[03/19 20:29:46    436s] LayerId::4 widthSet size::4
[03/19 20:29:46    436s] LayerId::5 widthSet size::4
[03/19 20:29:46    436s] LayerId::6 widthSet size::4
[03/19 20:29:46    436s] LayerId::7 widthSet size::4
[03/19 20:29:46    436s] LayerId::8 widthSet size::4
[03/19 20:29:46    436s] Initializing multi-corner capacitance tables ... 
[03/19 20:29:46    436s] Initializing multi-corner resistance tables ...
[03/19 20:29:46    437s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294447 ; uaWl: 0.980602 ; uaWlH: 0.249322 ; aWlH: 0.014028 ; Pmax: 0.831300 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:29:46    437s] 
[03/19 20:29:46    437s] Creating Lib Analyzer ...
[03/19 20:29:46    437s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/19 20:29:46    437s] Type 'man IMPOPT-7077' for more detail.
[03/19 20:29:46    437s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:29:46    437s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:29:46    437s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:29:46    437s] 
[03/19 20:29:48    438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:18 mem=1514.4M
[03/19 20:29:48    438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:18 mem=1514.4M
[03/19 20:29:48    438s] Creating Lib Analyzer, finished. 
[03/19 20:29:48    438s] Effort level <high> specified for reg2reg path_group
[03/19 20:29:48    438s] 
[03/19 20:29:48    438s] Power Net Detected:
[03/19 20:29:48    438s]         Voltage	    Name
[03/19 20:29:48    438s]              0V	    VSS
[03/19 20:29:48    438s]            0.9V	    VDD
[03/19 20:29:49    439s] AAE DB initialization (MEM=1531.51 CPU=0:00:00.3 REAL=0:00:01.0) 
[03/19 20:29:49    439s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:29:49    439s] #################################################################################
[03/19 20:29:49    439s] # Design Stage: PostRoute
[03/19 20:29:49    439s] # Design Name: fullchip
[03/19 20:29:49    439s] # Design Mode: 65nm
[03/19 20:29:49    439s] # Analysis Mode: MMMC OCV 
[03/19 20:29:49    439s] # Parasitics Mode: SPEF/RCDB
[03/19 20:29:49    439s] # Signoff Settings: SI On 
[03/19 20:29:49    439s] #################################################################################
[03/19 20:29:50    440s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:29:50    440s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1531.5M) ***
[03/19 20:29:51    441s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1531.5M)
[03/19 20:29:51    441s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:29:51    441s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1531.5M)
[03/19 20:29:51    441s] Starting SI iteration 2
[03/19 20:29:51    441s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1529.5M) ***
[03/19 20:29:52    442s]              0V	    VSS
[03/19 20:29:52    442s]            0.9V	    VDD
[03/19 20:29:52    442s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/19 20:29:54    444s] Processing average sequential pin duty cycle 
[03/19 20:29:54    444s] Initializing cpe interface
[03/19 20:29:56    446s] Processing average sequential pin duty cycle 
[03/19 20:29:59    449s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1183.7M, totSessionCpu=0:07:29 **
[03/19 20:29:59    449s] Existing Dirty Nets : 0
[03/19 20:29:59    449s] New Signature Flow (optDesignCheckOptions) ....
[03/19 20:29:59    449s] #Taking db snapshot
[03/19 20:29:59    449s] #Taking db snapshot ... done
[03/19 20:29:59    449s] OPERPROF: Starting checkPlace at level 1, MEM:1552.0M
[03/19 20:29:59    449s] z: 2, totalTracks: 1
[03/19 20:29:59    449s] z: 4, totalTracks: 1
[03/19 20:29:59    449s] z: 6, totalTracks: 1
[03/19 20:29:59    449s] z: 8, totalTracks: 1
[03/19 20:29:59    449s] #spOpts: N=65 
[03/19 20:29:59    449s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.075, MEM:1552.0M
[03/19 20:29:59    449s] Begin checking placement ... (start mem=1552.0M, init mem=1552.0M)
[03/19 20:29:59    449s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.072, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:1552.0M
[03/19 20:29:59    449s] *info: Placed = 26200          (Fixed = 67)
[03/19 20:29:59    449s] *info: Unplaced = 0           
[03/19 20:29:59    449s] Placement Density:61.22%(126022/205844)
[03/19 20:29:59    449s] Placement Density (including fixed std cells):61.22%(126022/205844)
[03/19 20:29:59    449s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1549.8M
[03/19 20:29:59    449s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1549.8M)
[03/19 20:29:59    449s] OPERPROF: Finished checkPlace at level 1, CPU:0.250, REAL:0.251, MEM:1549.8M
[03/19 20:29:59    449s]  Initial DC engine is -> aae
[03/19 20:29:59    449s]  
[03/19 20:29:59    449s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/19 20:29:59    449s]  
[03/19 20:29:59    449s]  
[03/19 20:29:59    449s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/19 20:29:59    449s]  
[03/19 20:29:59    449s] Reset EOS DB
[03/19 20:29:59    449s] Ignoring AAE DB Resetting ...
[03/19 20:29:59    449s]  Set Options for AAE Based Opt flow 
[03/19 20:29:59    449s] *** optDesign -postRoute ***
[03/19 20:29:59    449s] DRC Margin: user margin 0.0; extra margin 0
[03/19 20:29:59    449s] Setup Target Slack: user slack 0
[03/19 20:29:59    449s] Hold Target Slack: user slack 0
[03/19 20:29:59    449s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/19 20:29:59    449s] All LLGs are deleted
[03/19 20:29:59    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1549.8M
[03/19 20:29:59    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1549.8M
[03/19 20:29:59    449s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1549.8M
[03/19 20:29:59    449s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1549.8M
[03/19 20:29:59    449s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:1552.0M
[03/19 20:29:59    449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.094, MEM:1552.0M
[03/19 20:29:59    449s] Include MVT Delays for Hold Opt
[03/19 20:29:59    450s] Deleting Cell Server ...
[03/19 20:29:59    450s] Deleting Lib Analyzer.
[03/19 20:29:59    450s] ** INFO : this run is activating 'postRoute' automaton
[03/19 20:29:59    450s] 
[03/19 20:29:59    450s] Power view               = WC_VIEW
[03/19 20:29:59    450s] Number of VT partitions  = 2
[03/19 20:29:59    450s] Standard cells in design = 811
[03/19 20:29:59    450s] Instances in design      = 26200
[03/19 20:29:59    450s] 
[03/19 20:29:59    450s] Instance distribution across the VT partitions:
[03/19 20:29:59    450s] 
[03/19 20:29:59    450s]  LVT : inst = 11143 (42.5%), cells = 335 (41.31%)
[03/19 20:29:59    450s]    Lib tcbn65gpluswc        : inst = 11143 (42.5%)
[03/19 20:29:59    450s] 
[03/19 20:29:59    450s]  HVT : inst = 15057 (57.5%), cells = 461 (56.84%)
[03/19 20:29:59    450s]    Lib tcbn65gpluswc        : inst = 15057 (57.5%)
[03/19 20:29:59    450s] 
[03/19 20:29:59    450s] Reporting took 0 sec
[03/19 20:29:59    450s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:29:59    450s] Extraction called for design 'fullchip' of instances=26200 and nets=27424 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:29:59    450s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:29:59    450s] RC Extraction called in multi-corner(2) mode.
[03/19 20:29:59    450s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:29:59    450s] Process corner(s) are loaded.
[03/19 20:29:59    450s]  Corner: Cmax
[03/19 20:29:59    450s]  Corner: Cmin
[03/19 20:29:59    450s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:29:59    450s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:29:59    450s]       RC Corner Indexes            0       1   
[03/19 20:29:59    450s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:29:59    450s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:29:59    450s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:29:59    450s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:29:59    450s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:29:59    450s] Shrink Factor                : 1.00000
[03/19 20:30:00    450s] LayerId::1 widthSet size::4
[03/19 20:30:00    450s] LayerId::2 widthSet size::4
[03/19 20:30:00    450s] LayerId::3 widthSet size::4
[03/19 20:30:00    450s] LayerId::4 widthSet size::4
[03/19 20:30:00    450s] LayerId::5 widthSet size::4
[03/19 20:30:00    450s] LayerId::6 widthSet size::4
[03/19 20:30:00    450s] LayerId::7 widthSet size::4
[03/19 20:30:00    450s] LayerId::8 widthSet size::4
[03/19 20:30:00    450s] Initializing multi-corner capacitance tables ... 
[03/19 20:30:00    450s] Initializing multi-corner resistance tables ...
[03/19 20:30:00    450s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294447 ; uaWl: 0.980602 ; uaWlH: 0.249322 ; aWlH: 0.014028 ; Pmax: 0.831300 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:30:00    451s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1544.0M)
[03/19 20:30:00    451s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:30:01    451s] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1617.7M)
[03/19 20:30:01    451s] Extracted 20.0007% (CPU Time= 0:00:01.2  MEM= 1617.7M)
[03/19 20:30:01    451s] Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1617.7M)
[03/19 20:30:01    452s] Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1617.7M)
[03/19 20:30:02    452s] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1617.7M)
[03/19 20:30:02    452s] Extracted 60.0006% (CPU Time= 0:00:02.1  MEM= 1617.7M)
[03/19 20:30:02    453s] Extracted 70.0005% (CPU Time= 0:00:02.5  MEM= 1621.7M)
[03/19 20:30:03    453s] Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1621.7M)
[03/19 20:30:04    454s] Extracted 90.0004% (CPU Time= 0:00:04.0  MEM= 1621.7M)
[03/19 20:30:04    455s] Extracted 100% (CPU Time= 0:00:04.7  MEM= 1621.7M)
[03/19 20:30:04    455s] Number of Extracted Resistors     : 456967
[03/19 20:30:04    455s] Number of Extracted Ground Cap.   : 454870
[03/19 20:30:04    455s] Number of Extracted Coupling Cap. : 726684
[03/19 20:30:04    455s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1581.668M)
[03/19 20:30:04    455s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:30:04    455s]  Corner: Cmax
[03/19 20:30:04    455s]  Corner: Cmin
[03/19 20:30:05    455s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1581.7M)
[03/19 20:30:05    455s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:30:05    455s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27308 access done (mem: 1581.668M)
[03/19 20:30:05    455s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1581.668M)
[03/19 20:30:05    455s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1581.668M)
[03/19 20:30:05    455s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:30:06    456s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 1581.668M)
[03/19 20:30:06    456s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1581.668M)
[03/19 20:30:06    456s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1581.668M)
[03/19 20:30:06    456s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1581.668M)
[03/19 20:30:06    456s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1581.7M)
[03/19 20:30:06    456s] LayerId::1 widthSet size::4
[03/19 20:30:06    456s] LayerId::2 widthSet size::4
[03/19 20:30:06    456s] LayerId::3 widthSet size::4
[03/19 20:30:06    456s] LayerId::4 widthSet size::4
[03/19 20:30:06    456s] LayerId::5 widthSet size::4
[03/19 20:30:06    456s] LayerId::6 widthSet size::4
[03/19 20:30:06    456s] LayerId::7 widthSet size::4
[03/19 20:30:06    456s] LayerId::8 widthSet size::4
[03/19 20:30:06    456s] Initializing multi-corner capacitance tables ... 
[03/19 20:30:06    457s] Initializing multi-corner resistance tables ...
[03/19 20:30:06    457s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294447 ; uaWl: 0.980602 ; uaWlH: 0.249322 ; aWlH: 0.014028 ; Pmax: 0.831300 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:30:06    457s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1581.7M)
[03/19 20:30:06    457s] Start AAE Lib Loading. (MEM=1581.67)
[03/19 20:30:06    457s] End AAE Lib Loading. (MEM=1600.75 CPU=0:00:00.0 Real=0:00:00.0)
[03/19 20:30:06    457s] End AAE Lib Interpolated Model. (MEM=1600.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:06    457s] **INFO: Starting Blocking QThread with 1 CPU
[03/19 20:30:06    457s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/19 20:30:06    457s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[03/19 20:30:06    457s] Starting delay calculation for Hold views
[03/19 20:30:06    457s] #################################################################################
[03/19 20:30:06    457s] # Design Stage: PostRoute
[03/19 20:30:06    457s] # Design Name: fullchip
[03/19 20:30:06    457s] # Design Mode: 65nm
[03/19 20:30:06    457s] # Analysis Mode: MMMC OCV 
[03/19 20:30:06    457s] # Parasitics Mode: SPEF/RCDB
[03/19 20:30:06    457s] # Signoff Settings: SI Off 
[03/19 20:30:06    457s] #################################################################################
[03/19 20:30:06    457s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:30:06    457s] Calculate late delays in OCV mode...
[03/19 20:30:06    457s] Calculate early delays in OCV mode...
[03/19 20:30:06    457s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.7M, InitMEM = 0.7M)
[03/19 20:30:06    457s] Start delay calculation (fullDC) (1 T). (MEM=0.746094)
[03/19 20:30:06    457s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/19 20:30:06    457s] End AAE Lib Interpolated Model. (MEM=20.4727 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:06    457s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:30:06    457s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27325. 
[03/19 20:30:06    457s] Total number of fetched objects 27325
[03/19 20:30:06    457s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/19 20:30:06    457s] End delay calculation. (MEM=0 CPU=0:00:04.4 REAL=0:00:04.0)
[03/19 20:30:06    457s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.4 REAL=0:00:05.0)
[03/19 20:30:06    457s] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 0.0M) ***
[03/19 20:30:06    457s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:00:08.4 mem=0.0M)
[03/19 20:30:06    457s] Done building cte hold timing graph (HoldAware) cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:00:08.4 mem=0.0M ***
[03/19 20:30:06    457s] *** QThread HoldInit [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), mem = 0.0M
[03/19 20:30:06    457s] 
[03/19 20:30:06    457s] =============================================================================================
[03/19 20:30:06    457s]  Step TAT Report for QThreadWorker #1
[03/19 20:30:06    457s] =============================================================================================
[03/19 20:30:06    457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:30:06    457s] ---------------------------------------------------------------------------------------------
[03/19 20:30:06    457s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:30:06    457s] [ TimingUpdate           ]      1   0:00:01.2  (  12.6 % )     0:00:06.8 /  0:00:06.9    1.0
[03/19 20:30:06    457s] [ FullDelayCalc          ]      1   0:00:05.7  (  61.7 % )     0:00:05.7 /  0:00:05.7    1.0
[03/19 20:30:06    457s] [ SlackTraversorInit     ]      1   0:00:00.6  (   7.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/19 20:30:06    457s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:30:06    457s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:30:06    457s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:30:06    457s] [ MISC                   ]          0:00:01.7  (  18.7 % )     0:00:01.7 /  0:00:01.7    1.0
[03/19 20:30:06    457s] ---------------------------------------------------------------------------------------------
[03/19 20:30:06    457s]  QThreadWorker #1 TOTAL             0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:09.2    1.0
[03/19 20:30:06    457s] ---------------------------------------------------------------------------------------------
[03/19 20:30:06    457s] 
[03/19 20:30:16    465s]  
_______________________________________________________________________
[03/19 20:30:17    466s] Starting delay calculation for Setup views
[03/19 20:30:17    466s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:30:17    467s] #################################################################################
[03/19 20:30:17    467s] # Design Stage: PostRoute
[03/19 20:30:17    467s] # Design Name: fullchip
[03/19 20:30:17    467s] # Design Mode: 65nm
[03/19 20:30:17    467s] # Analysis Mode: MMMC OCV 
[03/19 20:30:17    467s] # Parasitics Mode: SPEF/RCDB
[03/19 20:30:17    467s] # Signoff Settings: SI On 
[03/19 20:30:17    467s] #################################################################################
[03/19 20:30:17    467s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:30:17    467s] Setting infinite Tws ...
[03/19 20:30:17    467s] First Iteration Infinite Tw... 
[03/19 20:30:17    467s] Calculate early delays in OCV mode...
[03/19 20:30:17    467s] Calculate late delays in OCV mode...
[03/19 20:30:17    467s] Topological Sorting (REAL = 0:00:00.0, MEM = 1600.7M, InitMEM = 1600.7M)
[03/19 20:30:17    467s] Start delay calculation (fullDC) (1 T). (MEM=1600.75)
[03/19 20:30:18    467s] End AAE Lib Interpolated Model. (MEM=1612.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:25    475s] Total number of fetched objects 27325
[03/19 20:30:25    475s] AAE_INFO-618: Total number of nets in the design is 27424,  99.6 percent of the nets selected for SI analysis
[03/19 20:30:25    475s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/19 20:30:25    475s] End delay calculation. (MEM=1658.5 CPU=0:00:07.2 REAL=0:00:07.0)
[03/19 20:30:26    475s] End delay calculation (fullDC). (MEM=1631.42 CPU=0:00:08.1 REAL=0:00:09.0)
[03/19 20:30:26    475s] *** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 1631.4M) ***
[03/19 20:30:27    477s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1631.4M)
[03/19 20:30:27    477s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:30:28    477s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1631.4M)
[03/19 20:30:28    477s] 
[03/19 20:30:28    477s] Executing IPO callback for view pruning ..
[03/19 20:30:28    477s] Starting SI iteration 2
[03/19 20:30:28    478s] Calculate early delays in OCV mode...
[03/19 20:30:28    478s] Calculate late delays in OCV mode...
[03/19 20:30:28    478s] Start delay calculation (fullDC) (1 T). (MEM=1587.54)
[03/19 20:30:28    478s] End AAE Lib Interpolated Model. (MEM=1587.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:30    480s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:30:30    480s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27325. 
[03/19 20:30:30    480s] Total number of fetched objects 27325
[03/19 20:30:30    480s] AAE_INFO-618: Total number of nets in the design is 27424,  9.9 percent of the nets selected for SI analysis
[03/19 20:30:30    480s] End delay calculation. (MEM=1593.69 CPU=0:00:01.8 REAL=0:00:02.0)
[03/19 20:30:30    480s] End delay calculation (fullDC). (MEM=1593.69 CPU=0:00:02.0 REAL=0:00:02.0)
[03/19 20:30:30    480s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1593.7M) ***
[03/19 20:30:32    481s] *** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:08:02 mem=1593.7M)
[03/19 20:30:32    481s] End AAE Lib Interpolated Model. (MEM=1593.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:32    482s] ** Profile ** Start :  cpu=0:00:00.0, mem=1593.7M
[03/19 20:30:32    482s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1593.7M
[03/19 20:30:32    482s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.085, MEM:1593.7M
[03/19 20:30:32    482s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1593.7M
[03/19 20:30:32    482s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1593.7M
[03/19 20:30:33    483s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1609.0M
[03/19 20:30:33    483s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.311  | -0.192  | -0.311  |
|           TNS (ns):| -72.350 | -46.758 | -25.592 |
|    Violating Paths:|   795   |   699   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.222%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1294.1M, totSessionCpu=0:08:03 **
[03/19 20:30:33    483s] Setting latch borrow mode to budget during optimization.
[03/19 20:30:35    485s] Info: Done creating the CCOpt slew target map.
[03/19 20:30:35    485s] Glitch fixing enabled
[03/19 20:30:35    485s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:30:35    485s] optDesignOneStep: Power Flow
[03/19 20:30:35    485s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:30:35    485s] Running CCOpt-PRO on entire clock network
[03/19 20:30:35    485s] Net route status summary:
[03/19 20:30:35    485s]   Clock:       205 (unrouted=0, trialRouted=0, noStatus=0, routed=205, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:30:35    485s]   Non-clock: 27219 (unrouted=116, trialRouted=0, noStatus=0, routed=27103, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:30:35    485s] Clock tree cells fixed by user: 0 out of 204 (0%)
[03/19 20:30:35    485s] PRO...
[03/19 20:30:35    485s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/19 20:30:35    485s] Initializing clock structures...
[03/19 20:30:35    485s]   Creating own balancer
[03/19 20:30:35    485s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/19 20:30:35    485s]   Removing CTS place status from clock tree and sinks.
[03/19 20:30:35    485s]   Removed CTS place status from 67 clock cells (out of 206 ) and 0 clock sinks (out of 0 ).
[03/19 20:30:35    485s]   Initializing legalizer
[03/19 20:30:35    485s]   Using cell based legalization.
[03/19 20:30:35    485s] OPERPROF: Starting DPlace-Init at level 1, MEM:1581.5M
[03/19 20:30:35    485s] z: 2, totalTracks: 1
[03/19 20:30:35    485s] z: 4, totalTracks: 1
[03/19 20:30:35    485s] z: 6, totalTracks: 1
[03/19 20:30:35    485s] z: 8, totalTracks: 1
[03/19 20:30:35    485s] #spOpts: N=65 mergeVia=F 
[03/19 20:30:35    485s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1586.5M
[03/19 20:30:35    485s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:1586.5M
[03/19 20:30:35    485s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1586.5MB).
[03/19 20:30:35    485s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.139, MEM:1586.5M
[03/19 20:30:35    485s] (I)       Load db... (mem=1586.5M)
[03/19 20:30:35    485s] (I)       Read data from FE... (mem=1586.5M)
[03/19 20:30:35    485s] (I)       Read nodes and places... (mem=1586.5M)
[03/19 20:30:36    485s] (I)       Number of ignored instance 0
[03/19 20:30:36    485s] (I)       Number of inbound cells 0
[03/19 20:30:36    485s] (I)       numMoveCells=26200, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/19 20:30:36    485s] (I)       cell height: 3600, count: 26200
[03/19 20:30:36    485s] (I)       Done Read nodes and places (cpu=0.040s, mem=1594.9M)
[03/19 20:30:36    485s] (I)       Read rows... (mem=1594.9M)
[03/19 20:30:36    485s] (I)       Done Read rows (cpu=0.000s, mem=1594.9M)
[03/19 20:30:36    485s] (I)       Done Read data from FE (cpu=0.040s, mem=1594.9M)
[03/19 20:30:36    485s] (I)       Done Load db (cpu=0.040s, mem=1594.9M)
[03/19 20:30:36    485s] (I)       Constructing placeable region... (mem=1594.9M)
[03/19 20:30:36    485s] (I)       Constructing bin map
[03/19 20:30:36    485s] (I)       Initialize bin information with width=36000 height=36000
[03/19 20:30:36    485s] (I)       Done constructing bin map
[03/19 20:30:36    485s] (I)       Removing 1 blocked bin with high fixed inst density
[03/19 20:30:36    485s] (I)       Compute region effective width... (mem=1594.9M)
[03/19 20:30:36    485s] (I)       Done Compute region effective width (cpu=0.000s, mem=1594.9M)
[03/19 20:30:36    485s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1594.9M)
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]   Reconstructing clock tree datastructures...
[03/19 20:30:36    485s]     Validating CTS configuration...
[03/19 20:30:36    485s]     Checking module port directions...
[03/19 20:30:36    485s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/19 20:30:36    485s]     Non-default CCOpt properties:
[03/19 20:30:36    485s]     adjacent_rows_legal: true (default: false)
[03/19 20:30:36    485s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/19 20:30:36    485s]     cell_density is set for at least one key
[03/19 20:30:36    485s]     cell_halo_rows: 0 (default: 1)
[03/19 20:30:36    485s]     cell_halo_sites: 0 (default: 4)
[03/19 20:30:36    485s]     clock_nets_detailed_routed: 1 (default: false)
[03/19 20:30:36    485s]     cloning_copy_activity: 1 (default: false)
[03/19 20:30:36    485s]     force_design_routing_status: 1 (default: auto)
[03/19 20:30:36    485s]     primary_delay_corner: WC (default: )
[03/19 20:30:36    485s]     route_type is set for at least one key
[03/19 20:30:36    485s]     target_insertion_delay is set for at least one key
[03/19 20:30:36    485s]     target_skew is set for at least one key
[03/19 20:30:36    485s]     target_skew_wire is set for at least one key
[03/19 20:30:36    485s]     update_io_latency: 0 (default: true)
[03/19 20:30:36    485s]     Route type trimming info:
[03/19 20:30:36    485s]       No route type modifications were made.
[03/19 20:30:36    485s] (I)       Initializing Steiner engine. 
[03/19 20:30:36    485s] End AAE Lib Interpolated Model. (MEM=1621.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:36    485s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/19 20:30:36    485s]     Original list had 9 cells:
[03/19 20:30:36    485s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:30:36    485s]     Library trimming was not able to trim any cells:
[03/19 20:30:36    485s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:30:36    485s]     Accumulated time to calculate placeable region: 0
[03/19 20:30:36    485s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/19 20:30:36    485s]     Original list had 8 cells:
[03/19 20:30:36    485s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:30:36    485s]     Library trimming was not able to trim any cells:
[03/19 20:30:36    485s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:30:36    485s]     Accumulated time to calculate placeable region: 0
[03/19 20:30:37    486s]     Clock tree balancer configuration for clock_tree clk:
[03/19 20:30:37    486s]     Non-default CCOpt properties:
[03/19 20:30:37    486s]       cell_density: 1 (default: 0.75)
[03/19 20:30:37    486s]       route_type (leaf): default_route_type_leaf (default: default)
[03/19 20:30:37    486s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/19 20:30:37    486s]       route_type (top): default_route_type_nonleaf (default: default)
[03/19 20:30:37    486s]     For power domain auto-default:
[03/19 20:30:37    486s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:30:37    486s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:30:37    486s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/19 20:30:37    486s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
[03/19 20:30:37    486s]     Top Routing info:
[03/19 20:30:37    486s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:30:37    486s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/19 20:30:37    486s]     Trunk Routing info:
[03/19 20:30:37    486s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:30:37    486s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/19 20:30:37    486s]     Leaf Routing info:
[03/19 20:30:37    486s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:30:37    486s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/19 20:30:37    486s]     For timing_corner WC:setup, late and power domain auto-default:
[03/19 20:30:37    486s]       Slew time target (leaf):    0.105ns
[03/19 20:30:37    486s]       Slew time target (trunk):   0.105ns
[03/19 20:30:37    486s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/19 20:30:37    486s]       Buffer unit delay: 0.057ns
[03/19 20:30:37    486s]       Buffer max distance: 562.449um
[03/19 20:30:37    486s]     Fastest wire driving cells and distances:
[03/19 20:30:37    486s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/19 20:30:37    486s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/19 20:30:37    486s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/19 20:30:37    486s]     
[03/19 20:30:37    486s]     
[03/19 20:30:37    486s]     Logic Sizing Table:
[03/19 20:30:37    486s]     
[03/19 20:30:37    486s]     ----------------------------------------------------------
[03/19 20:30:37    486s]     Cell    Instance count    Source    Eligible library cells
[03/19 20:30:37    486s]     ----------------------------------------------------------
[03/19 20:30:37    486s]       (empty table)
[03/19 20:30:37    486s]     ----------------------------------------------------------
[03/19 20:30:37    486s]     
[03/19 20:30:37    486s]     
[03/19 20:30:37    487s]     Clock tree balancer configuration for skew_group clk/CON:
[03/19 20:30:37    487s]       Sources:                     pin clk
[03/19 20:30:37    487s]       Total number of sinks:       6512
[03/19 20:30:37    487s]       Delay constrained sinks:     6512
[03/19 20:30:37    487s]       Non-leaf sinks:              0
[03/19 20:30:37    487s]       Ignore pins:                 0
[03/19 20:30:37    487s]      Timing corner WC:setup.late:
[03/19 20:30:37    487s]       Skew target:                 0.057ns
[03/19 20:30:37    487s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:30:37    487s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:30:37    487s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:30:37    487s]     Primary reporting skew groups are:
[03/19 20:30:37    487s]     skew_group clk/CON with 6512 clock sinks
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     Via Selection for Estimated Routes (rule default):
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     --------------------------------------------------------------
[03/19 20:30:37    487s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/19 20:30:37    487s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/19 20:30:37    487s]     --------------------------------------------------------------
[03/19 20:30:37    487s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/19 20:30:37    487s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/19 20:30:37    487s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/19 20:30:37    487s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/19 20:30:37    487s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/19 20:30:37    487s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/19 20:30:37    487s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/19 20:30:37    487s]     --------------------------------------------------------------
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     No ideal or dont_touch nets found in the clock tree
[03/19 20:30:37    487s]     No dont_touch hnets found in the clock tree
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     Filtering reasons for cell type: buffer
[03/19 20:30:37    487s]     =======================================
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:30:37    487s]     Clock trees    Power domain    Reason                         Library cells
[03/19 20:30:37    487s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:30:37    487s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/19 20:30:37    487s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     Filtering reasons for cell type: inverter
[03/19 20:30:37    487s]     =========================================
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:30:37    487s]     Clock trees    Power domain    Reason                         Library cells
[03/19 20:30:37    487s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:30:37    487s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/19 20:30:37    487s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     
[03/19 20:30:37    487s]     Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/19 20:30:37    487s]     CCOpt configuration status: all checks passed.
[03/19 20:30:37    487s]   Reconstructing clock tree datastructures done.
[03/19 20:30:37    487s] Initializing clock structures done.
[03/19 20:30:37    487s] PRO...
[03/19 20:30:37    487s]   PRO active optimizations:
[03/19 20:30:37    487s]    - DRV fixing with cell sizing
[03/19 20:30:37    487s]   
[03/19 20:30:37    487s]   Detected clock skew data from CTS
[03/19 20:30:37    487s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/19 20:30:37    487s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/19 20:30:37    487s]   Clock DAG stats PRO initial state:
[03/19 20:30:37    487s]     cell counts      : b=198, i=6, icg=0, nicg=0, l=0, total=204
[03/19 20:30:37    487s]     cell areas       : b=1313.640um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1361.160um^2
[03/19 20:30:37    487s]     cell capacitance : b=0.723pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.827pF
[03/19 20:30:37    487s]     sink capacitance : count=6512, total=6.143pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:30:37    487s]     wire capacitance : top=0.000pF, trunk=0.526pF, leaf=3.979pF, total=4.505pF
[03/19 20:30:37    487s]     wire lengths     : top=0.000um, trunk=3950.400um, leaf=25824.600um, total=29775.000um
[03/19 20:30:37    487s]     hp wire lengths  : top=0.000um, trunk=3037.800um, leaf=7337.300um, total=10375.100um
[03/19 20:30:37    487s]   Clock DAG net violations PRO initial state: none
[03/19 20:30:37    487s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/19 20:30:37    487s]     Trunk : target=0.105ns count=113 avg=0.035ns sd=0.022ns min=0.009ns max=0.099ns {94 <= 0.063ns, 17 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:30:37    487s]     Leaf  : target=0.105ns count=92 avg=0.074ns sd=0.030ns min=0.018ns max=0.103ns {23 <= 0.063ns, 2 <= 0.084ns, 54 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:30:37    487s]   Clock DAG library cell distribution PRO initial state {count}:
[03/19 20:30:37    487s]      Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 5 CKBD12: 4 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 5 BUFFD3: 1 CKBD3: 13 BUFFD2: 5 CKBD2: 15 BUFFD1: 21 CKBD1: 7 BUFFD0: 1 CKBD0: 11 
[03/19 20:30:37    487s]      Invs: INVD16: 6 
[03/19 20:30:37    487s]   Primary reporting skew groups PRO initial state:
[03/19 20:30:37    487s]     skew_group default.clk/CON: unconstrained
[03/19 20:30:37    487s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:30:37    487s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q10_reg_6_/CP
[03/19 20:30:37    487s]   Skew group summary PRO initial state:
[03/19 20:30:37    487s]     skew_group clk/CON: insertion delay [min=0.395, max=1.090, avg=0.735, sd=0.213], skew [0.696 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.055 gs=0.680)
[03/19 20:30:37    487s]   Recomputing CTS skew targets...
[03/19 20:30:37    487s]   Resolving skew group constraints...
[03/19 20:30:38    488s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/19 20:30:38    488s]   Resolving skew group constraints done.
[03/19 20:30:38    488s]   Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/19 20:30:38    488s]   Fixing DRVs...
[03/19 20:30:38    488s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/19 20:30:38    488s]   CCOpt-PRO: considered: 205, tested: 205, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   PRO Statistics: Fix DRVs (cell sizing):
[03/19 20:30:38    488s]   =======================================
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Cell changes by Net Type:
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   -------------------------------------------------------------------------------------------------
[03/19 20:30:38    488s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/19 20:30:38    488s]   -------------------------------------------------------------------------------------------------
[03/19 20:30:38    488s]   top                0            0           0            0                    0                0
[03/19 20:30:38    488s]   trunk              0            0           0            0                    0                0
[03/19 20:30:38    488s]   leaf               0            0           0            0                    0                0
[03/19 20:30:38    488s]   -------------------------------------------------------------------------------------------------
[03/19 20:30:38    488s]   Total              0            0           0            0                    0                0
[03/19 20:30:38    488s]   -------------------------------------------------------------------------------------------------
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/19 20:30:38    488s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Clock DAG stats PRO after DRV fixing:
[03/19 20:30:38    488s]     cell counts      : b=198, i=6, icg=0, nicg=0, l=0, total=204
[03/19 20:30:38    488s]     cell areas       : b=1313.640um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1361.160um^2
[03/19 20:30:38    488s]     cell capacitance : b=0.723pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.827pF
[03/19 20:30:38    488s]     sink capacitance : count=6512, total=6.143pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:30:38    488s]     wire capacitance : top=0.000pF, trunk=0.526pF, leaf=3.979pF, total=4.505pF
[03/19 20:30:38    488s]     wire lengths     : top=0.000um, trunk=3950.400um, leaf=25824.600um, total=29775.000um
[03/19 20:30:38    488s]     hp wire lengths  : top=0.000um, trunk=3037.800um, leaf=7337.300um, total=10375.100um
[03/19 20:30:38    488s]   Clock DAG net violations PRO after DRV fixing: none
[03/19 20:30:38    488s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/19 20:30:38    488s]     Trunk : target=0.105ns count=113 avg=0.035ns sd=0.022ns min=0.009ns max=0.099ns {94 <= 0.063ns, 17 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:30:38    488s]     Leaf  : target=0.105ns count=92 avg=0.074ns sd=0.030ns min=0.018ns max=0.103ns {23 <= 0.063ns, 2 <= 0.084ns, 54 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:30:38    488s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/19 20:30:38    488s]      Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 5 CKBD12: 4 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 5 BUFFD3: 1 CKBD3: 13 BUFFD2: 5 CKBD2: 15 BUFFD1: 21 CKBD1: 7 BUFFD0: 1 CKBD0: 11 
[03/19 20:30:38    488s]      Invs: INVD16: 6 
[03/19 20:30:38    488s]   Primary reporting skew groups PRO after DRV fixing:
[03/19 20:30:38    488s]     skew_group default.clk/CON: unconstrained
[03/19 20:30:38    488s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:30:38    488s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q10_reg_6_/CP
[03/19 20:30:38    488s]   Skew group summary PRO after DRV fixing:
[03/19 20:30:38    488s]     skew_group clk/CON: insertion delay [min=0.395, max=1.090, avg=0.735, sd=0.213], skew [0.696 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.055 gs=0.680)
[03/19 20:30:38    488s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Slew Diagnostics: After DRV fixing
[03/19 20:30:38    488s]   ==================================
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Global Causes:
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   -------------------------------------
[03/19 20:30:38    488s]   Cause
[03/19 20:30:38    488s]   -------------------------------------
[03/19 20:30:38    488s]   DRV fixing with buffering is disabled
[03/19 20:30:38    488s]   -------------------------------------
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Top 5 overslews:
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   ---------------------------------
[03/19 20:30:38    488s]   Overslew    Causes    Driving Pin
[03/19 20:30:38    488s]   ---------------------------------
[03/19 20:30:38    488s]     (empty table)
[03/19 20:30:38    488s]   ---------------------------------
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   -------------------
[03/19 20:30:38    488s]   Cause    Occurences
[03/19 20:30:38    488s]   -------------------
[03/19 20:30:38    488s]     (empty table)
[03/19 20:30:38    488s]   -------------------
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   -------------------
[03/19 20:30:38    488s]   Cause    Occurences
[03/19 20:30:38    488s]   -------------------
[03/19 20:30:38    488s]     (empty table)
[03/19 20:30:38    488s]   -------------------
[03/19 20:30:38    488s]   
[03/19 20:30:38    488s]   Reconnecting optimized routes...
[03/19 20:30:38    488s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/19 20:30:38    488s]   Set dirty flag on 0 insts, 0 nets
[03/19 20:30:38    488s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/19 20:30:38    488s] End AAE Lib Interpolated Model. (MEM=1665.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:39    488s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/19 20:30:39    488s]   Clock DAG stats PRO final:
[03/19 20:30:39    488s]     cell counts      : b=198, i=6, icg=0, nicg=0, l=0, total=204
[03/19 20:30:39    488s]     cell areas       : b=1313.640um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1361.160um^2
[03/19 20:30:39    488s]     cell capacitance : b=0.723pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.827pF
[03/19 20:30:39    488s]     sink capacitance : count=6512, total=6.143pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:30:39    488s]     wire capacitance : top=0.000pF, trunk=0.526pF, leaf=3.979pF, total=4.505pF
[03/19 20:30:39    488s]     wire lengths     : top=0.000um, trunk=3950.400um, leaf=25824.600um, total=29775.000um
[03/19 20:30:39    488s]     hp wire lengths  : top=0.000um, trunk=3037.800um, leaf=7337.300um, total=10375.100um
[03/19 20:30:39    488s]   Clock DAG net violations PRO final: none
[03/19 20:30:39    488s]   Clock DAG primary half-corner transition distribution PRO final:
[03/19 20:30:39    488s]     Trunk : target=0.105ns count=113 avg=0.035ns sd=0.022ns min=0.009ns max=0.099ns {94 <= 0.063ns, 17 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:30:39    488s]     Leaf  : target=0.105ns count=92 avg=0.074ns sd=0.030ns min=0.018ns max=0.103ns {23 <= 0.063ns, 2 <= 0.084ns, 54 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:30:39    488s]   Clock DAG library cell distribution PRO final {count}:
[03/19 20:30:39    488s]      Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 5 CKBD12: 4 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 5 BUFFD3: 1 CKBD3: 13 BUFFD2: 5 CKBD2: 15 BUFFD1: 21 CKBD1: 7 BUFFD0: 1 CKBD0: 11 
[03/19 20:30:39    488s]      Invs: INVD16: 6 
[03/19 20:30:39    488s]   Primary reporting skew groups PRO final:
[03/19 20:30:39    488s]     skew_group default.clk/CON: unconstrained
[03/19 20:30:39    488s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:30:39    488s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q10_reg_6_/CP
[03/19 20:30:39    488s]   Skew group summary PRO final:
[03/19 20:30:39    488s]     skew_group clk/CON: insertion delay [min=0.395, max=1.090, avg=0.735, sd=0.213], skew [0.696 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.055 gs=0.680)
[03/19 20:30:39    488s] PRO done.
[03/19 20:30:39    488s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/19 20:30:39    488s] numClockCells = 206, numClockCellsFixed = 0, numClockCellsRestored = 67, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/19 20:30:39    489s] Net route status summary:
[03/19 20:30:39    489s]   Clock:       205 (unrouted=0, trialRouted=0, noStatus=0, routed=205, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:30:39    489s]   Non-clock: 27219 (unrouted=116, trialRouted=0, noStatus=0, routed=27103, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:30:39    489s] Updating delays...
[03/19 20:30:39    489s] Updating delays done.
[03/19 20:30:39    489s] PRO done. (took cpu=0:00:04.1 real=0:00:04.1)
[03/19 20:30:39    489s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1705.5M
[03/19 20:30:39    489s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.100, REAL:0.105, MEM:1705.5M
[03/19 20:30:40    490s] skipped the cell partition in DRV
[03/19 20:30:40    490s] Leakage Power Opt: re-selecting buf/inv list 
[03/19 20:30:40    490s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/19 20:30:40    490s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:30:40    490s] optDesignOneStep: Power Flow
[03/19 20:30:40    490s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:30:40    490s] **INFO: Start fixing DRV (Mem = 1614.46M) ...
[03/19 20:30:40    490s] Begin: GigaOpt DRV Optimization
[03/19 20:30:40    490s] Glitch fixing enabled
[03/19 20:30:40    490s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/19 20:30:40    490s] Info: 205 clock nets excluded from IPO operation.
[03/19 20:30:40    490s] End AAE Lib Interpolated Model. (MEM=1614.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:40    490s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:10.5/0:09:12.4 (0.9), mem = 1614.5M
[03/19 20:30:40    490s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.1
[03/19 20:30:41    490s] (I,S,L,T): WC_VIEW: 79.8794, 24.453, 1.07102, 105.403
[03/19 20:30:41    490s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:30:41    490s] ### Creating PhyDesignMc. totSessionCpu=0:08:11 mem=1614.5M
[03/19 20:30:41    490s] OPERPROF: Starting DPlace-Init at level 1, MEM:1614.5M
[03/19 20:30:41    490s] z: 2, totalTracks: 1
[03/19 20:30:41    490s] z: 4, totalTracks: 1
[03/19 20:30:41    490s] z: 6, totalTracks: 1
[03/19 20:30:41    490s] z: 8, totalTracks: 1
[03/19 20:30:41    490s] #spOpts: N=65 mergeVia=F 
[03/19 20:30:41    490s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1614.5M
[03/19 20:30:41    490s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:1614.5M
[03/19 20:30:41    490s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1614.5MB).
[03/19 20:30:41    490s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.126, MEM:1614.5M
[03/19 20:30:41    490s] TotalInstCnt at PhyDesignMc Initialization: 26,200
[03/19 20:30:41    490s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:11 mem=1614.5M
[03/19 20:30:41    490s] ### Creating TopoMgr, started
[03/19 20:30:41    490s] ### Creating TopoMgr, finished
[03/19 20:30:41    491s] ### Creating RouteCongInterface, started
[03/19 20:30:41    491s] ### Creating LA Mngr. totSessionCpu=0:08:11 mem=1747.3M
[03/19 20:30:42    492s] ### Creating LA Mngr, finished. totSessionCpu=0:08:12 mem=1763.3M
[03/19 20:30:42    492s] ### Creating RouteCongInterface, finished
[03/19 20:30:42    492s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:30:42    492s] 
[03/19 20:30:42    492s] Creating Lib Analyzer ...
[03/19 20:30:42    492s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:30:42    492s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:30:42    492s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:30:42    492s] 
[03/19 20:30:44    493s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:14 mem=1763.3M
[03/19 20:30:44    493s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:14 mem=1763.3M
[03/19 20:30:44    493s] Creating Lib Analyzer, finished. 
[03/19 20:30:46    496s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/19 20:30:46    496s] **INFO: Disabling fanout fix in postRoute stage.
[03/19 20:30:46    496s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1782.4M
[03/19 20:30:46    496s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1782.4M
[03/19 20:30:47    496s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:30:47    496s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/19 20:30:47    496s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:30:47    496s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/19 20:30:47    496s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:30:47    497s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 20:30:47    497s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.31|   -72.38|       0|       0|       0|  61.22|          |         |
[03/19 20:30:47    497s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 20:30:47    497s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.31|   -72.38|       0|       0|       0|  61.22| 0:00:00.0|  1782.4M|
[03/19 20:30:47    497s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:30:47    497s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:30:47    497s] Layer 3 has 205 constrained nets 
[03/19 20:30:47    497s] Layer 7 has 39 constrained nets 
[03/19 20:30:47    497s] **** End NDR-Layer Usage Statistics ****
[03/19 20:30:47    497s] 
[03/19 20:30:47    497s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1782.4M) ***
[03/19 20:30:47    497s] 
[03/19 20:30:47    497s] Begin: glitch net info
[03/19 20:30:47    497s] glitch slack range: number of glitch nets
[03/19 20:30:47    497s] glitch slack < -0.32 : 0
[03/19 20:30:47    497s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:30:47    497s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:30:47    497s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:30:47    497s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:30:47    497s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:30:47    497s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:30:47    497s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:30:47    497s] -0.04 < glitch slack : 0
[03/19 20:30:47    497s] End: glitch net info
[03/19 20:30:47    497s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1763.3M
[03/19 20:30:48    497s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:1763.3M
[03/19 20:30:48    497s] TotalInstCnt at PhyDesignMc Destruction: 26,200
[03/19 20:30:48    497s] (I,S,L,T): WC_VIEW: 79.8794, 24.453, 1.07102, 105.403
[03/19 20:30:48    497s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.1
[03/19 20:30:48    497s] *** DrvOpt [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:08:17.9/0:09:19.9 (0.9), mem = 1763.3M
[03/19 20:30:48    497s] 
[03/19 20:30:48    497s] =============================================================================================
[03/19 20:30:48    497s]  Step TAT Report for DrvOpt #1
[03/19 20:30:48    497s] =============================================================================================
[03/19 20:30:48    497s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:30:48    497s] ---------------------------------------------------------------------------------------------
[03/19 20:30:48    497s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:30:48    497s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/19 20:30:48    497s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  32.2 % )     0:00:02.5 /  0:00:02.5    1.0
[03/19 20:30:48    497s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/19 20:30:48    497s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:30:48    497s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.2 % )     0:00:01.4 /  0:00:01.4    1.0
[03/19 20:30:48    497s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.1    1.0
[03/19 20:30:48    497s] [ DrvFindVioNets         ]      2   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:30:48    497s] [ DrvComputeSummary      ]      2   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:30:48    497s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:30:48    497s] [ MISC                   ]          0:00:03.5  (  45.7 % )     0:00:03.5 /  0:00:03.5    1.0
[03/19 20:30:48    497s] ---------------------------------------------------------------------------------------------
[03/19 20:30:48    497s]  DrvOpt #1 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[03/19 20:30:48    497s] ---------------------------------------------------------------------------------------------
[03/19 20:30:48    497s] 
[03/19 20:30:48    497s] drv optimizer changes nothing and skips refinePlace
[03/19 20:30:48    497s] End: GigaOpt DRV Optimization
[03/19 20:30:48    497s] **optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1440.0M, totSessionCpu=0:08:18 **
[03/19 20:30:48    497s] *info:
[03/19 20:30:48    497s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 1723.28M).
[03/19 20:30:48    497s] Leakage Power Opt: resetting the buf/inv selection
[03/19 20:30:48    497s] ** Profile ** Start :  cpu=0:00:00.0, mem=1723.3M
[03/19 20:30:48    497s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1723.3M
[03/19 20:30:48    498s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.092, MEM:1723.3M
[03/19 20:30:48    498s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1723.3M
[03/19 20:30:48    498s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1733.3M
[03/19 20:30:49    499s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1733.3M
[03/19 20:30:49    499s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=1723.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.311  | -0.192  | -0.311  |
|           TNS (ns):| -72.378 | -46.806 | -25.572 |
|    Violating Paths:|   797   |   701   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.222%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1733.3M
[03/19 20:30:49    499s] **optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1434.4M, totSessionCpu=0:08:19 **
[03/19 20:30:49    499s]   DRV Snapshot: (REF)
[03/19 20:30:49    499s]          Tran DRV: 0
[03/19 20:30:49    499s]           Cap DRV: 0
[03/19 20:30:49    499s]        Fanout DRV: 0
[03/19 20:30:49    499s]            Glitch: 0
[03/19 20:30:49    499s] *** Timing NOT met, worst failing slack is -0.311
[03/19 20:30:49    499s] *** Check timing (0:00:00.0)
[03/19 20:30:49    499s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:30:49    499s] optDesignOneStep: Power Flow
[03/19 20:30:49    499s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:30:49    499s] Deleting Lib Analyzer.
[03/19 20:30:49    499s] Begin: GigaOpt Optimization in WNS mode
[03/19 20:30:49    499s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[03/19 20:30:50    499s] Info: 205 clock nets excluded from IPO operation.
[03/19 20:30:50    499s] End AAE Lib Interpolated Model. (MEM=1713.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:30:50    499s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:19.7/0:09:21.7 (0.9), mem = 1713.7M
[03/19 20:30:50    499s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.2
[03/19 20:30:50    499s] (I,S,L,T): WC_VIEW: 79.8794, 24.453, 1.07102, 105.403
[03/19 20:30:50    499s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:30:50    499s] ### Creating PhyDesignMc. totSessionCpu=0:08:20 mem=1713.7M
[03/19 20:30:50    499s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:30:50    499s] OPERPROF: Starting DPlace-Init at level 1, MEM:1713.7M
[03/19 20:30:50    499s] z: 2, totalTracks: 1
[03/19 20:30:50    499s] z: 4, totalTracks: 1
[03/19 20:30:50    499s] z: 6, totalTracks: 1
[03/19 20:30:50    499s] z: 8, totalTracks: 1
[03/19 20:30:50    499s] #spOpts: N=65 mergeVia=F 
[03/19 20:30:50    499s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1713.7M
[03/19 20:30:50    500s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.084, MEM:1713.7M
[03/19 20:30:50    500s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1713.7MB).
[03/19 20:30:50    500s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:1713.7M
[03/19 20:30:50    500s] TotalInstCnt at PhyDesignMc Initialization: 26,200
[03/19 20:30:50    500s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:20 mem=1713.7M
[03/19 20:30:50    500s] ### Creating RouteCongInterface, started
[03/19 20:30:50    500s] ### Creating RouteCongInterface, finished
[03/19 20:30:50    500s] 
[03/19 20:30:50    500s] Creating Lib Analyzer ...
[03/19 20:30:50    500s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:30:50    500s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:30:50    500s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:30:50    500s] 
[03/19 20:30:51    501s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:22 mem=1713.7M
[03/19 20:30:51    501s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:22 mem=1713.7M
[03/19 20:30:51    501s] Creating Lib Analyzer, finished. 
[03/19 20:30:57    507s] *info: 205 clock nets excluded
[03/19 20:30:57    507s] *info: 2 special nets excluded.
[03/19 20:30:57    507s] *info: 116 no-driver nets excluded.
[03/19 20:31:00    510s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18060.1
[03/19 20:31:00    510s] PathGroup :  reg2reg  TargetSlack : 0 
[03/19 20:31:00    510s] ** GigaOpt Optimizer WNS Slack -0.311 TNS Slack -72.380 Density 61.22
[03/19 20:31:00    510s] Optimizer WNS Pass 0
[03/19 20:31:00    510s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.311|-25.572|
|reg2reg   |-0.192|-46.807|
|HEPG      |-0.192|-46.807|
|All Paths |-0.311|-72.380|
+----------+------+-------+

[03/19 20:31:00    510s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1762.8M
[03/19 20:31:00    510s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1762.8M
[03/19 20:31:00    510s] Active Path Group: reg2reg  
[03/19 20:31:00    510s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:00    510s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:00    510s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:00    510s] |  -0.192|   -0.311| -46.807|  -72.380|    61.22%|   0:00:00.0| 1770.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:00    510s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:04    514s] |  -0.185|   -0.311| -47.916|  -73.488|    61.23%|   0:00:04.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:04    514s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:09    518s] |  -0.185|   -0.311| -47.560|  -73.133|    61.27%|   0:00:05.0| 1832.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:09    518s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:09    519s] |  -0.185|   -0.311| -47.513|  -73.085|    61.29%|   0:00:00.0| 1871.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:09    519s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:09    519s] Starting generalSmallTnsOpt
[03/19 20:31:10    519s] Ending generalSmallTnsOpt End
[03/19 20:31:10    519s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:13    523s] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC52_CTS_11 (BUFFD1)
[03/19 20:31:13    523s] skewClock has inserted core_instance/FE_USKC53_CTS_9 (CKBD2)
[03/19 20:31:13    523s] skewClock has inserted core_instance/FE_USKC54_CTS_9 (BUFFD4)
[03/19 20:31:13    523s] skewClock has inserted core_instance/FE_USKC55_CTS_25 (INVD16)
[03/19 20:31:13    523s] skewClock has inserted core_instance/FE_USKC56_CTS_25 (INVD16)
[03/19 20:31:13    523s] skewClock has inserted core_instance/FE_USKC57_CTS_27 (BUFFD4)
[03/19 20:31:13    523s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC58_CTS_5 (CKBD2)
[03/19 20:31:13    523s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC59_CTS_5 (CKBD2)
[03/19 20:31:13    523s] skewClock sized 0 and inserted 8 insts
[03/19 20:31:14    524s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:14    524s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:14    524s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:17    526s] |  -0.116|   -0.346| -72.654|  -98.970|    61.29%|   0:00:08.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:31:17    526s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/E                             |
[03/19 20:31:17    527s] |  -0.114|   -0.346| -72.732|  -99.048|    61.29%|   0:00:00.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:31:17    527s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
[03/19 20:31:17    527s] |  -0.113|   -0.346| -72.719|  -99.035|    61.29%|   0:00:00.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:31:17    527s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
[03/19 20:31:17    527s] |  -0.112|   -0.346| -72.598|  -98.913|    61.29%|   0:00:00.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:31:17    527s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
[03/19 20:31:18    528s] |  -0.112|   -0.346| -72.441|  -98.756|    61.29%|   0:00:01.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:31:18    528s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
[03/19 20:31:18    528s] Starting generalSmallTnsOpt
[03/19 20:31:18    528s] Ending generalSmallTnsOpt End
[03/19 20:31:18    528s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:22    531s] skewClock has sized core_instance/CTS_ccl_a_buf_00235 (BUFFD4)
[03/19 20:31:22    531s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC62_CTS_5 (CKBD2)
[03/19 20:31:22    531s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC63_CTS_5 (CKBD2)
[03/19 20:31:22    531s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC64_CTS_5 (CKBD2)
[03/19 20:31:22    531s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC65_CTS_5 (CKBD2)
[03/19 20:31:22    531s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC66_CTS_5 (CKBD2)
[03/19 20:31:22    531s] skewClock sized 1 and inserted 5 insts
[03/19 20:31:23    533s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:23    533s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:23    533s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:23    533s] |  -0.109|   -0.346| -67.606|  -93.960|    61.29%|   0:00:05.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:23    533s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:24    533s] |  -0.109|   -0.346| -67.575|  -93.929|    61.29%|   0:00:01.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:24    533s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:24    533s] |  -0.109|   -0.346| -67.385|  -93.739|    61.29%|   0:00:00.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:24    533s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:24    534s] Starting generalSmallTnsOpt
[03/19 20:31:24    534s] Ending generalSmallTnsOpt End
[03/19 20:31:24    534s] |  -0.110|   -0.346| -67.385|  -93.739|    61.30%|   0:00:00.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:24    534s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:24    534s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:24    534s] 
[03/19 20:31:24    534s] *** Finish Core Optimize Step (cpu=0:00:24.1 real=0:00:24.0 mem=1949.3M) ***
[03/19 20:31:24    534s] Active Path Group: default 
[03/19 20:31:25    534s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:25    534s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:25    534s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:25    534s] |  -0.346|   -0.346| -26.354|  -93.739|    61.30%|   0:00:01.0| 1949.3M|   WC_VIEW|  default| out[95]                                            |
[03/19 20:31:25    534s] Starting generalSmallTnsOpt
[03/19 20:31:25    534s] Ending generalSmallTnsOpt End
[03/19 20:31:25    534s] |  -0.346|   -0.346| -26.354|  -93.739|    61.30%|   0:00:00.0| 1949.3M|   WC_VIEW|  default| out[95]                                            |
[03/19 20:31:25    534s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:25    534s] 
[03/19 20:31:25    534s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1949.3M) ***
[03/19 20:31:25    534s] 
[03/19 20:31:25    534s] *** Finished Optimize Step Cumulative (cpu=0:00:24.2 real=0:00:25.0 mem=1949.3M) ***
[03/19 20:31:25    534s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-26.354|
|reg2reg   |-0.110|-67.385|
|HEPG      |-0.110|-67.385|
|All Paths |-0.346|-93.739|
+----------+------+-------+

[03/19 20:31:25    534s] ** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -93.739 Density 61.30
[03/19 20:31:25    534s] Update Timing Windows (Threshold 0.015) ...
[03/19 20:31:25    534s] Re Calculate Delays on 27 Nets
[03/19 20:31:25    534s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-26.354|
|reg2reg   |-0.110|-67.384|
|HEPG      |-0.110|-67.384|
|All Paths |-0.346|-93.738|
+----------+------+-------+

[03/19 20:31:25    534s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:31:25    534s] Layer 3 has 218 constrained nets 
[03/19 20:31:25    534s] Layer 7 has 39 constrained nets 
[03/19 20:31:25    534s] **** End NDR-Layer Usage Statistics ****
[03/19 20:31:25    534s] 
[03/19 20:31:25    534s] *** Finish Post Route Setup Fixing (cpu=0:00:24.7 real=0:00:25.0 mem=1949.3M) ***
[03/19 20:31:25    534s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18060.1
[03/19 20:31:25    534s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1930.2M
[03/19 20:31:25    535s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.100, MEM:1930.2M
[03/19 20:31:25    535s] TotalInstCnt at PhyDesignMc Destruction: 26,260
[03/19 20:31:25    535s] (I,S,L,T): WC_VIEW: 79.9569, 24.4935, 1.07319, 105.524
[03/19 20:31:25    535s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.2
[03/19 20:31:25    535s] *** SetupOpt [finish] : cpu/real = 0:00:35.4/0:00:35.4 (1.0), totSession cpu/real = 0:08:55.2/0:09:57.1 (0.9), mem = 1930.2M
[03/19 20:31:25    535s] 
[03/19 20:31:25    535s] =============================================================================================
[03/19 20:31:25    535s]  Step TAT Report for WnsOpt #1
[03/19 20:31:25    535s] =============================================================================================
[03/19 20:31:25    535s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:31:25    535s] ---------------------------------------------------------------------------------------------
[03/19 20:31:25    535s] [ SkewClock              ]      2   0:00:07.5  (  21.2 % )     0:00:09.8 /  0:00:09.7    1.0
[03/19 20:31:25    535s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:31:25    535s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   3.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/19 20:31:25    535s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:31:25    535s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:31:25    535s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:31:25    535s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:31:25    535s] [ TransformInit          ]      1   0:00:07.6  (  21.5 % )     0:00:08.8 /  0:00:08.8    1.0
[03/19 20:31:25    535s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:01.0    1.0
[03/19 20:31:25    535s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/19 20:31:25    535s] [ OptSingleIteration     ]     45   0:00:00.1  (   0.3 % )     0:00:14.2 /  0:00:14.2    1.0
[03/19 20:31:25    535s] [ OptGetWeight           ]     45   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:31:25    535s] [ OptEval                ]     45   0:00:12.3  (  34.8 % )     0:00:12.3 /  0:00:12.3    1.0
[03/19 20:31:25    535s] [ OptCommit              ]     45   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.9
[03/19 20:31:25    535s] [ IncrTimingUpdate       ]     38   0:00:02.5  (   7.0 % )     0:00:02.5 /  0:00:02.5    1.0
[03/19 20:31:25    535s] [ PostCommitDelayUpdate  ]     48   0:00:00.1  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.1
[03/19 20:31:25    535s] [ IncrDelayCalc          ]    106   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.1
[03/19 20:31:25    535s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:31:25    535s] [ SetupOptGetWorkingSet  ]    118   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.4    1.3
[03/19 20:31:25    535s] [ SetupOptGetActiveNode  ]    118   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/19 20:31:25    535s] [ SetupOptSlackGraph     ]     45   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    0.9
[03/19 20:31:25    535s] [ MISC                   ]          0:00:01.0  (   2.8 % )     0:00:01.0 /  0:00:01.0    1.0
[03/19 20:31:25    535s] ---------------------------------------------------------------------------------------------
[03/19 20:31:25    535s]  WnsOpt #1 TOTAL                    0:00:35.4  ( 100.0 % )     0:00:35.4 /  0:00:35.4    1.0
[03/19 20:31:25    535s] ---------------------------------------------------------------------------------------------
[03/19 20:31:25    535s] 
[03/19 20:31:25    535s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:31:25    535s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1930.2M
[03/19 20:31:25    535s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1930.2M
[03/19 20:31:25    535s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1930.2M
[03/19 20:31:25    535s] z: 2, totalTracks: 1
[03/19 20:31:25    535s] z: 4, totalTracks: 1
[03/19 20:31:25    535s] z: 6, totalTracks: 1
[03/19 20:31:25    535s] z: 8, totalTracks: 1
[03/19 20:31:25    535s] #spOpts: N=65 
[03/19 20:31:25    535s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1930.2M
[03/19 20:31:25    535s] Info: 14 insts are soft-fixed.
[03/19 20:31:25    535s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.098, MEM:1930.2M
[03/19 20:31:25    535s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1930.2MB).
[03/19 20:31:25    535s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.134, MEM:1930.2M
[03/19 20:31:25    535s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.134, MEM:1930.2M
[03/19 20:31:25    535s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.1
[03/19 20:31:25    535s] OPERPROF:   Starting RefinePlace at level 2, MEM:1930.2M
[03/19 20:31:25    535s] *** Starting refinePlace (0:08:55 mem=1930.2M) ***
[03/19 20:31:25    535s] Total net bbox length = 3.770e+05 (1.620e+05 2.150e+05) (ext = 5.957e+03)
[03/19 20:31:25    535s] Info: 14 insts are soft-fixed.
[03/19 20:31:25    535s] 
[03/19 20:31:25    535s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:31:25    535s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:31:25    535s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1930.2M
[03/19 20:31:25    535s] Starting refinePlace ...
[03/19 20:31:25    535s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:31:25    535s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1930.2MB) @(0:08:55 - 0:08:55).
[03/19 20:31:25    535s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:31:25    535s] wireLenOptFixPriorityInst 6521 inst fixed
[03/19 20:31:25    535s] 
[03/19 20:31:25    535s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:31:26    535s] Move report: legalization moves 51 insts, mean move: 2.30 um, max move: 9.00 um
[03/19 20:31:26    535s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U818): (402.20, 245.80) --> (407.60, 249.40)
[03/19 20:31:26    535s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1930.2MB) @(0:08:55 - 0:08:56).
[03/19 20:31:26    535s] Move report: Detail placement moves 51 insts, mean move: 2.30 um, max move: 9.00 um
[03/19 20:31:26    535s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U818): (402.20, 245.80) --> (407.60, 249.40)
[03/19 20:31:26    535s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1930.2MB
[03/19 20:31:26    535s] Statistics of distance of Instance movement in refine placement:
[03/19 20:31:26    535s]   maximum (X+Y) =         9.00 um
[03/19 20:31:26    535s]   inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U818) with max move: (402.2, 245.8) -> (407.6, 249.4)
[03/19 20:31:26    535s]   mean    (X+Y) =         2.30 um
[03/19 20:31:26    535s] Summary Report:
[03/19 20:31:26    535s] Instances move: 51 (out of 26206 movable)
[03/19 20:31:26    535s] Instances flipped: 0
[03/19 20:31:26    535s] Mean displacement: 2.30 um
[03/19 20:31:26    535s] Max displacement: 9.00 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U818) (402.2, 245.8) -> (407.6, 249.4)
[03/19 20:31:26    535s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/19 20:31:26    535s] Total instances moved : 51
[03/19 20:31:26    535s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.550, REAL:0.547, MEM:1930.2M
[03/19 20:31:26    535s] Total net bbox length = 3.771e+05 (1.620e+05 2.150e+05) (ext = 5.957e+03)
[03/19 20:31:26    535s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1930.2MB
[03/19 20:31:26    535s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1930.2MB) @(0:08:55 - 0:08:56).
[03/19 20:31:26    535s] *** Finished refinePlace (0:08:56 mem=1930.2M) ***
[03/19 20:31:26    535s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.1
[03/19 20:31:26    535s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.620, REAL:0.618, MEM:1930.2M
[03/19 20:31:26    535s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1930.2M
[03/19 20:31:26    536s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.109, MEM:1930.2M
[03/19 20:31:26    536s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.860, REAL:0.861, MEM:1930.2M
[03/19 20:31:26    536s] End: GigaOpt Optimization in WNS mode
[03/19 20:31:26    536s] Skipping post route harden opt
[03/19 20:31:26    536s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:31:26    536s] optDesignOneStep: Power Flow
[03/19 20:31:26    536s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:31:26    536s] Deleting Lib Analyzer.
[03/19 20:31:26    536s] Begin: GigaOpt Optimization in TNS mode
[03/19 20:31:26    536s] Info: 218 clock nets excluded from IPO operation.
[03/19 20:31:26    536s] End AAE Lib Interpolated Model. (MEM=1843.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:31:26    536s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:56.2/0:09:58.2 (0.9), mem = 1843.2M
[03/19 20:31:26    536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.3
[03/19 20:31:26    536s] (I,S,L,T): WC_VIEW: 79.9569, 24.4935, 1.07319, 105.524
[03/19 20:31:26    536s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:31:26    536s] ### Creating PhyDesignMc. totSessionCpu=0:08:56 mem=1843.2M
[03/19 20:31:26    536s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:31:26    536s] OPERPROF: Starting DPlace-Init at level 1, MEM:1843.2M
[03/19 20:31:26    536s] z: 2, totalTracks: 1
[03/19 20:31:26    536s] z: 4, totalTracks: 1
[03/19 20:31:26    536s] z: 6, totalTracks: 1
[03/19 20:31:26    536s] z: 8, totalTracks: 1
[03/19 20:31:26    536s] #spOpts: N=65 
[03/19 20:31:26    536s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1843.2M
[03/19 20:31:26    536s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.101, MEM:1843.2M
[03/19 20:31:26    536s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1843.2MB).
[03/19 20:31:26    536s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.140, MEM:1843.2M
[03/19 20:31:27    536s] TotalInstCnt at PhyDesignMc Initialization: 26,273
[03/19 20:31:27    536s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:57 mem=1843.2M
[03/19 20:31:27    536s] ### Creating RouteCongInterface, started
[03/19 20:31:27    536s] ### Creating RouteCongInterface, finished
[03/19 20:31:27    536s] 
[03/19 20:31:27    536s] Creating Lib Analyzer ...
[03/19 20:31:27    536s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:31:27    536s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:31:27    536s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:31:27    536s] 
[03/19 20:31:28    538s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:58 mem=1845.2M
[03/19 20:31:28    538s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:58 mem=1845.2M
[03/19 20:31:28    538s] Creating Lib Analyzer, finished. 
[03/19 20:31:33    543s] *info: 218 clock nets excluded
[03/19 20:31:33    543s] *info: 2 special nets excluded.
[03/19 20:31:33    543s] *info: 116 no-driver nets excluded.
[03/19 20:31:36    546s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18060.2
[03/19 20:31:36    546s] PathGroup :  reg2reg  TargetSlack : 0 
[03/19 20:31:36    546s] ** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -93.738 Density 61.32
[03/19 20:31:36    546s] Optimizer TNS Opt
[03/19 20:31:36    546s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-26.354|
|reg2reg   |-0.110|-67.384|
|HEPG      |-0.110|-67.384|
|All Paths |-0.346|-93.738|
+----------+------+-------+

[03/19 20:31:36    546s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1864.3M
[03/19 20:31:36    546s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1864.3M
[03/19 20:31:36    546s] Active Path Group: reg2reg  
[03/19 20:31:36    546s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:36    546s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:36    546s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:36    546s] |  -0.110|   -0.346| -67.384|  -93.738|    61.32%|   0:00:00.0| 1864.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:36    546s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:40    549s] |  -0.109|   -0.346| -66.858|  -93.212|    61.32%|   0:00:04.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/19 20:31:40    549s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/D                             |
[03/19 20:31:41    551s] |  -0.109|   -0.346| -66.572|  -92.926|    61.32%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/19 20:31:41    551s] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/19 20:31:41    551s] |  -0.109|   -0.346| -66.552|  -92.906|    61.32%|   0:00:00.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/19 20:31:41    551s] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/19 20:31:41    551s] |  -0.109|   -0.346| -66.533|  -92.887|    61.32%|   0:00:00.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/19 20:31:41    551s] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/19 20:31:42    552s] |  -0.109|   -0.346| -65.674|  -92.028|    61.32%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/19 20:31:42    552s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
[03/19 20:31:42    552s] |  -0.109|   -0.346| -65.672|  -92.026|    61.32%|   0:00:00.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/19 20:31:42    552s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
[03/19 20:31:42    552s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:48    558s] skewClock has sized core_instance/FE_USKC2120_CTS_10 (BUFFD8)
[03/19 20:31:48    558s] skewClock has sized core_instance/ofifo_inst/CTS_ccl_a_buf_00162 (BUFFD4)
[03/19 20:31:48    558s] skewClock has inserted core_instance/mac_array_instance/FE_USKC75_CTS_9 (CKBD16)
[03/19 20:31:48    558s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC76_CTS_4 (CKBD16)
[03/19 20:31:48    558s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC77_CTS_12 (CKBD16)
[03/19 20:31:48    558s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC78_CTS_5 (CKBD16)
[03/19 20:31:48    558s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC79_CTS_2 (CKBD16)
[03/19 20:31:48    558s] skewClock has inserted core_instance/FE_USKC80_CTS_2 (CKBD3)
[03/19 20:31:48    558s] skewClock has inserted core_instance/FE_USKC81_CTS_5 (CKBD3)
[03/19 20:31:48    558s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC82_CTS_3 (CKBD3)
[03/19 20:31:48    558s] skewClock has inserted core_instance/ofifo_inst/FE_USKC83_CTS_8 (CKBD2)
[03/19 20:31:48    558s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC84_CTS_9 (CKBD3)
[03/19 20:31:48    558s] skewClock sized 2 and inserted 10 insts
[03/19 20:31:49    559s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:49    559s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:49    559s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:49    559s] |  -0.109|   -0.346| -55.616|  -83.164|    61.32%|   0:00:07.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/19 20:31:49    559s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
[03/19 20:31:50    559s] |  -0.109|   -0.346| -55.590|  -83.137|    61.32%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/19 20:31:50    559s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_53_/E                             |
[03/19 20:31:50    560s] |  -0.109|   -0.346| -55.404|  -82.951|    61.32%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/19 20:31:50    560s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/D                             |
[03/19 20:31:50    560s] |  -0.109|   -0.346| -55.087|  -82.635|    61.32%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/19 20:31:50    560s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_20_/E                           |
[03/19 20:31:51    561s] |  -0.109|   -0.346| -55.029|  -82.577|    61.32%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/19 20:31:51    561s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/E                             |
[03/19 20:31:51    561s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:55    565s] skewClock has inserted core_instance/ofifo_inst/FE_USKC88_CTS_8 (BUFFD1)
[03/19 20:31:55    565s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC89_CTS_9 (CKBD2)
[03/19 20:31:55    565s] skewClock sized 0 and inserted 2 insts
[03/19 20:31:56    565s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:56    565s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:56    565s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:56    565s] |  -0.109|   -0.346| -53.544|  -81.481|    61.33%|   0:00:05.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/19 20:31:56    565s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/E                             |
[03/19 20:31:56    566s] |  -0.109|   -0.346| -53.177|  -81.114|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/19 20:31:56    566s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/E                             |
[03/19 20:31:57    566s] |  -0.109|   -0.346| -53.169|  -81.105|    61.33%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/19 20:31:57    566s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/E                           |
[03/19 20:31:57    567s] |  -0.109|   -0.346| -53.169|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:31:57    567s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:31:57    567s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:57    567s] 
[03/19 20:31:57    567s] *** Finish Core Optimize Step (cpu=0:00:20.8 real=0:00:21.0 mem=1958.7M) ***
[03/19 20:31:57    567s] Active Path Group: default 
[03/19 20:31:57    567s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:57    567s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:31:57    567s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:57    567s] |  -0.346|   -0.346| -27.936|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  default| out[95]                                            |
[03/19 20:31:57    567s] |  -0.346|   -0.346| -27.937|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  default| out[59]                                            |
[03/19 20:31:57    567s] |  -0.346|   -0.346| -27.936|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  default| out[95]                                            |
[03/19 20:31:57    567s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:31:57    567s] 
[03/19 20:31:57    567s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1958.7M) ***
[03/19 20:31:57    567s] 
[03/19 20:31:57    567s] *** Finished Optimize Step Cumulative (cpu=0:00:21.2 real=0:00:21.0 mem=1958.7M) ***
[03/19 20:31:57    567s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.936|
|reg2reg   |-0.109|-53.169|
|HEPG      |-0.109|-53.169|
|All Paths |-0.346|-81.105|
+----------+------+-------+

[03/19 20:31:57    567s] ** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -81.105 Density 61.33
[03/19 20:31:57    567s] Update Timing Windows (Threshold 0.015) ...
[03/19 20:31:57    567s] Re Calculate Delays on 1 Nets
[03/19 20:31:57    567s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.936|
|reg2reg   |-0.109|-53.169|
|HEPG      |-0.109|-53.169|
|All Paths |-0.346|-81.105|
+----------+------+-------+

[03/19 20:31:57    567s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:31:57    567s] Layer 3 has 230 constrained nets 
[03/19 20:31:57    567s] Layer 7 has 39 constrained nets 
[03/19 20:31:57    567s] **** End NDR-Layer Usage Statistics ****
[03/19 20:31:57    567s] 
[03/19 20:31:57    567s] *** Finish Post Route Setup Fixing (cpu=0:00:21.7 real=0:00:21.0 mem=1958.7M) ***
[03/19 20:31:57    567s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18060.2
[03/19 20:31:57    567s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1939.6M
[03/19 20:31:58    567s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.103, MEM:1939.6M
[03/19 20:31:58    567s] TotalInstCnt at PhyDesignMc Destruction: 26,278
[03/19 20:31:58    567s] (I,S,L,T): WC_VIEW: 79.9691, 24.4989, 1.07465, 105.543
[03/19 20:31:58    567s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.3
[03/19 20:31:58    567s] *** SetupOpt [finish] : cpu/real = 0:00:31.7/0:00:31.6 (1.0), totSession cpu/real = 0:09:28.0/0:10:29.8 (0.9), mem = 1939.6M
[03/19 20:31:58    567s] 
[03/19 20:31:58    567s] =============================================================================================
[03/19 20:31:58    567s]  Step TAT Report for TnsOpt #1
[03/19 20:31:58    567s] =============================================================================================
[03/19 20:31:58    567s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:31:58    567s] ---------------------------------------------------------------------------------------------
[03/19 20:31:58    567s] [ SkewClock              ]      2   0:00:09.6  (  30.3 % )     0:00:10.8 /  0:00:10.8    1.0
[03/19 20:31:58    567s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:31:58    567s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   3.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/19 20:31:58    567s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:31:58    567s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.1
[03/19 20:31:58    567s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:31:58    567s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:31:58    567s] [ TransformInit          ]      1   0:00:07.5  (  23.7 % )     0:00:08.7 /  0:00:08.7    1.0
[03/19 20:31:58    567s] [ SpefRCNetCheck         ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:31:58    567s] [ OptSingleIteration     ]     61   0:00:00.1  (   0.3 % )     0:00:09.5 /  0:00:09.5    1.0
[03/19 20:31:58    567s] [ OptGetWeight           ]     61   0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:00.6    1.1
[03/19 20:31:58    567s] [ OptEval                ]     61   0:00:07.3  (  22.9 % )     0:00:07.3 /  0:00:07.3    1.0
[03/19 20:31:58    567s] [ OptCommit              ]     61   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[03/19 20:31:58    567s] [ IncrTimingUpdate       ]     73   0:00:01.3  (   4.0 % )     0:00:01.3 /  0:00:01.2    1.0
[03/19 20:31:58    567s] [ PostCommitDelayUpdate  ]     64   0:00:00.1  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.2
[03/19 20:31:58    567s] [ IncrDelayCalc          ]     61   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.3
[03/19 20:31:58    567s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:31:58    567s] [ SetupOptGetWorkingSet  ]     97   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.3    0.8
[03/19 20:31:58    567s] [ SetupOptGetActiveNode  ]     97   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:31:58    567s] [ SetupOptSlackGraph     ]     61   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/19 20:31:58    567s] [ MISC                   ]          0:00:01.6  (   5.0 % )     0:00:01.6 /  0:00:01.6    1.0
[03/19 20:31:58    567s] ---------------------------------------------------------------------------------------------
[03/19 20:31:58    567s]  TnsOpt #1 TOTAL                    0:00:31.6  ( 100.0 % )     0:00:31.6 /  0:00:31.7    1.0
[03/19 20:31:58    567s] ---------------------------------------------------------------------------------------------
[03/19 20:31:58    567s] 
[03/19 20:31:58    567s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:31:58    567s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1939.6M
[03/19 20:31:58    567s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1939.6M
[03/19 20:31:58    567s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1939.6M
[03/19 20:31:58    567s] z: 2, totalTracks: 1
[03/19 20:31:58    567s] z: 4, totalTracks: 1
[03/19 20:31:58    567s] z: 6, totalTracks: 1
[03/19 20:31:58    567s] z: 8, totalTracks: 1
[03/19 20:31:58    567s] #spOpts: N=65 
[03/19 20:31:58    567s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1939.6M
[03/19 20:31:58    567s] Info: 28 insts are soft-fixed.
[03/19 20:31:58    568s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.094, MEM:1939.6M
[03/19 20:31:58    568s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1939.6MB).
[03/19 20:31:58    568s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.128, MEM:1939.6M
[03/19 20:31:58    568s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.129, MEM:1939.6M
[03/19 20:31:58    568s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.2
[03/19 20:31:58    568s] OPERPROF:   Starting RefinePlace at level 2, MEM:1939.6M
[03/19 20:31:58    568s] *** Starting refinePlace (0:09:28 mem=1939.6M) ***
[03/19 20:31:58    568s] Total net bbox length = 3.772e+05 (1.621e+05 2.151e+05) (ext = 5.957e+03)
[03/19 20:31:58    568s] Info: 28 insts are soft-fixed.
[03/19 20:31:58    568s] 
[03/19 20:31:58    568s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:31:58    568s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:31:58    568s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1939.6M
[03/19 20:31:58    568s] Starting refinePlace ...
[03/19 20:31:58    568s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:31:58    568s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1939.6MB) @(0:09:28 - 0:09:28).
[03/19 20:31:58    568s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:31:58    568s] wireLenOptFixPriorityInst 6520 inst fixed
[03/19 20:31:58    568s] 
[03/19 20:31:58    568s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:31:58    568s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:31:58    568s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1939.6MB) @(0:09:28 - 0:09:29).
[03/19 20:31:58    568s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:31:58    568s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1939.6MB
[03/19 20:31:58    568s] Statistics of distance of Instance movement in refine placement:
[03/19 20:31:58    568s]   maximum (X+Y) =         0.00 um
[03/19 20:31:58    568s]   mean    (X+Y) =         0.00 um
[03/19 20:31:58    568s] Summary Report:
[03/19 20:31:58    568s] Instances move: 0 (out of 26223 movable)
[03/19 20:31:58    568s] Instances flipped: 0
[03/19 20:31:58    568s] Mean displacement: 0.00 um
[03/19 20:31:58    568s] Max displacement: 0.00 um 
[03/19 20:31:58    568s] Total instances moved : 0
[03/19 20:31:58    568s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.530, REAL:0.539, MEM:1939.6M
[03/19 20:31:58    568s] Total net bbox length = 3.772e+05 (1.621e+05 2.151e+05) (ext = 5.957e+03)
[03/19 20:31:58    568s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1939.6MB
[03/19 20:31:58    568s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1939.6MB) @(0:09:28 - 0:09:29).
[03/19 20:31:58    568s] *** Finished refinePlace (0:09:29 mem=1939.6M) ***
[03/19 20:31:58    568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.2
[03/19 20:31:58    568s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.610, REAL:0.611, MEM:1939.6M
[03/19 20:31:58    568s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1939.6M
[03/19 20:31:59    568s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.103, MEM:1939.6M
[03/19 20:31:59    568s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.840, REAL:0.843, MEM:1939.6M
[03/19 20:31:59    568s] End: GigaOpt Optimization in TNS mode
[03/19 20:31:59    569s]   Timing Snapshot: (REF)
[03/19 20:31:59    569s]      Weighted WNS: -0.133
[03/19 20:31:59    569s]       All  PG WNS: -0.346
[03/19 20:31:59    569s]       High PG WNS: -0.109
[03/19 20:31:59    569s]       All  PG TNS: -81.105
[03/19 20:31:59    569s]       High PG TNS: -53.169
[03/19 20:31:59    569s]    Category Slack: { [L, -0.346] [H, -0.109] }
[03/19 20:31:59    569s] 
[03/19 20:31:59    569s] **optDesign ... cpu = 0:02:14, real = 0:02:14, mem = 1517.1M, totSessionCpu=0:09:29 **
[03/19 20:31:59    569s] ** Profile ** Start :  cpu=0:00:00.0, mem=1853.6M
[03/19 20:31:59    569s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1853.6M
[03/19 20:31:59    569s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:1853.6M
[03/19 20:31:59    569s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1853.6M
[03/19 20:32:00    569s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1863.6M
[03/19 20:32:00    570s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1863.6M
[03/19 20:32:00    570s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -81.105 | -53.169 | -27.937 |
|    Violating Paths:|  1131   |  1035   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.363%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1863.6M
[03/19 20:32:00    570s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[03/19 20:32:00    570s] Info: 230 clock nets excluded from IPO operation.
[03/19 20:32:00    570s] ### Creating LA Mngr. totSessionCpu=0:09:30 mem=1863.6M
[03/19 20:32:00    570s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=1863.6M
[03/19 20:32:00    570s] End AAE Lib Interpolated Model. (MEM=1863.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Begin: Power Optimization
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Begin Power Analysis
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s]              0V	    VSS
[03/19 20:32:00    570s]            0.9V	    VDD
[03/19 20:32:00    570s] Begin Processing Timing Library for Power Calculation
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Begin Processing Timing Library for Power Calculation
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Begin Processing Power Net/Grid for Power Calculation
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.24MB/3031.45MB/1611.19MB)
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Begin Processing Timing Window Data for Power Calculation
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.25MB/3031.45MB/1611.19MB)
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Begin Processing User Attributes
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.25MB/3031.45MB/1611.19MB)
[03/19 20:32:00    570s] 
[03/19 20:32:00    570s] Begin Processing Signal Activity
[03/19 20:32:00    570s] 
[03/19 20:32:02    572s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1518.59MB/3031.45MB/1611.19MB)
[03/19 20:32:02    572s] 
[03/19 20:32:02    572s] Begin Power Computation
[03/19 20:32:02    572s] 
[03/19 20:32:02    572s]       ----------------------------------------------------------
[03/19 20:32:02    572s]       # of cell(s) missing both power/leakage table: 0
[03/19 20:32:02    572s]       # of cell(s) missing power table: 1
[03/19 20:32:02    572s]       # of cell(s) missing leakage table: 0
[03/19 20:32:02    572s]       # of MSMV cell(s) missing power_level: 0
[03/19 20:32:02    572s]       ----------------------------------------------------------
[03/19 20:32:02    572s] CellName                                  Missing Table(s)
[03/19 20:32:02    572s] TIEL                                      internal power, 
[03/19 20:32:02    572s] 
[03/19 20:32:02    572s] 
[03/19 20:32:04    574s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1519.21MB/3031.45MB/1611.19MB)
[03/19 20:32:04    574s] 
[03/19 20:32:04    574s] Begin Processing User Attributes
[03/19 20:32:04    574s] 
[03/19 20:32:04    574s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1519.21MB/3031.45MB/1611.19MB)
[03/19 20:32:04    574s] 
[03/19 20:32:04    574s] Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1519.27MB/3031.45MB/1611.19MB)
[03/19 20:32:04    574s] 
[03/19 20:32:04    574s] *



[03/19 20:32:04    574s] Total Power
[03/19 20:32:04    574s] -----------------------------------------------------------------------------------------
[03/19 20:32:04    574s] Total Internal Power:       84.13868404 	   70.6201%
[03/19 20:32:04    574s] Total Switching Power:      33.86780260 	   28.4262%
[03/19 20:32:04    574s] Total Leakage Power:         1.13624722 	    0.9537%
[03/19 20:32:04    574s] Total Power:               119.14273371
[03/19 20:32:04    574s] -----------------------------------------------------------------------------------------
[03/19 20:32:04    574s] Processing average sequential pin duty cycle 
[03/19 20:32:05    574s]   Timing Snapshot: (REF)
[03/19 20:32:05    574s]      Weighted WNS: -0.133
[03/19 20:32:05    574s]       All  PG WNS: -0.346
[03/19 20:32:05    574s]       High PG WNS: -0.109
[03/19 20:32:05    574s]       All  PG TNS: -81.105
[03/19 20:32:05    574s]       High PG TNS: -53.169
[03/19 20:32:05    574s]    Category Slack: { [L, -0.346] [H, -0.109] }
[03/19 20:32:05    574s] 
[03/19 20:32:05    575s] Begin: Core Power Optimization
[03/19 20:32:05    575s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:35.0/0:10:36.9 (0.9), mem = 1882.7M
[03/19 20:32:05    575s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.4
[03/19 20:32:05    575s] (I,S,L,T): WC_VIEW: 79.9704, 24.5003, 1.07465, 105.545
[03/19 20:32:05    575s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:32:05    575s] ### Creating PhyDesignMc. totSessionCpu=0:09:35 mem=1882.7M
[03/19 20:32:05    575s] OPERPROF: Starting DPlace-Init at level 1, MEM:1882.7M
[03/19 20:32:05    575s] z: 2, totalTracks: 1
[03/19 20:32:05    575s] z: 4, totalTracks: 1
[03/19 20:32:05    575s] z: 6, totalTracks: 1
[03/19 20:32:05    575s] z: 8, totalTracks: 1
[03/19 20:32:05    575s] #spOpts: N=65 mergeVia=F 
[03/19 20:32:05    575s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1882.7M
[03/19 20:32:05    575s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1882.7M
[03/19 20:32:05    575s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1882.7MB).
[03/19 20:32:05    575s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:1882.7M
[03/19 20:32:05    575s] TotalInstCnt at PhyDesignMc Initialization: 26,290
[03/19 20:32:05    575s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:36 mem=1882.7M
[03/19 20:32:05    575s] ### Creating RouteCongInterface, started
[03/19 20:32:05    575s] ### Creating RouteCongInterface, finished
[03/19 20:32:06    575s] Usable buffer cells for single buffer setup transform:
[03/19 20:32:06    575s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/19 20:32:06    575s] Number of usable buffer cells above: 18
[03/19 20:32:06    576s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1882.7M
[03/19 20:32:06    576s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1882.7M
[03/19 20:32:07    577s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 20:32:07    577s] Begin: glitch net info
[03/19 20:32:07    577s] glitch slack range: number of glitch nets
[03/19 20:32:07    577s] glitch slack < -0.32 : 0
[03/19 20:32:07    577s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:32:07    577s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:32:07    577s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:32:07    577s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:32:07    577s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:32:07    577s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:32:07    577s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:32:07    577s] -0.04 < glitch slack : 0
[03/19 20:32:07    577s] End: glitch net info
[03/19 20:32:07    577s] Reclaim Optimization WNS Slack -0.346  TNS Slack -81.105 Density 61.36
[03/19 20:32:07    577s] +----------+---------+--------+--------+------------+--------+
[03/19 20:32:07    577s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/19 20:32:07    577s] +----------+---------+--------+--------+------------+--------+
[03/19 20:32:07    577s] |    61.36%|        -|  -0.346| -81.105|   0:00:00.0| 1882.7M|
[03/19 20:32:07    577s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/19 20:32:07    577s] Running power reclaim iteration with 4.03792 cutoff 
[03/19 20:32:29    599s] |    60.86%|     1698|  -0.346| -80.723|   0:00:22.0| 1973.4M|
[03/19 20:32:30    600s]  *** Final WNS Slack -0.346  TNS Slack -80.800 
[03/19 20:32:30    600s] +----------+---------+--------+--------+------------+--------+
[03/19 20:32:30    600s] Reclaim Optimization End WNS Slack -0.346  TNS Slack -80.800 Density 60.86
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1656 **
[03/19 20:32:30    600s] --------------------------------------------------------------
[03/19 20:32:30    600s] |                                   | Total     | Sequential |
[03/19 20:32:30    600s] --------------------------------------------------------------
[03/19 20:32:30    600s] | Num insts resized                 |    1493  |      89    |
[03/19 20:32:30    600s] | Num insts undone                  |      37  |      12    |
[03/19 20:32:30    600s] | Num insts Downsized               |     704  |      87    |
[03/19 20:32:30    600s] | Num insts Samesized               |     789  |       2    |
[03/19 20:32:30    600s] | Num insts Upsized                 |       0  |       0    |
[03/19 20:32:30    600s] | Num multiple commits+uncommits    |     173  |       -    |
[03/19 20:32:30    600s] --------------------------------------------------------------
[03/19 20:32:30    600s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:32:30    600s] Layer 3 has 230 constrained nets 
[03/19 20:32:30    600s] Layer 7 has 39 constrained nets 
[03/19 20:32:30    600s] **** End NDR-Layer Usage Statistics ****
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] =======================================================================
[03/19 20:32:30    600s]                 Reasons for not reclaiming further
[03/19 20:32:30    600s] =======================================================================
[03/19 20:32:30    600s] *info: Total 16 instance(s) which couldn't be reclaimed.
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] Resizing failure reasons
[03/19 20:32:30    600s] ------------------------------------------------
[03/19 20:32:30    600s] *info:    16 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] Number of insts committed for which the initial cell was dont use = 0
[03/19 20:32:30    600s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/19 20:32:30    600s] End: Core Power Optimization (cpu = 0:00:25.0) (real = 0:00:25.0) **
[03/19 20:32:30    600s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1973.4M
[03/19 20:32:30    600s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.100, MEM:1973.4M
[03/19 20:32:30    600s] TotalInstCnt at PhyDesignMc Destruction: 26,290
[03/19 20:32:30    600s] (I,S,L,T): WC_VIEW: 79.0983, 24.0313, 1.04864, 104.178
[03/19 20:32:30    600s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.4
[03/19 20:32:30    600s] *** PowerOpt [finish] : cpu/real = 0:00:25.3/0:00:25.2 (1.0), totSession cpu/real = 0:10:00.3/0:11:02.2 (0.9), mem = 1973.4M
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] =============================================================================================
[03/19 20:32:30    600s]  Step TAT Report for PowerOpt #1
[03/19 20:32:30    600s] =============================================================================================
[03/19 20:32:30    600s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:32:30    600s] ---------------------------------------------------------------------------------------------
[03/19 20:32:30    600s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:32:30    600s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:32:30    600s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:32:30    600s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:32:30    600s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:32:30    600s] [ BottleneckAnalyzerInit ]      1   0:00:01.8  (   7.0 % )     0:00:01.8 /  0:00:01.8    1.0
[03/19 20:32:30    600s] [ OptSingleIteration     ]     13   0:00:02.0  (   8.1 % )     0:00:20.4 /  0:00:20.4    1.0
[03/19 20:32:30    600s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:32:30    600s] [ OptEval                ]     18   0:00:12.4  (  49.0 % )     0:00:12.4 /  0:00:12.4    1.0
[03/19 20:32:30    600s] [ OptCommit              ]     18   0:00:01.1  (   4.2 % )     0:00:01.1 /  0:00:01.0    1.0
[03/19 20:32:30    600s] [ IncrTimingUpdate       ]     17   0:00:01.4  (   5.6 % )     0:00:01.4 /  0:00:01.4    1.0
[03/19 20:32:30    600s] [ PostCommitDelayUpdate  ]     16   0:00:00.7  (   2.9 % )     0:00:03.7 /  0:00:03.8    1.0
[03/19 20:32:30    600s] [ IncrDelayCalc          ]    204   0:00:03.0  (  12.0 % )     0:00:03.0 /  0:00:03.0    1.0
[03/19 20:32:30    600s] [ DrvFindVioNets         ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.0
[03/19 20:32:30    600s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:32:30    600s] [ MISC                   ]          0:00:01.9  (   7.6 % )     0:00:01.9 /  0:00:01.9    1.0
[03/19 20:32:30    600s] ---------------------------------------------------------------------------------------------
[03/19 20:32:30    600s]  PowerOpt #1 TOTAL                  0:00:25.2  ( 100.0 % )     0:00:25.2 /  0:00:25.3    1.0
[03/19 20:32:30    600s] ---------------------------------------------------------------------------------------------
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:32:30    600s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1973.4M
[03/19 20:32:30    600s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1973.4M
[03/19 20:32:30    600s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1973.4M
[03/19 20:32:30    600s] z: 2, totalTracks: 1
[03/19 20:32:30    600s] z: 4, totalTracks: 1
[03/19 20:32:30    600s] z: 6, totalTracks: 1
[03/19 20:32:30    600s] z: 8, totalTracks: 1
[03/19 20:32:30    600s] #spOpts: N=65 
[03/19 20:32:30    600s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1973.4M
[03/19 20:32:30    600s] Info: 28 insts are soft-fixed.
[03/19 20:32:30    600s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.103, MEM:1973.4M
[03/19 20:32:30    600s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1973.4MB).
[03/19 20:32:30    600s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.139, MEM:1973.4M
[03/19 20:32:30    600s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.140, MEM:1973.4M
[03/19 20:32:30    600s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.3
[03/19 20:32:30    600s] OPERPROF:   Starting RefinePlace at level 2, MEM:1973.4M
[03/19 20:32:30    600s] *** Starting refinePlace (0:10:00 mem=1973.4M) ***
[03/19 20:32:30    600s] Total net bbox length = 3.775e+05 (1.624e+05 2.151e+05) (ext = 5.957e+03)
[03/19 20:32:30    600s] Info: 28 insts are soft-fixed.
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:32:30    600s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:32:30    600s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1973.4M
[03/19 20:32:30    600s] Starting refinePlace ...
[03/19 20:32:30    600s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:32:30    600s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1973.4MB) @(0:10:01 - 0:10:01).
[03/19 20:32:30    600s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:32:30    600s] wireLenOptFixPriorityInst 6520 inst fixed
[03/19 20:32:30    600s] 
[03/19 20:32:30    600s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:32:31    601s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:32:31    601s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1973.4MB) @(0:10:01 - 0:10:01).
[03/19 20:32:31    601s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:32:31    601s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1973.4MB
[03/19 20:32:31    601s] Statistics of distance of Instance movement in refine placement:
[03/19 20:32:31    601s]   maximum (X+Y) =         0.00 um
[03/19 20:32:31    601s]   mean    (X+Y) =         0.00 um
[03/19 20:32:31    601s] Summary Report:
[03/19 20:32:31    601s] Instances move: 0 (out of 26223 movable)
[03/19 20:32:31    601s] Instances flipped: 0
[03/19 20:32:31    601s] Mean displacement: 0.00 um
[03/19 20:32:31    601s] Max displacement: 0.00 um 
[03/19 20:32:31    601s] Total instances moved : 0
[03/19 20:32:31    601s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.770, REAL:0.772, MEM:1973.4M
[03/19 20:32:31    601s] Total net bbox length = 3.775e+05 (1.624e+05 2.151e+05) (ext = 5.957e+03)
[03/19 20:32:31    601s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1973.4MB
[03/19 20:32:31    601s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1973.4MB) @(0:10:00 - 0:10:01).
[03/19 20:32:31    601s] *** Finished refinePlace (0:10:01 mem=1973.4M) ***
[03/19 20:32:31    601s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.3
[03/19 20:32:31    601s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.840, REAL:0.845, MEM:1973.4M
[03/19 20:32:31    601s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1973.4M
[03/19 20:32:31    601s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.109, MEM:1973.4M
[03/19 20:32:31    601s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.090, REAL:1.095, MEM:1973.4M
[03/19 20:32:31    601s] Running postRoute recovery in powerReclaim mode
[03/19 20:32:31    601s] **optDesign ... cpu = 0:02:46, real = 0:02:46, mem = 1534.9M, totSessionCpu=0:10:01 **
[03/19 20:32:32    602s]   Timing/DRV Snapshot: (TGT)
[03/19 20:32:32    602s]      Weighted WNS: -0.133
[03/19 20:32:32    602s]       All  PG WNS: -0.346
[03/19 20:32:32    602s]       High PG WNS: -0.109
[03/19 20:32:32    602s]       All  PG TNS: -80.800
[03/19 20:32:32    602s]       High PG TNS: -52.864
[03/19 20:32:32    602s]          Tran DRV: 0
[03/19 20:32:32    602s]           Cap DRV: 0
[03/19 20:32:32    602s]        Fanout DRV: 0
[03/19 20:32:32    602s]            Glitch: 0
[03/19 20:32:32    602s]    Category Slack: { [L, -0.346] [H, -0.109] }
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Checking setup slack degradation ...
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Recovery Manager:
[03/19 20:32:32    602s]   Low  Effort WNS Jump: 0.000 (REF: -0.346, TGT: -0.346, Threshold: 0.010) - Skip
[03/19 20:32:32    602s]   High Effort WNS Jump: 0.000 (REF: -0.109, TGT: -0.109, Threshold: 0.000) - Skip
[03/19 20:32:32    602s]   Low  Effort TNS Jump: 0.000 (REF: -81.105, TGT: -80.800, Threshold: 16.221) - Skip
[03/19 20:32:32    602s]   High Effort TNS Jump: 0.000 (REF: -53.169, TGT: -52.864, Threshold: 5.000) - Skip
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Checking DRV degradation...
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Recovery Manager:
[03/19 20:32:32    602s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/19 20:32:32    602s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/19 20:32:32    602s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/19 20:32:32    602s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/19 20:32:32    602s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=1960.40M, totSessionCpu=0:10:02).
[03/19 20:32:32    602s] **optDesign ... cpu = 0:02:47, real = 0:02:47, mem = 1535.7M, totSessionCpu=0:10:02 **
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Begin Power Analysis
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s]              0V	    VSS
[03/19 20:32:32    602s]            0.9V	    VDD
[03/19 20:32:32    602s] Begin Processing Timing Library for Power Calculation
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Begin Processing Timing Library for Power Calculation
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Begin Processing Power Net/Grid for Power Calculation
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.75MB/3128.24MB/1611.19MB)
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Begin Processing Timing Window Data for Power Calculation
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.75MB/3128.24MB/1611.19MB)
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Begin Processing User Attributes
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.75MB/3128.24MB/1611.19MB)
[03/19 20:32:32    602s] 
[03/19 20:32:32    602s] Begin Processing Signal Activity
[03/19 20:32:32    602s] 
[03/19 20:32:34    603s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)
[03/19 20:32:34    603s] 
[03/19 20:32:34    603s] Begin Power Computation
[03/19 20:32:34    603s] 
[03/19 20:32:34    603s]       ----------------------------------------------------------
[03/19 20:32:34    603s]       # of cell(s) missing both power/leakage table: 0
[03/19 20:32:34    603s]       # of cell(s) missing power table: 1
[03/19 20:32:34    603s]       # of cell(s) missing leakage table: 0
[03/19 20:32:34    603s]       # of MSMV cell(s) missing power_level: 0
[03/19 20:32:34    603s]       ----------------------------------------------------------
[03/19 20:32:34    603s] CellName                                  Missing Table(s)
[03/19 20:32:34    603s] TIEL                                      internal power, 
[03/19 20:32:34    603s] 
[03/19 20:32:34    603s] 
[03/19 20:32:35    605s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)
[03/19 20:32:35    605s] 
[03/19 20:32:35    605s] Begin Processing User Attributes
[03/19 20:32:35    605s] 
[03/19 20:32:35    605s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)
[03/19 20:32:35    605s] 
[03/19 20:32:35    605s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)
[03/19 20:32:35    605s] 
[03/19 20:32:36    605s] *



[03/19 20:32:36    605s] Total Power
[03/19 20:32:36    605s] -----------------------------------------------------------------------------------------
[03/19 20:32:36    605s] Total Internal Power:       83.26465383 	   70.7187%
[03/19 20:32:36    605s] Total Switching Power:      33.36640467 	   28.3389%
[03/19 20:32:36    605s] Total Leakage Power:         1.10957477 	    0.9424%
[03/19 20:32:36    605s] Total Power:               117.74063313
[03/19 20:32:36    605s] -----------------------------------------------------------------------------------------
[03/19 20:32:36    606s] Processing average sequential pin duty cycle 
[03/19 20:32:36    606s] ** Power Reclaim End WNS Slack -0.346  TNS Slack -80.800 
[03/19 20:32:36    606s] End: Power Optimization (cpu=0:00:31, real=0:00:31, mem=1862.82M, totSessionCpu=0:10:06).
[03/19 20:32:36    606s] **optDesign ... cpu = 0:02:51, real = 0:02:51, mem = 1525.2M, totSessionCpu=0:10:06 **
[03/19 20:32:37    607s]   Timing/DRV Snapshot: (REF)
[03/19 20:32:37    607s]      Weighted WNS: -0.133
[03/19 20:32:37    607s]       All  PG WNS: -0.346
[03/19 20:32:37    607s]       High PG WNS: -0.109
[03/19 20:32:37    607s]       All  PG TNS: -80.800
[03/19 20:32:37    607s]       High PG TNS: -52.864
[03/19 20:32:37    607s]          Tran DRV: 0
[03/19 20:32:37    607s]           Cap DRV: 0
[03/19 20:32:37    607s]        Fanout DRV: 0
[03/19 20:32:37    607s]            Glitch: 0
[03/19 20:32:37    607s]    Category Slack: { [L, -0.346] [H, -0.109] }
[03/19 20:32:37    607s] 
[03/19 20:32:37    607s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1862.8M
[03/19 20:32:37    607s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.094, MEM:1862.8M
[03/19 20:32:37    607s] GigaOpt Hold Optimizer is used
[03/19 20:32:37    607s] Include MVT Delays for Hold Opt
[03/19 20:32:37    607s] Deleting Cell Server ...
[03/19 20:32:37    607s] Deleting Lib Analyzer.
[03/19 20:32:37    607s] <optDesign CMD> fixhold  no -lvt Cells
[03/19 20:32:37    607s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/19 20:32:37    607s] optDesignOneStep: Power Flow
[03/19 20:32:37    607s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/19 20:32:37    607s] End AAE Lib Interpolated Model. (MEM=1862.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:32:37    607s] 
[03/19 20:32:37    607s] Creating Lib Analyzer ...
[03/19 20:32:37    607s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:32:37    607s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:32:37    607s] Summary for sequential cells identification: 
[03/19 20:32:37    607s]   Identified SBFF number: 199
[03/19 20:32:37    607s]   Identified MBFF number: 0
[03/19 20:32:37    607s]   Identified SB Latch number: 0
[03/19 20:32:37    607s]   Identified MB Latch number: 0
[03/19 20:32:37    607s]   Not identified SBFF number: 0
[03/19 20:32:37    607s]   Not identified MBFF number: 0
[03/19 20:32:37    607s]   Not identified SB Latch number: 0
[03/19 20:32:37    607s]   Not identified MB Latch number: 0
[03/19 20:32:37    607s]   Number of sequential cells which are not FFs: 104
[03/19 20:32:37    607s]  Visiting view : WC_VIEW
[03/19 20:32:37    607s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/19 20:32:37    607s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:32:37    607s]  Visiting view : BC_VIEW
[03/19 20:32:37    607s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/19 20:32:37    607s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:32:37    607s]  Setting StdDelay to 25.80
[03/19 20:32:37    607s] Creating Cell Server, finished. 
[03/19 20:32:37    607s] 
[03/19 20:32:37    607s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/19 20:32:37    607s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/19 20:32:37    607s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:32:37    607s] 
[03/19 20:32:38    608s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:08 mem=1864.8M
[03/19 20:32:38    608s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:08 mem=1864.8M
[03/19 20:32:38    608s] Creating Lib Analyzer, finished. 
[03/19 20:32:38    608s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:08 mem=1864.8M ***
[03/19 20:32:38    608s] End AAE Lib Interpolated Model. (MEM=1864.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:32:38    608s] **INFO: Starting Blocking QThread with 1 CPU
[03/19 20:32:38    608s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/19 20:32:38    608s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[03/19 20:32:38    608s] Latch borrow mode reset to max_borrow
[03/19 20:32:38    608s] Starting delay calculation for Hold views
[03/19 20:32:38    608s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:32:38    608s] #################################################################################
[03/19 20:32:38    608s] # Design Stage: PostRoute
[03/19 20:32:38    608s] # Design Name: fullchip
[03/19 20:32:38    608s] # Design Mode: 65nm
[03/19 20:32:38    608s] # Analysis Mode: MMMC OCV 
[03/19 20:32:38    608s] # Parasitics Mode: SPEF/RCDB
[03/19 20:32:38    608s] # Signoff Settings: SI On 
[03/19 20:32:38    608s] #################################################################################
[03/19 20:32:38    608s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:32:38    608s] Setting infinite Tws ...
[03/19 20:32:38    608s] First Iteration Infinite Tw... 
[03/19 20:32:38    608s] Calculate late delays in OCV mode...
[03/19 20:32:38    608s] Calculate early delays in OCV mode...
[03/19 20:32:38    608s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[03/19 20:32:38    608s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/19 20:32:38    608s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/19 20:32:38    608s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:32:38    608s] Total number of fetched objects 27415
[03/19 20:32:38    608s] AAE_INFO-618: Total number of nets in the design is 27514,  99.6 percent of the nets selected for SI analysis
[03/19 20:32:38    608s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/19 20:32:38    608s] End delay calculation. (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
[03/19 20:32:38    608s] End delay calculation (fullDC). (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
[03/19 20:32:38    608s] *** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 0.0M) ***
[03/19 20:32:38    608s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/19 20:32:38    608s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:32:38    608s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[03/19 20:32:38    608s] 
[03/19 20:32:38    608s] Executing IPO callback for view pruning ..
[03/19 20:32:38    608s] 
[03/19 20:32:38    608s] Active hold views:
[03/19 20:32:38    608s]  BC_VIEW
[03/19 20:32:38    608s]   Dominating endpoints: 0
[03/19 20:32:38    608s]   Dominating TNS: -0.000
[03/19 20:32:38    608s] 
[03/19 20:32:38    608s] Starting SI iteration 2
[03/19 20:32:38    608s] Calculate late delays in OCV mode...
[03/19 20:32:38    608s] Calculate early delays in OCV mode...
[03/19 20:32:38    608s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/19 20:32:38    608s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:32:38    608s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:32:38    608s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27415. 
[03/19 20:32:38    608s] Total number of fetched objects 27415
[03/19 20:32:38    608s] AAE_INFO-618: Total number of nets in the design is 27514,  6.2 percent of the nets selected for SI analysis
[03/19 20:32:38    608s] End delay calculation. (MEM=0 CPU=0:00:01.3 REAL=0:00:01.0)
[03/19 20:32:38    608s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
[03/19 20:32:38    608s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 0.0M) ***
[03/19 20:32:38    608s] *** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:00:23.4 mem=0.0M)
[03/19 20:32:38    608s] Done building cte hold timing graph (fixHold) cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=0:00:23.4 mem=0.0M ***
[03/19 20:32:38    608s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/19 20:32:38    608s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
[03/19 20:32:38    608s] Timing Data dump into file /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/coe_eosdata_E47ndI/BC_VIEW.twf, for view: BC_VIEW 
[03/19 20:32:38    608s] 	 Dumping view 1 BC_VIEW 
[03/19 20:32:38    608s] Done building hold timer [83149 node(s), 108027 edge(s), 1 view(s)] (fixHold) cpu=0:00:19.0 real=0:00:19.0 totSessionCpu=0:00:27.0 mem=0.0M ***
[03/19 20:32:38    608s] *** QThread HoldInit [finish] : cpu/real = 0:00:19.1/0:00:19.0 (1.0), mem = 0.0M
[03/19 20:32:38    608s] 
[03/19 20:32:38    608s] =============================================================================================
[03/19 20:32:38    608s]  Step TAT Report for QThreadWorker #1
[03/19 20:32:38    608s] =============================================================================================
[03/19 20:32:38    608s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:32:38    608s] ---------------------------------------------------------------------------------------------
[03/19 20:32:38    608s] [ ViewPruning            ]      5   0:00:00.2  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:32:38    608s] [ TimingUpdate           ]      2   0:00:01.0  (   5.4 % )     0:00:13.9 /  0:00:14.0    1.0
[03/19 20:32:38    608s] [ FullDelayCalc          ]      1   0:00:12.5  (  65.9 % )     0:00:12.9 /  0:00:13.0    1.0
[03/19 20:32:38    608s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/19 20:32:38    608s] [ SlackTraversorInit     ]      2   0:00:00.9  (   4.8 % )     0:00:00.9 /  0:00:00.9    1.0
[03/19 20:32:38    608s] [ BuildHoldTimer         ]      1   0:00:00.3  (   1.5 % )     0:00:01.8 /  0:00:01.8    1.0
[03/19 20:32:38    608s] [ HoldTimerViewData      ]      1   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/19 20:32:38    608s] [ HoldTimerSlackGraph    ]      1   0:00:00.9  (   4.5 % )     0:00:00.9 /  0:00:00.9    1.0
[03/19 20:32:38    608s] [ HoldTimerNodeList      ]      1   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/19 20:32:38    608s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/19 20:32:38    608s] [ MISC                   ]          0:00:01.4  (   7.6 % )     0:00:01.4 /  0:00:01.4    1.0
[03/19 20:32:38    608s] ---------------------------------------------------------------------------------------------
[03/19 20:32:38    608s]  QThreadWorker #1 TOTAL             0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:19.1    1.0
[03/19 20:32:38    608s] ---------------------------------------------------------------------------------------------
[03/19 20:32:38    608s] 
[03/19 20:32:57    626s]  
_______________________________________________________________________
[03/19 20:32:57    626s] Done building cte setup timing graph (fixHold) cpu=0:00:18.2 real=0:00:19.0 totSessionCpu=0:10:27 mem=1864.8M ***
[03/19 20:32:57    626s] ** Profile ** Start :  cpu=0:00:00.0, mem=1864.8M
[03/19 20:32:58    627s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1874.8M
[03/19 20:32:58    627s] *info: category slack lower bound [L -346.4] default
[03/19 20:32:58    627s] *info: category slack lower bound [H -109.0] reg2reg 
[03/19 20:32:58    627s] --------------------------------------------------- 
[03/19 20:32:58    627s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/19 20:32:58    627s] --------------------------------------------------- 
[03/19 20:32:58    627s]          WNS    reg2regWNS
[03/19 20:32:58    627s]    -0.346 ns     -0.109 ns
[03/19 20:32:58    627s] --------------------------------------------------- 
[03/19 20:32:58    627s] Restoring Auto Hold Views:  BC_VIEW
[03/19 20:32:58    627s] Restoring Active Hold Views:  BC_VIEW 
[03/19 20:32:58    627s] Restoring Hold Target Slack: 0
[03/19 20:32:58    627s] Loading timing data from /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/coe_eosdata_E47ndI/BC_VIEW.twf 
[03/19 20:32:58    627s] 	 Loading view 1 BC_VIEW 
[03/19 20:32:58    627s] 
[03/19 20:32:58    627s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/19 20:32:58    627s] *Info: worst delay setup view: WC_VIEW
[03/19 20:32:58    627s] Footprint list for hold buffering (delay unit: ps)
[03/19 20:32:58    627s] =================================================================
[03/19 20:32:58    627s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/19 20:32:58    627s] ------------------------------------------------------------------
[03/19 20:32:58    627s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/19 20:32:58    627s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/19 20:32:58    627s] =================================================================
[03/19 20:32:59    627s] Deleting Cell Server ...
[03/19 20:32:59    627s] Deleting Lib Analyzer.
[03/19 20:32:59    627s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:32:59    627s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:32:59    627s] Summary for sequential cells identification: 
[03/19 20:32:59    627s]   Identified SBFF number: 199
[03/19 20:32:59    627s]   Identified MBFF number: 0
[03/19 20:32:59    627s]   Identified SB Latch number: 0
[03/19 20:32:59    627s]   Identified MB Latch number: 0
[03/19 20:32:59    627s]   Not identified SBFF number: 0
[03/19 20:32:59    627s]   Not identified MBFF number: 0
[03/19 20:32:59    627s]   Not identified SB Latch number: 0
[03/19 20:32:59    627s]   Not identified MB Latch number: 0
[03/19 20:32:59    627s]   Number of sequential cells which are not FFs: 104
[03/19 20:32:59    627s]  Visiting view : WC_VIEW
[03/19 20:32:59    627s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/19 20:32:59    627s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:32:59    627s]  Visiting view : BC_VIEW
[03/19 20:32:59    627s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/19 20:32:59    627s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:32:59    627s]  Setting StdDelay to 25.80
[03/19 20:32:59    627s] Creating Cell Server, finished. 
[03/19 20:32:59    627s] 
[03/19 20:32:59    627s] Hold Timer stdDelay = 25.8ps
[03/19 20:32:59    627s]  Visiting view : BC_VIEW
[03/19 20:32:59    627s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/19 20:32:59    627s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:32:59    627s] ** Profile ** Start :  cpu=0:00:00.0, mem=1880.6M
[03/19 20:32:59    627s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.6M
[03/19 20:32:59    628s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.091, MEM:1880.6M
[03/19 20:32:59    628s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1880.6M
[03/19 20:32:59    628s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1880.6M
[03/19 20:32:59    628s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -80.801 | -52.865 | -27.937 |
|    Violating Paths:|  1118   |  1022   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.047  | -0.047  | -0.044  |
|           TNS (ns):| -4.168  | -2.524  | -1.644  |
|    Violating Paths:|   367   |   169   |   198   |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.858%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:13, real = 0:03:14, mem = 1541.4M, totSessionCpu=0:10:29 **
[03/19 20:32:59    628s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:28.5/0:11:31.4 (0.9), mem = 1869.6M
[03/19 20:32:59    628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.5
[03/19 20:32:59    628s] (I,S,L,T): WC_VIEW: 79.0983, 24.0313, 1.04864, 104.178
[03/19 20:32:59    628s] 
[03/19 20:32:59    628s] Creating Lib Analyzer ...
[03/19 20:33:00    628s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:33:00    628s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/19 20:33:00    628s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:33:00    628s] 
[03/19 20:33:01    630s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:30 mem=1877.6M
[03/19 20:33:01    630s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:30 mem=1877.6M
[03/19 20:33:01    630s] Creating Lib Analyzer, finished. 
[03/19 20:33:01    630s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/19 20:33:01    630s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/19 20:33:01    630s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/19 20:33:01    630s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/19 20:33:01    630s] *info: Run optDesign holdfix with 1 thread.
[03/19 20:33:01    630s] Info: 230 clock nets excluded from IPO operation.
[03/19 20:33:01    630s] --------------------------------------------------- 
[03/19 20:33:01    630s]    Hold Timing Summary  - Initial 
[03/19 20:33:01    630s] --------------------------------------------------- 
[03/19 20:33:01    630s]  Target slack:       0.0000 ns
[03/19 20:33:01    630s]  View: BC_VIEW 
[03/19 20:33:01    630s]    WNS:      -0.0472
[03/19 20:33:01    630s]    TNS:      -4.1662
[03/19 20:33:01    630s]    VP :          366
[03/19 20:33:01    630s]    Worst hold path end point: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D 
[03/19 20:33:01    630s] --------------------------------------------------- 
[03/19 20:33:01    630s] Info: Do not create the CCOpt slew target map as it already exists.
[03/19 20:33:01    630s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:33:01    630s] ### Creating PhyDesignMc. totSessionCpu=0:10:30 mem=1896.7M
[03/19 20:33:01    630s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.7M
[03/19 20:33:01    630s] z: 2, totalTracks: 1
[03/19 20:33:01    630s] z: 4, totalTracks: 1
[03/19 20:33:01    630s] z: 6, totalTracks: 1
[03/19 20:33:01    630s] z: 8, totalTracks: 1
[03/19 20:33:01    630s] #spOpts: N=65 mergeVia=F 
[03/19 20:33:01    630s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.7M
[03/19 20:33:01    630s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1896.7M
[03/19 20:33:01    630s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1896.7MB).
[03/19 20:33:01    630s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1896.7M
[03/19 20:33:01    630s] TotalInstCnt at PhyDesignMc Initialization: 26,290
[03/19 20:33:01    630s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:31 mem=1896.7M
[03/19 20:33:01    630s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1896.7M
[03/19 20:33:01    630s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1896.7M
[03/19 20:33:01    630s] 
[03/19 20:33:01    630s] *** Starting Core Fixing (fixHold) cpu=0:00:22.2 real=0:00:23.0 totSessionCpu=0:10:31 mem=1896.7M density=60.858% ***
[03/19 20:33:01    630s] Optimizer Target Slack 0.000 StdDelay is 0.026  
[03/19 20:33:02    631s] ### Creating RouteCongInterface, started
[03/19 20:33:02    631s] ### Creating RouteCongInterface, finished
[03/19 20:33:02    631s] ** Profile ** Start :  cpu=0:00:00.0, mem=1899.3M
[03/19 20:33:02    631s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1899.3M
[03/19 20:33:03    632s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1909.3M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -80.801 | -52.865 | -27.937 |
|    Violating Paths:|  1118   |  1022   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

Density: 60.858%
------------------------------------------------------------
[03/19 20:33:03    632s] *info: Hold Batch Commit is enabled
[03/19 20:33:03    632s] *info: Levelized Batch Commit is enabled
[03/19 20:33:03    632s] 
[03/19 20:33:03    632s] Phase I ......
[03/19 20:33:03    632s] Executing transform: ECO Safe Resize
[03/19 20:33:03    632s] Worst hold path end point:
[03/19 20:33:03    632s]   core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D
[03/19 20:33:03    632s]     net: core_instance/ofifo_inst/col_idx_6__fifo_instance/n227 (nrTerm=2)
[03/19 20:33:03    632s] ===========================================================================================
[03/19 20:33:03    632s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/19 20:33:03    632s] ------------------------------------------------------------------------------------------
[03/19 20:33:03    632s]  Hold WNS :      -0.0472
[03/19 20:33:03    632s]       TNS :      -4.1662
[03/19 20:33:03    632s]       #VP :          366
[03/19 20:33:03    632s]   Density :      60.858%
[03/19 20:33:03    632s] ------------------------------------------------------------------------------------------
[03/19 20:33:03    632s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/19 20:33:03    632s]  accumulated cpu=0:00:23.9 real=0:00:25.0 totSessionCpu=0:10:32 mem=1909.3M
[03/19 20:33:03    632s] ===========================================================================================
[03/19 20:33:03    632s] 
[03/19 20:33:03    632s] Starting Phase 1 Step 1 Iter 1 ...
[03/19 20:33:03    632s] Worst hold path end point:
[03/19 20:33:03    632s]   core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D
[03/19 20:33:03    632s]     net: core_instance/ofifo_inst/col_idx_6__fifo_instance/n227 (nrTerm=2)
[03/19 20:33:03    632s] ===========================================================================================
[03/19 20:33:03    632s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/19 20:33:03    632s] ------------------------------------------------------------------------------------------
[03/19 20:33:03    632s]  Hold WNS :      -0.0472
[03/19 20:33:03    632s]       TNS :      -4.1662
[03/19 20:33:03    632s]       #VP :          366
[03/19 20:33:03    632s]   Density :      60.858%
[03/19 20:33:03    632s] ------------------------------------------------------------------------------------------
[03/19 20:33:03    632s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/19 20:33:03    632s]  accumulated cpu=0:00:24.1 real=0:00:25.0 totSessionCpu=0:10:33 mem=1928.4M
[03/19 20:33:03    632s] ===========================================================================================
[03/19 20:33:03    632s] 
[03/19 20:33:03    632s] 
[03/19 20:33:03    632s] Capturing REF for hold ...
[03/19 20:33:03    632s]    Hold Timing Snapshot: (REF)
[03/19 20:33:03    632s]              All PG WNS: -0.047
[03/19 20:33:03    632s]              All PG TNS: -4.166
[03/19 20:33:03    632s] Executing transform: AddBuffer + LegalResize
[03/19 20:33:03    632s] Worst hold path end point:
[03/19 20:33:03    632s]   core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D
[03/19 20:33:03    632s]     net: core_instance/ofifo_inst/col_idx_6__fifo_instance/n227 (nrTerm=2)
[03/19 20:33:03    632s] ===========================================================================================
[03/19 20:33:03    632s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/19 20:33:03    632s] ------------------------------------------------------------------------------------------
[03/19 20:33:03    632s]  Hold WNS :      -0.0472
[03/19 20:33:03    632s]       TNS :      -4.1662
[03/19 20:33:03    632s]       #VP :          366
[03/19 20:33:03    632s]   Density :      60.858%
[03/19 20:33:03    632s] ------------------------------------------------------------------------------------------
[03/19 20:33:03    632s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/19 20:33:03    632s]  accumulated cpu=0:00:24.2 real=0:00:25.0 totSessionCpu=0:10:33 mem=1928.4M
[03/19 20:33:03    632s] ===========================================================================================
[03/19 20:33:03    632s] 
[03/19 20:33:03    632s] Starting Phase 1 Step 2 Iter 1 ...
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2867_FE_OCPN1401_array_out_60 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U177/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_0_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_0_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U181/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U193/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U189/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U185/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U170/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U166/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U162/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_0_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q0_reg_0_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_0_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q8_reg_0_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q10_reg_0_/D
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/FE_PHC2868_array_out_36 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC298_array_out_36/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2869_inst_16 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2838_inst_16/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/FE_PHC2870_inst_temp_8 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/D
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2871_FE_OFN24_array_out_0 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2524_FE_OFN24_array_out_0/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/FE_PHC2872_inst_6 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/FE_PHC2814_inst_6/I
[03/19 20:33:05    634s]       side term: core_instance/U70/S
[03/19 20:33:05    634s]       side term: core_instance/U69/S
[03/19 20:33:05    634s]       side term: core_instance/U68/S
[03/19 20:33:05    634s]       side term: core_instance/U67/S
[03/19 20:33:05    634s]       side term: core_instance/U66/S
[03/19 20:33:05    634s]       side term: core_instance/U65/S
[03/19 20:33:05    634s]       side term: core_instance/U64/S
[03/19 20:33:05    634s]       side term: core_instance/U63/S
[03/19 20:33:05    634s]       side term: core_instance/U62/S
[03/19 20:33:05    634s]       side term: core_instance/U61/S
[03/19 20:33:05    634s]       side term: core_instance/U60/S
[03/19 20:33:05    634s]       side term: core_instance/U59/S
[03/19 20:33:05    634s]       side term: core_instance/U58/S
[03/19 20:33:05    634s]       side term: core_instance/U57/S
[03/19 20:33:05    634s]       side term: core_instance/U56/S
[03/19 20:33:05    634s]       side term: core_instance/U55/S
[03/19 20:33:05    634s]       side term: core_instance/U54/S
[03/19 20:33:05    634s]       side term: core_instance/U53/S
[03/19 20:33:05    634s]       side term: core_instance/U52/S
[03/19 20:33:05    634s]       side term: core_instance/U51/S
[03/19 20:33:05    634s]       side term: core_instance/U50/S
[03/19 20:33:05    634s]       side term: core_instance/U49/S
[03/19 20:33:05    634s]       side term: core_instance/U48/S
[03/19 20:33:05    634s]       side term: core_instance/U47/S
[03/19 20:33:05    634s]       side term: core_instance/U46/S
[03/19 20:33:05    634s]       side term: core_instance/U45/S
[03/19 20:33:05    634s]       side term: core_instance/U44/S
[03/19 20:33:05    634s]       side term: core_instance/U43/S
[03/19 20:33:05    634s]       side term: core_instance/U42/S
[03/19 20:33:05    634s]       side term: core_instance/U41/S
[03/19 20:33:05    634s]       side term: core_instance/U40/S
[03/19 20:33:05    634s]       side term: core_instance/U39/S
[03/19 20:33:05    634s]       side term: core_instance/U38/S
[03/19 20:33:05    634s]       side term: core_instance/U37/S
[03/19 20:33:05    634s]       side term: core_instance/U36/S
[03/19 20:33:05    634s]       side term: core_instance/U35/S
[03/19 20:33:05    634s]       side term: core_instance/U34/S
[03/19 20:33:05    634s]       side term: core_instance/U33/S
[03/19 20:33:05    634s]       side term: core_instance/U32/S
[03/19 20:33:05    634s]       side term: core_instance/U31/S
[03/19 20:33:05    634s]       side term: core_instance/U30/S
[03/19 20:33:05    634s]       side term: core_instance/U29/S
[03/19 20:33:05    634s]       side term: core_instance/U28/S
[03/19 20:33:05    634s]       side term: core_instance/U27/S
[03/19 20:33:05    634s]       side term: core_instance/U26/S
[03/19 20:33:05    634s]       side term: core_instance/U25/S
[03/19 20:33:05    634s]       side term: core_instance/U24/S
[03/19 20:33:05    634s]       side term: core_instance/U23/S
[03/19 20:33:05    634s]       side term: core_instance/U22/S
[03/19 20:33:05    634s]       side term: core_instance/U21/S
[03/19 20:33:05    634s]       side term: core_instance/U20/S
[03/19 20:33:05    634s]       side term: core_instance/U19/S
[03/19 20:33:05    634s]       side term: core_instance/U18/S
[03/19 20:33:05    634s]       side term: core_instance/U17/S
[03/19 20:33:05    634s]       side term: core_instance/U16/S
[03/19 20:33:05    634s]       side term: core_instance/U15/S
[03/19 20:33:05    634s]       side term: core_instance/U14/S
[03/19 20:33:05    634s]       side term: core_instance/U13/S
[03/19 20:33:05    634s]       side term: core_instance/U12/S
[03/19 20:33:05    634s]       side term: core_instance/U11/S
[03/19 20:33:05    634s]       side term: core_instance/U10/S
[03/19 20:33:05    634s]       side term: core_instance/U9/S
[03/19 20:33:05    634s]       side term: core_instance/U8/S
[03/19 20:33:05    634s]       side term: core_instance/U7/S
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2873_FE_OFN989_array_out_37 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U169/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q13_reg_1_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U152/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q15_reg_1_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U156/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U160/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U181/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U177/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2605_FE_OFN989_array_out_37/I
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2684_FE_OFN989_array_out_37/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2874_array_out_84 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFC293_array_out_84/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2875_inst_7 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2810_inst_7/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2876_mem_in_7 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2618_mem_in_7/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2877_mem_in_0 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2685_mem_in_0/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2878_mem_in_6 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2846_mem_in_6/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2879_FE_OFN998_array_out_73 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U204/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U200/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U196/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U192/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U188/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U183/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U179/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U175/A2
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_1_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_1_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2556_FE_OFN998_array_out_73/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2880_mem_in_9 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2855_mem_in_9/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2881_n981 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U852/B
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2882_FE_OFN1024_array_out_38 (CKBD2)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2558_FE_OFN1024_array_out_38/I
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q15_reg_2_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RC_7337_0/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U176/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RC_7339_0/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2883_n1012 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U907/B
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC675_n1014/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/kmem_instance/FE_PHC2884_n31 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U53/A1
[03/19 20:33:05    634s]       side term: core_instance/kmem_instance/U44/A2
[03/19 20:33:05    634s]       side term: core_instance/kmem_instance/U43/A2
[03/19 20:33:05    634s]       side term: core_instance/kmem_instance/U42/A1
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2885_n977 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U380/A2
[03/19 20:33:05    634s]       side term: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U309/I
[03/19 20:33:05    634s]       side term: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2565_n977/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2886_mem_in_5 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2693_mem_in_5/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2887_inst_4 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/U3/A1
[03/19 20:33:05    634s]       sink term: core_instance/U4/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/FE_PHC2888_inst_2 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/FE_PHC2695_inst_2/I
[03/19 20:33:05    634s]       side term: core_instance/FE_PHC2643_inst_2/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2889_n977 (CKBD1)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2642_n977/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2890_mem_in_2 (CKBD0)
[03/19 20:33:05    634s]       sink term: FE_PHC2856_mem_in_2/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2891_n627 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U290/I
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2553_n627/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2892_inst_temp_9 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/D
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/D
[03/19 20:33:05    634s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U15/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2893_inst_12 (BUFFD3)
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U4/I
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U26/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U39/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U40/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U52/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U57/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U58/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U59/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U62/A1
[03/19 20:33:05    634s]       sink term: core_instance/qmem_instance/U124/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/FE_PHC2546_inst_12/I
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U34/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U39/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U43/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U51/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U58/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U60/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U63/A1
[03/19 20:33:05    634s]       sink term: core_instance/kmem_instance/U121/A1
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2894_inst_9 (BUFFD1)
[03/19 20:33:05    634s]       sink term: FE_PHC2819_inst_9/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2895_n945 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U355/B
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFC655_n948/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2896_n773 (CKBD1)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U881/B
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/psum_mem_instance/FE_PHC2897_inst_10 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/psum_mem_instance/U39/A1
[03/19 20:33:05    634s]       sink term: core_instance/psum_mem_instance/U57/A1
[03/19 20:33:05    634s]       sink term: core_instance/psum_mem_instance/U35/A1
[03/19 20:33:05    634s]       sink term: core_instance/psum_mem_instance/U58/A2
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2898_n774 (CKBD1)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U881/A
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2899_inst_8 (CKBD1)
[03/19 20:33:05    634s]       sink term: FE_PHC2737_inst_8/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2900_FE_OCPN1354_array_out_75 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U198/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U194/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U186/A2
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_7190_0/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_7194_0/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_7202_0/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_7211_0/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_7222_0/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2568_FE_OCPN1354_array_out_75/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2901_FE_OCPN1373_array_out_74 (CKBD4)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U180/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_365_0/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_2_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_593_0/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U203/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U184/A1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U199/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2566_FE_OCPN1373_array_out_74/I
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2651_FE_OCPN1373_array_out_74/I
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC2902_FE_OFN1006_array_out_16 (CKBD4)
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U129/I1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U115/I1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U122/I1
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_4_/D
[03/19 20:33:05    634s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U150/I1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U136/I1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_4_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_4_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q8_reg_4_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_570_0/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7016_0/A1
[03/19 20:33:05    634s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_2091_0/A1
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/psum_mem_instance/FE_PHC2903_n13 (BUFFD1)
[03/19 20:33:05    634s]       sink term: core_instance/psum_mem_instance/U11/A2
[03/19 20:33:05    634s]       sink term: core_instance/psum_mem_instance/U27/A2
[03/19 20:33:05    634s]       sink term: core_instance/psum_mem_instance/U26/A2
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2904_n974 (CKBD0)
[03/19 20:33:05    634s]       sink term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U71/A2
[03/19 20:33:05    634s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U527/A2
[03/19 20:33:05    634s] 
[03/19 20:33:05    634s]     Added inst FE_PHC2905_reset (CKBD1)
[03/19 20:33:05    634s]       sink term: FE_PHC2820_reset/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2906_FE_OFN247_reset (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2822_FE_OFN247_reset/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/psum_mem_instance/FE_PHC2907_N191 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/psum_mem_instance/FE_PHC2792_N191/I
[03/19 20:33:06    635s]       sink term: core_instance/psum_mem_instance/memory8_reg_88_/E
[03/19 20:33:06    635s]       side term: core_instance/psum_mem_instance/FE_OFC189_N191/I
[03/19 20:33:06    635s]       side term: core_instance/psum_mem_instance/FE_OFC722_N191/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2908_FE_OFN19_array_out_49 (BUFFD1)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U190/A2
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U186/A2
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U178/A2
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U169/A2
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U165/A2
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2635_FE_OFN19_array_out_49/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2909_n262 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/kmem_instance/FE_PHC2910_FE_DBTN5_N153 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/kmem_instance/memory2_reg_8_/E
[03/19 20:33:06    635s]       sink term: core_instance/kmem_instance/memory2_reg_9_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_0_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_1_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_2_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_3_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_4_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_5_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_6_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_7_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_10_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_11_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_12_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_13_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_14_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_15_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_16_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_17_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_18_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_19_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_20_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_21_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_22_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_23_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_24_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_25_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_26_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_27_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_28_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_29_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_30_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_31_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_32_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_33_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_34_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_35_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_36_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_37_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_38_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_39_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_40_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_41_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_42_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_43_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_44_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_45_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_46_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_47_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_48_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_49_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_50_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_51_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_52_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_53_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_54_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_55_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_56_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_57_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_58_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_59_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_60_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_61_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_62_/E
[03/19 20:33:06    635s]       side term: core_instance/kmem_instance/memory2_reg_63_/E
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2911_FE_OCPN1710_FE_DBTN18_reset (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/CDN
[03/19 20:33:06    635s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC6_FE_DBTN18_reset/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2912_FE_OFN1024_array_out_38 (CKBD2)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U168/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RC_7346_0/B1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q13_reg_2_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RC_346_0/B1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q10_reg_2_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RC_7343_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q8_reg_2_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U172/A1
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/kmem_instance/FE_PHC2913_FE_DBTN4_N155 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/kmem_instance/memory4_reg_8_/E
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/qmem_instance/FE_PHC2914_N149 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/qmem_instance/FE_OFC62_N149/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2915_n627 (CKBD1)
[03/19 20:33:06    635s]       sink term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U148/A2
[03/19 20:33:06    635s]       sink term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U147/A2
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/psum_mem_instance/FE_PHC2916_n28 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/psum_mem_instance/U3/A1
[03/19 20:33:06    635s]       sink term: core_instance/psum_mem_instance/U52/A1
[03/19 20:33:06    635s]       sink term: core_instance/psum_mem_instance/U153/A2
[03/19 20:33:06    635s]       side term: core_instance/psum_mem_instance/U55/A2
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/psum_mem_instance/FE_PHC2917_n26 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/psum_mem_instance/U53/A1
[03/19 20:33:06    635s]       sink term: core_instance/psum_mem_instance/FE_PHC2840_n26/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2918_FE_OFN1164_array_out_52 (BUFFD3)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U131/I1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U117/I1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U158/I1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7071_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7084_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7077_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7067_0/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2631_FE_OFN1164_array_out_52/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2919_FE_OFN1162_array_out_51 (CKBD2)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U175/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7155_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7243_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_311_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_317_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_323_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2649_FE_OFN1162_array_out_51/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2920_FE_OCPN1231_array_out_58 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q13_reg_10_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q10_reg_10_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_6502_0/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_6614_0/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_6682_0/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC2058_array_out_58/I
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC2067_array_out_58/I
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_2177_0/A1
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2921_FE_OCPN1359_array_out_27 (CKBD2)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7200_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q10_reg_3_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q8_reg_3_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7218_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7238_0/B1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_3_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7196_0/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2555_FE_OCPN1359_array_out_27/I
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2656_FE_OCPN1359_array_out_27/I
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7234_0/A1
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2922_array_out_30 (CKBD4)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U148/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U130/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U112/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U103/A1
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OCPC128_array_out_30/I
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2923_FE_OCPN1544_array_out_54 (CKBD1)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U155/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U149/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U121/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q15_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q13_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC118_array_out_54/I
[03/19 20:33:06    635s]     Committed inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFC278_array_out_72, resized cell CKBD1 -> cell CKBD0
[03/19 20:33:06    635s]     Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OCPC38_array_out_61, resized cell INVD1 -> cell CKND1
[03/19 20:33:06    635s]     Committed inst core_instance/psum_mem_instance/U13, resized cell INR2D1 -> cell INR2XD0
[03/19 20:33:06    635s]     Committed inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2730_FE_OFN993_array_out_1, resized cell BUFFD1 -> cell BUFFD0
[03/19 20:33:06    635s]     Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2539_FE_OFN20_array_out_48, resized cell BUFFD0 -> cell CKBD0
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2924_FE_OCPN580_array_out_30 (CKBD0)
[03/19 20:33:06    635s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q10_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U139/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U121/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U94/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U84/A1
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D
[03/19 20:33:06    635s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q8_reg_6_/D
[03/19 20:33:06    635s]     Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC869_array_out_24, resized cell CKBD1 -> cell CKBD0
[03/19 20:33:06    635s]     Committed inst core_instance/kmem_instance/U52, resized cell OR2D1 -> cell OR2D0
[03/19 20:33:06    635s]     Committed inst core_instance/kmem_instance/U37, resized cell NR2D1 -> cell NR2XD0
[03/19 20:33:06    635s] Worst hold path end point:
[03/19 20:33:06    635s]   core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/19 20:33:06    635s]     net: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHN2901_FE_OCPN1373_array_out_74 (nrTerm=11)
[03/19 20:33:06    635s] ===========================================================================================
[03/19 20:33:06    635s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/19 20:33:06    635s] ------------------------------------------------------------------------------------------
[03/19 20:33:06    635s]  Hold WNS :      -0.0205
[03/19 20:33:06    635s]       TNS :      -0.5426
[03/19 20:33:06    635s]       #VP :           58
[03/19 20:33:06    635s]       TNS+:       3.6236/66 improved (0.0549 per commit, 86.976%)
[03/19 20:33:06    635s]   Density :      60.903%
[03/19 20:33:06    635s] ------------------------------------------------------------------------------------------
[03/19 20:33:06    635s]  58 buffer added (phase total 58, total 58)
[03/19 20:33:06    635s]  8 inst resized (phase total 8, total 8)
[03/19 20:33:06    635s] ------------------------------------------------------------------------------------------
[03/19 20:33:06    635s]  iteration   cpu=0:00:02.8 real=0:00:03.0
[03/19 20:33:06    635s]  accumulated cpu=0:00:27.1 real=0:00:28.0 totSessionCpu=0:10:36 mem=2020.8M
[03/19 20:33:06    635s] ------------------------------------------------------------------------------------------
[03/19 20:33:06    635s]  hold buffering full eval pass rate : 100.00 %
[03/19 20:33:06    635s]     there are 75 full evals passed out of 75 
[03/19 20:33:06    635s] ===========================================================================================
[03/19 20:33:06    635s] 
[03/19 20:33:06    635s] Starting Phase 1 Step 2 Iter 2 ...
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2925_FE_OFN19_array_out_49 (BUFFD1)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U186/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U190/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U165/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U169/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U178/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2635_FE_OFN19_array_out_49/I
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2926_FE_OFN15_array_out_72 (CKBD0)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U205/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U182/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U201/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U178/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U174/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q13_reg_0_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_0_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_0_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2540_FE_OFN15_array_out_72/I
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2633_FE_OFN15_array_out_72/I
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2927_FE_OCPN1401_array_out_60 (CKBD0)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_0_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_0_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U181/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U177/A2
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN998_array_out_73 (CKBD0)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U183/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U204/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U196/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U200/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U192/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U188/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U179/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U175/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_1_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_1_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2556_FE_OFN998_array_out_73/I
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/psum_mem_instance/FE_PHC2929_N195 (CKBD0)
[03/19 20:33:07    635s]       sink term: core_instance/psum_mem_instance/memory12_reg_87_/E
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2930_array_out_84 (CKBD1)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFC293_array_out_84/I
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/kmem_instance/FE_PHC2931_n3 (CKBD0)
[03/19 20:33:07    635s]       sink term: core_instance/kmem_instance/U3/B1
[03/19 20:33:07    635s]       side term: core_instance/kmem_instance/U47/A1
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/psum_mem_instance/FE_PHC2932_n29 (CKBD0)
[03/19 20:33:07    635s]       sink term: core_instance/psum_mem_instance/U14/A1
[03/19 20:33:07    635s]       side term: core_instance/psum_mem_instance/U66/A2
[03/19 20:33:07    635s]       side term: core_instance/psum_mem_instance/U60/A2
[03/19 20:33:07    635s]       side term: core_instance/psum_mem_instance/U49/A1
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2933_FE_OCPN1388_array_out_61 (BUFFD1)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q8_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U180/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U176/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U192/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U171/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U184/A2
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U188/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U167/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U163/A2
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q10_reg_1_/D
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2934_n998 (CKBD1)
[03/19 20:33:07    635s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U868/B
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2935_FE_OFN1031_array_out_50 (CKBD2)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7323_0/A1
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7319_0/A1
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U189/A1
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q8_reg_2_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_334_0/B1
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7316_0/A1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2644_FE_OFN1031_array_out_50/I
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2936_FE_OCPN1373_array_out_74 (CKBD0)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U203/A1
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U184/A1
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U199/A1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U180/A1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_365_0/A1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_2_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RC_593_0/A1
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC2937_FE_OFN1006_array_out_16 (CKBD1)
[03/19 20:33:07    635s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7016_0/A1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC2902_FE_OFN1006_array_out_16/I
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U150/I1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U136/I1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_4_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_4_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q8_reg_4_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_570_0/A1
[03/19 20:33:07    635s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_2091_0/A1
[03/19 20:33:07    635s] 
[03/19 20:33:07    635s]     Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2938_n867 (CKBD1)
[03/19 20:33:07    635s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U834/B
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2939_FE_OFN989_array_out_37 (BUFFD1)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2873_FE_OFN989_array_out_37/I
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2605_FE_OFN989_array_out_37/I
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2684_FE_OFN989_array_out_37/I
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2940_FE_OCPN1359_array_out_27 (BUFFD2)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q10_reg_3_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q8_reg_3_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7218_0/A1
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7238_0/B1
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_3_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7196_0/A1
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2555_FE_OCPN1359_array_out_27/I
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2656_FE_OCPN1359_array_out_27/I
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7234_0/A1
[03/19 20:33:07    636s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7200_0/A1
[03/19 20:33:07    636s] Worst hold path end point:
[03/19 20:33:07    636s]   core_instance/ofifo_inst/col_idx_2__fifo_instance/q11_reg_3_/D
[03/19 20:33:07    636s]     net: core_instance/ofifo_inst/col_idx_2__fifo_instance/n189 (nrTerm=2)
[03/19 20:33:07    636s] ===========================================================================================
[03/19 20:33:07    636s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  Hold WNS :      -0.0183
[03/19 20:33:07    636s]       TNS :      -0.1014
[03/19 20:33:07    636s]       #VP :           19
[03/19 20:33:07    636s]       TNS+:       0.4412/16 improved (0.0276 per commit, 81.312%)
[03/19 20:33:07    636s]   Density :      60.915%
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  16 buffer added (phase total 74, total 74)
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  iteration   cpu=0:00:00.7 real=0:00:01.0
[03/19 20:33:07    636s]  accumulated cpu=0:00:27.7 real=0:00:29.0 totSessionCpu=0:10:36 mem=2020.8M
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  hold buffering full eval pass rate : 90.00 %
[03/19 20:33:07    636s]     there are 18 full evals passed out of 20 
[03/19 20:33:07    636s] ===========================================================================================
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s] Starting Phase 1 Step 2 Iter 3 ...
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2941_FE_OFN19_array_out_49 (BUFFD3)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q10_reg_1_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q8_reg_1_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2942_FE_OCPN1401_array_out_60 (CKBD0)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U177/A2
[03/19 20:33:07    636s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2927_FE_OCPN1401_array_out_60/I
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2943_FE_OFN15_array_out_72 (CKBD0)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_0_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_0_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_0_/D
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2944_FE_OFN1031_array_out_50 (BUFFD1)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q10_reg_2_/D
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2945_FE_OCPN1359_array_out_27 (CKBD4)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7200_0/A1
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2940_FE_OCPN1359_array_out_27/I
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC2946_n889 (CKBD2)
[03/19 20:33:07    636s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U859/A
[03/19 20:33:07    636s]     Committed inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2633_FE_OFN15_array_out_72, resized cell BUFFD1 -> cell CKBD0
[03/19 20:33:07    636s] Worst hold path end point:
[03/19 20:33:07    636s]   core_instance/ofifo_inst/col_idx_2__fifo_instance/q11_reg_3_/D
[03/19 20:33:07    636s]     net: core_instance/ofifo_inst/col_idx_2__fifo_instance/n189 (nrTerm=2)
[03/19 20:33:07    636s] ===========================================================================================
[03/19 20:33:07    636s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  Hold WNS :      -0.0018
[03/19 20:33:07    636s]       TNS :      -0.0018
[03/19 20:33:07    636s]       #VP :            1
[03/19 20:33:07    636s]       TNS+:       0.0996/7 improved (0.0142 per commit, 98.225%)
[03/19 20:33:07    636s]   Density :      60.921%
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  6 buffer added (phase total 80, total 80)
[03/19 20:33:07    636s]  1 inst resized (phase total 9, total 9)
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/19 20:33:07    636s]  accumulated cpu=0:00:28.0 real=0:00:29.0 totSessionCpu=0:10:36 mem=2020.8M
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  hold buffering full eval pass rate : 100.00 %
[03/19 20:33:07    636s]     there are 8 full evals passed out of 8 
[03/19 20:33:07    636s] ===========================================================================================
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s] Starting Phase 1 Step 2 Iter 4 ...
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2947_FE_OCPN1359_array_out_27 (CKBD0)
[03/19 20:33:07    636s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7200_0/A1
[03/19 20:33:07    636s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2940_FE_OCPN1359_array_out_27/I
[03/19 20:33:07    636s] ===========================================================================================
[03/19 20:33:07    636s]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  Hold WNS :       0.0000
[03/19 20:33:07    636s]       TNS :       0.0000
[03/19 20:33:07    636s]       #VP :            0
[03/19 20:33:07    636s]       TNS+:       0.0018/1 improved (0.0018 per commit, 100.000%)
[03/19 20:33:07    636s]   Density :      60.922%
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  1 buffer added (phase total 81, total 81)
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/19 20:33:07    636s]  accumulated cpu=0:00:28.1 real=0:00:29.0 totSessionCpu=0:10:37 mem=2020.8M
[03/19 20:33:07    636s] ------------------------------------------------------------------------------------------
[03/19 20:33:07    636s]  hold buffering full eval pass rate : 100.00 %
[03/19 20:33:07    636s]     there are 1 full evals passed out of 1 
[03/19 20:33:07    636s] ===========================================================================================
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s] Capturing REF for hold ...
[03/19 20:33:07    636s]    Hold Timing Snapshot: (REF)
[03/19 20:33:07    636s]              All PG WNS: 0.000
[03/19 20:33:07    636s]              All PG TNS: 0.000
[03/19 20:33:07    636s] 
[03/19 20:33:07    636s] *info:    Total 81 cells added for Phase I
[03/19 20:33:07    636s] *info:    Total 9 instances resized for Phase I
[03/19 20:33:07    636s] *info:        in which 0 FF resizing 
[03/19 20:33:08    636s] --------------------------------------------------- 
[03/19 20:33:08    636s]    Hold Timing Summary  - Phase I 
[03/19 20:33:08    636s] --------------------------------------------------- 
[03/19 20:33:08    636s]  Target slack:       0.0000 ns
[03/19 20:33:08    636s]  View: BC_VIEW 
[03/19 20:33:08    636s]    WNS:       0.0000
[03/19 20:33:08    636s]    TNS:       0.0000
[03/19 20:33:08    636s]    VP :            0
[03/19 20:33:08    636s]    Worst hold path end point: core_instance/kmem_instance/memory6_reg_6_/E 
[03/19 20:33:08    636s] --------------------------------------------------- 
[03/19 20:33:08    636s] ** Profile ** Start :  cpu=0:00:00.0, mem=2020.8M
[03/19 20:33:08    636s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2020.8M
[03/19 20:33:08    637s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2020.8M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -80.783 | -52.846 | -27.937 |
|    Violating Paths:|  1118   |  1022   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

Density: 60.922%
------------------------------------------------------------
[03/19 20:33:08    637s] 
[03/19 20:33:08    637s] *** Finished Core Fixing (fixHold) cpu=0:00:29.0 real=0:00:30.0 totSessionCpu=0:10:37 mem=2020.8M density=60.922% ***
[03/19 20:33:08    637s] 
[03/19 20:33:08    637s] *info:
[03/19 20:33:08    637s] *info: Added a total of 81 cells to fix/reduce hold violation
[03/19 20:33:08    637s] *info:          in which 39 termBuffering
[03/19 20:33:08    637s] *info:          in which 0 dummyBuffering
[03/19 20:33:08    637s] *info:
[03/19 20:33:08    637s] *info: Summary: 
[03/19 20:33:08    637s] *info:           15 cells of type 'BUFFD1' (4.0, 	38.349) used
[03/19 20:33:08    637s] *info:            1 cell  of type 'BUFFD2' (6.0, 	17.835) used
[03/19 20:33:08    637s] *info:            3 cells of type 'BUFFD3' (7.0, 	12.229) used
[03/19 20:33:08    637s] *info:           41 cells of type 'CKBD0' (4.0, 	79.291) used
[03/19 20:33:08    637s] *info:           11 cells of type 'CKBD1' (4.0, 	39.802) used
[03/19 20:33:08    637s] *info:            6 cells of type 'CKBD2' (6.0, 	20.021) used
[03/19 20:33:08    637s] *info:            4 cells of type 'CKBD4' (9.0, 	10.101) used
[03/19 20:33:08    637s] *info:
[03/19 20:33:08    637s] *info: Total 9 instances resized
[03/19 20:33:08    637s] *info:       in which 0 FF resizing
[03/19 20:33:08    637s] *info:
[03/19 20:33:08    637s] 
[03/19 20:33:08    637s] *summary:      9 instances changed cell type
[03/19 20:33:08    637s] *	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD0'
*	:      1 instance  changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'BUFFD1' to 'CKBD0'
*	:      2 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'INR2D1' to 'INR2XD0'
*	:      1 instance  changed cell type from 'INVD1' to 'CKND1'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'OR2D1' to 'OR2D0'
*** Finish Post Route Hold Fixing (cpu=0:00:29.0 real=0:00:30.0 totSessionCpu=0:10:37 mem=2020.8M density=60.922%) ***
[03/19 20:33:08    637s] (I,S,L,T): WC_VIEW: 79.2247, 24.0985, 1.04995, 104.373
[03/19 20:33:08    637s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.5
[03/19 20:33:08    637s] *** HoldOpt [finish] : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:10:37.6/0:11:40.5 (0.9), mem = 2001.7M
[03/19 20:33:08    637s] **INFO: total 90 insts, 0 nets marked don't touch
[03/19 20:33:08    637s] **INFO: total 90 insts, 0 nets marked don't touch DB property
[03/19 20:33:08    637s] **INFO: total 90 insts, 0 nets unmarked don't touch

[03/19 20:33:08    637s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.7M
[03/19 20:33:08    637s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.102, MEM:2001.7M
[03/19 20:33:08    637s] TotalInstCnt at PhyDesignMc Destruction: 26,371
[03/19 20:33:08    637s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:33:08    637s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2001.7M
[03/19 20:33:08    637s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2001.7M
[03/19 20:33:08    637s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2001.7M
[03/19 20:33:08    637s] z: 2, totalTracks: 1
[03/19 20:33:08    637s] z: 4, totalTracks: 1
[03/19 20:33:08    637s] z: 6, totalTracks: 1
[03/19 20:33:08    637s] z: 8, totalTracks: 1
[03/19 20:33:08    637s] #spOpts: N=65 
[03/19 20:33:09    637s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2001.7M
[03/19 20:33:09    637s] Info: 28 insts are soft-fixed.
[03/19 20:33:09    637s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.096, MEM:2001.7M
[03/19 20:33:09    637s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2001.7MB).
[03/19 20:33:09    637s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.132, MEM:2001.7M
[03/19 20:33:09    637s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.132, MEM:2001.7M
[03/19 20:33:09    637s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.4
[03/19 20:33:09    637s] OPERPROF:   Starting RefinePlace at level 2, MEM:2001.7M
[03/19 20:33:09    637s] *** Starting refinePlace (0:10:38 mem=2001.7M) ***
[03/19 20:33:09    637s] Total net bbox length = 3.779e+05 (1.626e+05 2.153e+05) (ext = 5.638e+03)
[03/19 20:33:09    637s] Info: 28 insts are soft-fixed.
[03/19 20:33:09    637s] 
[03/19 20:33:09    637s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:33:09    637s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:33:09    637s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2001.7M
[03/19 20:33:09    637s] Starting refinePlace ...
[03/19 20:33:09    638s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:33:09    638s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2001.7MB) @(0:10:38 - 0:10:38).
[03/19 20:33:09    638s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:33:09    638s] wireLenOptFixPriorityInst 6520 inst fixed
[03/19 20:33:09    638s] 
[03/19 20:33:09    638s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:33:09    638s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:33:09    638s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2001.7MB) @(0:10:38 - 0:10:38).
[03/19 20:33:09    638s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:33:09    638s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2001.7MB
[03/19 20:33:09    638s] Statistics of distance of Instance movement in refine placement:
[03/19 20:33:09    638s]   maximum (X+Y) =         0.00 um
[03/19 20:33:09    638s]   mean    (X+Y) =         0.00 um
[03/19 20:33:09    638s] Summary Report:
[03/19 20:33:09    638s] Instances move: 0 (out of 26304 movable)
[03/19 20:33:09    638s] Instances flipped: 0
[03/19 20:33:09    638s] Mean displacement: 0.00 um
[03/19 20:33:09    638s] Max displacement: 0.00 um 
[03/19 20:33:09    638s] Total instances moved : 0
[03/19 20:33:09    638s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.550, REAL:0.551, MEM:2001.7M
[03/19 20:33:09    638s] Total net bbox length = 3.779e+05 (1.626e+05 2.153e+05) (ext = 5.638e+03)
[03/19 20:33:09    638s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2001.7MB
[03/19 20:33:09    638s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2001.7MB) @(0:10:38 - 0:10:39).
[03/19 20:33:09    638s] *** Finished refinePlace (0:10:39 mem=2001.7M) ***
[03/19 20:33:09    638s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.4
[03/19 20:33:09    638s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.620, REAL:0.622, MEM:2001.7M
[03/19 20:33:09    638s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2001.7M
[03/19 20:33:09    638s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.101, MEM:2001.7M
[03/19 20:33:09    638s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.850, REAL:0.855, MEM:2001.7M
[03/19 20:33:09    638s] 
[03/19 20:33:09    638s] =============================================================================================
[03/19 20:33:09    638s]  Step TAT Report for HoldOpt #1
[03/19 20:33:09    638s] =============================================================================================
[03/19 20:33:09    638s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:33:09    638s] ---------------------------------------------------------------------------------------------
[03/19 20:33:09    638s] [ ViewPruning            ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:33:09    638s] [ RefinePlace            ]      1   0:00:00.9  (   2.7 % )     0:00:00.9 /  0:00:00.9    1.0
[03/19 20:33:09    638s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/19 20:33:09    638s] [ QThreadMaster          ]      1   0:00:19.1  (  59.6 % )     0:00:19.1 /  0:00:18.1    0.9
[03/19 20:33:09    638s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.5 % )     0:00:01.7 /  0:00:01.7    1.0
[03/19 20:33:09    638s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/19 20:33:09    638s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/19 20:33:09    638s] [ SlackTraversorInit     ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:33:09    638s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/19 20:33:09    638s] [ LibAnalyzerInit        ]      2   0:00:02.1  (   6.7 % )     0:00:02.1 /  0:00:02.1    1.0
[03/19 20:33:09    638s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:33:09    638s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:33:09    638s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:33:09    638s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:33:09    638s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:03.6 /  0:00:03.6    1.0
[03/19 20:33:09    638s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:33:09    638s] [ OptEval                ]      5   0:00:01.7  (   5.4 % )     0:00:01.7 /  0:00:01.8    1.0
[03/19 20:33:09    638s] [ OptCommit              ]      5   0:00:00.1  (   0.4 % )     0:00:01.7 /  0:00:01.7    1.0
[03/19 20:33:09    638s] [ IncrTimingUpdate       ]     15   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:33:09    638s] [ PostCommitDelayUpdate  ]     10   0:00:00.1  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:33:09    638s] [ IncrDelayCalc          ]     38   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:33:09    638s] [ HoldTimerCalcSummary   ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:33:09    638s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/19 20:33:09    638s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:33:09    638s] [ HoldReEval             ]      9   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/19 20:33:09    638s] [ HoldDelayCalc          ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/19 20:33:09    638s] [ HoldRefreshTiming      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/19 20:33:09    638s] [ HoldValidateSetup      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[03/19 20:33:09    638s] [ HoldValidateHold       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:33:09    638s] [ HoldCollectNode        ]      8   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/19 20:33:09    638s] [ HoldSortNodeList       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[03/19 20:33:09    638s] [ HoldBottleneckCount    ]      6   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.6    1.0
[03/19 20:33:09    638s] [ HoldCacheNodeWeight    ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/19 20:33:09    638s] [ HoldBuildSlackGraph    ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/19 20:33:09    638s] [ HoldDBCommit           ]     18   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/19 20:33:09    638s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:33:09    638s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.4    1.0
[03/19 20:33:09    638s] [ ReportAnalysisSummary  ]      6   0:00:01.4  (   4.5 % )     0:00:01.4 /  0:00:01.4    1.0
[03/19 20:33:09    638s] [ MISC                   ]          0:00:01.8  (   5.6 % )     0:00:01.8 /  0:00:01.8    1.0
[03/19 20:33:09    638s] ---------------------------------------------------------------------------------------------
[03/19 20:33:09    638s]  HoldOpt #1 TOTAL                   0:00:32.1  ( 100.0 % )     0:00:32.1 /  0:00:31.0    1.0
[03/19 20:33:09    638s] ---------------------------------------------------------------------------------------------
[03/19 20:33:09    638s] 
[03/19 20:33:09    638s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1868.7M
[03/19 20:33:09    638s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:1868.7M
[03/19 20:33:09    638s] Deleting Cell Server ...
[03/19 20:33:10    638s] Deleting Lib Analyzer.
[03/19 20:33:10    638s] Running postRoute recovery in preEcoRoute mode
[03/19 20:33:10    638s] **optDesign ... cpu = 0:03:23, real = 0:03:25, mem = 1531.0M, totSessionCpu=0:10:39 **
[03/19 20:33:10    639s]   DRV Snapshot: (TGT)
[03/19 20:33:10    639s]          Tran DRV: 0
[03/19 20:33:10    639s]           Cap DRV: 0
[03/19 20:33:10    639s]        Fanout DRV: 0
[03/19 20:33:10    639s]            Glitch: 0
[03/19 20:33:10    639s] 
[03/19 20:33:10    639s] Creating Lib Analyzer ...
[03/19 20:33:10    639s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:33:10    639s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:33:10    639s] Summary for sequential cells identification: 
[03/19 20:33:10    639s]   Identified SBFF number: 199
[03/19 20:33:10    639s]   Identified MBFF number: 0
[03/19 20:33:10    639s]   Identified SB Latch number: 0
[03/19 20:33:10    639s]   Identified MB Latch number: 0
[03/19 20:33:10    639s]   Not identified SBFF number: 0
[03/19 20:33:10    639s]   Not identified MBFF number: 0
[03/19 20:33:10    639s]   Not identified SB Latch number: 0
[03/19 20:33:10    639s]   Not identified MB Latch number: 0
[03/19 20:33:10    639s]   Number of sequential cells which are not FFs: 104
[03/19 20:33:10    639s]  Visiting view : WC_VIEW
[03/19 20:33:10    639s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/19 20:33:10    639s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:33:10    639s]  Visiting view : BC_VIEW
[03/19 20:33:10    639s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/19 20:33:10    639s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:33:10    639s]  Setting StdDelay to 14.50
[03/19 20:33:10    639s] Creating Cell Server, finished. 
[03/19 20:33:10    639s] 
[03/19 20:33:10    639s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:33:10    639s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:33:10    639s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:33:10    639s] 
[03/19 20:33:11    640s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:41 mem=1869.7M
[03/19 20:33:11    640s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:41 mem=1869.7M
[03/19 20:33:11    640s] Creating Lib Analyzer, finished. 
[03/19 20:33:11    640s] Checking DRV degradation...
[03/19 20:33:11    640s] 
[03/19 20:33:11    640s] Recovery Manager:
[03/19 20:33:11    640s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:33:11    640s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:33:11    640s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:33:11    640s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:33:11    640s] 
[03/19 20:33:11    640s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/19 20:33:11    640s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=1867.74M, totSessionCpu=0:10:41).
[03/19 20:33:11    640s] **optDesign ... cpu = 0:03:25, real = 0:03:26, mem = 1537.5M, totSessionCpu=0:10:41 **
[03/19 20:33:11    640s] 
[03/19 20:33:12    641s]   DRV Snapshot: (REF)
[03/19 20:33:12    641s]          Tran DRV: 0
[03/19 20:33:12    641s]           Cap DRV: 0
[03/19 20:33:12    641s]        Fanout DRV: 0
[03/19 20:33:12    641s]            Glitch: 0
[03/19 20:33:12    641s] Skipping post route harden opt
[03/19 20:33:12    641s] ### Creating LA Mngr. totSessionCpu=0:10:41 mem=1867.7M
[03/19 20:33:12    641s] ### Creating LA Mngr, finished. totSessionCpu=0:10:41 mem=1867.7M
[03/19 20:33:12    641s] Default Rule : ""
[03/19 20:33:12    641s] Non Default Rules :
[03/19 20:33:12    641s] Worst Slack : -0.109 ns
[03/19 20:33:12    641s] 
[03/19 20:33:12    641s] Start Layer Assignment ...
[03/19 20:33:12    641s] WNS(-0.109ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/19 20:33:12    641s] 
[03/19 20:33:12    641s] Select 2 cadidates out of 27595.
[03/19 20:33:12    641s] Total Assign Layers on 0 Nets (cpu 0:00:00.2).
[03/19 20:33:12    641s] GigaOpt: setting up router preferences
[03/19 20:33:12    641s]         design wns: -0.1090
[03/19 20:33:12    641s]         slack threshold: 1.3410
[03/19 20:33:12    641s] GigaOpt: 21 nets assigned router directives
[03/19 20:33:12    641s] 
[03/19 20:33:12    641s] Start Assign Priority Nets ...
[03/19 20:33:12    641s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/19 20:33:12    641s] Existing Priority Nets 0 (0.0%)
[03/19 20:33:12    641s] Total Assign Priority Nets 820 (3.0%)
[03/19 20:33:12    641s] ### Creating LA Mngr. totSessionCpu=0:10:42 mem=1907.8M
[03/19 20:33:12    641s] ### Creating LA Mngr, finished. totSessionCpu=0:10:42 mem=1907.8M
[03/19 20:33:13    641s] Default Rule : ""
[03/19 20:33:13    641s] Non Default Rules :
[03/19 20:33:13    641s] Worst Slack : -0.346 ns
[03/19 20:33:13    641s] 
[03/19 20:33:13    641s] Start Layer Assignment ...
[03/19 20:33:13    641s] WNS(-0.346ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/19 20:33:13    641s] 
[03/19 20:33:13    641s] Select 2 cadidates out of 27595.
[03/19 20:33:13    641s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/19 20:33:13    641s] GigaOpt: setting up router preferences
[03/19 20:33:13    641s]         design wns: -0.3464
[03/19 20:33:13    641s]         slack threshold: 1.1036
[03/19 20:33:13    642s] GigaOpt: 0 nets assigned router directives
[03/19 20:33:13    642s] 
[03/19 20:33:13    642s] Start Assign Priority Nets ...
[03/19 20:33:13    642s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/19 20:33:13    642s] Existing Priority Nets 0 (0.0%)
[03/19 20:33:13    642s] Total Assign Priority Nets 820 (3.0%)
[03/19 20:33:13    642s] ** Profile ** Start :  cpu=0:00:00.0, mem=1964.0M
[03/19 20:33:13    642s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1964.0M
[03/19 20:33:13    642s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.087, MEM:1964.0M
[03/19 20:33:13    642s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1964.0M
[03/19 20:33:13    642s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1964.0M
[03/19 20:33:14    643s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1964.0M
[03/19 20:33:14    643s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -80.783 | -52.846 | -27.937 |
|    Violating Paths:|  1118   |  1022   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1964.0M
[03/19 20:33:14    643s] **optDesign ... cpu = 0:03:28, real = 0:03:29, mem = 1476.2M, totSessionCpu=0:10:43 **
[03/19 20:33:14    643s] -routeWithEco false                       # bool, default=false
[03/19 20:33:14    643s] -routeWithEco true                        # bool, default=false, user setting
[03/19 20:33:14    643s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:33:14    643s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:33:14    643s] -routeWithTimingDriven false              # bool, default=false
[03/19 20:33:14    643s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:33:14    643s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/19 20:33:14    643s] Existing Dirty Nets : 326
[03/19 20:33:14    643s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/19 20:33:14    643s] Reset Dirty Nets : 326
[03/19 20:33:14    643s] 
[03/19 20:33:14    643s] globalDetailRoute
[03/19 20:33:14    643s] 
[03/19 20:33:14    643s] #setNanoRouteMode -drouteAutoStop true
[03/19 20:33:14    643s] #setNanoRouteMode -drouteFixAntenna true
[03/19 20:33:14    643s] #setNanoRouteMode -routeSelectedNetOnly false
[03/19 20:33:14    643s] #setNanoRouteMode -routeWithEco true
[03/19 20:33:14    643s] #setNanoRouteMode -routeWithSiDriven false
[03/19 20:33:14    643s] ### Time Record (globalDetailRoute) is installed.
[03/19 20:33:14    643s] #Start globalDetailRoute on Sun Mar 19 20:33:14 2023
[03/19 20:33:14    643s] #
[03/19 20:33:14    643s] ### Time Record (Pre Callback) is installed.
[03/19 20:33:14    643s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 85314 access done (mem: 1810.020M)
[03/19 20:33:14    643s] ### Time Record (Pre Callback) is uninstalled.
[03/19 20:33:14    643s] ### Time Record (DB Import) is installed.
[03/19 20:33:14    643s] ### Time Record (Timing Data Generation) is installed.
[03/19 20:33:14    643s] ### Time Record (Timing Data Generation) is uninstalled.
[03/19 20:33:15    643s] ### Net info: total nets: 27595
[03/19 20:33:15    643s] ### Net info: dirty nets: 2
[03/19 20:33:15    643s] ### Net info: marked as disconnected nets: 0
[03/19 20:33:15    644s] #num needed restored net=0
[03/19 20:33:15    644s] #need_extraction net=0 (total=27595)
[03/19 20:33:15    644s] ### Net info: fully routed nets: 27414
[03/19 20:33:15    644s] ### Net info: trivial (< 2 pins) nets: 116
[03/19 20:33:15    644s] ### Net info: unrouted nets: 65
[03/19 20:33:15    644s] ### Net info: re-extraction nets: 0
[03/19 20:33:15    644s] ### Net info: ignored nets: 0
[03/19 20:33:15    644s] ### Net info: skip routing nets: 0
[03/19 20:33:16    644s] #Processed 1881 dirty instances, 709 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/19 20:33:16    644s] #(1794 insts marked dirty, reset pre-exisiting dirty flag on 1937 insts, 3830 nets marked need extraction)
[03/19 20:33:16    644s] ### Time Record (DB Import) is uninstalled.
[03/19 20:33:16    644s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/19 20:33:16    644s] #RTESIG:78da8dd1bd0ac230100060679fe2481d2ad89a6b9a5eba0aae2aa2aea5622a85fe40920e
[03/19 20:33:16    644s] #       bebd551cadf1d6fbb8df6071d91e81611e234596131508bb63c211058f78c2698d7931a6
[03/19 20:33:16    644s] #       ce1b360f16fbc309310756958dd50c42a74d579ac70a06ab0d58ed5cdddd971f28527066
[03/19 20:33:16    644s] #       d0105efbbef94a6492f988921cdedd7e18144202a6b1e4af80b06afad24d4899ff518e52
[03/19 20:33:16    644s] #       3f4a13f2a30c856f41cc48790da1f750a8b8f40fa41081b5fa560fedf83eebcc989b9099
[03/19 20:33:16    644s] #       f4b7fce7508a7ecd3e7b02c042c23d
[03/19 20:33:16    644s] #
[03/19 20:33:16    644s] #Skip comparing routing design signature in db-snapshot flow
[03/19 20:33:16    644s] #RTESIG:78da8d903b0b02311084adfd154bb438c147f692dce65ac15645d4f638318a700f487285
[03/19 20:33:16    644s] #       ffde07828dba6e3b1f33b33318ee171b10984f912641121508cb4d2a11959cc854d20cf3
[03/19 20:33:16    644s] #       e22eede6a23f18aed65bc41cc4a9ac82139044e79bd25fc7d005e721b8182fcd79f40295
[03/19 20:33:16    644s] #       86e83b07c9a16dab8f8849330eb146c233ed07834a19403d35f271909caab68c5f4893ff
[03/19 20:33:16    644s] #       61479a87744a3c94a1e21ec44cebf7a021fabbf40524cb9a11b28ba295866f6e1141d4ee
[03/19 20:33:16    644s] #       78e96aa696cd0c1ff9cfa2967e75efdd00c82ccef0
[03/19 20:33:16    644s] #
[03/19 20:33:16    644s] ### Time Record (Global Routing) is installed.
[03/19 20:33:16    644s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:33:16    645s] ### Time Record (Data Preparation) is installed.
[03/19 20:33:16    645s] #Start routing data preparation on Sun Mar 19 20:33:16 2023
[03/19 20:33:16    645s] #
[03/19 20:33:16    645s] #Minimum voltage of a net in the design = 0.000.
[03/19 20:33:16    645s] #Maximum voltage of a net in the design = 1.100.
[03/19 20:33:16    645s] #Voltage range [0.000 - 1.100] has 27593 nets.
[03/19 20:33:16    645s] #Voltage range [0.900 - 1.100] has 1 net.
[03/19 20:33:16    645s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 20:33:16    645s] ### Time Record (Cell Pin Access) is installed.
[03/19 20:33:16    645s] #Initial pin access analysis.
[03/19 20:33:17    646s] #Detail pin access analysis.
[03/19 20:33:17    646s] ### Time Record (Cell Pin Access) is uninstalled.
[03/19 20:33:18    646s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/19 20:33:18    646s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:33:18    646s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:33:18    646s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:33:18    646s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:33:18    646s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:33:18    646s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:33:18    646s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:33:18    647s] #Regenerating Ggrids automatically.
[03/19 20:33:18    647s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/19 20:33:18    647s] #Using automatically generated G-grids.
[03/19 20:33:19    647s] #Done routing data preparation.
[03/19 20:33:19    647s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1377.96 (MB), peak = 1674.36 (MB)
[03/19 20:33:19    647s] ### Time Record (Data Preparation) is uninstalled.
[03/19 20:33:19    647s] ### Time Record (Special Wire Merging) is installed.
[03/19 20:33:19    647s] #Merging special wires: starts on Sun Mar 19 20:33:19 2023 with memory = 1378.21 (MB), peak = 1674.36 (MB)
[03/19 20:33:19    647s] #
[03/19 20:33:19    647s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:19    647s] ### Time Record (Special Wire Merging) is uninstalled.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 327.43500 99.10000 ) on M1 for NET core_instance/psum_mem_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 284.23500 95.50000 ) on M1 for NET core_instance/psum_mem_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 301.63500 88.30000 ) on M1 for NET core_instance/psum_mem_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 320.03500 48.70000 ) on M1 for NET core_instance/psum_mem_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 220.41000 104.50000 ) on M1 for NET core_instance/CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.96500 324.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 372.60000 307.81000 ) on M1 for NET core_instance/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 177.56500 299.11500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 182.96500 295.51500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 227.56500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 200.96500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 192.16500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 185.16500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 227.36500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 219.16500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 197.56500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 185.56500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 219.76500 288.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 198.16500 288.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 178.56500 288.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:33:19    648s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/19 20:33:19    648s] #To increase the message display limit, refer to the product command reference manual.
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Connectivity extraction summary:
[03/19 20:33:19    648s] #3763 routed nets are extracted.
[03/19 20:33:19    648s] #    2098 (7.60%) extracted nets are partially routed.
[03/19 20:33:19    648s] #23651 routed net(s) are imported.
[03/19 20:33:19    648s] #65 (0.24%) nets are without wires.
[03/19 20:33:19    648s] #116 nets are fixed|skipped|trivial (not extracted).
[03/19 20:33:19    648s] #Total number of nets = 27595.
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Found 0 nets for post-route si or timing fixing.
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Finished routing data preparation on Sun Mar 19 20:33:19 2023
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Cpu time = 00:00:04
[03/19 20:33:19    648s] #Elapsed time = 00:00:04
[03/19 20:33:19    648s] #Increased memory = 5.89 (MB)
[03/19 20:33:19    648s] #Total memory = 1378.21 (MB)
[03/19 20:33:19    648s] #Peak memory = 1674.36 (MB)
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] ### Time Record (Global Routing) is installed.
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Start global routing on Sun Mar 19 20:33:19 2023
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Start global routing initialization on Sun Mar 19 20:33:19 2023
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Number of eco nets is 2103
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] #Start global routing data preparation on Sun Mar 19 20:33:19 2023
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] ### build_merged_routing_blockage_rect_list starts on Sun Mar 19 20:33:19 2023 with memory = 1378.25 (MB), peak = 1674.36 (MB)
[03/19 20:33:19    648s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:19    648s] #Start routing resource analysis on Sun Mar 19 20:33:19 2023
[03/19 20:33:19    648s] #
[03/19 20:33:19    648s] ### init_is_bin_blocked starts on Sun Mar 19 20:33:19 2023 with memory = 1378.25 (MB), peak = 1674.36 (MB)
[03/19 20:33:19    648s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:19    648s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar 19 20:33:19 2023 with memory = 1381.38 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### adjust_flow_cap starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### adjust_partial_route_blockage starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### set_via_blocked starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### copy_flow starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] #Routing resource analysis is done on Sun Mar 19 20:33:21 2023
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] ### report_flow_cap starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] #  Resource Analysis:
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 20:33:21    650s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 20:33:21    650s] #  --------------------------------------------------------------
[03/19 20:33:21    650s] #  M1             H        2288          79       24964    66.86%
[03/19 20:33:21    650s] #  M2             V        2285          84       24964     1.26%
[03/19 20:33:21    650s] #  M3             H        2367           0       24964     0.02%
[03/19 20:33:21    650s] #  M4             V        2305          64       24964     0.00%
[03/19 20:33:21    650s] #  M5             H        2367           0       24964     0.00%
[03/19 20:33:21    650s] #  M6             V        2369           0       24964     0.00%
[03/19 20:33:21    650s] #  M7             H         592           0       24964     0.00%
[03/19 20:33:21    650s] #  M8             V         592           0       24964     0.00%
[03/19 20:33:21    650s] #  --------------------------------------------------------------
[03/19 20:33:21    650s] #  Total                  15166       1.19%      199712     8.52%
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] #  251 nets (0.91%) with 1 preferred extra spacing.
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### analyze_m2_tracks starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### report_initial_resource starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### mark_pg_pins_accessibility starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### set_net_region starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] #Global routing data preparation is done on Sun Mar 19 20:33:21 2023
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] ### prepare_level starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init level 1 starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### Level 1 hgrid = 158 X 158
[03/19 20:33:21    650s] ### init level 2 starts on Sun Mar 19 20:33:21 2023 with memory = 1381.48 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### Level 2 hgrid = 40 X 40  (large_net only)
[03/19 20:33:21    650s] ### init level 3 starts on Sun Mar 19 20:33:21 2023 with memory = 1382.63 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### Level 3 hgrid = 10 X 10  (large_net only)
[03/19 20:33:21    650s] ### prepare_level_flow starts on Sun Mar 19 20:33:21 2023 with memory = 1383.04 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init_flow_edge starts on Sun Mar 19 20:33:21 2023 with memory = 1383.04 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### init_flow_edge starts on Sun Mar 19 20:33:21 2023 with memory = 1384.15 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### init_flow_edge starts on Sun Mar 19 20:33:21 2023 with memory = 1384.15 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] #Global routing initialization is done on Sun Mar 19 20:33:21 2023
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1384.15 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] #
[03/19 20:33:21    650s] ### routing large nets 
[03/19 20:33:21    650s] #start global routing iteration 1...
[03/19 20:33:21    650s] ### init_flow_edge starts on Sun Mar 19 20:33:21 2023 with memory = 1384.15 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:21    650s] ### routing at level 3 (topmost level) iter 0
[03/19 20:33:21    650s] ### routing at level 2 iter 0 for 0 hboxes
[03/19 20:33:21    650s] ### routing at level 1 iter 0 for 0 hboxes
[03/19 20:33:21    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.36 (MB), peak = 1674.36 (MB)
[03/19 20:33:21    650s] #
[03/19 20:33:22    650s] #start global routing iteration 2...
[03/19 20:33:22    650s] ### init_flow_edge starts on Sun Mar 19 20:33:22 2023 with memory = 1409.53 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    650s] ### cal_flow starts on Sun Mar 19 20:33:22 2023 with memory = 1409.53 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    650s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    650s] ### routing at level 1 (topmost level) iter 0
[03/19 20:33:22    651s] ### measure_qor starts on Sun Mar 19 20:33:22 2023 with memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### measure_congestion starts on Sun Mar 19 20:33:22 2023 with memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #start global routing iteration 3...
[03/19 20:33:22    651s] ### routing at level 1 (topmost level) iter 1
[03/19 20:33:22    651s] ### measure_qor starts on Sun Mar 19 20:33:22 2023 with memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### measure_congestion starts on Sun Mar 19 20:33:22 2023 with memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] ### route_end starts on Sun Mar 19 20:33:22 2023 with memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
[03/19 20:33:22    651s] #Total number of routable nets = 27479.
[03/19 20:33:22    651s] #Total number of nets in the design = 27595.
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #2168 routable nets have only global wires.
[03/19 20:33:22    651s] #25311 routable nets have only detail routed wires.
[03/19 20:33:22    651s] #71 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:33:22    651s] #224 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #Routed nets constraints summary:
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #      Default                 50           21                15            2097  
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #        Total                 50           21                15            2097  
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #Routing constraints summary of the whole design:
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #      Default                251           44                35           27184  
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #        Total                251           44                35           27184  
[03/19 20:33:22    651s] #-------------------------------------------------------------------------------
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] ### cal_base_flow starts on Sun Mar 19 20:33:22 2023 with memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### init_flow_edge starts on Sun Mar 19 20:33:22 2023 with memory = 1417.59 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### cal_flow starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### report_overcon starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #                 OverCon       OverCon          
[03/19 20:33:22    651s] #                  #Gcell        #Gcell    %Gcell
[03/19 20:33:22    651s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/19 20:33:22    651s] #  ------------------------------------------------------------
[03/19 20:33:22    651s] #  M1            1(0.01%)      0(0.00%)   (0.01%)     0.51  
[03/19 20:33:22    651s] #  M2            5(0.02%)      1(0.00%)   (0.02%)     0.47  
[03/19 20:33:22    651s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.28  
[03/19 20:33:22    651s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.15  
[03/19 20:33:22    651s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/19 20:33:22    651s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/19 20:33:22    651s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/19 20:33:22    651s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/19 20:33:22    651s] #  ------------------------------------------------------------
[03/19 20:33:22    651s] #     Total      6(0.00%)      1(0.00%)   (0.00%)
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/19 20:33:22    651s] #  Overflow after GR: 0.00% H + 0.00% V
[03/19 20:33:22    651s] #
[03/19 20:33:22    651s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### cal_base_flow starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### init_flow_edge starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### cal_flow starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### export_cong_map starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### PDZT_Export::export_cong_map starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### import_cong_map starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:22    651s] ### update starts on Sun Mar 19 20:33:22 2023 with memory = 1420.56 (MB), peak = 1674.36 (MB)
[03/19 20:33:22    651s] #Complete Global Routing.
[03/19 20:33:23    651s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:33:23    651s] #Total wire length = 480127 um.
[03/19 20:33:23    651s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M1 = 5887 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M2 = 158268 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M3 = 183605 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M4 = 114987 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M5 = 10454 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M6 = 1219 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M7 = 2727 um.
[03/19 20:33:23    651s] #Total wire length on LAYER M8 = 2981 um.
[03/19 20:33:23    651s] #Total number of vias = 177941
[03/19 20:33:23    651s] #Total number of multi-cut vias = 115665 ( 65.0%)
[03/19 20:33:23    651s] #Total number of single cut vias = 62276 ( 35.0%)
[03/19 20:33:23    651s] #Up-Via Summary (total 177941):
[03/19 20:33:23    651s] #                   single-cut          multi-cut      Total
[03/19 20:33:23    651s] #-----------------------------------------------------------
[03/19 20:33:23    651s] # M1             61292 ( 65.8%)     31915 ( 34.2%)      93207
[03/19 20:33:23    651s] # M2               858 (  1.3%)     66226 ( 98.7%)      67084
[03/19 20:33:23    651s] # M3                77 (  0.5%)     15992 ( 99.5%)      16069
[03/19 20:33:23    651s] # M4                13 (  1.7%)       772 ( 98.3%)        785
[03/19 20:33:23    651s] # M5                11 (  3.4%)       311 ( 96.6%)        322
[03/19 20:33:23    651s] # M6                13 (  5.2%)       237 ( 94.8%)        250
[03/19 20:33:23    651s] # M7                12 (  5.4%)       212 ( 94.6%)        224
[03/19 20:33:23    651s] #-----------------------------------------------------------
[03/19 20:33:23    651s] #                62276 ( 35.0%)    115665 ( 65.0%)     177941 
[03/19 20:33:23    651s] #
[03/19 20:33:23    651s] #Total number of involved priority nets 48
[03/19 20:33:23    651s] #Maximum src to sink distance for priority net 264.0
[03/19 20:33:23    651s] #Average of max src_to_sink distance for priority net 36.4
[03/19 20:33:23    651s] #Average of ave src_to_sink distance for priority net 23.5
[03/19 20:33:23    651s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:23    651s] ### report_overcon starts on Sun Mar 19 20:33:23 2023 with memory = 1420.98 (MB), peak = 1674.36 (MB)
[03/19 20:33:23    651s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:23    651s] ### report_overcon starts on Sun Mar 19 20:33:23 2023 with memory = 1420.98 (MB), peak = 1674.36 (MB)
[03/19 20:33:23    651s] #Max overcon = 2 tracks.
[03/19 20:33:23    651s] #Total overcon = 0.00%.
[03/19 20:33:23    651s] #Worst layer Gcell overcon rate = 0.00%.
[03/19 20:33:23    651s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:23    651s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/19 20:33:23    651s] #
[03/19 20:33:23    651s] #Global routing statistics:
[03/19 20:33:23    651s] #Cpu time = 00:00:03
[03/19 20:33:23    651s] #Elapsed time = 00:00:03
[03/19 20:33:23    651s] #Increased memory = 42.73 (MB)
[03/19 20:33:23    651s] #Total memory = 1420.98 (MB)
[03/19 20:33:23    651s] #Peak memory = 1674.36 (MB)
[03/19 20:33:23    651s] #
[03/19 20:33:23    651s] #Finished global routing on Sun Mar 19 20:33:23 2023
[03/19 20:33:23    651s] #
[03/19 20:33:23    651s] #
[03/19 20:33:23    651s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:33:23    652s] ### Time Record (Track Assignment) is installed.
[03/19 20:33:23    652s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:33:23    652s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.27 (MB), peak = 1674.36 (MB)
[03/19 20:33:23    652s] ### Time Record (Track Assignment) is installed.
[03/19 20:33:23    652s] #Start Track Assignment.
[03/19 20:33:25    654s] #Done with 296 horizontal wires in 2 hboxes and 234 vertical wires in 2 hboxes.
[03/19 20:33:26    655s] #Done with 12 horizontal wires in 2 hboxes and 14 vertical wires in 2 hboxes.
[03/19 20:33:26    655s] #Complete Track Assignment.
[03/19 20:33:26    655s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:33:26    655s] #Total wire length = 481376 um.
[03/19 20:33:26    655s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M1 = 6057 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M2 = 158835 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M3 = 184085 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M4 = 115010 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M5 = 10456 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M6 = 1221 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M7 = 2731 um.
[03/19 20:33:26    655s] #Total wire length on LAYER M8 = 2981 um.
[03/19 20:33:26    655s] #Total number of vias = 177941
[03/19 20:33:26    655s] #Total number of multi-cut vias = 115665 ( 65.0%)
[03/19 20:33:26    655s] #Total number of single cut vias = 62276 ( 35.0%)
[03/19 20:33:26    655s] #Up-Via Summary (total 177941):
[03/19 20:33:26    655s] #                   single-cut          multi-cut      Total
[03/19 20:33:26    655s] #-----------------------------------------------------------
[03/19 20:33:26    655s] # M1             61292 ( 65.8%)     31915 ( 34.2%)      93207
[03/19 20:33:26    655s] # M2               858 (  1.3%)     66226 ( 98.7%)      67084
[03/19 20:33:26    655s] # M3                77 (  0.5%)     15992 ( 99.5%)      16069
[03/19 20:33:26    655s] # M4                13 (  1.7%)       772 ( 98.3%)        785
[03/19 20:33:26    655s] # M5                11 (  3.4%)       311 ( 96.6%)        322
[03/19 20:33:26    655s] # M6                13 (  5.2%)       237 ( 94.8%)        250
[03/19 20:33:26    655s] # M7                12 (  5.4%)       212 ( 94.6%)        224
[03/19 20:33:26    655s] #-----------------------------------------------------------
[03/19 20:33:26    655s] #                62276 ( 35.0%)    115665 ( 65.0%)     177941 
[03/19 20:33:26    655s] #
[03/19 20:33:26    655s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:33:27    655s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1471.71 (MB), peak = 1674.36 (MB)
[03/19 20:33:27    655s] #
[03/19 20:33:27    655s] #number of short segments in preferred routing layers
[03/19 20:33:27    655s] #	M3        M4        M7        M8        Total 
[03/19 20:33:27    655s] #	19        12        4         4         39        
[03/19 20:33:27    655s] #
[03/19 20:33:27    656s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/19 20:33:27    656s] #Cpu time = 00:00:11
[03/19 20:33:27    656s] #Elapsed time = 00:00:11
[03/19 20:33:27    656s] #Increased memory = 100.07 (MB)
[03/19 20:33:27    656s] #Total memory = 1472.39 (MB)
[03/19 20:33:27    656s] #Peak memory = 1674.36 (MB)
[03/19 20:33:27    656s] ### Time Record (Detail Routing) is installed.
[03/19 20:33:27    656s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:33:28    657s] #
[03/19 20:33:28    657s] #Start Detail Routing..
[03/19 20:33:28    657s] #start initial detail routing ...
[03/19 20:33:28    657s] ### Design has 0 dirty nets, 5678 dirty-areas)
[03/19 20:34:15    703s] # ECO: 11.4% of the total area was rechecked for DRC, and 40.5% required routing.
[03/19 20:34:15    704s] #   number of violations = 125
[03/19 20:34:15    704s] #
[03/19 20:34:15    704s] #    By Layer and Type :
[03/19 20:34:15    704s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/19 20:34:15    704s] #	M1            9        3        7        1        6        0       26
[03/19 20:34:15    704s] #	M2           10        4       78        0        0        5       97
[03/19 20:34:15    704s] #	M3            0        0        1        0        0        0        1
[03/19 20:34:15    704s] #	M4            0        0        1        0        0        0        1
[03/19 20:34:15    704s] #	Totals       19        7       87        1        6        5      125
[03/19 20:34:15    704s] #1794 out of 26371 instances (6.8%) need to be verified(marked ipoed), dirty area = 2.7%.
[03/19 20:34:15    704s] #0.0% of the total area is being checked for drcs
[03/19 20:34:15    704s] #0.0% of the total area was checked
[03/19 20:34:15    704s] #   number of violations = 125
[03/19 20:34:15    704s] #
[03/19 20:34:15    704s] #    By Layer and Type :
[03/19 20:34:15    704s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/19 20:34:15    704s] #	M1            9        3        7        1        6        0       26
[03/19 20:34:15    704s] #	M2           10        4       78        0        0        5       97
[03/19 20:34:15    704s] #	M3            0        0        1        0        0        0        1
[03/19 20:34:15    704s] #	M4            0        0        1        0        0        0        1
[03/19 20:34:15    704s] #	Totals       19        7       87        1        6        5      125
[03/19 20:34:15    704s] #cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1512.46 (MB), peak = 1674.36 (MB)
[03/19 20:34:16    705s] #start 1st optimization iteration ...
[03/19 20:34:20    709s] #   number of violations = 22
[03/19 20:34:20    709s] #
[03/19 20:34:20    709s] #    By Layer and Type :
[03/19 20:34:20    709s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[03/19 20:34:20    709s] #	M1            5        2        4        0       11
[03/19 20:34:20    709s] #	M2            2        1        3        3        9
[03/19 20:34:20    709s] #	M3            0        0        1        0        1
[03/19 20:34:20    709s] #	M4            0        0        1        0        1
[03/19 20:34:20    709s] #	Totals        7        3        9        3       22
[03/19 20:34:20    709s] #    number of process antenna violations = 4
[03/19 20:34:20    709s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1539.33 (MB), peak = 1674.36 (MB)
[03/19 20:34:21    709s] #start 2nd optimization iteration ...
[03/19 20:34:21    710s] #   number of violations = 21
[03/19 20:34:21    710s] #
[03/19 20:34:21    710s] #    By Layer and Type :
[03/19 20:34:21    710s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[03/19 20:34:21    710s] #	M1            5        2        4        0       11
[03/19 20:34:21    710s] #	M2            1        0        4        3        8
[03/19 20:34:21    710s] #	M3            0        0        1        0        1
[03/19 20:34:21    710s] #	M4            0        0        1        0        1
[03/19 20:34:21    710s] #	Totals        6        2       10        3       21
[03/19 20:34:21    710s] #    number of process antenna violations = 4
[03/19 20:34:21    710s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.69 (MB), peak = 1674.36 (MB)
[03/19 20:34:21    710s] #start 3rd optimization iteration ...
[03/19 20:34:22    711s] #   number of violations = 0
[03/19 20:34:22    711s] #    number of process antenna violations = 4
[03/19 20:34:22    711s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1540.23 (MB), peak = 1674.36 (MB)
[03/19 20:34:22    711s] #Complete Detail Routing.
[03/19 20:34:22    711s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:34:22    711s] #Total wire length = 480749 um.
[03/19 20:34:22    711s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M1 = 5915 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M2 = 157713 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M3 = 184250 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M4 = 115509 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M7 = 2716 um.
[03/19 20:34:22    711s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:34:22    711s] #Total number of vias = 180400
[03/19 20:34:22    711s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:34:22    711s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:34:22    711s] #Up-Via Summary (total 180400):
[03/19 20:34:22    711s] #                   single-cut          multi-cut      Total
[03/19 20:34:22    711s] #-----------------------------------------------------------
[03/19 20:34:22    711s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:34:22    711s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:34:22    711s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:34:22    711s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:34:22    711s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:34:22    711s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:34:22    711s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:34:22    711s] #-----------------------------------------------------------
[03/19 20:34:22    711s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:34:22    711s] #
[03/19 20:34:22    711s] #Total number of DRC violations = 0
[03/19 20:34:22    711s] ### Time Record (Detail Routing) is uninstalled.
[03/19 20:34:22    711s] #Cpu time = 00:00:56
[03/19 20:34:22    711s] #Elapsed time = 00:00:56
[03/19 20:34:22    711s] #Increased memory = -61.49 (MB)
[03/19 20:34:22    711s] #Total memory = 1411.03 (MB)
[03/19 20:34:22    711s] #Peak memory = 1674.36 (MB)
[03/19 20:34:22    711s] ### Time Record (Antenna Fixing) is installed.
[03/19 20:34:23    711s] #
[03/19 20:34:23    711s] #start routing for process antenna violation fix ...
[03/19 20:34:23    712s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:34:24    713s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1412.57 (MB), peak = 1674.36 (MB)
[03/19 20:34:24    713s] #
[03/19 20:34:24    713s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:34:24    713s] #Total wire length = 480749 um.
[03/19 20:34:24    713s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M1 = 5915 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M2 = 157713 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M3 = 184250 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M4 = 115509 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M7 = 2716 um.
[03/19 20:34:24    713s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:34:24    713s] #Total number of vias = 180400
[03/19 20:34:24    713s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:34:24    713s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:34:24    713s] #Up-Via Summary (total 180400):
[03/19 20:34:24    713s] #                   single-cut          multi-cut      Total
[03/19 20:34:24    713s] #-----------------------------------------------------------
[03/19 20:34:24    713s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:34:24    713s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:34:24    713s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:34:24    713s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:34:24    713s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:34:24    713s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:34:24    713s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:34:24    713s] #-----------------------------------------------------------
[03/19 20:34:24    713s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:34:24    713s] #
[03/19 20:34:24    713s] #Total number of DRC violations = 0
[03/19 20:34:24    713s] #Total number of net violated process antenna rule = 4
[03/19 20:34:24    713s] #
[03/19 20:34:25    714s] #
[03/19 20:34:25    714s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:34:25    714s] #Total wire length = 480749 um.
[03/19 20:34:25    714s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M1 = 5915 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M2 = 157713 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M3 = 184250 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M4 = 115509 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M7 = 2716 um.
[03/19 20:34:25    714s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:34:25    714s] #Total number of vias = 180400
[03/19 20:34:25    714s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:34:25    714s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:34:25    714s] #Up-Via Summary (total 180400):
[03/19 20:34:25    714s] #                   single-cut          multi-cut      Total
[03/19 20:34:25    714s] #-----------------------------------------------------------
[03/19 20:34:25    714s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:34:25    714s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:34:25    714s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:34:25    714s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:34:25    714s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:34:25    714s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:34:25    714s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:34:25    714s] #-----------------------------------------------------------
[03/19 20:34:25    714s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:34:25    714s] #
[03/19 20:34:25    714s] #Total number of DRC violations = 0
[03/19 20:34:25    714s] #Total number of process antenna violations = 4
[03/19 20:34:25    714s] #
[03/19 20:34:25    714s] ### Time Record (Antenna Fixing) is uninstalled.
[03/19 20:34:26    715s] ### Time Record (Post Route Wire Spreading) is installed.
[03/19 20:34:26    715s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:34:27    716s] #
[03/19 20:34:27    716s] #Start Post Route wire spreading..
[03/19 20:34:27    716s] #
[03/19 20:34:27    716s] #Start data preparation for wire spreading...
[03/19 20:34:27    716s] #
[03/19 20:34:27    716s] #Data preparation is done on Sun Mar 19 20:34:27 2023
[03/19 20:34:27    716s] #
[03/19 20:34:28    717s] #
[03/19 20:34:28    717s] #Start Post Route Wire Spread.
[03/19 20:34:32    720s] #Done with 601 horizontal wires in 3 hboxes and 561 vertical wires in 3 hboxes.
[03/19 20:34:32    721s] #Complete Post Route Wire Spread.
[03/19 20:34:32    721s] #
[03/19 20:34:32    721s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:34:32    721s] #Total wire length = 481036 um.
[03/19 20:34:32    721s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M1 = 5916 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M2 = 157792 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M3 = 184384 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M4 = 115581 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M7 = 2717 um.
[03/19 20:34:32    721s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:34:32    721s] #Total number of vias = 180400
[03/19 20:34:32    721s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:34:32    721s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:34:32    721s] #Up-Via Summary (total 180400):
[03/19 20:34:32    721s] #                   single-cut          multi-cut      Total
[03/19 20:34:32    721s] #-----------------------------------------------------------
[03/19 20:34:32    721s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:34:32    721s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:34:32    721s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:34:32    721s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:34:32    721s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:34:32    721s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:34:32    721s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:34:32    721s] #-----------------------------------------------------------
[03/19 20:34:32    721s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:34:32    721s] #
[03/19 20:34:33    722s] #   number of violations = 0
[03/19 20:34:33    722s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1466.16 (MB), peak = 1674.36 (MB)
[03/19 20:34:33    722s] #CELL_VIEW fullchip,init has 0 DRC violations
[03/19 20:34:33    722s] #Total number of DRC violations = 0
[03/19 20:34:33    722s] #Total number of process antenna violations = 4
[03/19 20:34:33    722s] #Post Route wire spread is done.
[03/19 20:34:33    722s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/19 20:34:33    722s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:34:33    722s] #Total wire length = 481036 um.
[03/19 20:34:33    722s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M1 = 5916 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M2 = 157792 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M3 = 184384 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M4 = 115581 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M7 = 2717 um.
[03/19 20:34:33    722s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:34:33    722s] #Total number of vias = 180400
[03/19 20:34:33    722s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:34:33    722s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:34:33    722s] #Up-Via Summary (total 180400):
[03/19 20:34:33    722s] #                   single-cut          multi-cut      Total
[03/19 20:34:33    722s] #-----------------------------------------------------------
[03/19 20:34:33    722s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:34:33    722s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:34:33    722s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:34:33    722s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:34:33    722s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:34:33    722s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:34:33    722s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:34:33    722s] #-----------------------------------------------------------
[03/19 20:34:33    722s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:34:33    722s] #
[03/19 20:34:33    722s] #detailRoute Statistics:
[03/19 20:34:33    722s] #Cpu time = 00:01:06
[03/19 20:34:33    722s] #Elapsed time = 00:01:06
[03/19 20:34:33    722s] #Increased memory = -61.54 (MB)
[03/19 20:34:33    722s] #Total memory = 1410.98 (MB)
[03/19 20:34:33    722s] #Peak memory = 1674.36 (MB)
[03/19 20:34:33    722s] #Skip updating routing design signature in db-snapshot flow
[03/19 20:34:33    722s] ### Time Record (DB Export) is installed.
[03/19 20:34:34    723s] ### Time Record (DB Export) is uninstalled.
[03/19 20:34:34    723s] ### Time Record (Post Callback) is installed.
[03/19 20:34:34    723s] ### Time Record (Post Callback) is uninstalled.
[03/19 20:34:34    723s] #
[03/19 20:34:34    723s] #globalDetailRoute statistics:
[03/19 20:34:34    723s] #Cpu time = 00:01:20
[03/19 20:34:34    723s] #Elapsed time = 00:01:20
[03/19 20:34:34    723s] #Increased memory = -107.44 (MB)
[03/19 20:34:34    723s] #Total memory = 1368.77 (MB)
[03/19 20:34:34    723s] #Peak memory = 1674.36 (MB)
[03/19 20:34:34    723s] #Number of warnings = 21
[03/19 20:34:34    723s] #Total number of warnings = 24
[03/19 20:34:34    723s] #Number of fails = 0
[03/19 20:34:34    723s] #Total number of fails = 0
[03/19 20:34:34    723s] #Complete globalDetailRoute on Sun Mar 19 20:34:34 2023
[03/19 20:34:34    723s] #
[03/19 20:34:34    723s] ### Time Record (globalDetailRoute) is uninstalled.
[03/19 20:34:34    723s] ### 
[03/19 20:34:34    723s] ###   Scalability Statistics
[03/19 20:34:34    723s] ### 
[03/19 20:34:34    723s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:34:34    723s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/19 20:34:34    723s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:34:34    723s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/19 20:34:34    723s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/19 20:34:34    723s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/19 20:34:34    723s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:34:34    723s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:34:34    723s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[03/19 20:34:34    723s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/19 20:34:34    723s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/19 20:34:34    723s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[03/19 20:34:34    723s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.0|
[03/19 20:34:34    723s] ###   Detail Routing                |        00:00:56|        00:00:56|             1.0|
[03/19 20:34:34    723s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/19 20:34:34    723s] ###   Post Route Wire Spreading     |        00:00:07|        00:00:07|             1.0|
[03/19 20:34:34    723s] ###   Entire Command                |        00:01:20|        00:01:20|             1.0|
[03/19 20:34:34    723s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:34:34    723s] ### 
[03/19 20:34:34    723s] **optDesign ... cpu = 0:04:48, real = 0:04:49, mem = 1324.9M, totSessionCpu=0:12:04 **
[03/19 20:34:34    723s] -routeWithEco false                       # bool, default=false
[03/19 20:34:34    723s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:34:34    723s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:34:34    723s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:34:34    723s] New Signature Flow (restoreNanoRouteOptions) ....
[03/19 20:34:34    723s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:34:34    723s] Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:34:34    723s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:34:34    723s] RC Extraction called in multi-corner(2) mode.
[03/19 20:34:34    723s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:34:34    723s] Process corner(s) are loaded.
[03/19 20:34:34    723s]  Corner: Cmax
[03/19 20:34:34    723s]  Corner: Cmin
[03/19 20:34:34    723s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:34:34    723s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:34:34    723s]       RC Corner Indexes            0       1   
[03/19 20:34:34    723s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:34:34    723s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:34:34    723s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:34:34    723s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:34:34    723s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:34:34    723s] Shrink Factor                : 1.00000
[03/19 20:34:35    724s] LayerId::1 widthSet size::4
[03/19 20:34:35    724s] LayerId::2 widthSet size::4
[03/19 20:34:35    724s] LayerId::3 widthSet size::4
[03/19 20:34:35    724s] LayerId::4 widthSet size::4
[03/19 20:34:35    724s] LayerId::5 widthSet size::4
[03/19 20:34:35    724s] LayerId::6 widthSet size::4
[03/19 20:34:35    724s] LayerId::7 widthSet size::4
[03/19 20:34:35    724s] LayerId::8 widthSet size::4
[03/19 20:34:35    724s] Initializing multi-corner capacitance tables ... 
[03/19 20:34:35    724s] Initializing multi-corner resistance tables ...
[03/19 20:34:35    724s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:34:35    724s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1761.6M)
[03/19 20:34:35    724s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:34:36    724s] Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1827.3M)
[03/19 20:34:36    725s] Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1827.3M)
[03/19 20:34:36    725s] Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1827.3M)
[03/19 20:34:36    725s] Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1827.3M)
[03/19 20:34:36    725s] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1827.3M)
[03/19 20:34:37    726s] Extracted 60.0007% (CPU Time= 0:00:02.0  MEM= 1827.3M)
[03/19 20:34:37    726s] Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1831.3M)
[03/19 20:34:37    726s] Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1831.3M)
[03/19 20:34:38    727s] Extracted 90.0007% (CPU Time= 0:00:03.9  MEM= 1831.3M)
[03/19 20:34:39    728s] Extracted 100% (CPU Time= 0:00:04.6  MEM= 1831.3M)
[03/19 20:34:39    728s] Number of Extracted Resistors     : 465089
[03/19 20:34:39    728s] Number of Extracted Ground Cap.   : 462089
[03/19 20:34:39    728s] Number of Extracted Coupling Cap. : 739088
[03/19 20:34:39    728s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1800.000M)
[03/19 20:34:39    728s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:34:39    728s]  Corner: Cmax
[03/19 20:34:39    728s]  Corner: Cmin
[03/19 20:34:39    728s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1800.0M)
[03/19 20:34:39    728s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:34:40    729s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27479 access done (mem: 1800.000M)
[03/19 20:34:40    729s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1800.000M)
[03/19 20:34:40    729s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1800.000M)
[03/19 20:34:40    729s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:34:40    730s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 1800.000M)
[03/19 20:34:40    730s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=1800.000M)
[03/19 20:34:40    730s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1800.000M)
[03/19 20:34:40    730s] **optDesign ... cpu = 0:04:55, real = 0:04:55, mem = 1325.2M, totSessionCpu=0:12:10 **
[03/19 20:34:40    730s] Starting delay calculation for Setup views
[03/19 20:34:41    730s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:34:41    730s] #################################################################################
[03/19 20:34:41    730s] # Design Stage: PostRoute
[03/19 20:34:41    730s] # Design Name: fullchip
[03/19 20:34:41    730s] # Design Mode: 65nm
[03/19 20:34:41    730s] # Analysis Mode: MMMC OCV 
[03/19 20:34:41    730s] # Parasitics Mode: SPEF/RCDB
[03/19 20:34:41    730s] # Signoff Settings: SI On 
[03/19 20:34:41    730s] #################################################################################
[03/19 20:34:42    731s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:34:42    731s] Setting infinite Tws ...
[03/19 20:34:42    731s] First Iteration Infinite Tw... 
[03/19 20:34:42    731s] Calculate early delays in OCV mode...
[03/19 20:34:42    731s] Calculate late delays in OCV mode...
[03/19 20:34:42    732s] Topological Sorting (REAL = 0:00:00.0, MEM = 1767.6M, InitMEM = 1763.5M)
[03/19 20:34:42    732s] Start delay calculation (fullDC) (1 T). (MEM=1767.58)
[03/19 20:34:42    732s] LayerId::1 widthSet size::4
[03/19 20:34:42    732s] LayerId::2 widthSet size::4
[03/19 20:34:42    732s] LayerId::3 widthSet size::4
[03/19 20:34:42    732s] LayerId::4 widthSet size::4
[03/19 20:34:42    732s] LayerId::5 widthSet size::4
[03/19 20:34:42    732s] LayerId::6 widthSet size::4
[03/19 20:34:42    732s] LayerId::7 widthSet size::4
[03/19 20:34:42    732s] LayerId::8 widthSet size::4
[03/19 20:34:42    732s] Initializing multi-corner capacitance tables ... 
[03/19 20:34:42    732s] Initializing multi-corner resistance tables ...
[03/19 20:34:43    732s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:34:43    732s] End AAE Lib Interpolated Model. (MEM=1779.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:34:43    732s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1779.188M)
[03/19 20:34:43    732s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1779.2M)
[03/19 20:34:50    740s] Total number of fetched objects 27496
[03/19 20:34:50    740s] AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
[03/19 20:34:51    740s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/19 20:34:51    740s] End delay calculation. (MEM=1826.87 CPU=0:00:07.1 REAL=0:00:08.0)
[03/19 20:34:51    740s] End delay calculation (fullDC). (MEM=1826.87 CPU=0:00:08.5 REAL=0:00:09.0)
[03/19 20:34:51    740s] *** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1826.9M) ***
[03/19 20:34:52    742s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1826.9M)
[03/19 20:34:52    742s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:34:52    742s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1826.9M)
[03/19 20:34:52    742s] Starting SI iteration 2
[03/19 20:34:53    742s] Calculate early delays in OCV mode...
[03/19 20:34:53    742s] Calculate late delays in OCV mode...
[03/19 20:34:53    742s] Start delay calculation (fullDC) (1 T). (MEM=1786.99)
[03/19 20:34:53    742s] End AAE Lib Interpolated Model. (MEM=1786.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:34:55    744s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:34:55    744s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
[03/19 20:34:55    744s] Total number of fetched objects 27496
[03/19 20:34:55    744s] AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
[03/19 20:34:55    744s] End delay calculation. (MEM=1793.14 CPU=0:00:01.9 REAL=0:00:02.0)
[03/19 20:34:55    744s] End delay calculation (fullDC). (MEM=1793.14 CPU=0:00:02.1 REAL=0:00:02.0)
[03/19 20:34:55    744s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1793.1M) ***
[03/19 20:34:57    746s] *** Done Building Timing Graph (cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=0:12:27 mem=1793.1M)
[03/19 20:34:57    747s] End AAE Lib Interpolated Model. (MEM=1793.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:34:57    747s] ** Profile ** Start :  cpu=0:00:00.0, mem=1793.1M
[03/19 20:34:57    747s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1793.1M
[03/19 20:34:57    747s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.088, MEM:1793.1M
[03/19 20:34:57    747s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1793.1M
[03/19 20:34:58    747s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1793.1M
[03/19 20:34:58    748s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1808.4M
[03/19 20:34:58    748s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.622 | -52.709 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1808.4M
[03/19 20:34:58    748s] **optDesign ... cpu = 0:05:13, real = 0:05:13, mem = 1407.6M, totSessionCpu=0:12:28 **
[03/19 20:34:58    748s] **optDesign ... cpu = 0:05:13, real = 0:05:13, mem = 1407.6M, totSessionCpu=0:12:28 **
[03/19 20:34:58    748s] Executing marking Critical Nets1
[03/19 20:34:58    748s] *** Timing NOT met, worst failing slack is -0.346
[03/19 20:34:58    748s] *** Check timing (0:00:00.0)
[03/19 20:34:58    748s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/19 20:34:58    748s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/19 20:34:58    748s] Info: 230 clock nets excluded from IPO operation.
[03/19 20:34:58    748s] End AAE Lib Interpolated Model. (MEM=1770.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:34:58    748s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:28.5/0:13:30.6 (0.9), mem = 1770.4M
[03/19 20:34:58    748s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.6
[03/19 20:34:59    748s] (I,S,L,T): WC_VIEW: 79.2234, 24.0744, 1.04995, 104.348
[03/19 20:34:59    748s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:34:59    748s] ### Creating PhyDesignMc. totSessionCpu=0:12:29 mem=1770.4M
[03/19 20:34:59    748s] OPERPROF: Starting DPlace-Init at level 1, MEM:1770.4M
[03/19 20:34:59    748s] z: 2, totalTracks: 1
[03/19 20:34:59    748s] z: 4, totalTracks: 1
[03/19 20:34:59    748s] z: 6, totalTracks: 1
[03/19 20:34:59    748s] z: 8, totalTracks: 1
[03/19 20:34:59    748s] #spOpts: N=65 mergeVia=F 
[03/19 20:34:59    748s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1770.4M
[03/19 20:34:59    748s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:1770.4M
[03/19 20:34:59    748s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1770.4MB).
[03/19 20:34:59    748s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.129, MEM:1770.4M
[03/19 20:34:59    748s] TotalInstCnt at PhyDesignMc Initialization: 26,371
[03/19 20:34:59    748s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:29 mem=1770.4M
[03/19 20:34:59    749s] ### Creating RouteCongInterface, started
[03/19 20:34:59    749s] ### Creating RouteCongInterface, finished
[03/19 20:35:05    754s] *info: 230 clock nets excluded
[03/19 20:35:05    754s] *info: 2 special nets excluded.
[03/19 20:35:05    754s] *info: 116 no-driver nets excluded.
[03/19 20:35:08    757s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18060.3
[03/19 20:35:08    757s] PathGroup :  reg2reg  TargetSlack : 0 
[03/19 20:35:08    758s] ** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -80.619 Density 60.92
[03/19 20:35:08    758s] Optimizer TNS Opt
[03/19 20:35:08    758s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.706|
|HEPG      |-0.113|-52.706|
|All Paths |-0.346|-80.619|
+----------+------+-------+

[03/19 20:35:08    758s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1911.4M
[03/19 20:35:08    758s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1911.4M
[03/19 20:35:08    758s] Active Path Group: reg2reg  
[03/19 20:35:08    758s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:35:08    758s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:35:08    758s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:35:08    758s] |  -0.113|   -0.346| -52.706|  -80.619|    60.92%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:35:08    758s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:35:09    759s] |  -0.113|   -0.346| -52.706|  -80.619|    60.92%|   0:00:01.0| 1927.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/19 20:35:09    759s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_24_/E                           |
[03/19 20:35:09    759s] |  -0.113|   -0.346| -52.706|  -80.619|    60.92%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:35:09    759s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:35:09    759s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:35:09    759s] 
[03/19 20:35:09    759s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1927.4M) ***
[03/19 20:35:09    759s]   Timing Snapshot: (TGT)
[03/19 20:35:09    759s]      Weighted WNS: -0.136
[03/19 20:35:09    759s]       All  PG WNS: -0.346
[03/19 20:35:09    759s]       High PG WNS: -0.113
[03/19 20:35:09    759s]       All  PG TNS: -80.619
[03/19 20:35:09    759s]       High PG TNS: -52.706
[03/19 20:35:09    759s]    Category Slack: { [L, -0.346] [H, -0.113] }
[03/19 20:35:09    759s] 
[03/19 20:35:09    759s] Checking setup slack degradation ...
[03/19 20:35:09    759s] 
[03/19 20:35:09    759s] Recovery Manager:
[03/19 20:35:09    759s]   Low  Effort WNS Jump: 0.000 (REF: -0.346, TGT: -0.346, Threshold: 0.145) - Skip
[03/19 20:35:09    759s]   High Effort WNS Jump: 0.004 (REF: -0.109, TGT: -0.113, Threshold: 0.073) - Skip
[03/19 20:35:09    759s]   Low  Effort TNS Jump: 0.000 (REF: -80.800, TGT: -80.619, Threshold: 50.000) - Skip
[03/19 20:35:09    759s]   High Effort TNS Jump: 0.000 (REF: -52.864, TGT: -52.706, Threshold: 25.000) - Skip
[03/19 20:35:09    759s] 
[03/19 20:35:09    759s] 
[03/19 20:35:09    759s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=1927.4M) ***
[03/19 20:35:09    759s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.706|
|HEPG      |-0.113|-52.706|
|All Paths |-0.346|-80.619|
+----------+------+-------+

[03/19 20:35:09    759s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.706|
|HEPG      |-0.113|-52.706|
|All Paths |-0.346|-80.619|
+----------+------+-------+

[03/19 20:35:10    759s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:35:10    759s] Layer 3 has 230 constrained nets 
[03/19 20:35:10    759s] Layer 7 has 44 constrained nets 
[03/19 20:35:10    759s] **** End NDR-Layer Usage Statistics ****
[03/19 20:35:10    759s] 
[03/19 20:35:10    759s] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1927.4M) ***
[03/19 20:35:10    759s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18060.3
[03/19 20:35:10    759s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1908.3M
[03/19 20:35:10    759s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.106, MEM:1908.3M
[03/19 20:35:10    759s] TotalInstCnt at PhyDesignMc Destruction: 26,371
[03/19 20:35:10    759s] (I,S,L,T): WC_VIEW: 79.2234, 24.0744, 1.04995, 104.348
[03/19 20:35:10    759s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.6
[03/19 20:35:10    759s] *** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:12:39.8/0:13:41.9 (0.9), mem = 1908.3M
[03/19 20:35:10    759s] 
[03/19 20:35:10    759s] =============================================================================================
[03/19 20:35:10    759s]  Step TAT Report for TnsOpt #2
[03/19 20:35:10    759s] =============================================================================================
[03/19 20:35:10    759s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:35:10    759s] ---------------------------------------------------------------------------------------------
[03/19 20:35:10    759s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:35:10    759s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:35:10    759s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:35:10    759s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:35:10    759s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/19 20:35:10    759s] [ TransformInit          ]      1   0:00:07.6  (  67.7 % )     0:00:07.6 /  0:00:07.6    1.0
[03/19 20:35:10    759s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   8.6 % )     0:00:01.0 /  0:00:01.0    1.0
[03/19 20:35:10    759s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.6    1.0
[03/19 20:35:10    759s] [ OptGetWeight           ]     11   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:35:10    759s] [ OptEval                ]     11   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    1.0
[03/19 20:35:10    759s] [ OptCommit              ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:35:10    759s] [ IncrTimingUpdate       ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/19 20:35:10    759s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:35:10    759s] [ SetupOptGetWorkingSet  ]     11   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/19 20:35:10    759s] [ SetupOptGetActiveNode  ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   16.4
[03/19 20:35:10    759s] [ SetupOptSlackGraph     ]     11   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    0.9
[03/19 20:35:10    759s] [ MISC                   ]          0:00:01.1  (   9.7 % )     0:00:01.1 /  0:00:01.1    1.0
[03/19 20:35:10    759s] ---------------------------------------------------------------------------------------------
[03/19 20:35:10    759s]  TnsOpt #2 TOTAL                    0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:11.3    1.0
[03/19 20:35:10    759s] ---------------------------------------------------------------------------------------------
[03/19 20:35:10    759s] 
[03/19 20:35:10    759s] End: GigaOpt Optimization in post-eco TNS mode
[03/19 20:35:10    759s] Running postRoute recovery in postEcoRoute mode
[03/19 20:35:10    759s] **optDesign ... cpu = 0:05:24, real = 0:05:25, mem = 1535.1M, totSessionCpu=0:12:40 **
[03/19 20:35:11    760s]   Timing/DRV Snapshot: (TGT)
[03/19 20:35:11    760s]      Weighted WNS: -0.136
[03/19 20:35:11    760s]       All  PG WNS: -0.346
[03/19 20:35:11    760s]       High PG WNS: -0.113
[03/19 20:35:11    760s]       All  PG TNS: -80.619
[03/19 20:35:11    760s]       High PG TNS: -52.706
[03/19 20:35:11    760s]          Tran DRV: 0
[03/19 20:35:11    760s]           Cap DRV: 0
[03/19 20:35:11    760s]        Fanout DRV: 0
[03/19 20:35:11    760s]            Glitch: 0
[03/19 20:35:11    760s]    Category Slack: { [L, -0.346] [H, -0.113] }
[03/19 20:35:11    760s] 
[03/19 20:35:11    760s] Checking setup slack degradation ...
[03/19 20:35:11    760s] 
[03/19 20:35:11    760s] Recovery Manager:
[03/19 20:35:11    760s]   Low  Effort WNS Jump: 0.000 (REF: -0.346, TGT: -0.346, Threshold: 0.145) - Skip
[03/19 20:35:11    760s]   High Effort WNS Jump: 0.004 (REF: -0.109, TGT: -0.113, Threshold: 0.073) - Skip
[03/19 20:35:11    760s]   Low  Effort TNS Jump: 0.000 (REF: -80.800, TGT: -80.619, Threshold: 50.000) - Skip
[03/19 20:35:11    760s]   High Effort TNS Jump: 0.000 (REF: -52.864, TGT: -52.706, Threshold: 25.000) - Skip
[03/19 20:35:11    760s] 
[03/19 20:35:11    760s] Checking DRV degradation...
[03/19 20:35:11    760s] 
[03/19 20:35:11    760s] Recovery Manager:
[03/19 20:35:11    760s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:35:11    760s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:35:11    760s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:35:11    760s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:35:11    760s] 
[03/19 20:35:11    760s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/19 20:35:11    760s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1836.29M, totSessionCpu=0:12:41).
[03/19 20:35:11    760s] **optDesign ... cpu = 0:05:25, real = 0:05:26, mem = 1535.4M, totSessionCpu=0:12:41 **
[03/19 20:35:11    760s] 
[03/19 20:35:11    760s] Latch borrow mode reset to max_borrow
[03/19 20:35:12    762s] <optDesign CMD> Restore Using all VT Cells
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Begin Power Analysis
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s]              0V	    VSS
[03/19 20:35:12    762s]            0.9V	    VDD
[03/19 20:35:12    762s] Begin Processing Timing Library for Power Calculation
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Begin Processing Timing Library for Power Calculation
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Begin Processing Power Net/Grid for Power Calculation
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.57MB/3004.43MB/1611.19MB)
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Begin Processing Timing Window Data for Power Calculation
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.57MB/3004.43MB/1611.19MB)
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Begin Processing User Attributes
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.57MB/3004.43MB/1611.19MB)
[03/19 20:35:12    762s] 
[03/19 20:35:12    762s] Begin Processing Signal Activity
[03/19 20:35:12    762s] 
[03/19 20:35:14    763s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.25MB/3004.43MB/1611.19MB)
[03/19 20:35:14    763s] 
[03/19 20:35:14    763s] Begin Power Computation
[03/19 20:35:14    763s] 
[03/19 20:35:14    763s]       ----------------------------------------------------------
[03/19 20:35:14    763s]       # of cell(s) missing both power/leakage table: 0
[03/19 20:35:14    763s]       # of cell(s) missing power table: 1
[03/19 20:35:14    763s]       # of cell(s) missing leakage table: 0
[03/19 20:35:14    763s]       # of MSMV cell(s) missing power_level: 0
[03/19 20:35:14    763s]       ----------------------------------------------------------
[03/19 20:35:14    763s] CellName                                  Missing Table(s)
[03/19 20:35:14    763s] TIEL                                      internal power, 
[03/19 20:35:14    763s] 
[03/19 20:35:14    763s] 
[03/19 20:35:16    765s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.53MB/3004.43MB/1611.19MB)
[03/19 20:35:16    765s] 
[03/19 20:35:16    765s] Begin Processing User Attributes
[03/19 20:35:16    765s] 
[03/19 20:35:16    765s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1536.53MB/3004.43MB/1611.19MB)
[03/19 20:35:16    765s] 
[03/19 20:35:16    765s] Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1536.53MB/3004.43MB/1611.19MB)
[03/19 20:35:16    765s] 
[03/19 20:35:16    765s] *



[03/19 20:35:16    765s] Total Power
[03/19 20:35:16    765s] -----------------------------------------------------------------------------------------
[03/19 20:35:16    765s] Total Internal Power:       83.38358249 	   70.7359%
[03/19 20:35:16    765s] Total Switching Power:      33.38572320 	   28.3217%
[03/19 20:35:16    765s] Total Leakage Power:         1.11088978 	    0.9424%
[03/19 20:35:16    765s] Total Power:               117.88019533
[03/19 20:35:16    765s] -----------------------------------------------------------------------------------------
[03/19 20:35:16    766s] Processing average sequential pin duty cycle 
[03/19 20:35:16    766s] **optDesign ... cpu = 0:05:31, real = 0:05:31, mem = 1528.5M, totSessionCpu=0:12:46 **
[03/19 20:35:16    766s] cleaningup cpe interface
[03/19 20:35:16    766s] Reported timing to dir ./timingReports
[03/19 20:35:16    766s] **optDesign ... cpu = 0:05:31, real = 0:05:31, mem = 1514.9M, totSessionCpu=0:12:46 **
[03/19 20:35:16    766s] End AAE Lib Interpolated Model. (MEM=1838.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:35:16    766s] Begin: glitch net info
[03/19 20:35:17    766s] glitch slack range: number of glitch nets
[03/19 20:35:17    766s] glitch slack < -0.32 : 0
[03/19 20:35:17    766s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:35:17    766s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:35:17    766s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:35:17    766s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:35:17    766s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:35:17    766s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:35:17    766s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:35:17    766s] -0.04 < glitch slack : 0
[03/19 20:35:17    766s] End: glitch net info
[03/19 20:35:17    766s] ** Profile ** Start :  cpu=0:00:00.0, mem=1838.5M
[03/19 20:35:17    766s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1838.6M
[03/19 20:35:17    766s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:1838.6M
[03/19 20:35:17    766s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1838.6M
[03/19 20:35:17    766s] End AAE Lib Interpolated Model. (MEM=1838.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:35:17    766s] **INFO: Starting Blocking QThread with 1 CPU
[03/19 20:35:17    766s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/19 20:35:17    766s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[03/19 20:35:17    766s] Starting delay calculation for Hold views
[03/19 20:35:17    766s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:35:17    766s] #################################################################################
[03/19 20:35:17    766s] # Design Stage: PostRoute
[03/19 20:35:17    766s] # Design Name: fullchip
[03/19 20:35:17    766s] # Design Mode: 65nm
[03/19 20:35:17    766s] # Analysis Mode: MMMC OCV 
[03/19 20:35:17    766s] # Parasitics Mode: SPEF/RCDB
[03/19 20:35:17    766s] # Signoff Settings: SI On 
[03/19 20:35:17    766s] #################################################################################
[03/19 20:35:17    766s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:35:17    766s] Setting infinite Tws ...
[03/19 20:35:17    766s] First Iteration Infinite Tw... 
[03/19 20:35:17    766s] Calculate late delays in OCV mode...
[03/19 20:35:17    766s] Calculate early delays in OCV mode...
[03/19 20:35:17    766s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/19 20:35:17    766s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/19 20:35:17    766s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/19 20:35:17    766s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:35:17    766s] Total number of fetched objects 27496
[03/19 20:35:17    766s] AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
[03/19 20:35:17    766s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/19 20:35:17    766s] End delay calculation. (MEM=0 CPU=0:00:06.9 REAL=0:00:07.0)
[03/19 20:35:17    766s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.8 REAL=0:00:08.0)
[03/19 20:35:17    766s] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
[03/19 20:35:17    766s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/19 20:35:17    766s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:35:17    766s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 0.0M)
[03/19 20:35:17    766s] Starting SI iteration 2
[03/19 20:35:17    766s] Calculate late delays in OCV mode...
[03/19 20:35:17    766s] Calculate early delays in OCV mode...
[03/19 20:35:17    766s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/19 20:35:17    766s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:35:17    766s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:35:17    766s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27496. 
[03/19 20:35:17    766s] Total number of fetched objects 27496
[03/19 20:35:17    766s] AAE_INFO-618: Total number of nets in the design is 27595,  5.3 percent of the nets selected for SI analysis
[03/19 20:35:17    766s] End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
[03/19 20:35:17    766s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.3 REAL=0:00:01.0)
[03/19 20:35:17    766s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 0.0M) ***
[03/19 20:35:17    766s] *** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:00:41.1 mem=0.0M)
[03/19 20:35:17    766s] ** Profile ** Overall slacks :  cpu=0:00:14.2, mem=0.0M
[03/19 20:35:17    766s] ** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
[03/19 20:35:17    766s] *** QThread HoldRpt [finish] : cpu/real = 0:00:16.0/0:00:15.9 (1.0), mem = 0.0M
[03/19 20:35:17    766s] 
[03/19 20:35:17    766s] =============================================================================================
[03/19 20:35:17    766s]  Step TAT Report for QThreadWorker #1
[03/19 20:35:17    766s] =============================================================================================
[03/19 20:35:17    766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:35:17    766s] ---------------------------------------------------------------------------------------------
[03/19 20:35:17    766s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:35:17    766s] [ TimingUpdate           ]      1   0:00:01.7  (  10.9 % )     0:00:13.7 /  0:00:13.8    1.0
[03/19 20:35:17    766s] [ FullDelayCalc          ]      1   0:00:12.0  (  75.2 % )     0:00:12.0 /  0:00:12.0    1.0
[03/19 20:35:17    766s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/19 20:35:17    766s] [ GenerateReports        ]      1   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:35:17    766s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/19 20:35:17    766s] [ MISC                   ]          0:00:01.3  (   8.4 % )     0:00:01.3 /  0:00:01.3    1.0
[03/19 20:35:17    766s] ---------------------------------------------------------------------------------------------
[03/19 20:35:17    766s]  QThreadWorker #1 TOTAL             0:00:15.9  ( 100.0 % )     0:00:15.9 /  0:00:16.0    1.0
[03/19 20:35:17    766s] ---------------------------------------------------------------------------------------------
[03/19 20:35:17    766s] 
[03/19 20:35:33    781s]  
_______________________________________________________________________
[03/19 20:35:33    782s] ** Profile ** Overall slacks :  cpu=0:00:15.6, mem=1848.6M
[03/19 20:35:34    782s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=1840.6M
[03/19 20:35:36    783s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1838.6M
[03/19 20:35:36    783s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.622 | -52.709 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1838.6M
[03/19 20:35:36    783s] *** Final Summary (holdfix) CPU=0:00:17.1, REAL=0:00:19.0, MEM=1838.6M
[03/19 20:35:36    783s] **optDesign ... cpu = 0:05:48, real = 0:05:51, mem = 1507.9M, totSessionCpu=0:13:04 **
[03/19 20:35:36    783s]  ReSet Options after AAE Based Opt flow 
[03/19 20:35:36    783s] *** Finished optDesign ***
[03/19 20:35:36    783s] cleaningup cpe interface
[03/19 20:35:36    783s] cleaningup cpe interface
[03/19 20:35:36    783s] Info: pop threads available for lower-level modules during optimization.
[03/19 20:35:36    783s] Deleting Lib Analyzer.
[03/19 20:35:36    783s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1838.5M)
[03/19 20:35:36    783s] Info: Destroy the CCOpt slew target map.
[03/19 20:35:36    783s] clean pInstBBox. size 0
[03/19 20:35:36    783s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/19 20:35:36    783s] All LLGs are deleted
[03/19 20:35:36    783s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1838.5M
[03/19 20:35:36    783s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1836.3M
[03/19 20:35:36    783s] 
[03/19 20:35:36    783s] =============================================================================================
[03/19 20:35:36    783s]  Final TAT Report for optDesign
[03/19 20:35:36    783s] =============================================================================================
[03/19 20:35:36    783s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:35:36    783s] ---------------------------------------------------------------------------------------------
[03/19 20:35:36    783s] [ WnsOpt                 ]      1   0:00:25.7  (   7.3 % )     0:00:35.4 /  0:00:35.4    1.0
[03/19 20:35:36    783s] [ TnsOpt                 ]      2   0:00:32.2  (   9.2 % )     0:00:42.9 /  0:00:43.0    1.0
[03/19 20:35:36    783s] [ DrvOpt                 ]      1   0:00:07.6  (   2.2 % )     0:00:07.6 /  0:00:07.6    1.0
[03/19 20:35:36    783s] [ HoldOpt                ]      1   0:00:09.9  (   2.8 % )     0:00:32.1 /  0:00:31.0    1.0
[03/19 20:35:36    783s] [ ClockDrv               ]      1   0:00:04.3  (   1.2 % )     0:00:04.3 /  0:00:04.2    1.0
[03/19 20:35:36    783s] [ SkewClock              ]      4   0:00:20.5  (   5.9 % )     0:00:20.5 /  0:00:20.5    1.0
[03/19 20:35:36    783s] [ PowerOpt               ]      1   0:00:25.2  (   7.2 % )     0:00:25.2 /  0:00:25.3    1.0
[03/19 20:35:36    783s] [ ViewPruning            ]     14   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:35:36    783s] [ CheckPlace             ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:35:36    783s] [ RefinePlace            ]      4   0:00:03.7  (   1.1 % )     0:00:03.7 /  0:00:03.7    1.0
[03/19 20:35:36    783s] [ LayerAssignment        ]      2   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/19 20:35:36    783s] [ EcoRoute               ]      1   0:01:20.1  (  22.9 % )     0:01:20.1 /  0:01:20.2    1.0
[03/19 20:35:36    783s] [ ExtractRC              ]      2   0:00:12.5  (   3.6 % )     0:00:12.5 /  0:00:13.6    1.1
[03/19 20:35:36    783s] [ TimingUpdate           ]     18   0:00:07.5  (   2.1 % )     0:00:35.1 /  0:00:35.3    1.0
[03/19 20:35:36    783s] [ FullDelayCalc          ]      2   0:00:27.5  (   7.9 % )     0:00:27.6 /  0:00:27.8    1.0
[03/19 20:35:36    783s] [ QThreadMaster          ]      3   0:00:44.3  (  12.7 % )     0:00:44.3 /  0:00:41.2    0.9
[03/19 20:35:36    783s] [ OptSummaryReport       ]      9   0:00:01.1  (   0.3 % )     0:00:26.3 /  0:00:24.4    0.9
[03/19 20:35:36    783s] [ TimingReport           ]      9   0:00:04.2  (   1.2 % )     0:00:04.2 /  0:00:04.2    1.0
[03/19 20:35:36    783s] [ DrvReport              ]      7   0:00:05.0  (   1.4 % )     0:00:05.0 /  0:00:03.9    0.8
[03/19 20:35:36    783s] [ PowerReport            ]      3   0:00:12.8  (   3.6 % )     0:00:12.8 /  0:00:12.7    1.0
[03/19 20:35:36    783s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:35:36    783s] [ PropagateActivity      ]      1   0:00:05.5  (   1.6 % )     0:00:05.5 /  0:00:05.5    1.0
[03/19 20:35:36    783s] [ MISC                   ]          0:00:19.0  (   5.4 % )     0:00:19.0 /  0:00:18.8    1.0
[03/19 20:35:36    783s] ---------------------------------------------------------------------------------------------
[03/19 20:35:36    783s]  optDesign TOTAL                    0:05:50.4  ( 100.0 % )     0:05:50.4 /  0:05:47.6    1.0
[03/19 20:35:36    783s] ---------------------------------------------------------------------------------------------
[03/19 20:35:36    783s] 
[03/19 20:35:36    783s] Deleting Cell Server ...
[03/19 20:35:36    783s] <CMD> optDesign -postRoute -drv
[03/19 20:35:36    783s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1371.8M, totSessionCpu=0:13:04 **
[03/19 20:35:36    783s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/19 20:35:36    783s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/19 20:35:37    784s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:35:37    784s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:35:37    784s] Summary for sequential cells identification: 
[03/19 20:35:37    784s]   Identified SBFF number: 199
[03/19 20:35:37    784s]   Identified MBFF number: 0
[03/19 20:35:37    784s]   Identified SB Latch number: 0
[03/19 20:35:37    784s]   Identified MB Latch number: 0
[03/19 20:35:37    784s]   Not identified SBFF number: 0
[03/19 20:35:37    784s]   Not identified MBFF number: 0
[03/19 20:35:37    784s]   Not identified SB Latch number: 0
[03/19 20:35:37    784s]   Not identified MB Latch number: 0
[03/19 20:35:37    784s]   Number of sequential cells which are not FFs: 104
[03/19 20:35:37    784s]  Visiting view : WC_VIEW
[03/19 20:35:37    784s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/19 20:35:37    784s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:35:37    784s]  Visiting view : BC_VIEW
[03/19 20:35:37    784s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/19 20:35:37    784s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:35:37    784s]  Setting StdDelay to 14.50
[03/19 20:35:37    784s] Creating Cell Server, finished. 
[03/19 20:35:37    784s] 
[03/19 20:35:37    784s] Need call spDPlaceInit before registerPrioInstLoc.
[03/19 20:35:37    784s] GigaOpt running with 1 threads.
[03/19 20:35:37    784s] Info: 1 threads available for lower-level modules during optimization.
[03/19 20:35:37    784s] OPERPROF: Starting DPlace-Init at level 1, MEM:1786.3M
[03/19 20:35:37    784s] z: 2, totalTracks: 1
[03/19 20:35:37    784s] z: 4, totalTracks: 1
[03/19 20:35:37    784s] z: 6, totalTracks: 1
[03/19 20:35:37    784s] z: 8, totalTracks: 1
[03/19 20:35:37    784s] #spOpts: N=65 mergeVia=F 
[03/19 20:35:37    784s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1786.3M
[03/19 20:35:37    784s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1786.3M
[03/19 20:35:37    784s] Core basic site is core
[03/19 20:35:37    784s] SiteArray: non-trimmed site array dimensions = 252 x 2269
[03/19 20:35:37    784s] SiteArray: use 2,322,432 bytes
[03/19 20:35:37    784s] SiteArray: current memory after site array memory allocation 1788.5M
[03/19 20:35:37    784s] SiteArray: FP blocked sites are writable
[03/19 20:35:37    784s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 20:35:37    784s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1788.5M
[03/19 20:35:37    784s] Process 2281 wires and vias for routing blockage and capacity analysis
[03/19 20:35:37    784s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1788.5M
[03/19 20:35:37    784s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:1788.5M
[03/19 20:35:37    784s] OPERPROF:     Starting CMU at level 3, MEM:1788.5M
[03/19 20:35:37    784s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1788.5M
[03/19 20:35:37    784s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:1788.5M
[03/19 20:35:37    784s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1788.5MB).
[03/19 20:35:37    784s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.164, MEM:1788.5M
[03/19 20:35:37    784s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:35:37    784s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/19 20:35:37    784s] 	Cell FILL1_LL, site bcore.
[03/19 20:35:37    784s] 	Cell FILL_NW_HH, site bcore.
[03/19 20:35:37    784s] 	Cell FILL_NW_LL, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHCD1, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHCD2, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHCD4, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHCD8, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHD1, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHD2, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHD4, site bcore.
[03/19 20:35:37    784s] 	Cell LVLLHD8, site bcore.
[03/19 20:35:37    784s] .
[03/19 20:35:37    784s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1788.5M
[03/19 20:35:37    784s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.114, MEM:1788.5M
[03/19 20:35:37    784s] 
[03/19 20:35:37    784s] Creating Lib Analyzer ...
[03/19 20:35:37    784s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:35:37    784s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:35:37    784s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:35:37    784s] 
[03/19 20:35:38    785s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:06 mem=1794.6M
[03/19 20:35:38    785s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:06 mem=1794.6M
[03/19 20:35:38    785s] Creating Lib Analyzer, finished. 
[03/19 20:35:38    786s] Effort level <high> specified for reg2reg path_group
[03/19 20:35:40    788s]              0V	    VSS
[03/19 20:35:40    788s]            0.9V	    VDD
[03/19 20:35:42    789s] Processing average sequential pin duty cycle 
[03/19 20:35:42    789s] Processing average sequential pin duty cycle 
[03/19 20:35:42    789s] Initializing cpe interface
[03/19 20:35:44    791s] Processing average sequential pin duty cycle 
[03/19 20:35:47    794s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1444.1M, totSessionCpu=0:13:15 **
[03/19 20:35:47    794s] Existing Dirty Nets : 0
[03/19 20:35:47    794s] New Signature Flow (optDesignCheckOptions) ....
[03/19 20:35:47    794s] #Taking db snapshot
[03/19 20:35:47    794s] #Taking db snapshot ... done
[03/19 20:35:47    794s] OPERPROF: Starting checkPlace at level 1, MEM:1831.2M
[03/19 20:35:47    794s] z: 2, totalTracks: 1
[03/19 20:35:47    794s] z: 4, totalTracks: 1
[03/19 20:35:47    794s] z: 6, totalTracks: 1
[03/19 20:35:47    794s] z: 8, totalTracks: 1
[03/19 20:35:47    794s] #spOpts: N=65 
[03/19 20:35:47    794s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1831.2M
[03/19 20:35:47    794s] Info: 28 insts are soft-fixed.
[03/19 20:35:47    795s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.077, MEM:1831.2M
[03/19 20:35:47    795s] Begin checking placement ... (start mem=1831.2M, init mem=1831.2M)
[03/19 20:35:47    795s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.074, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:1831.2M
[03/19 20:35:47    795s] *info: Placed = 26371          (Fixed = 95)
[03/19 20:35:47    795s] *info: Unplaced = 0           
[03/19 20:35:47    795s] Placement Density:60.89%(125403/205963)
[03/19 20:35:47    795s] Placement Density (including fixed std cells):60.89%(125403/205963)
[03/19 20:35:47    795s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1829.0M
[03/19 20:35:47    795s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1829.0M)
[03/19 20:35:47    795s] OPERPROF: Finished checkPlace at level 1, CPU:0.240, REAL:0.240, MEM:1829.0M
[03/19 20:35:47    795s]  Initial DC engine is -> aae
[03/19 20:35:47    795s]  
[03/19 20:35:47    795s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/19 20:35:47    795s]  
[03/19 20:35:47    795s]  
[03/19 20:35:47    795s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/19 20:35:47    795s]  
[03/19 20:35:47    795s] Reset EOS DB
[03/19 20:35:47    795s] Ignoring AAE DB Resetting ...
[03/19 20:35:47    795s]  Set Options for AAE Based Opt flow 
[03/19 20:35:47    795s] *** optDesign -postRoute ***
[03/19 20:35:47    795s] DRC Margin: user margin 0.0; extra margin 0
[03/19 20:35:47    795s] Setup Target Slack: user slack 0
[03/19 20:35:47    795s] Hold Target Slack: user slack 0
[03/19 20:35:47    795s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/19 20:35:47    795s] All LLGs are deleted
[03/19 20:35:47    795s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1829.0M
[03/19 20:35:47    795s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1829.0M
[03/19 20:35:47    795s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1829.0M
[03/19 20:35:47    795s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1829.0M
[03/19 20:35:47    795s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:1831.2M
[03/19 20:35:47    795s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:1831.2M
[03/19 20:35:48    795s] Include MVT Delays for Hold Opt
[03/19 20:35:48    795s] Deleting Cell Server ...
[03/19 20:35:48    795s] Deleting Lib Analyzer.
[03/19 20:35:48    795s] ** INFO : this run is activating 'postRoute' automaton
[03/19 20:35:48    795s] 
[03/19 20:35:48    795s] Power view               = WC_VIEW
[03/19 20:35:48    795s] Number of VT partitions  = 2
[03/19 20:35:48    795s] Standard cells in design = 811
[03/19 20:35:48    795s] Instances in design      = 26371
[03/19 20:35:48    795s] 
[03/19 20:35:48    795s] Instance distribution across the VT partitions:
[03/19 20:35:48    795s] 
[03/19 20:35:48    795s]  LVT : inst = 10871 (41.2%), cells = 335 (41.31%)
[03/19 20:35:48    795s]    Lib tcbn65gpluswc        : inst = 10871 (41.2%)
[03/19 20:35:48    795s] 
[03/19 20:35:48    795s]  HVT : inst = 15500 (58.8%), cells = 461 (56.84%)
[03/19 20:35:48    795s]    Lib tcbn65gpluswc        : inst = 15500 (58.8%)
[03/19 20:35:48    795s] 
[03/19 20:35:48    795s] Reporting took 0 sec
[03/19 20:35:48    795s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1831.2M)
[03/19 20:35:48    795s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 81977 access done (mem: 1831.184M)
[03/19 20:35:48    795s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:35:48    795s] Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:35:48    795s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:35:48    795s] RC Extraction called in multi-corner(2) mode.
[03/19 20:35:48    795s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:35:48    795s] Process corner(s) are loaded.
[03/19 20:35:48    795s]  Corner: Cmax
[03/19 20:35:48    795s]  Corner: Cmin
[03/19 20:35:48    795s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:35:48    795s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:35:48    795s]       RC Corner Indexes            0       1   
[03/19 20:35:48    795s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:35:48    795s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:35:48    795s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:35:48    795s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:35:48    795s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:35:48    795s] Shrink Factor                : 1.00000
[03/19 20:35:48    796s] LayerId::1 widthSet size::4
[03/19 20:35:48    796s] LayerId::2 widthSet size::4
[03/19 20:35:48    796s] LayerId::3 widthSet size::4
[03/19 20:35:48    796s] LayerId::4 widthSet size::4
[03/19 20:35:48    796s] LayerId::5 widthSet size::4
[03/19 20:35:48    796s] LayerId::6 widthSet size::4
[03/19 20:35:48    796s] LayerId::7 widthSet size::4
[03/19 20:35:48    796s] LayerId::8 widthSet size::4
[03/19 20:35:48    796s] Initializing multi-corner capacitance tables ... 
[03/19 20:35:48    796s] Initializing multi-corner resistance tables ...
[03/19 20:35:48    796s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:35:49    796s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1821.2M)
[03/19 20:35:49    796s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:35:49    796s] Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1886.9M)
[03/19 20:35:49    797s] Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1886.9M)
[03/19 20:35:49    797s] Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1886.9M)
[03/19 20:35:50    797s] Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1886.9M)
[03/19 20:35:50    797s] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1886.9M)
[03/19 20:35:50    797s] Extracted 60.0007% (CPU Time= 0:00:02.0  MEM= 1886.9M)
[03/19 20:35:50    798s] Extracted 70.0004% (CPU Time= 0:00:02.3  MEM= 1890.9M)
[03/19 20:35:51    798s] Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1890.9M)
[03/19 20:35:52    799s] Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1890.9M)
[03/19 20:35:52    800s] Extracted 100% (CPU Time= 0:00:04.5  MEM= 1890.9M)
[03/19 20:35:52    800s] Number of Extracted Resistors     : 465089
[03/19 20:35:52    800s] Number of Extracted Ground Cap.   : 462089
[03/19 20:35:52    800s] Number of Extracted Coupling Cap. : 739088
[03/19 20:35:52    800s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1859.617M)
[03/19 20:35:52    800s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:35:52    800s]  Corner: Cmax
[03/19 20:35:52    800s]  Corner: Cmin
[03/19 20:35:53    800s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1859.6M)
[03/19 20:35:53    800s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:35:53    801s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27479 access done (mem: 1859.617M)
[03/19 20:35:53    801s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1859.617M)
[03/19 20:35:53    801s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1859.617M)
[03/19 20:35:53    801s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:35:54    802s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 1859.617M)
[03/19 20:35:54    802s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1859.617M)
[03/19 20:35:54    802s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:06.0  MEM: 1859.617M)
[03/19 20:35:54    802s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1841.891M)
[03/19 20:35:54    802s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1841.9M)
[03/19 20:35:54    802s] LayerId::1 widthSet size::4
[03/19 20:35:54    802s] LayerId::2 widthSet size::4
[03/19 20:35:54    802s] LayerId::3 widthSet size::4
[03/19 20:35:54    802s] LayerId::4 widthSet size::4
[03/19 20:35:54    802s] LayerId::5 widthSet size::4
[03/19 20:35:54    802s] LayerId::6 widthSet size::4
[03/19 20:35:54    802s] LayerId::7 widthSet size::4
[03/19 20:35:54    802s] LayerId::8 widthSet size::4
[03/19 20:35:54    802s] Initializing multi-corner capacitance tables ... 
[03/19 20:35:54    802s] Initializing multi-corner resistance tables ...
[03/19 20:35:54    802s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:35:54    802s] Starting delay calculation for Setup views
[03/19 20:35:54    802s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:35:55    803s] #################################################################################
[03/19 20:35:55    803s] # Design Stage: PostRoute
[03/19 20:35:55    803s] # Design Name: fullchip
[03/19 20:35:55    803s] # Design Mode: 65nm
[03/19 20:35:55    803s] # Analysis Mode: MMMC OCV 
[03/19 20:35:55    803s] # Parasitics Mode: SPEF/RCDB
[03/19 20:35:55    803s] # Signoff Settings: SI On 
[03/19 20:35:55    803s] #################################################################################
[03/19 20:35:56    804s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:35:56    804s] Setting infinite Tws ...
[03/19 20:35:56    804s] First Iteration Infinite Tw... 
[03/19 20:35:56    804s] Calculate early delays in OCV mode...
[03/19 20:35:56    804s] Calculate late delays in OCV mode...
[03/19 20:35:56    804s] Topological Sorting (REAL = 0:00:00.0, MEM = 1839.9M, InitMEM = 1839.9M)
[03/19 20:35:56    804s] Start delay calculation (fullDC) (1 T). (MEM=1839.89)
[03/19 20:35:56    804s] End AAE Lib Interpolated Model. (MEM=1851.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:36:04    812s] Total number of fetched objects 27496
[03/19 20:36:04    812s] AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
[03/19 20:36:04    812s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/19 20:36:04    812s] End delay calculation. (MEM=1899.18 CPU=0:00:07.2 REAL=0:00:07.0)
[03/19 20:36:04    812s] End delay calculation (fullDC). (MEM=1899.18 CPU=0:00:08.1 REAL=0:00:08.0)
[03/19 20:36:04    812s] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1899.2M) ***
[03/19 20:36:05    814s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1899.2M)
[03/19 20:36:05    814s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:36:06    814s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1899.2M)
[03/19 20:36:06    814s] Starting SI iteration 2
[03/19 20:36:06    814s] Calculate early delays in OCV mode...
[03/19 20:36:06    814s] Calculate late delays in OCV mode...
[03/19 20:36:06    814s] Start delay calculation (fullDC) (1 T). (MEM=1824.3)
[03/19 20:36:06    814s] End AAE Lib Interpolated Model. (MEM=1824.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:36:08    816s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:36:08    816s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
[03/19 20:36:08    816s] Total number of fetched objects 27496
[03/19 20:36:08    816s] AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
[03/19 20:36:08    816s] End delay calculation. (MEM=1830.45 CPU=0:00:01.9 REAL=0:00:02.0)
[03/19 20:36:08    816s] End delay calculation (fullDC). (MEM=1830.45 CPU=0:00:02.0 REAL=0:00:02.0)
[03/19 20:36:08    816s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1830.5M) ***
[03/19 20:36:10    818s] *** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=0:13:38 mem=1830.5M)
[03/19 20:36:10    818s] End AAE Lib Interpolated Model. (MEM=1830.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:36:10    818s] ** Profile ** Start :  cpu=0:00:00.0, mem=1830.5M
[03/19 20:36:10    818s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1830.5M
[03/19 20:36:10    818s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:1830.5M
[03/19 20:36:10    818s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1830.5M
[03/19 20:36:10    819s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1830.5M
[03/19 20:36:11    819s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1845.7M
[03/19 20:36:11    819s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.622 | -52.709 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.7M
[03/19 20:36:11    819s] **optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1441.4M, totSessionCpu=0:13:40 **
[03/19 20:36:11    819s] Setting latch borrow mode to budget during optimization.
[03/19 20:36:13    821s] Info: Done creating the CCOpt slew target map.
[03/19 20:36:13    821s] Glitch fixing enabled
[03/19 20:36:13    821s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:36:13    821s] optDesignOneStep: Power Flow
[03/19 20:36:13    821s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:36:13    821s] Running CCOpt-PRO on entire clock network
[03/19 20:36:13    821s] Net route status summary:
[03/19 20:36:13    821s]   Clock:       230 (unrouted=0, trialRouted=0, noStatus=0, routed=230, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:36:13    821s]   Non-clock: 27365 (unrouted=116, trialRouted=0, noStatus=0, routed=27249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:36:13    821s] Clock tree cells fixed by user: 0 out of 229 (0%)
[03/19 20:36:13    821s] PRO...
[03/19 20:36:13    821s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/19 20:36:13    821s] Initializing clock structures...
[03/19 20:36:13    821s]   Creating own balancer
[03/19 20:36:13    821s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/19 20:36:13    821s]   Removing CTS place status from clock tree and sinks.
[03/19 20:36:13    821s]   Removed CTS place status from 95 clock cells (out of 231 ) and 0 clock sinks (out of 0 ).
[03/19 20:36:13    821s]   Initializing legalizer
[03/19 20:36:13    821s]   Using cell based legalization.
[03/19 20:36:13    821s] OPERPROF: Starting DPlace-Init at level 1, MEM:1817.3M
[03/19 20:36:13    821s] z: 2, totalTracks: 1
[03/19 20:36:13    821s] z: 4, totalTracks: 1
[03/19 20:36:13    821s] z: 6, totalTracks: 1
[03/19 20:36:13    821s] z: 8, totalTracks: 1
[03/19 20:36:13    821s] #spOpts: N=65 mergeVia=F 
[03/19 20:36:13    821s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1817.3M
[03/19 20:36:13    822s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.097, MEM:1817.3M
[03/19 20:36:13    822s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1817.3MB).
[03/19 20:36:13    822s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.132, MEM:1817.3M
[03/19 20:36:13    822s] (I)       Load db... (mem=1817.3M)
[03/19 20:36:13    822s] (I)       Read data from FE... (mem=1817.3M)
[03/19 20:36:13    822s] (I)       Read nodes and places... (mem=1817.3M)
[03/19 20:36:13    822s] (I)       Number of ignored instance 0
[03/19 20:36:13    822s] (I)       Number of inbound cells 0
[03/19 20:36:13    822s] (I)       numMoveCells=26371, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/19 20:36:13    822s] (I)       cell height: 3600, count: 26371
[03/19 20:36:13    822s] (I)       Done Read nodes and places (cpu=0.040s, mem=1823.6M)
[03/19 20:36:13    822s] (I)       Read rows... (mem=1823.6M)
[03/19 20:36:13    822s] (I)       Done Read rows (cpu=0.000s, mem=1823.6M)
[03/19 20:36:13    822s] (I)       Done Read data from FE (cpu=0.040s, mem=1823.6M)
[03/19 20:36:13    822s] (I)       Done Load db (cpu=0.040s, mem=1823.6M)
[03/19 20:36:13    822s] (I)       Constructing placeable region... (mem=1823.6M)
[03/19 20:36:13    822s] (I)       Constructing bin map
[03/19 20:36:13    822s] (I)       Initialize bin information with width=36000 height=36000
[03/19 20:36:13    822s] (I)       Done constructing bin map
[03/19 20:36:13    822s] (I)       Removing 1 blocked bin with high fixed inst density
[03/19 20:36:14    822s] (I)       Compute region effective width... (mem=1823.6M)
[03/19 20:36:14    822s] (I)       Done Compute region effective width (cpu=0.000s, mem=1823.6M)
[03/19 20:36:14    822s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1823.6M)
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]   Reconstructing clock tree datastructures...
[03/19 20:36:14    822s]     Validating CTS configuration...
[03/19 20:36:14    822s]     Checking module port directions...
[03/19 20:36:14    822s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/19 20:36:14    822s]     Non-default CCOpt properties:
[03/19 20:36:14    822s]     adjacent_rows_legal: true (default: false)
[03/19 20:36:14    822s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/19 20:36:14    822s]     cell_density is set for at least one key
[03/19 20:36:14    822s]     cell_halo_rows: 0 (default: 1)
[03/19 20:36:14    822s]     cell_halo_sites: 0 (default: 4)
[03/19 20:36:14    822s]     clock_nets_detailed_routed: 1 (default: false)
[03/19 20:36:14    822s]     cloning_copy_activity: 1 (default: false)
[03/19 20:36:14    822s]     force_design_routing_status: 1 (default: auto)
[03/19 20:36:14    822s]     primary_delay_corner: WC (default: )
[03/19 20:36:14    822s]     route_type is set for at least one key
[03/19 20:36:14    822s]     target_insertion_delay is set for at least one key
[03/19 20:36:14    822s]     target_skew is set for at least one key
[03/19 20:36:14    822s]     target_skew_wire is set for at least one key
[03/19 20:36:14    822s]     update_io_latency: 0 (default: true)
[03/19 20:36:14    822s]     Route type trimming info:
[03/19 20:36:14    822s]       No route type modifications were made.
[03/19 20:36:14    822s] (I)       Initializing Steiner engine. 
[03/19 20:36:14    822s] End AAE Lib Interpolated Model. (MEM=1830.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:36:14    822s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/19 20:36:14    822s]     Original list had 9 cells:
[03/19 20:36:14    822s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:36:14    822s]     Library trimming was not able to trim any cells:
[03/19 20:36:14    822s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:36:14    822s]     Accumulated time to calculate placeable region: 0
[03/19 20:36:14    822s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/19 20:36:14    822s]     Original list had 8 cells:
[03/19 20:36:14    822s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:36:14    822s]     Library trimming was not able to trim any cells:
[03/19 20:36:14    822s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:36:14    822s]     Accumulated time to calculate placeable region: 0
[03/19 20:36:15    823s]     Clock tree balancer configuration for clock_tree clk:
[03/19 20:36:15    823s]     Non-default CCOpt properties:
[03/19 20:36:15    823s]       cell_density: 1 (default: 0.75)
[03/19 20:36:15    823s]       route_type (leaf): default_route_type_leaf (default: default)
[03/19 20:36:15    823s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/19 20:36:15    823s]       route_type (top): default_route_type_nonleaf (default: default)
[03/19 20:36:15    823s]     For power domain auto-default:
[03/19 20:36:15    823s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:36:15    823s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:36:15    823s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/19 20:36:15    823s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
[03/19 20:36:15    823s]     Top Routing info:
[03/19 20:36:15    823s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:36:15    823s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/19 20:36:15    823s]     Trunk Routing info:
[03/19 20:36:15    823s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:36:15    823s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/19 20:36:15    823s]     Leaf Routing info:
[03/19 20:36:15    823s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:36:15    823s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/19 20:36:15    823s]     For timing_corner WC:setup, late and power domain auto-default:
[03/19 20:36:15    823s]       Slew time target (leaf):    0.105ns
[03/19 20:36:15    823s]       Slew time target (trunk):   0.105ns
[03/19 20:36:15    823s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/19 20:36:15    823s]       Buffer unit delay: 0.057ns
[03/19 20:36:15    823s]       Buffer max distance: 562.449um
[03/19 20:36:15    823s]     Fastest wire driving cells and distances:
[03/19 20:36:15    823s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/19 20:36:15    823s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/19 20:36:15    823s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     Logic Sizing Table:
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     ----------------------------------------------------------
[03/19 20:36:15    823s]     Cell    Instance count    Source    Eligible library cells
[03/19 20:36:15    823s]     ----------------------------------------------------------
[03/19 20:36:15    823s]       (empty table)
[03/19 20:36:15    823s]     ----------------------------------------------------------
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     Clock tree balancer configuration for skew_group clk/CON:
[03/19 20:36:15    823s]       Sources:                     pin clk
[03/19 20:36:15    823s]       Total number of sinks:       6512
[03/19 20:36:15    823s]       Delay constrained sinks:     6512
[03/19 20:36:15    823s]       Non-leaf sinks:              0
[03/19 20:36:15    823s]       Ignore pins:                 0
[03/19 20:36:15    823s]      Timing corner WC:setup.late:
[03/19 20:36:15    823s]       Skew target:                 0.057ns
[03/19 20:36:15    823s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:36:15    823s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:36:15    823s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:36:15    823s]     Primary reporting skew groups are:
[03/19 20:36:15    823s]     skew_group clk/CON with 6512 clock sinks
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     Via Selection for Estimated Routes (rule default):
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     --------------------------------------------------------------
[03/19 20:36:15    823s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/19 20:36:15    823s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/19 20:36:15    823s]     --------------------------------------------------------------
[03/19 20:36:15    823s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/19 20:36:15    823s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/19 20:36:15    823s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/19 20:36:15    823s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/19 20:36:15    823s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/19 20:36:15    823s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/19 20:36:15    823s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/19 20:36:15    823s]     --------------------------------------------------------------
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     No ideal or dont_touch nets found in the clock tree
[03/19 20:36:15    823s]     No dont_touch hnets found in the clock tree
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     Filtering reasons for cell type: buffer
[03/19 20:36:15    823s]     =======================================
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:36:15    823s]     Clock trees    Power domain    Reason                         Library cells
[03/19 20:36:15    823s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:36:15    823s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/19 20:36:15    823s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     Filtering reasons for cell type: inverter
[03/19 20:36:15    823s]     =========================================
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:36:15    823s]     Clock trees    Power domain    Reason                         Library cells
[03/19 20:36:15    823s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:36:15    823s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/19 20:36:15    823s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     
[03/19 20:36:15    823s]     Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/19 20:36:15    823s]     CCOpt configuration status: all checks passed.
[03/19 20:36:15    823s]   Reconstructing clock tree datastructures done.
[03/19 20:36:15    823s] Initializing clock structures done.
[03/19 20:36:15    823s] PRO...
[03/19 20:36:15    823s]   PRO active optimizations:
[03/19 20:36:15    823s]    - DRV fixing with cell sizing
[03/19 20:36:15    823s]   
[03/19 20:36:15    823s]   Detected clock skew data from CTS
[03/19 20:36:15    823s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/19 20:36:15    823s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/19 20:36:15    823s]   Clock DAG stats PRO initial state:
[03/19 20:36:15    823s]     cell counts      : b=221, i=8, icg=0, nicg=0, l=0, total=229
[03/19 20:36:15    823s]     cell areas       : b=1411.200um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1474.560um^2
[03/19 20:36:15    823s]     cell capacitance : b=0.779pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.917pF
[03/19 20:36:15    823s]     sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:36:15    823s]     wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.987pF, total=4.541pF
[03/19 20:36:15    823s]     wire lengths     : top=0.000um, trunk=4138.540um, leaf=25916.795um, total=30055.335um
[03/19 20:36:15    823s]     hp wire lengths  : top=0.000um, trunk=3220.000um, leaf=7397.700um, total=10617.700um
[03/19 20:36:15    823s]   Clock DAG net violations PRO initial state: none
[03/19 20:36:15    823s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/19 20:36:15    823s]     Trunk : target=0.105ns count=130 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {113 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:36:15    823s]     Leaf  : target=0.105ns count=100 avg=0.069ns sd=0.032ns min=0.018ns max=0.103ns {31 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:36:15    823s]   Clock DAG library cell distribution PRO initial state {count}:
[03/19 20:36:15    823s]      Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 9 BUFFD3: 1 CKBD3: 16 BUFFD2: 4 CKBD2: 25 BUFFD1: 23 CKBD1: 7 BUFFD0: 1 CKBD0: 10 
[03/19 20:36:15    823s]      Invs: INVD16: 8 
[03/19 20:36:15    823s]   Primary reporting skew groups PRO initial state:
[03/19 20:36:15    823s]     skew_group default.clk/CON: unconstrained
[03/19 20:36:15    823s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:36:15    823s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q11_reg_0_/CP
[03/19 20:36:15    823s]   Skew group summary PRO initial state:
[03/19 20:36:15    823s]     skew_group clk/CON: insertion delay [min=0.395, max=1.163, avg=0.760, sd=0.232], skew [0.769 vs 0.057*], 31.4% {0.580, 0.638} (wid=0.052 ws=0.021) (gid=1.128 gs=0.753)
[03/19 20:36:15    823s]   Recomputing CTS skew targets...
[03/19 20:36:15    823s]   Resolving skew group constraints...
[03/19 20:36:16    824s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/19 20:36:16    824s]   Resolving skew group constraints done.
[03/19 20:36:16    824s]   Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/19 20:36:16    824s]   Fixing DRVs...
[03/19 20:36:16    824s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/19 20:36:16    824s]   CCOpt-PRO: considered: 230, tested: 230, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   PRO Statistics: Fix DRVs (cell sizing):
[03/19 20:36:16    824s]   =======================================
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Cell changes by Net Type:
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   -------------------------------------------------------------------------------------------------
[03/19 20:36:16    824s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/19 20:36:16    824s]   -------------------------------------------------------------------------------------------------
[03/19 20:36:16    824s]   top                0            0           0            0                    0                0
[03/19 20:36:16    824s]   trunk              0            0           0            0                    0                0
[03/19 20:36:16    824s]   leaf               0            0           0            0                    0                0
[03/19 20:36:16    824s]   -------------------------------------------------------------------------------------------------
[03/19 20:36:16    824s]   Total              0            0           0            0                    0                0
[03/19 20:36:16    824s]   -------------------------------------------------------------------------------------------------
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/19 20:36:16    824s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Clock DAG stats PRO after DRV fixing:
[03/19 20:36:16    824s]     cell counts      : b=221, i=8, icg=0, nicg=0, l=0, total=229
[03/19 20:36:16    824s]     cell areas       : b=1411.200um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1474.560um^2
[03/19 20:36:16    824s]     cell capacitance : b=0.779pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.917pF
[03/19 20:36:16    824s]     sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:36:16    824s]     wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.987pF, total=4.541pF
[03/19 20:36:16    824s]     wire lengths     : top=0.000um, trunk=4138.540um, leaf=25916.795um, total=30055.335um
[03/19 20:36:16    824s]     hp wire lengths  : top=0.000um, trunk=3220.000um, leaf=7397.700um, total=10617.700um
[03/19 20:36:16    824s]   Clock DAG net violations PRO after DRV fixing: none
[03/19 20:36:16    824s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/19 20:36:16    824s]     Trunk : target=0.105ns count=130 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {113 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:36:16    824s]     Leaf  : target=0.105ns count=100 avg=0.069ns sd=0.032ns min=0.018ns max=0.103ns {31 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:36:16    824s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/19 20:36:16    824s]      Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 9 BUFFD3: 1 CKBD3: 16 BUFFD2: 4 CKBD2: 25 BUFFD1: 23 CKBD1: 7 BUFFD0: 1 CKBD0: 10 
[03/19 20:36:16    824s]      Invs: INVD16: 8 
[03/19 20:36:16    824s]   Primary reporting skew groups PRO after DRV fixing:
[03/19 20:36:16    824s]     skew_group default.clk/CON: unconstrained
[03/19 20:36:16    824s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:36:16    824s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q11_reg_0_/CP
[03/19 20:36:16    824s]   Skew group summary PRO after DRV fixing:
[03/19 20:36:16    824s]     skew_group clk/CON: insertion delay [min=0.395, max=1.163, avg=0.760, sd=0.232], skew [0.769 vs 0.057*], 31.4% {0.580, 0.638} (wid=0.052 ws=0.021) (gid=1.128 gs=0.753)
[03/19 20:36:16    824s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Slew Diagnostics: After DRV fixing
[03/19 20:36:16    824s]   ==================================
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Global Causes:
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   -------------------------------------
[03/19 20:36:16    824s]   Cause
[03/19 20:36:16    824s]   -------------------------------------
[03/19 20:36:16    824s]   DRV fixing with buffering is disabled
[03/19 20:36:16    824s]   -------------------------------------
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Top 5 overslews:
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   ---------------------------------
[03/19 20:36:16    824s]   Overslew    Causes    Driving Pin
[03/19 20:36:16    824s]   ---------------------------------
[03/19 20:36:16    824s]     (empty table)
[03/19 20:36:16    824s]   ---------------------------------
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   -------------------
[03/19 20:36:16    824s]   Cause    Occurences
[03/19 20:36:16    824s]   -------------------
[03/19 20:36:16    824s]     (empty table)
[03/19 20:36:16    824s]   -------------------
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   -------------------
[03/19 20:36:16    824s]   Cause    Occurences
[03/19 20:36:16    824s]   -------------------
[03/19 20:36:16    824s]     (empty table)
[03/19 20:36:16    824s]   -------------------
[03/19 20:36:16    824s]   
[03/19 20:36:16    824s]   Reconnecting optimized routes...
[03/19 20:36:16    824s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/19 20:36:16    824s]   Set dirty flag on 0 insts, 0 nets
[03/19 20:36:16    824s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/19 20:36:16    824s] End AAE Lib Interpolated Model. (MEM=1868.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:36:16    825s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/19 20:36:17    825s]   Clock DAG stats PRO final:
[03/19 20:36:17    825s]     cell counts      : b=221, i=8, icg=0, nicg=0, l=0, total=229
[03/19 20:36:17    825s]     cell areas       : b=1411.200um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1474.560um^2
[03/19 20:36:17    825s]     cell capacitance : b=0.779pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.917pF
[03/19 20:36:17    825s]     sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:36:17    825s]     wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.987pF, total=4.541pF
[03/19 20:36:17    825s]     wire lengths     : top=0.000um, trunk=4138.540um, leaf=25916.795um, total=30055.335um
[03/19 20:36:17    825s]     hp wire lengths  : top=0.000um, trunk=3220.000um, leaf=7397.700um, total=10617.700um
[03/19 20:36:17    825s]   Clock DAG net violations PRO final: none
[03/19 20:36:17    825s]   Clock DAG primary half-corner transition distribution PRO final:
[03/19 20:36:17    825s]     Trunk : target=0.105ns count=130 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {113 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:36:17    825s]     Leaf  : target=0.105ns count=100 avg=0.069ns sd=0.032ns min=0.018ns max=0.103ns {31 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:36:17    825s]   Clock DAG library cell distribution PRO final {count}:
[03/19 20:36:17    825s]      Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 9 BUFFD3: 1 CKBD3: 16 BUFFD2: 4 CKBD2: 25 BUFFD1: 23 CKBD1: 7 BUFFD0: 1 CKBD0: 10 
[03/19 20:36:17    825s]      Invs: INVD16: 8 
[03/19 20:36:17    825s]   Primary reporting skew groups PRO final:
[03/19 20:36:17    825s]     skew_group default.clk/CON: unconstrained
[03/19 20:36:17    825s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:36:17    825s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q11_reg_0_/CP
[03/19 20:36:17    825s]   Skew group summary PRO final:
[03/19 20:36:17    825s]     skew_group clk/CON: insertion delay [min=0.395, max=1.163, avg=0.760, sd=0.232], skew [0.769 vs 0.057*], 31.4% {0.580, 0.638} (wid=0.052 ws=0.021) (gid=1.128 gs=0.753)
[03/19 20:36:17    825s] PRO done.
[03/19 20:36:17    825s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/19 20:36:17    825s] numClockCells = 231, numClockCellsFixed = 0, numClockCellsRestored = 95, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/19 20:36:17    825s] Net route status summary:
[03/19 20:36:17    825s]   Clock:       230 (unrouted=0, trialRouted=0, noStatus=0, routed=230, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:36:17    825s]   Non-clock: 27365 (unrouted=116, trialRouted=0, noStatus=0, routed=27249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:36:17    825s] Updating delays...
[03/19 20:36:17    825s] Updating delays done.
[03/19 20:36:17    825s] PRO done. (took cpu=0:00:04.0 real=0:00:04.0)
[03/19 20:36:17    825s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1907.0M
[03/19 20:36:17    825s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.100, REAL:0.105, MEM:1907.0M
[03/19 20:36:18    826s] skipped the cell partition in DRV
[03/19 20:36:18    826s] <optDesign CMD> fixdrv  all VT Cells
[03/19 20:36:18    826s] Leakage Power Opt: re-selecting buf/inv list 
[03/19 20:36:18    826s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/19 20:36:18    826s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:36:18    826s] optDesignOneStep: Power Flow
[03/19 20:36:18    826s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:36:18    826s] **INFO: Start fixing DRV (Mem = 1816.97M) ...
[03/19 20:36:18    826s] Begin: GigaOpt DRV Optimization
[03/19 20:36:18    826s] Glitch fixing enabled
[03/19 20:36:18    826s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/19 20:36:18    826s] Info: 230 clock nets excluded from IPO operation.
[03/19 20:36:18    826s] End AAE Lib Interpolated Model. (MEM=1816.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:36:18    826s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:46.8/0:14:50.4 (0.9), mem = 1817.0M
[03/19 20:36:18    826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.7
[03/19 20:36:18    827s] (I,S,L,T): WC_VIEW: 79.2186, 24.0737, 1.04995, 104.342
[03/19 20:36:18    827s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:36:18    827s] ### Creating PhyDesignMc. totSessionCpu=0:13:47 mem=1817.0M
[03/19 20:36:18    827s] OPERPROF: Starting DPlace-Init at level 1, MEM:1817.0M
[03/19 20:36:18    827s] z: 2, totalTracks: 1
[03/19 20:36:18    827s] z: 4, totalTracks: 1
[03/19 20:36:18    827s] z: 6, totalTracks: 1
[03/19 20:36:18    827s] z: 8, totalTracks: 1
[03/19 20:36:18    827s] #spOpts: N=65 mergeVia=F 
[03/19 20:36:18    827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1817.0M
[03/19 20:36:19    827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.087, MEM:1817.0M
[03/19 20:36:19    827s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1817.0MB).
[03/19 20:36:19    827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.124, MEM:1817.0M
[03/19 20:36:19    827s] TotalInstCnt at PhyDesignMc Initialization: 26,371
[03/19 20:36:19    827s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:47 mem=1817.0M
[03/19 20:36:19    827s] ### Creating RouteCongInterface, started
[03/19 20:36:19    827s] ### Creating LA Mngr. totSessionCpu=0:13:47 mem=1937.3M
[03/19 20:36:20    828s] ### Creating LA Mngr, finished. totSessionCpu=0:13:49 mem=1953.3M
[03/19 20:36:20    828s] ### Creating RouteCongInterface, finished
[03/19 20:36:20    828s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:36:20    828s] 
[03/19 20:36:20    828s] Creating Lib Analyzer ...
[03/19 20:36:20    828s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:36:20    828s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:36:20    828s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:36:20    828s] 
[03/19 20:36:21    829s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:50 mem=1953.3M
[03/19 20:36:21    829s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:50 mem=1953.3M
[03/19 20:36:21    829s] Creating Lib Analyzer, finished. 
[03/19 20:36:23    831s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/19 20:36:23    831s] **INFO: Disabling fanout fix in postRoute stage.
[03/19 20:36:23    831s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1972.4M
[03/19 20:36:23    831s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1972.4M
[03/19 20:36:24    832s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:36:24    832s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/19 20:36:24    832s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:36:24    832s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/19 20:36:24    832s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:36:24    832s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 20:36:25    833s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.35|   -80.52|       0|       0|       0|  60.92|          |         |
[03/19 20:36:25    833s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 20:36:25    833s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.35|   -80.52|       0|       0|       0|  60.92| 0:00:00.0|  1972.4M|
[03/19 20:36:25    833s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:36:25    833s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:36:25    833s] Layer 3 has 230 constrained nets 
[03/19 20:36:25    833s] Layer 7 has 44 constrained nets 
[03/19 20:36:25    833s] **** End NDR-Layer Usage Statistics ****
[03/19 20:36:25    833s] 
[03/19 20:36:25    833s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1972.4M) ***
[03/19 20:36:25    833s] 
[03/19 20:36:25    833s] Begin: glitch net info
[03/19 20:36:25    833s] glitch slack range: number of glitch nets
[03/19 20:36:25    833s] glitch slack < -0.32 : 0
[03/19 20:36:25    833s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:36:25    833s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:36:25    833s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:36:25    833s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:36:25    833s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:36:25    833s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:36:25    833s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:36:25    833s] -0.04 < glitch slack : 0
[03/19 20:36:25    833s] End: glitch net info
[03/19 20:36:25    833s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1953.3M
[03/19 20:36:25    833s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.106, MEM:1953.3M
[03/19 20:36:25    833s] TotalInstCnt at PhyDesignMc Destruction: 26,371
[03/19 20:36:25    833s] (I,S,L,T): WC_VIEW: 79.2186, 24.0737, 1.04995, 104.342
[03/19 20:36:25    833s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.7
[03/19 20:36:25    833s] *** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:13:53.7/0:14:57.3 (0.9), mem = 1953.3M
[03/19 20:36:25    833s] 
[03/19 20:36:25    833s] =============================================================================================
[03/19 20:36:25    833s]  Step TAT Report for DrvOpt #2
[03/19 20:36:25    833s] =============================================================================================
[03/19 20:36:25    833s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:36:25    833s] ---------------------------------------------------------------------------------------------
[03/19 20:36:25    833s] [ SlackTraversorInit     ]      1   0:00:00.6  (   8.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/19 20:36:25    833s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/19 20:36:25    833s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  30.3 % )     0:00:02.1 /  0:00:02.1    1.0
[03/19 20:36:25    833s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:36:25    833s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:36:25    833s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:01.3 /  0:00:01.3    1.0
[03/19 20:36:25    833s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/19 20:36:25    833s] [ DrvFindVioNets         ]      2   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:36:25    833s] [ DrvComputeSummary      ]      2   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:36:25    833s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[03/19 20:36:25    833s] [ MISC                   ]          0:00:02.9  (  41.7 % )     0:00:02.9 /  0:00:02.9    1.0
[03/19 20:36:25    833s] ---------------------------------------------------------------------------------------------
[03/19 20:36:25    833s]  DrvOpt #2 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[03/19 20:36:25    833s] ---------------------------------------------------------------------------------------------
[03/19 20:36:25    833s] 
[03/19 20:36:25    833s] drv optimizer changes nothing and skips refinePlace
[03/19 20:36:25    833s] End: GigaOpt DRV Optimization
[03/19 20:36:25    833s] **optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 1565.0M, totSessionCpu=0:13:54 **
[03/19 20:36:25    833s] *info:
[03/19 20:36:25    833s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 1891.29M).
[03/19 20:36:25    833s] Leakage Power Opt: resetting the buf/inv selection
[03/19 20:36:25    833s] ** Profile ** Start :  cpu=0:00:00.0, mem=1891.3M
[03/19 20:36:25    833s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1891.3M
[03/19 20:36:25    833s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:1891.3M
[03/19 20:36:25    833s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1891.3M
[03/19 20:36:26    834s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1901.3M
[03/19 20:36:26    834s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1901.3M
[03/19 20:36:26    834s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=1891.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.113  | -0.345  |
|           TNS (ns):| -80.524 | -52.628 | -27.895 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1901.3M
[03/19 20:36:26    834s] **optDesign ... cpu = 0:00:51, real = 0:00:50, mem = 1565.7M, totSessionCpu=0:13:55 **
[03/19 20:36:27    835s]   DRV Snapshot: (REF)
[03/19 20:36:27    835s]          Tran DRV: 0
[03/19 20:36:27    835s]           Cap DRV: 0
[03/19 20:36:27    835s]        Fanout DRV: 0
[03/19 20:36:27    835s]            Glitch: 0
[03/19 20:36:27    835s]   Timing Snapshot: (REF)
[03/19 20:36:27    835s]      Weighted WNS: -0.137
[03/19 20:36:27    835s]       All  PG WNS: -0.346
[03/19 20:36:27    835s]       High PG WNS: -0.113
[03/19 20:36:27    835s]       All  PG TNS: -80.520
[03/19 20:36:27    835s]       High PG TNS: -52.625
[03/19 20:36:27    835s]    Category Slack: { [L, -0.346] [H, -0.113] }
[03/19 20:36:27    835s] 
[03/19 20:36:27    835s] Running postRoute recovery in preEcoRoute mode
[03/19 20:36:27    835s] **optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1549.4M, totSessionCpu=0:13:56 **
[03/19 20:36:28    836s]   DRV Snapshot: (TGT)
[03/19 20:36:28    836s]          Tran DRV: 0
[03/19 20:36:28    836s]           Cap DRV: 0
[03/19 20:36:28    836s]        Fanout DRV: 0
[03/19 20:36:28    836s]            Glitch: 0
[03/19 20:36:28    836s] Checking DRV degradation...
[03/19 20:36:28    836s] 
[03/19 20:36:28    836s] Recovery Manager:
[03/19 20:36:28    836s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:36:28    836s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:36:28    836s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:36:28    836s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:36:28    836s] 
[03/19 20:36:28    836s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/19 20:36:28    836s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1881.75M, totSessionCpu=0:13:56).
[03/19 20:36:28    836s] **optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1550.2M, totSessionCpu=0:13:56 **
[03/19 20:36:28    836s] 
[03/19 20:36:28    836s]   DRV Snapshot: (REF)
[03/19 20:36:28    836s]          Tran DRV: 0
[03/19 20:36:28    836s]           Cap DRV: 0
[03/19 20:36:28    836s]        Fanout DRV: 0
[03/19 20:36:28    836s]            Glitch: 0
[03/19 20:36:28    836s] Skipping post route harden opt
[03/19 20:36:28    836s] ** Profile ** Start :  cpu=0:00:00.0, mem=1881.8M
[03/19 20:36:28    836s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1881.8M
[03/19 20:36:28    836s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.084, MEM:1881.8M
[03/19 20:36:28    836s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1881.8M
[03/19 20:36:29    837s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1891.8M
[03/19 20:36:29    837s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1891.8M
[03/19 20:36:29    837s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.113  | -0.345  |
|           TNS (ns):| -80.524 | -52.628 | -27.895 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1891.8M
[03/19 20:36:29    837s] **optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 1550.4M, totSessionCpu=0:13:58 **
[03/19 20:36:29    837s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:36:29    837s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1881.8M
[03/19 20:36:29    837s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1881.8M
[03/19 20:36:29    837s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1881.8M
[03/19 20:36:29    837s] z: 2, totalTracks: 1
[03/19 20:36:29    837s] z: 4, totalTracks: 1
[03/19 20:36:29    837s] z: 6, totalTracks: 1
[03/19 20:36:29    837s] z: 8, totalTracks: 1
[03/19 20:36:29    837s] #spOpts: N=65 
[03/19 20:36:29    837s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1881.8M
[03/19 20:36:29    837s] Info: 28 insts are soft-fixed.
[03/19 20:36:29    837s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.087, MEM:1881.8M
[03/19 20:36:29    837s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1881.8MB).
[03/19 20:36:29    837s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.129, MEM:1881.8M
[03/19 20:36:29    837s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.129, MEM:1881.8M
[03/19 20:36:29    837s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.5
[03/19 20:36:29    837s] OPERPROF:   Starting RefinePlace at level 2, MEM:1881.8M
[03/19 20:36:29    837s] *** Starting refinePlace (0:13:58 mem=1881.8M) ***
[03/19 20:36:29    837s] Total net bbox length = 3.779e+05 (1.626e+05 2.153e+05) (ext = 5.638e+03)
[03/19 20:36:29    837s] Info: 28 insts are soft-fixed.
[03/19 20:36:29    837s] 
[03/19 20:36:29    837s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:36:29    837s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:36:29    838s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1881.8M
[03/19 20:36:29    838s] Starting refinePlace ...
[03/19 20:36:30    838s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:36:30    838s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1885.2MB) @(0:13:58 - 0:13:58).
[03/19 20:36:30    838s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:36:30    838s] wireLenOptFixPriorityInst 6520 inst fixed
[03/19 20:36:30    838s] 
[03/19 20:36:30    838s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:36:30    838s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:36:30    838s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1885.2MB) @(0:13:58 - 0:13:59).
[03/19 20:36:30    838s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:36:30    838s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1885.2MB
[03/19 20:36:30    838s] Statistics of distance of Instance movement in refine placement:
[03/19 20:36:30    838s]   maximum (X+Y) =         0.00 um
[03/19 20:36:30    838s]   mean    (X+Y) =         0.00 um
[03/19 20:36:30    838s] Summary Report:
[03/19 20:36:30    838s] Instances move: 0 (out of 26304 movable)
[03/19 20:36:30    838s] Instances flipped: 0
[03/19 20:36:30    838s] Mean displacement: 0.00 um
[03/19 20:36:30    838s] Max displacement: 0.00 um 
[03/19 20:36:30    838s] Total instances moved : 0
[03/19 20:36:30    838s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.530, REAL:0.526, MEM:1885.2M
[03/19 20:36:30    838s] Total net bbox length = 3.779e+05 (1.626e+05 2.153e+05) (ext = 5.638e+03)
[03/19 20:36:30    838s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1885.2MB
[03/19 20:36:30    838s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1885.2MB) @(0:13:58 - 0:13:59).
[03/19 20:36:30    838s] *** Finished refinePlace (0:13:59 mem=1885.2M) ***
[03/19 20:36:30    838s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.5
[03/19 20:36:30    838s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.590, REAL:0.597, MEM:1885.2M
[03/19 20:36:30    838s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1885.2M
[03/19 20:36:30    838s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.102, MEM:1885.2M
[03/19 20:36:30    838s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.830, REAL:0.828, MEM:1885.2M
[03/19 20:36:30    838s] -routeWithEco false                       # bool, default=false
[03/19 20:36:30    838s] -routeWithEco true                        # bool, default=false, user setting
[03/19 20:36:30    838s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:36:30    838s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:36:30    838s] -routeWithTimingDriven false              # bool, default=false
[03/19 20:36:30    838s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:36:30    838s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/19 20:36:30    838s] Existing Dirty Nets : 0
[03/19 20:36:30    838s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/19 20:36:30    838s] Reset Dirty Nets : 0
[03/19 20:36:30    838s] 
[03/19 20:36:30    838s] globalDetailRoute
[03/19 20:36:30    838s] 
[03/19 20:36:30    838s] #setNanoRouteMode -drouteAutoStop true
[03/19 20:36:30    838s] #setNanoRouteMode -drouteFixAntenna true
[03/19 20:36:30    838s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/19 20:36:30    838s] #setNanoRouteMode -routeSelectedNetOnly false
[03/19 20:36:30    838s] #setNanoRouteMode -routeWithEco true
[03/19 20:36:30    838s] #setNanoRouteMode -routeWithSiDriven false
[03/19 20:36:30    838s] ### Time Record (globalDetailRoute) is installed.
[03/19 20:36:30    838s] #Start globalDetailRoute on Sun Mar 19 20:36:30 2023
[03/19 20:36:30    838s] #
[03/19 20:36:30    838s] ### Time Record (Pre Callback) is installed.
[03/19 20:36:30    838s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27479 access done (mem: 1885.176M)
[03/19 20:36:30    838s] ### Time Record (Pre Callback) is uninstalled.
[03/19 20:36:30    838s] ### Time Record (DB Import) is installed.
[03/19 20:36:30    838s] ### Time Record (Timing Data Generation) is installed.
[03/19 20:36:30    838s] ### Time Record (Timing Data Generation) is uninstalled.
[03/19 20:36:31    839s] ### Net info: total nets: 27595
[03/19 20:36:31    839s] ### Net info: dirty nets: 0
[03/19 20:36:31    839s] ### Net info: marked as disconnected nets: 0
[03/19 20:36:31    839s] #num needed restored net=0
[03/19 20:36:31    839s] #need_extraction net=0 (total=27595)
[03/19 20:36:31    839s] ### Net info: fully routed nets: 27479
[03/19 20:36:31    839s] ### Net info: trivial (< 2 pins) nets: 116
[03/19 20:36:31    839s] ### Net info: unrouted nets: 0
[03/19 20:36:31    839s] ### Net info: re-extraction nets: 0
[03/19 20:36:31    839s] ### Net info: ignored nets: 0
[03/19 20:36:31    839s] ### Net info: skip routing nets: 0
[03/19 20:36:32    840s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/19 20:36:32    840s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/19 20:36:32    840s] ### Time Record (DB Import) is uninstalled.
[03/19 20:36:32    840s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/19 20:36:32    840s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/19 20:36:32    840s] #       d2857f6f1197a5e9dbbec3bd87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/19 20:36:32    840s] #       54f5f0fafb121fcbd56eff0b54242e4d1b9ca02c3a7f6ffce393fae03c0517e3f5febf7e
[03/19 20:36:32    840s] #       83ca1272f93aca2e6dd7c4714e17147def283b755d3b8a18552611cb249a3e768355887e
[03/19 20:36:32    840s] #       788c62d6487ac94f44416b4328723343dd5433e2b8484385e2345442a7760023b915ac34
[03/19 20:36:32    840s] #       e9320b90b8b9f3b5bf4d6f0a5b9a74e59c112c4fb92f9e077cce61
[03/19 20:36:32    840s] #
[03/19 20:36:32    840s] #Skip comparing routing design signature in db-snapshot flow
[03/19 20:36:32    840s] #RTESIG:78da8d914d6bc24010863df7570cab87146abaef7e6436d782d7b6887a95886b11a281dd
[03/19 20:36:32    840s] #       cda1ffde20855e4236737d1f661ede59ae0e9b2d09d425781d25f311f4b95512d0722d95
[03/19 20:36:32    840s] #       e477d4c721da7f8897e5eaeb7b07d4242e4d1bbda022f9706fc2ef1bf5d1078a3ea5ebfd
[03/19 20:36:32    840s] #       e7f50f548e50cae7507169bb268d73da500abda7e2d475ed28625595451c9368fad40d56
[03/19 20:36:32    840s] #       31852118c59c95f4949f5805ad2dc1947686baad67ac6393878ce23c5441e77a4065ccff
[03/19 20:36:32    840s] #       7f269a00235b2a9cb4792b0790b8f9f3b5bf654ebacae64fce69cbf194fbe201055cdb14
[03/19 20:36:32    840s] #
[03/19 20:36:32    840s] ### Time Record (Global Routing) is installed.
[03/19 20:36:32    840s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:36:32    840s] ### Time Record (Data Preparation) is installed.
[03/19 20:36:32    840s] #Start routing data preparation on Sun Mar 19 20:36:32 2023
[03/19 20:36:32    840s] #
[03/19 20:36:32    840s] #Minimum voltage of a net in the design = 0.000.
[03/19 20:36:32    840s] #Maximum voltage of a net in the design = 1.100.
[03/19 20:36:32    840s] #Voltage range [0.000 - 1.100] has 27593 nets.
[03/19 20:36:32    840s] #Voltage range [0.900 - 1.100] has 1 net.
[03/19 20:36:32    840s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 20:36:32    840s] ### Time Record (Cell Pin Access) is installed.
[03/19 20:36:32    840s] #Initial pin access analysis.
[03/19 20:36:32    840s] #Detail pin access analysis.
[03/19 20:36:32    840s] ### Time Record (Cell Pin Access) is uninstalled.
[03/19 20:36:33    841s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/19 20:36:33    841s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:36:33    841s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:36:33    841s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:36:33    841s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:36:33    841s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:36:33    841s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:36:33    841s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:36:33    841s] #Regenerating Ggrids automatically.
[03/19 20:36:33    841s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/19 20:36:33    841s] #Using automatically generated G-grids.
[03/19 20:36:34    842s] #Done routing data preparation.
[03/19 20:36:34    842s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1508.39 (MB), peak = 1674.36 (MB)
[03/19 20:36:34    842s] ### Time Record (Data Preparation) is uninstalled.
[03/19 20:36:34    842s] ### Time Record (Special Wire Merging) is installed.
[03/19 20:36:34    842s] #Merging special wires: starts on Sun Mar 19 20:36:34 2023 with memory = 1508.63 (MB), peak = 1674.36 (MB)
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/19 20:36:34    842s] ### Time Record (Special Wire Merging) is uninstalled.
[03/19 20:36:34    842s] #Found 0 nets for post-route si or timing fixing.
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] #Finished routing data preparation on Sun Mar 19 20:36:34 2023
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] #Cpu time = 00:00:02
[03/19 20:36:34    842s] #Elapsed time = 00:00:02
[03/19 20:36:34    842s] #Increased memory = 5.91 (MB)
[03/19 20:36:34    842s] #Total memory = 1508.63 (MB)
[03/19 20:36:34    842s] #Peak memory = 1674.36 (MB)
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] ### Time Record (Global Routing) is installed.
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] #Start global routing on Sun Mar 19 20:36:34 2023
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] #Start global routing initialization on Sun Mar 19 20:36:34 2023
[03/19 20:36:34    842s] #
[03/19 20:36:34    842s] #WARNING (NRGR-22) Design is already detail routed.
[03/19 20:36:34    842s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:36:34    842s] ### Time Record (Track Assignment) is installed.
[03/19 20:36:34    843s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:36:35    843s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/19 20:36:35    843s] #Cpu time = 00:00:03
[03/19 20:36:35    843s] #Elapsed time = 00:00:03
[03/19 20:36:35    843s] #Increased memory = 5.91 (MB)
[03/19 20:36:35    843s] #Total memory = 1508.63 (MB)
[03/19 20:36:35    843s] #Peak memory = 1674.36 (MB)
[03/19 20:36:35    843s] ### Time Record (Detail Routing) is installed.
[03/19 20:36:35    843s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:36:36    844s] #
[03/19 20:36:36    844s] #Start Detail Routing..
[03/19 20:36:36    844s] #start initial detail routing ...
[03/19 20:36:36    844s] ### Design has 0 dirty nets, has valid drcs
[03/19 20:36:37    845s] #   number of violations = 0
[03/19 20:36:37    845s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1510.46 (MB), peak = 1674.36 (MB)
[03/19 20:36:37    845s] #Complete Detail Routing.
[03/19 20:36:37    845s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:36:37    845s] #Total wire length = 481036 um.
[03/19 20:36:37    845s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M1 = 5916 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M2 = 157792 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M3 = 184384 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M4 = 115581 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M7 = 2717 um.
[03/19 20:36:37    845s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:36:37    845s] #Total number of vias = 180400
[03/19 20:36:37    845s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:36:37    845s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:36:37    845s] #Up-Via Summary (total 180400):
[03/19 20:36:37    845s] #                   single-cut          multi-cut      Total
[03/19 20:36:37    845s] #-----------------------------------------------------------
[03/19 20:36:37    845s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:36:37    845s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:36:37    845s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:36:37    845s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:36:37    845s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:36:37    845s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:36:37    845s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:36:37    845s] #-----------------------------------------------------------
[03/19 20:36:37    845s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:36:37    845s] #
[03/19 20:36:37    845s] #Total number of DRC violations = 0
[03/19 20:36:37    846s] ### Time Record (Detail Routing) is uninstalled.
[03/19 20:36:37    846s] #Cpu time = 00:00:03
[03/19 20:36:37    846s] #Elapsed time = 00:00:03
[03/19 20:36:37    846s] #Increased memory = 0.10 (MB)
[03/19 20:36:37    846s] #Total memory = 1508.73 (MB)
[03/19 20:36:37    846s] #Peak memory = 1674.36 (MB)
[03/19 20:36:37    846s] ### Time Record (Antenna Fixing) is installed.
[03/19 20:36:38    846s] #
[03/19 20:36:38    846s] #start routing for process antenna violation fix ...
[03/19 20:36:38    846s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:36:39    848s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1511.56 (MB), peak = 1674.36 (MB)
[03/19 20:36:39    848s] #
[03/19 20:36:39    848s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:36:39    848s] #Total wire length = 481036 um.
[03/19 20:36:39    848s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M1 = 5916 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M2 = 157792 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M3 = 184384 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M4 = 115581 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M7 = 2717 um.
[03/19 20:36:39    848s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:36:39    848s] #Total number of vias = 180400
[03/19 20:36:39    848s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:36:39    848s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:36:39    848s] #Up-Via Summary (total 180400):
[03/19 20:36:39    848s] #                   single-cut          multi-cut      Total
[03/19 20:36:39    848s] #-----------------------------------------------------------
[03/19 20:36:39    848s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:36:39    848s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:36:39    848s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:36:39    848s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:36:39    848s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:36:39    848s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:36:39    848s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:36:39    848s] #-----------------------------------------------------------
[03/19 20:36:39    848s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:36:39    848s] #
[03/19 20:36:39    848s] #Total number of DRC violations = 0
[03/19 20:36:39    848s] #Total number of net violated process antenna rule = 4
[03/19 20:36:39    848s] #
[03/19 20:36:40    848s] #
[03/19 20:36:40    848s] #Total number of nets with non-default rule or having extra spacing = 251
[03/19 20:36:40    848s] #Total wire length = 481036 um.
[03/19 20:36:40    848s] #Total half perimeter of net bounding box = 411849 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M1 = 5916 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M2 = 157792 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M3 = 184384 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M4 = 115581 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M6 = 1222 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M7 = 2717 um.
[03/19 20:36:40    848s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:36:40    848s] #Total number of vias = 180400
[03/19 20:36:40    848s] #Total number of multi-cut vias = 112209 ( 62.2%)
[03/19 20:36:40    848s] #Total number of single cut vias = 68191 ( 37.8%)
[03/19 20:36:40    848s] #Up-Via Summary (total 180400):
[03/19 20:36:40    848s] #                   single-cut          multi-cut      Total
[03/19 20:36:40    848s] #-----------------------------------------------------------
[03/19 20:36:40    848s] # M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
[03/19 20:36:40    848s] # M2              4195 (  6.1%)     64471 ( 93.9%)      68666
[03/19 20:36:40    848s] # M3               705 (  4.3%)     15785 ( 95.7%)      16490
[03/19 20:36:40    848s] # M4                30 (  3.8%)       754 ( 96.2%)        784
[03/19 20:36:40    848s] # M5                 2 (  0.6%)       315 ( 99.4%)        317
[03/19 20:36:40    848s] # M6                20 (  8.2%)       225 ( 91.8%)        245
[03/19 20:36:40    848s] # M7                14 (  6.4%)       204 ( 93.6%)        218
[03/19 20:36:40    848s] #-----------------------------------------------------------
[03/19 20:36:40    848s] #                68191 ( 37.8%)    112209 ( 62.2%)     180400 
[03/19 20:36:40    848s] #
[03/19 20:36:40    848s] #Total number of DRC violations = 0
[03/19 20:36:40    848s] #Total number of process antenna violations = 4
[03/19 20:36:40    848s] #
[03/19 20:36:40    848s] ### Time Record (Antenna Fixing) is uninstalled.
[03/19 20:36:40    848s] #detailRoute Statistics:
[03/19 20:36:40    848s] #Cpu time = 00:00:06
[03/19 20:36:40    848s] #Elapsed time = 00:00:06
[03/19 20:36:40    848s] #Increased memory = 3.10 (MB)
[03/19 20:36:40    848s] #Total memory = 1511.73 (MB)
[03/19 20:36:40    848s] #Peak memory = 1674.36 (MB)
[03/19 20:36:40    848s] #Skip updating routing design signature in db-snapshot flow
[03/19 20:36:40    848s] ### Time Record (DB Export) is installed.
[03/19 20:36:41    849s] ### Time Record (DB Export) is uninstalled.
[03/19 20:36:41    849s] ### Time Record (Post Callback) is installed.
[03/19 20:36:41    849s] ### Time Record (Post Callback) is uninstalled.
[03/19 20:36:41    849s] #
[03/19 20:36:41    849s] #globalDetailRoute statistics:
[03/19 20:36:41    849s] #Cpu time = 00:00:11
[03/19 20:36:41    849s] #Elapsed time = 00:00:11
[03/19 20:36:41    849s] #Increased memory = -63.47 (MB)
[03/19 20:36:41    849s] #Total memory = 1497.00 (MB)
[03/19 20:36:41    849s] #Peak memory = 1674.36 (MB)
[03/19 20:36:41    849s] #Number of warnings = 1
[03/19 20:36:41    849s] #Total number of warnings = 25
[03/19 20:36:41    849s] #Number of fails = 0
[03/19 20:36:41    849s] #Total number of fails = 0
[03/19 20:36:41    849s] #Complete globalDetailRoute on Sun Mar 19 20:36:41 2023
[03/19 20:36:41    849s] #
[03/19 20:36:41    849s] ### Time Record (globalDetailRoute) is uninstalled.
[03/19 20:36:41    849s] ### 
[03/19 20:36:41    849s] ###   Scalability Statistics
[03/19 20:36:41    849s] ### 
[03/19 20:36:41    849s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:36:41    849s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/19 20:36:41    849s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:36:41    849s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/19 20:36:41    849s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/19 20:36:41    849s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/19 20:36:41    849s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:36:41    849s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:36:41    849s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/19 20:36:41    849s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/19 20:36:41    849s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/19 20:36:41    849s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/19 20:36:41    849s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/19 20:36:41    849s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[03/19 20:36:41    849s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[03/19 20:36:41    849s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[03/19 20:36:41    849s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:36:41    849s] ### 
[03/19 20:36:41    849s] **optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1496.5M, totSessionCpu=0:14:10 **
[03/19 20:36:41    849s] -routeWithEco false                       # bool, default=false
[03/19 20:36:41    849s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:36:41    849s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:36:41    849s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:36:41    849s] New Signature Flow (restoreNanoRouteOptions) ....
[03/19 20:36:41    849s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:36:41    849s] Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:36:41    849s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:36:41    849s] RC Extraction called in multi-corner(2) mode.
[03/19 20:36:41    849s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:36:41    849s] Process corner(s) are loaded.
[03/19 20:36:41    849s]  Corner: Cmax
[03/19 20:36:41    849s]  Corner: Cmin
[03/19 20:36:41    849s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:36:41    849s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:36:41    849s]       RC Corner Indexes            0       1   
[03/19 20:36:41    849s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:36:41    849s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:36:41    849s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:36:41    849s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:36:41    849s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:36:41    849s] Shrink Factor                : 1.00000
[03/19 20:36:42    850s] LayerId::1 widthSet size::4
[03/19 20:36:42    850s] LayerId::2 widthSet size::4
[03/19 20:36:42    850s] LayerId::3 widthSet size::4
[03/19 20:36:42    850s] LayerId::4 widthSet size::4
[03/19 20:36:42    850s] LayerId::5 widthSet size::4
[03/19 20:36:42    850s] LayerId::6 widthSet size::4
[03/19 20:36:42    850s] LayerId::7 widthSet size::4
[03/19 20:36:42    850s] LayerId::8 widthSet size::4
[03/19 20:36:42    850s] Initializing multi-corner capacitance tables ... 
[03/19 20:36:42    850s] Initializing multi-corner resistance tables ...
[03/19 20:36:42    850s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:36:42    850s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1886.2M)
[03/19 20:36:42    850s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:36:43    851s] Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1951.9M)
[03/19 20:36:43    851s] Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1951.9M)
[03/19 20:36:43    851s] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1951.9M)
[03/19 20:36:43    851s] Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1951.9M)
[03/19 20:36:43    852s] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1951.9M)
[03/19 20:36:44    852s] Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1951.9M)
[03/19 20:36:44    852s] Extracted 70.0007% (CPU Time= 0:00:02.3  MEM= 1955.9M)
[03/19 20:36:44    853s] Extracted 80.0007% (CPU Time= 0:00:02.7  MEM= 1955.9M)
[03/19 20:36:45    854s] Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1955.9M)
[03/19 20:36:46    854s] Extracted 100% (CPU Time= 0:00:04.5  MEM= 1955.9M)
[03/19 20:36:46    854s] Number of Extracted Resistors     : 464391
[03/19 20:36:46    854s] Number of Extracted Ground Cap.   : 461391
[03/19 20:36:46    854s] Number of Extracted Coupling Cap. : 737044
[03/19 20:36:46    854s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1924.594M)
[03/19 20:36:46    854s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:36:46    854s]  Corner: Cmax
[03/19 20:36:46    854s]  Corner: Cmin
[03/19 20:36:46    854s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1924.6M)
[03/19 20:36:46    854s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:36:47    855s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27479 access done (mem: 1924.594M)
[03/19 20:36:47    855s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1924.594M)
[03/19 20:36:47    855s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1924.594M)
[03/19 20:36:47    855s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:36:47    856s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 1924.594M)
[03/19 20:36:47    856s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:00.0, current mem=1924.594M)
[03/19 20:36:47    856s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1924.594M)
[03/19 20:36:48    856s] **optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 1450.3M, totSessionCpu=0:14:17 **
[03/19 20:36:48    856s] Starting delay calculation for Setup views
[03/19 20:36:48    856s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:36:48    857s] #################################################################################
[03/19 20:36:48    857s] # Design Stage: PostRoute
[03/19 20:36:48    857s] # Design Name: fullchip
[03/19 20:36:48    857s] # Design Mode: 65nm
[03/19 20:36:48    857s] # Analysis Mode: MMMC OCV 
[03/19 20:36:48    857s] # Parasitics Mode: SPEF/RCDB
[03/19 20:36:48    857s] # Signoff Settings: SI On 
[03/19 20:36:48    857s] #################################################################################
[03/19 20:36:49    858s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:36:49    858s] Setting infinite Tws ...
[03/19 20:36:49    858s] First Iteration Infinite Tw... 
[03/19 20:36:49    858s] Calculate early delays in OCV mode...
[03/19 20:36:49    858s] Calculate late delays in OCV mode...
[03/19 20:36:49    858s] Topological Sorting (REAL = 0:00:00.0, MEM = 1869.4M, InitMEM = 1865.4M)
[03/19 20:36:49    858s] Start delay calculation (fullDC) (1 T). (MEM=1869.45)
[03/19 20:36:49    858s] LayerId::1 widthSet size::4
[03/19 20:36:49    858s] LayerId::2 widthSet size::4
[03/19 20:36:49    858s] LayerId::3 widthSet size::4
[03/19 20:36:49    858s] LayerId::4 widthSet size::4
[03/19 20:36:49    858s] LayerId::5 widthSet size::4
[03/19 20:36:49    858s] LayerId::6 widthSet size::4
[03/19 20:36:49    858s] LayerId::7 widthSet size::4
[03/19 20:36:49    858s] LayerId::8 widthSet size::4
[03/19 20:36:49    858s] Initializing multi-corner capacitance tables ... 
[03/19 20:36:49    858s] Initializing multi-corner resistance tables ...
[03/19 20:36:50    858s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:36:50    859s] End AAE Lib Interpolated Model. (MEM=1881.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:36:50    859s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1881.055M)
[03/19 20:36:50    859s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1881.1M)
[03/19 20:36:57    866s] Total number of fetched objects 27496
[03/19 20:36:57    866s] AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
[03/19 20:36:57    866s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/19 20:36:57    866s] End delay calculation. (MEM=1928.74 CPU=0:00:07.1 REAL=0:00:07.0)
[03/19 20:36:57    866s] End delay calculation (fullDC). (MEM=1928.74 CPU=0:00:08.4 REAL=0:00:08.0)
[03/19 20:36:57    866s] *** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1928.7M) ***
[03/19 20:36:59    868s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1928.7M)
[03/19 20:36:59    868s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:36:59    868s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1928.7M)
[03/19 20:36:59    868s] Starting SI iteration 2
[03/19 20:37:00    868s] Calculate early delays in OCV mode...
[03/19 20:37:00    868s] Calculate late delays in OCV mode...
[03/19 20:37:00    868s] Start delay calculation (fullDC) (1 T). (MEM=1888.86)
[03/19 20:37:00    868s] End AAE Lib Interpolated Model. (MEM=1888.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:02    870s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:37:02    870s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
[03/19 20:37:02    870s] Total number of fetched objects 27496
[03/19 20:37:02    870s] AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
[03/19 20:37:02    870s] End delay calculation. (MEM=1895.01 CPU=0:00:01.9 REAL=0:00:02.0)
[03/19 20:37:02    870s] End delay calculation (fullDC). (MEM=1895.01 CPU=0:00:02.1 REAL=0:00:02.0)
[03/19 20:37:02    870s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1895.0M) ***
[03/19 20:37:04    873s] *** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:14:33 mem=1895.0M)
[03/19 20:37:04    873s] End AAE Lib Interpolated Model. (MEM=1895.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:04    873s] ** Profile ** Start :  cpu=0:00:00.0, mem=1895.0M
[03/19 20:37:04    873s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1895.0M
[03/19 20:37:04    873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.128, MEM:1895.0M
[03/19 20:37:04    873s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1895.0M
[03/19 20:37:05    873s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1895.0M
[03/19 20:37:05    874s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1910.3M
[03/19 20:37:05    874s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.630 | -52.717 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1910.3M
[03/19 20:37:05    874s] **optDesign ... cpu = 0:01:30, real = 0:01:29, mem = 1536.7M, totSessionCpu=0:14:34 **
[03/19 20:37:05    874s] **optDesign ... cpu = 0:01:30, real = 0:01:29, mem = 1536.7M, totSessionCpu=0:14:34 **
[03/19 20:37:05    874s] Executing marking Critical Nets1
[03/19 20:37:05    874s] Latch borrow mode reset to max_borrow
[03/19 20:37:07    875s] <optDesign CMD> Restore Using all VT Cells
[03/19 20:37:07    875s] cleaningup cpe interface
[03/19 20:37:07    875s] Reported timing to dir ./timingReports
[03/19 20:37:07    875s] **optDesign ... cpu = 0:01:32, real = 0:01:31, mem = 1526.1M, totSessionCpu=0:14:36 **
[03/19 20:37:07    875s] End AAE Lib Interpolated Model. (MEM=1872.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:07    875s] Begin: glitch net info
[03/19 20:37:07    875s] glitch slack range: number of glitch nets
[03/19 20:37:07    875s] glitch slack < -0.32 : 0
[03/19 20:37:07    875s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:37:07    875s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:37:07    875s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:37:07    875s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:37:07    875s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:37:07    875s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:37:07    875s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:37:07    875s] -0.04 < glitch slack : 0
[03/19 20:37:07    875s] End: glitch net info
[03/19 20:37:07    875s] ** Profile ** Start :  cpu=0:00:00.0, mem=1872.3M
[03/19 20:37:07    876s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1872.3M
[03/19 20:37:07    876s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.085, MEM:1872.3M
[03/19 20:37:07    876s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1872.3M
[03/19 20:37:07    876s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1882.3M
[03/19 20:37:08    876s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=1874.3M
[03/19 20:37:10    878s] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1872.3M
[03/19 20:37:10    878s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.630 | -52.717 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1872.3M
[03/19 20:37:10    878s] **optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 1524.4M, totSessionCpu=0:14:38 **
[03/19 20:37:10    878s]  ReSet Options after AAE Based Opt flow 
[03/19 20:37:10    878s] *** Finished optDesign ***
[03/19 20:37:10    878s] cleaningup cpe interface
[03/19 20:37:10    878s] cleaningup cpe interface
[03/19 20:37:10    878s] Info: pop threads available for lower-level modules during optimization.
[03/19 20:37:10    878s] Deleting Lib Analyzer.
[03/19 20:37:10    878s] Info: Destroy the CCOpt slew target map.
[03/19 20:37:10    878s] clean pInstBBox. size 0
[03/19 20:37:10    878s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/19 20:37:10    878s] All LLGs are deleted
[03/19 20:37:10    878s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1872.3M
[03/19 20:37:10    878s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1870.1M
[03/19 20:37:10    878s] 
[03/19 20:37:10    878s] =============================================================================================
[03/19 20:37:10    878s]  Final TAT Report for optDesign
[03/19 20:37:10    878s] =============================================================================================
[03/19 20:37:10    878s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:37:10    878s] ---------------------------------------------------------------------------------------------
[03/19 20:37:10    878s] [ DrvOpt                 ]      1   0:00:07.0  (   7.5 % )     0:00:07.0 /  0:00:07.0    1.0
[03/19 20:37:10    878s] [ ClockDrv               ]      1   0:00:04.2  (   4.4 % )     0:00:04.2 /  0:00:04.1    1.0
[03/19 20:37:10    878s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:37:10    878s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.0
[03/19 20:37:10    878s] [ RefinePlace            ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/19 20:37:10    878s] [ EcoRoute               ]      1   0:00:11.1  (  11.8 % )     0:00:11.1 /  0:00:11.1    1.0
[03/19 20:37:10    878s] [ ExtractRC              ]      2   0:00:12.7  (  13.6 % )     0:00:12.7 /  0:00:13.7    1.1
[03/19 20:37:10    878s] [ TimingUpdate           ]     12   0:00:07.3  (   7.8 % )     0:00:34.9 /  0:00:35.1    1.0
[03/19 20:37:10    878s] [ FullDelayCalc          ]      2   0:00:27.6  (  29.5 % )     0:00:27.6 /  0:00:27.8    1.0
[03/19 20:37:10    878s] [ OptSummaryReport       ]      5   0:00:00.8  (   0.8 % )     0:00:07.6 /  0:00:06.5    0.9
[03/19 20:37:10    878s] [ TimingReport           ]      5   0:00:02.3  (   2.5 % )     0:00:02.3 /  0:00:02.3    1.0
[03/19 20:37:10    878s] [ DrvReport              ]      5   0:00:04.1  (   4.4 % )     0:00:04.1 /  0:00:03.0    0.7
[03/19 20:37:10    878s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:37:10    878s] [ PropagateActivity      ]      1   0:00:01.6  (   1.7 % )     0:00:01.6 /  0:00:01.6    1.0
[03/19 20:37:10    878s] [ MISC                   ]          0:00:13.5  (  14.4 % )     0:00:13.5 /  0:00:13.5    1.0
[03/19 20:37:10    878s] ---------------------------------------------------------------------------------------------
[03/19 20:37:10    878s]  optDesign TOTAL                    0:01:33.6  ( 100.0 % )     0:01:33.6 /  0:01:33.7    1.0
[03/19 20:37:10    878s] ---------------------------------------------------------------------------------------------
[03/19 20:37:10    878s] 
[03/19 20:37:10    878s] Deleting Cell Server ...
[03/19 20:37:10    878s] <CMD> optDesign -postRoute -inc
[03/19 20:37:10    878s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1446.4M, totSessionCpu=0:14:38 **
[03/19 20:37:10    878s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/19 20:37:10    878s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/19 20:37:11    878s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:37:11    878s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:37:11    878s] Summary for sequential cells identification: 
[03/19 20:37:11    878s]   Identified SBFF number: 199
[03/19 20:37:11    878s]   Identified MBFF number: 0
[03/19 20:37:11    878s]   Identified SB Latch number: 0
[03/19 20:37:11    878s]   Identified MB Latch number: 0
[03/19 20:37:11    878s]   Not identified SBFF number: 0
[03/19 20:37:11    878s]   Not identified MBFF number: 0
[03/19 20:37:11    878s]   Not identified SB Latch number: 0
[03/19 20:37:11    878s]   Not identified MB Latch number: 0
[03/19 20:37:11    878s]   Number of sequential cells which are not FFs: 104
[03/19 20:37:11    878s]  Visiting view : WC_VIEW
[03/19 20:37:11    878s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/19 20:37:11    878s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:37:11    878s]  Visiting view : BC_VIEW
[03/19 20:37:11    878s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/19 20:37:11    878s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:37:11    878s]  Setting StdDelay to 14.50
[03/19 20:37:11    878s] Creating Cell Server, finished. 
[03/19 20:37:11    878s] 
[03/19 20:37:11    878s] Need call spDPlaceInit before registerPrioInstLoc.
[03/19 20:37:11    878s] GigaOpt running with 1 threads.
[03/19 20:37:11    878s] Info: 1 threads available for lower-level modules during optimization.
[03/19 20:37:11    878s] OPERPROF: Starting DPlace-Init at level 1, MEM:1818.1M
[03/19 20:37:11    878s] z: 2, totalTracks: 1
[03/19 20:37:11    878s] z: 4, totalTracks: 1
[03/19 20:37:11    878s] z: 6, totalTracks: 1
[03/19 20:37:11    878s] z: 8, totalTracks: 1
[03/19 20:37:11    878s] #spOpts: N=65 mergeVia=F 
[03/19 20:37:11    878s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1818.1M
[03/19 20:37:11    878s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1818.1M
[03/19 20:37:11    878s] Core basic site is core
[03/19 20:37:11    878s] SiteArray: non-trimmed site array dimensions = 252 x 2269
[03/19 20:37:11    878s] SiteArray: use 2,322,432 bytes
[03/19 20:37:11    878s] SiteArray: current memory after site array memory allocation 1820.3M
[03/19 20:37:11    878s] SiteArray: FP blocked sites are writable
[03/19 20:37:11    878s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 20:37:11    878s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1820.3M
[03/19 20:37:11    878s] Process 2281 wires and vias for routing blockage and capacity analysis
[03/19 20:37:11    878s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1820.3M
[03/19 20:37:11    878s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.088, MEM:1820.3M
[03/19 20:37:11    878s] OPERPROF:     Starting CMU at level 3, MEM:1820.3M
[03/19 20:37:11    878s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1820.3M
[03/19 20:37:11    878s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1820.3M
[03/19 20:37:11    878s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1820.3MB).
[03/19 20:37:11    878s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.141, MEM:1820.3M
[03/19 20:37:11    878s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:37:11    878s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/19 20:37:11    878s] 	Cell FILL1_LL, site bcore.
[03/19 20:37:11    878s] 	Cell FILL_NW_HH, site bcore.
[03/19 20:37:11    878s] 	Cell FILL_NW_LL, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHCD1, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHCD2, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHCD4, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHCD8, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHD1, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHD2, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHD4, site bcore.
[03/19 20:37:11    878s] 	Cell LVLLHD8, site bcore.
[03/19 20:37:11    878s] .
[03/19 20:37:11    878s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1820.3M
[03/19 20:37:11    878s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.107, MEM:1820.3M
[03/19 20:37:11    879s] 
[03/19 20:37:11    879s] Creating Lib Analyzer ...
[03/19 20:37:11    879s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:37:11    879s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:37:11    879s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:37:11    879s] 
[03/19 20:37:12    880s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:40 mem=1842.3M
[03/19 20:37:12    880s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:40 mem=1842.3M
[03/19 20:37:12    880s] Creating Lib Analyzer, finished. 
[03/19 20:37:12    880s] Effort level <high> specified for reg2reg path_group
[03/19 20:37:14    882s]              0V	    VSS
[03/19 20:37:14    882s]            0.9V	    VDD
[03/19 20:37:16    884s] Processing average sequential pin duty cycle 
[03/19 20:37:16    884s] Processing average sequential pin duty cycle 
[03/19 20:37:16    884s] Initializing cpe interface
[03/19 20:37:18    886s] Processing average sequential pin duty cycle 
[03/19 20:37:21    889s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1520.5M, totSessionCpu=0:14:49 **
[03/19 20:37:21    889s] **INFO: DRVs not fixed with -incr option
[03/19 20:37:21    889s] Existing Dirty Nets : 0
[03/19 20:37:21    889s] New Signature Flow (optDesignCheckOptions) ....
[03/19 20:37:21    889s] #Taking db snapshot
[03/19 20:37:21    889s] #Taking db snapshot ... done
[03/19 20:37:21    889s] OPERPROF: Starting checkPlace at level 1, MEM:1878.9M
[03/19 20:37:21    889s] z: 2, totalTracks: 1
[03/19 20:37:21    889s] z: 4, totalTracks: 1
[03/19 20:37:21    889s] z: 6, totalTracks: 1
[03/19 20:37:21    889s] z: 8, totalTracks: 1
[03/19 20:37:21    889s] #spOpts: N=65 
[03/19 20:37:21    889s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1878.9M
[03/19 20:37:21    889s] Info: 28 insts are soft-fixed.
[03/19 20:37:22    889s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.076, MEM:1878.9M
[03/19 20:37:22    889s] Begin checking placement ... (start mem=1878.9M, init mem=1878.9M)
[03/19 20:37:22    889s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.080, REAL:0.078, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.013, MEM:1878.9M
[03/19 20:37:22    889s] *info: Placed = 26371          (Fixed = 95)
[03/19 20:37:22    889s] *info: Unplaced = 0           
[03/19 20:37:22    889s] Placement Density:60.89%(125403/205963)
[03/19 20:37:22    889s] Placement Density (including fixed std cells):60.89%(125403/205963)
[03/19 20:37:22    889s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1876.7M
[03/19 20:37:22    889s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1876.7M)
[03/19 20:37:22    889s] OPERPROF: Finished checkPlace at level 1, CPU:0.240, REAL:0.245, MEM:1876.7M
[03/19 20:37:22    889s]  Initial DC engine is -> aae
[03/19 20:37:22    889s]  
[03/19 20:37:22    889s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/19 20:37:22    889s]  
[03/19 20:37:22    889s]  
[03/19 20:37:22    889s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/19 20:37:22    889s]  
[03/19 20:37:22    889s] Reset EOS DB
[03/19 20:37:22    889s] Ignoring AAE DB Resetting ...
[03/19 20:37:22    889s]  Set Options for AAE Based Opt flow 
[03/19 20:37:22    889s] *** optDesign -postRoute ***
[03/19 20:37:22    889s] DRC Margin: user margin 0.0; extra margin 0
[03/19 20:37:22    889s] Setup Target Slack: user slack 0
[03/19 20:37:22    889s] Hold Target Slack: user slack 0
[03/19 20:37:22    889s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/19 20:37:22    889s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/19 20:37:22    889s] All LLGs are deleted
[03/19 20:37:22    889s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1876.7M
[03/19 20:37:22    889s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1876.7M
[03/19 20:37:22    889s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1876.7M
[03/19 20:37:22    889s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1876.7M
[03/19 20:37:22    889s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:1878.9M
[03/19 20:37:22    889s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.131, MEM:1878.9M
[03/19 20:37:22    890s] Include MVT Delays for Hold Opt
[03/19 20:37:22    890s] Deleting Cell Server ...
[03/19 20:37:22    890s] Deleting Lib Analyzer.
[03/19 20:37:22    890s] ** INFO : this run is activating 'postRoute' automaton
[03/19 20:37:22    890s] 
[03/19 20:37:22    890s] Power view               = WC_VIEW
[03/19 20:37:22    890s] Number of VT partitions  = 2
[03/19 20:37:22    890s] Standard cells in design = 811
[03/19 20:37:22    890s] Instances in design      = 26371
[03/19 20:37:22    890s] 
[03/19 20:37:22    890s] Instance distribution across the VT partitions:
[03/19 20:37:22    890s] 
[03/19 20:37:22    890s]  LVT : inst = 10871 (41.2%), cells = 335 (41.31%)
[03/19 20:37:22    890s]    Lib tcbn65gpluswc        : inst = 10871 (41.2%)
[03/19 20:37:22    890s] 
[03/19 20:37:22    890s]  HVT : inst = 15500 (58.8%), cells = 461 (56.84%)
[03/19 20:37:22    890s]    Lib tcbn65gpluswc        : inst = 15500 (58.8%)
[03/19 20:37:22    890s] 
[03/19 20:37:22    890s] Reporting took 0 sec
[03/19 20:37:22    890s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27479 access done (mem: 1878.934M)
[03/19 20:37:22    890s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:37:22    890s] Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:37:22    890s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:37:22    890s] RC Extraction called in multi-corner(2) mode.
[03/19 20:37:22    890s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:37:22    890s] Process corner(s) are loaded.
[03/19 20:37:22    890s]  Corner: Cmax
[03/19 20:37:22    890s]  Corner: Cmin
[03/19 20:37:22    890s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:37:22    890s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:37:22    890s]       RC Corner Indexes            0       1   
[03/19 20:37:22    890s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:37:22    890s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:37:22    890s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:37:22    890s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:37:22    890s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:37:22    890s] Shrink Factor                : 1.00000
[03/19 20:37:23    890s] LayerId::1 widthSet size::4
[03/19 20:37:23    890s] LayerId::2 widthSet size::4
[03/19 20:37:23    890s] LayerId::3 widthSet size::4
[03/19 20:37:23    890s] LayerId::4 widthSet size::4
[03/19 20:37:23    890s] LayerId::5 widthSet size::4
[03/19 20:37:23    890s] LayerId::6 widthSet size::4
[03/19 20:37:23    890s] LayerId::7 widthSet size::4
[03/19 20:37:23    890s] LayerId::8 widthSet size::4
[03/19 20:37:23    890s] Initializing multi-corner capacitance tables ... 
[03/19 20:37:23    890s] Initializing multi-corner resistance tables ...
[03/19 20:37:23    890s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:37:23    891s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1868.9M)
[03/19 20:37:23    891s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:37:23    891s] Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1934.6M)
[03/19 20:37:24    891s] Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1934.6M)
[03/19 20:37:24    891s] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1934.6M)
[03/19 20:37:24    892s] Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1934.6M)
[03/19 20:37:24    892s] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1934.6M)
[03/19 20:37:24    892s] Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1934.6M)
[03/19 20:37:25    892s] Extracted 70.0007% (CPU Time= 0:00:02.3  MEM= 1938.6M)
[03/19 20:37:25    893s] Extracted 80.0007% (CPU Time= 0:00:02.8  MEM= 1938.6M)
[03/19 20:37:26    894s] Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1938.6M)
[03/19 20:37:27    895s] Extracted 100% (CPU Time= 0:00:04.5  MEM= 1938.6M)
[03/19 20:37:27    895s] Number of Extracted Resistors     : 464391
[03/19 20:37:27    895s] Number of Extracted Ground Cap.   : 461391
[03/19 20:37:27    895s] Number of Extracted Coupling Cap. : 737044
[03/19 20:37:27    895s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1907.367M)
[03/19 20:37:27    895s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:37:27    895s]  Corner: Cmax
[03/19 20:37:27    895s]  Corner: Cmin
[03/19 20:37:27    895s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1907.4M)
[03/19 20:37:27    895s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:37:28    895s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27479 access done (mem: 1907.367M)
[03/19 20:37:28    895s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1907.367M)
[03/19 20:37:28    895s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1907.367M)
[03/19 20:37:28    895s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:37:28    896s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 1907.367M)
[03/19 20:37:28    896s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=1907.367M)
[03/19 20:37:28    896s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1907.367M)
[03/19 20:37:28    897s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1889.641M)
[03/19 20:37:28    897s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1889.6M)
[03/19 20:37:29    897s] LayerId::1 widthSet size::4
[03/19 20:37:29    897s] LayerId::2 widthSet size::4
[03/19 20:37:29    897s] LayerId::3 widthSet size::4
[03/19 20:37:29    897s] LayerId::4 widthSet size::4
[03/19 20:37:29    897s] LayerId::5 widthSet size::4
[03/19 20:37:29    897s] LayerId::6 widthSet size::4
[03/19 20:37:29    897s] LayerId::7 widthSet size::4
[03/19 20:37:29    897s] LayerId::8 widthSet size::4
[03/19 20:37:29    897s] Initializing multi-corner capacitance tables ... 
[03/19 20:37:29    897s] Initializing multi-corner resistance tables ...
[03/19 20:37:29    897s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295680 ; uaWl: 0.980617 ; uaWlH: 0.249616 ; aWlH: 0.014023 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:37:29    897s] End AAE Lib Interpolated Model. (MEM=1889.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:29    897s] **INFO: Starting Blocking QThread with 1 CPU
[03/19 20:37:29    897s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/19 20:37:29    897s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[03/19 20:37:29    897s] Starting delay calculation for Hold views
[03/19 20:37:29    897s] #################################################################################
[03/19 20:37:29    897s] # Design Stage: PostRoute
[03/19 20:37:29    897s] # Design Name: fullchip
[03/19 20:37:29    897s] # Design Mode: 65nm
[03/19 20:37:29    897s] # Analysis Mode: MMMC OCV 
[03/19 20:37:29    897s] # Parasitics Mode: SPEF/RCDB
[03/19 20:37:29    897s] # Signoff Settings: SI Off 
[03/19 20:37:29    897s] #################################################################################
[03/19 20:37:29    897s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:37:29    897s] Calculate late delays in OCV mode...
[03/19 20:37:29    897s] Calculate early delays in OCV mode...
[03/19 20:37:29    897s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/19 20:37:29    897s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/19 20:37:29    897s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/19 20:37:29    897s] End AAE Lib Interpolated Model. (MEM=18.3672 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:29    897s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:37:29    897s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27496. 
[03/19 20:37:29    897s] Total number of fetched objects 27496
[03/19 20:37:29    897s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/19 20:37:29    897s] End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
[03/19 20:37:29    897s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
[03/19 20:37:29    897s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 0.0M) ***
[03/19 20:37:29    897s] *** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:00:49.0 mem=0.0M)
[03/19 20:37:29    897s] Done building cte hold timing graph (HoldAware) cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:49.0 mem=0.0M ***
[03/19 20:37:29    897s] *** QThread HoldInit [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), mem = 0.0M
[03/19 20:37:29    897s] 
[03/19 20:37:29    897s] =============================================================================================
[03/19 20:37:29    897s]  Step TAT Report for QThreadWorker #1
[03/19 20:37:29    897s] =============================================================================================
[03/19 20:37:29    897s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:37:29    897s] ---------------------------------------------------------------------------------------------
[03/19 20:37:29    897s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:37:29    897s] [ TimingUpdate           ]      1   0:00:01.2  (  13.2 % )     0:00:06.5 /  0:00:06.6    1.0
[03/19 20:37:29    897s] [ FullDelayCalc          ]      1   0:00:05.4  (  60.6 % )     0:00:05.4 /  0:00:05.4    1.0
[03/19 20:37:29    897s] [ SlackTraversorInit     ]      1   0:00:00.6  (   7.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/19 20:37:29    897s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:37:29    897s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:37:29    897s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:37:29    897s] [ MISC                   ]          0:00:01.7  (  19.0 % )     0:00:01.7 /  0:00:01.7    1.0
[03/19 20:37:29    897s] ---------------------------------------------------------------------------------------------
[03/19 20:37:29    897s]  QThreadWorker #1 TOTAL             0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.9    1.0
[03/19 20:37:29    897s] ---------------------------------------------------------------------------------------------
[03/19 20:37:29    897s] 
[03/19 20:37:38    905s]  
_______________________________________________________________________
[03/19 20:37:39    906s] Starting delay calculation for Setup views
[03/19 20:37:39    906s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:37:39    907s] #################################################################################
[03/19 20:37:39    907s] # Design Stage: PostRoute
[03/19 20:37:39    907s] # Design Name: fullchip
[03/19 20:37:39    907s] # Design Mode: 65nm
[03/19 20:37:39    907s] # Analysis Mode: MMMC OCV 
[03/19 20:37:39    907s] # Parasitics Mode: SPEF/RCDB
[03/19 20:37:39    907s] # Signoff Settings: SI On 
[03/19 20:37:39    907s] #################################################################################
[03/19 20:37:40    907s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:37:40    907s] Setting infinite Tws ...
[03/19 20:37:40    907s] First Iteration Infinite Tw... 
[03/19 20:37:40    907s] Calculate early delays in OCV mode...
[03/19 20:37:40    907s] Calculate late delays in OCV mode...
[03/19 20:37:40    907s] Topological Sorting (REAL = 0:00:00.0, MEM = 1887.6M, InitMEM = 1887.6M)
[03/19 20:37:40    907s] Start delay calculation (fullDC) (1 T). (MEM=1887.64)
[03/19 20:37:40    907s] End AAE Lib Interpolated Model. (MEM=1899.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:48    915s] Total number of fetched objects 27496
[03/19 20:37:48    915s] AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
[03/19 20:37:48    915s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/19 20:37:48    915s] End delay calculation. (MEM=1946.93 CPU=0:00:07.2 REAL=0:00:07.0)
[03/19 20:37:48    915s] End delay calculation (fullDC). (MEM=1946.93 CPU=0:00:08.1 REAL=0:00:08.0)
[03/19 20:37:48    915s] *** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1946.9M) ***
[03/19 20:37:50    917s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1946.9M)
[03/19 20:37:50    917s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:37:50    917s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1946.9M)
[03/19 20:37:50    917s] 
[03/19 20:37:50    917s] Executing IPO callback for view pruning ..
[03/19 20:37:50    917s] Starting SI iteration 2
[03/19 20:37:50    917s] Calculate early delays in OCV mode...
[03/19 20:37:50    917s] Calculate late delays in OCV mode...
[03/19 20:37:50    917s] Start delay calculation (fullDC) (1 T). (MEM=1873.05)
[03/19 20:37:50    918s] End AAE Lib Interpolated Model. (MEM=1873.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:52    919s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:37:52    919s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
[03/19 20:37:52    919s] Total number of fetched objects 27496
[03/19 20:37:52    919s] AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
[03/19 20:37:52    919s] End delay calculation. (MEM=1879.2 CPU=0:00:01.9 REAL=0:00:02.0)
[03/19 20:37:52    919s] End delay calculation (fullDC). (MEM=1879.2 CPU=0:00:02.1 REAL=0:00:02.0)
[03/19 20:37:52    919s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1879.2M) ***
[03/19 20:37:54    921s] *** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:15:22 mem=1879.2M)
[03/19 20:37:54    921s] End AAE Lib Interpolated Model. (MEM=1879.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:54    921s] ** Profile ** Start :  cpu=0:00:00.0, mem=1879.2M
[03/19 20:37:54    921s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1879.2M
[03/19 20:37:54    921s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:1879.2M
[03/19 20:37:54    921s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1879.2M
[03/19 20:37:55    922s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1879.2M
[03/19 20:37:55    922s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1894.5M
[03/19 20:37:55    922s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.630 | -52.717 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1506.8M, totSessionCpu=0:15:23 **
[03/19 20:37:55    923s] Setting latch borrow mode to budget during optimization.
[03/19 20:37:57    925s] Info: Done creating the CCOpt slew target map.
[03/19 20:37:57    925s] *** Timing NOT met, worst failing slack is -0.346
[03/19 20:37:57    925s] *** Check timing (0:00:00.0)
[03/19 20:37:57    925s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:37:57    925s] optDesignOneStep: Power Flow
[03/19 20:37:57    925s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:37:57    925s] Begin: GigaOpt Optimization in WNS mode
[03/19 20:37:57    925s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/19 20:37:57    925s] Info: 230 clock nets excluded from IPO operation.
[03/19 20:37:57    925s] End AAE Lib Interpolated Model. (MEM=1856.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:37:57    925s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:25.2/0:16:29.6 (0.9), mem = 1856.5M
[03/19 20:37:57    925s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.8
[03/19 20:37:58    925s] (I,S,L,T): WC_VIEW: 79.2187, 24.0752, 1.04995, 104.344
[03/19 20:37:58    925s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:37:58    925s] ### Creating PhyDesignMc. totSessionCpu=0:15:25 mem=1856.5M
[03/19 20:37:58    925s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:37:58    925s] OPERPROF: Starting DPlace-Init at level 1, MEM:1856.5M
[03/19 20:37:58    925s] z: 2, totalTracks: 1
[03/19 20:37:58    925s] z: 4, totalTracks: 1
[03/19 20:37:58    925s] z: 6, totalTracks: 1
[03/19 20:37:58    925s] z: 8, totalTracks: 1
[03/19 20:37:58    925s] #spOpts: N=65 mergeVia=F 
[03/19 20:37:58    925s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1856.5M
[03/19 20:37:58    925s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1856.5M
[03/19 20:37:58    925s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1856.5MB).
[03/19 20:37:58    925s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1856.5M
[03/19 20:37:58    925s] TotalInstCnt at PhyDesignMc Initialization: 26,371
[03/19 20:37:58    925s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:26 mem=1856.5M
[03/19 20:37:58    925s] ### Creating RouteCongInterface, started
[03/19 20:37:58    925s] ### Creating LA Mngr. totSessionCpu=0:15:26 mem=1976.8M
[03/19 20:37:59    926s] ### Creating LA Mngr, finished. totSessionCpu=0:15:27 mem=1992.8M
[03/19 20:37:59    927s] ### Creating RouteCongInterface, finished
[03/19 20:37:59    927s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:37:59    927s] 
[03/19 20:37:59    927s] Creating Lib Analyzer ...
[03/19 20:37:59    927s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:37:59    927s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:37:59    927s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:37:59    927s] 
[03/19 20:38:00    928s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:28 mem=1992.8M
[03/19 20:38:00    928s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:28 mem=1992.8M
[03/19 20:38:00    928s] Creating Lib Analyzer, finished. 
[03/19 20:38:06    933s] *info: 230 clock nets excluded
[03/19 20:38:06    933s] *info: 2 special nets excluded.
[03/19 20:38:06    933s] *info: 116 no-driver nets excluded.
[03/19 20:38:09    936s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18060.4
[03/19 20:38:09    936s] PathGroup :  reg2reg  TargetSlack : 0 
[03/19 20:38:09    937s] ** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -80.626 Density 60.92
[03/19 20:38:09    937s] Optimizer WNS Pass 0
[03/19 20:38:09    937s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.713|
|HEPG      |-0.113|-52.713|
|All Paths |-0.346|-80.626|
+----------+------+-------+

[03/19 20:38:09    937s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2011.9M
[03/19 20:38:09    937s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2011.9M
[03/19 20:38:10    937s] Active Path Group: reg2reg  
[03/19 20:38:10    937s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:10    937s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:38:10    937s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:10    937s] |  -0.113|   -0.346| -52.713|  -80.626|    60.92%|   0:00:00.0| 2011.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:38:10    937s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:38:23    950s] |  -0.110|   -0.346| -53.301|  -81.214|    60.98%|   0:00:13.0| 2060.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:38:23    950s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/19 20:38:23    950s] Starting generalSmallTnsOpt
[03/19 20:38:23    950s] Ending generalSmallTnsOpt End
[03/19 20:38:23    950s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:27    954s] skewClock has sized core_instance/CTS_ccl_a_buf_00235 (BUFFD2)
[03/19 20:38:27    954s] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC2981_CTS_11 (CKBD1)
[03/19 20:38:27    954s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC2982_CTS_5 (CKBD2)
[03/19 20:38:27    954s] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC2983_CTS_8 (BUFFD1)
[03/19 20:38:27    954s] skewClock sized 1 and inserted 3 insts
[03/19 20:38:28    956s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:28    956s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:38:28    956s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:31    958s] |  -0.107|   -0.345| -54.993|  -82.858|    60.98%|   0:00:08.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:38:31    958s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
[03/19 20:38:33    960s] |  -0.104|   -0.345| -55.000|  -82.865|    60.98%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:38:33    960s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
[03/19 20:38:35    962s] |  -0.104|   -0.345| -54.991|  -82.856|    60.98%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:38:35    962s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
[03/19 20:38:37    964s] |  -0.104|   -0.345| -55.033|  -82.898|    60.98%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:38:37    964s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/19 20:38:39    966s] |  -0.103|   -0.345| -55.033|  -82.898|    60.99%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:38:39    966s] |        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/19 20:38:40    967s] |  -0.103|   -0.345| -54.996|  -82.861|    60.99%|   0:00:01.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:38:40    967s] |        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/19 20:38:41    968s] Starting generalSmallTnsOpt
[03/19 20:38:41    968s] Ending generalSmallTnsOpt End
[03/19 20:38:41    968s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:44    971s] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC2986_CTS_11 (CKBD1)
[03/19 20:38:44    971s] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC2987_CTS_11 (CKBD1)
[03/19 20:38:44    971s] skewClock has inserted core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC2988_CTS_8 (BUFFD2)
[03/19 20:38:44    971s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC2989_CTS_5 (CKBD2)
[03/19 20:38:44    971s] skewClock has inserted core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_USKC2990_CTS_5 (CKBD2)
[03/19 20:38:44    971s] skewClock sized 0 and inserted 5 insts
[03/19 20:38:45    972s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:45    972s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:38:45    972s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:46    974s] |  -0.101|   -0.345| -54.861|  -82.726|    60.99%|   0:00:06.0| 2119.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:38:46    974s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/19 20:38:46    974s] |  -0.103|   -0.345| -54.924|  -82.788|    60.99%|   0:00:00.0| 2119.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:38:46    974s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/19 20:38:46    974s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:46    974s] 
[03/19 20:38:46    974s] *** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:36.0 mem=2119.5M) ***
[03/19 20:38:47    974s] 
[03/19 20:38:47    974s] *** Finished Optimize Step Cumulative (cpu=0:00:36.9 real=0:00:37.0 mem=2119.5M) ***
[03/19 20:38:47    974s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.924|
|HEPG      |-0.103|-54.924|
|All Paths |-0.345|-82.788|
+----------+------+-------+

[03/19 20:38:47    974s] ** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -82.788 Density 60.99
[03/19 20:38:47    974s] Update Timing Windows (Threshold 0.015) ...
[03/19 20:38:47    974s] Re Calculate Delays on 16 Nets
[03/19 20:38:47    974s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.924|
|HEPG      |-0.103|-54.924|
|All Paths |-0.345|-82.788|
+----------+------+-------+

[03/19 20:38:47    974s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:38:47    974s] Layer 3 has 238 constrained nets 
[03/19 20:38:47    974s] Layer 7 has 48 constrained nets 
[03/19 20:38:47    974s] **** End NDR-Layer Usage Statistics ****
[03/19 20:38:47    974s] 
[03/19 20:38:47    974s] *** Finish Post Route Setup Fixing (cpu=0:00:37.5 real=0:00:38.0 mem=2119.5M) ***
[03/19 20:38:47    974s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18060.4
[03/19 20:38:47    974s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2100.4M
[03/19 20:38:47    974s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.111, MEM:2100.4M
[03/19 20:38:47    974s] TotalInstCnt at PhyDesignMc Destruction: 26,407
[03/19 20:38:47    974s] (I,S,L,T): WC_VIEW: 79.2697, 24.1131, 1.0524, 104.435
[03/19 20:38:47    974s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.8
[03/19 20:38:47    974s] *** SetupOpt [finish] : cpu/real = 0:00:49.5/0:00:49.4 (1.0), totSession cpu/real = 0:16:14.7/0:17:19.0 (0.9), mem = 2100.4M
[03/19 20:38:47    974s] 
[03/19 20:38:47    974s] =============================================================================================
[03/19 20:38:47    974s]  Step TAT Report for WnsOpt #2
[03/19 20:38:47    974s] =============================================================================================
[03/19 20:38:47    974s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:38:47    974s] ---------------------------------------------------------------------------------------------
[03/19 20:38:47    974s] [ SkewClock              ]      2   0:00:07.6  (  15.4 % )     0:00:09.3 /  0:00:09.3    1.0
[03/19 20:38:47    974s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:38:47    974s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/19 20:38:47    974s] [ LibAnalyzerInit        ]      2   0:00:02.2  (   4.4 % )     0:00:02.2 /  0:00:02.2    1.0
[03/19 20:38:47    974s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:38:47    974s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:38:47    974s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[03/19 20:38:47    974s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/19 20:38:47    974s] [ TransformInit          ]      1   0:00:07.7  (  15.6 % )     0:00:08.8 /  0:00:08.8    1.0
[03/19 20:38:47    974s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   2.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/19 20:38:47    974s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/19 20:38:47    974s] [ OptSingleIteration     ]     34   0:00:00.1  (   0.2 % )     0:00:27.4 /  0:00:27.4    1.0
[03/19 20:38:47    974s] [ OptGetWeight           ]     34   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:38:47    974s] [ OptEval                ]     34   0:00:25.6  (  51.8 % )     0:00:25.6 /  0:00:25.6    1.0
[03/19 20:38:47    974s] [ OptCommit              ]     34   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[03/19 20:38:47    974s] [ IncrTimingUpdate       ]     31   0:00:01.9  (   3.9 % )     0:00:01.9 /  0:00:01.9    1.0
[03/19 20:38:47    974s] [ PostCommitDelayUpdate  ]     37   0:00:00.1  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:38:47    974s] [ IncrDelayCalc          ]    102   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.3    0.9
[03/19 20:38:47    974s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/19 20:38:47    974s] [ SetupOptGetWorkingSet  ]     94   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:38:47    974s] [ SetupOptGetActiveNode  ]     94   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/19 20:38:47    974s] [ SetupOptSlackGraph     ]     34   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:38:47    974s] [ MISC                   ]          0:00:00.9  (   1.8 % )     0:00:00.9 /  0:00:00.9    1.0
[03/19 20:38:47    974s] ---------------------------------------------------------------------------------------------
[03/19 20:38:47    974s]  WnsOpt #2 TOTAL                    0:00:49.4  ( 100.0 % )     0:00:49.4 /  0:00:49.5    1.0
[03/19 20:38:47    974s] ---------------------------------------------------------------------------------------------
[03/19 20:38:47    974s] 
[03/19 20:38:47    974s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:38:47    974s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2100.4M
[03/19 20:38:47    974s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2100.4M
[03/19 20:38:47    974s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2100.4M
[03/19 20:38:47    974s] z: 2, totalTracks: 1
[03/19 20:38:47    974s] z: 4, totalTracks: 1
[03/19 20:38:47    974s] z: 6, totalTracks: 1
[03/19 20:38:47    974s] z: 8, totalTracks: 1
[03/19 20:38:47    974s] #spOpts: N=65 
[03/19 20:38:47    974s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2100.4M
[03/19 20:38:47    974s] Info: 36 insts are soft-fixed.
[03/19 20:38:47    974s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.098, MEM:2100.4M
[03/19 20:38:47    974s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2100.4MB).
[03/19 20:38:47    974s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.150, REAL:0.143, MEM:2100.4M
[03/19 20:38:47    974s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.150, REAL:0.143, MEM:2100.4M
[03/19 20:38:47    974s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.6
[03/19 20:38:47    974s] OPERPROF:   Starting RefinePlace at level 2, MEM:2100.4M
[03/19 20:38:47    974s] *** Starting refinePlace (0:16:15 mem=2100.4M) ***
[03/19 20:38:47    974s] Total net bbox length = 3.782e+05 (1.627e+05 2.154e+05) (ext = 5.638e+03)
[03/19 20:38:47    974s] Info: 36 insts are soft-fixed.
[03/19 20:38:47    974s] 
[03/19 20:38:47    974s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:38:47    974s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:38:47    974s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2100.4M
[03/19 20:38:47    974s] Starting refinePlace ...
[03/19 20:38:47    975s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:38:47    975s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2100.4MB) @(0:16:15 - 0:16:15).
[03/19 20:38:47    975s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:38:47    975s] wireLenOptFixPriorityInst 6520 inst fixed
[03/19 20:38:47    975s] 
[03/19 20:38:47    975s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:38:48    975s] Move report: legalization moves 69 insts, mean move: 2.49 um, max move: 10.80 um
[03/19 20:38:48    975s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U400): (378.80, 296.20) --> (369.80, 294.40)
[03/19 20:38:48    975s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2100.4MB) @(0:16:15 - 0:16:15).
[03/19 20:38:48    975s] Move report: Detail placement moves 69 insts, mean move: 2.49 um, max move: 10.80 um
[03/19 20:38:48    975s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U400): (378.80, 296.20) --> (369.80, 294.40)
[03/19 20:38:48    975s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2100.4MB
[03/19 20:38:48    975s] Statistics of distance of Instance movement in refine placement:
[03/19 20:38:48    975s]   maximum (X+Y) =        10.80 um
[03/19 20:38:48    975s]   inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U400) with max move: (378.8, 296.2) -> (369.8, 294.4)
[03/19 20:38:48    975s]   mean    (X+Y) =         2.49 um
[03/19 20:38:48    975s] Summary Report:
[03/19 20:38:48    975s] Instances move: 69 (out of 26348 movable)
[03/19 20:38:48    975s] Instances flipped: 0
[03/19 20:38:48    975s] Mean displacement: 2.49 um
[03/19 20:38:48    975s] Max displacement: 10.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U400) (378.8, 296.2) -> (369.8, 294.4)
[03/19 20:38:48    975s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/19 20:38:48    975s] Total instances moved : 69
[03/19 20:38:48    975s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.550, REAL:0.553, MEM:2100.4M
[03/19 20:38:48    975s] Total net bbox length = 3.783e+05 (1.628e+05 2.155e+05) (ext = 5.638e+03)
[03/19 20:38:48    975s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2100.4MB
[03/19 20:38:48    975s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2100.4MB) @(0:16:15 - 0:16:15).
[03/19 20:38:48    975s] *** Finished refinePlace (0:16:15 mem=2100.4M) ***
[03/19 20:38:48    975s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.6
[03/19 20:38:48    975s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.620, REAL:0.626, MEM:2100.4M
[03/19 20:38:48    975s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2100.4M
[03/19 20:38:48    975s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.110, MEM:2100.4M
[03/19 20:38:48    975s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.890, REAL:0.879, MEM:2100.4M
[03/19 20:38:48    975s] End: GigaOpt Optimization in WNS mode
[03/19 20:38:48    975s] Skipping post route harden opt
[03/19 20:38:48    975s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:38:48    975s] optDesignOneStep: Power Flow
[03/19 20:38:48    975s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:38:48    975s] Deleting Lib Analyzer.
[03/19 20:38:48    975s] Begin: GigaOpt Optimization in TNS mode
[03/19 20:38:48    975s] Info: 238 clock nets excluded from IPO operation.
[03/19 20:38:48    975s] End AAE Lib Interpolated Model. (MEM=2013.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:38:48    975s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:15.8/0:17:20.2 (0.9), mem = 2013.4M
[03/19 20:38:48    975s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.9
[03/19 20:38:48    976s] (I,S,L,T): WC_VIEW: 79.2697, 24.1131, 1.0524, 104.435
[03/19 20:38:48    976s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:38:48    976s] ### Creating PhyDesignMc. totSessionCpu=0:16:16 mem=2013.4M
[03/19 20:38:48    976s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:38:48    976s] OPERPROF: Starting DPlace-Init at level 1, MEM:2013.4M
[03/19 20:38:48    976s] z: 2, totalTracks: 1
[03/19 20:38:48    976s] z: 4, totalTracks: 1
[03/19 20:38:48    976s] z: 6, totalTracks: 1
[03/19 20:38:48    976s] z: 8, totalTracks: 1
[03/19 20:38:48    976s] #spOpts: N=65 
[03/19 20:38:48    976s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2013.4M
[03/19 20:38:48    976s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:2013.4M
[03/19 20:38:48    976s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2013.4MB).
[03/19 20:38:48    976s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.135, MEM:2013.4M
[03/19 20:38:48    976s] TotalInstCnt at PhyDesignMc Initialization: 26,415
[03/19 20:38:48    976s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:16 mem=2013.4M
[03/19 20:38:48    976s] ### Creating RouteCongInterface, started
[03/19 20:38:49    976s] ### Creating RouteCongInterface, finished
[03/19 20:38:49    976s] 
[03/19 20:38:49    976s] Creating Lib Analyzer ...
[03/19 20:38:49    976s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:38:49    976s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:38:49    976s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:38:49    976s] 
[03/19 20:38:50    977s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:18 mem=2015.4M
[03/19 20:38:50    977s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:18 mem=2015.4M
[03/19 20:38:50    977s] Creating Lib Analyzer, finished. 
[03/19 20:38:55    983s] *info: 238 clock nets excluded
[03/19 20:38:55    983s] *info: 2 special nets excluded.
[03/19 20:38:55    983s] *info: 116 no-driver nets excluded.
[03/19 20:38:58    985s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18060.5
[03/19 20:38:58    985s] PathGroup :  reg2reg  TargetSlack : 0 
[03/19 20:38:58    985s] ** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -82.788 Density 61.00
[03/19 20:38:58    985s] Optimizer TNS Opt
[03/19 20:38:58    985s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.924|
|HEPG      |-0.103|-54.924|
|All Paths |-0.345|-82.788|
+----------+------+-------+

[03/19 20:38:58    985s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2034.5M
[03/19 20:38:58    985s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2034.5M
[03/19 20:38:58    986s] Active Path Group: reg2reg  
[03/19 20:38:58    986s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:58    986s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:38:58    986s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:38:58    986s] |  -0.103|   -0.345| -54.924|  -82.788|    61.00%|   0:00:00.0| 2034.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:38:58    986s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/19 20:39:03    991s] |  -0.103|   -0.345| -54.468|  -82.333|    61.00%|   0:00:05.0| 2075.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/19 20:39:03    991s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/D                             |
[03/19 20:39:04    991s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:39:07    994s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:39:07    994s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:39:07    994s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:39:07    994s] |  -0.103|   -0.345| -54.068|  -81.933|    61.00%|   0:00:04.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:39:07    994s] |        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/19 20:39:08    995s] |  -0.103|   -0.345| -54.052|  -81.917|    61.00%|   0:00:01.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/19 20:39:08    995s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_9_/E                              |
[03/19 20:39:08    996s] |  -0.103|   -0.345| -54.038|  -81.903|    61.00%|   0:00:00.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/19 20:39:08    996s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/E                           |
[03/19 20:39:08    996s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:39:11    999s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:39:11    999s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:39:11    999s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:39:12    999s] |  -0.103|   -0.345| -54.021|  -81.886|    61.00%|   0:00:04.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/19 20:39:12    999s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_38_/E                           |
[03/19 20:39:12   1000s] |  -0.103|   -0.345| -54.021|  -81.886|    61.00%|   0:00:00.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/19 20:39:12   1000s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/19 20:39:12   1000s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:39:12   1000s] 
[03/19 20:39:12   1000s] *** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:14.0 mem=2116.9M) ***
[03/19 20:39:12   1000s] 
[03/19 20:39:12   1000s] *** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:14.0 mem=2116.9M) ***
[03/19 20:39:12   1000s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.021|
|HEPG      |-0.103|-54.021|
|All Paths |-0.345|-81.886|
+----------+------+-------+

[03/19 20:39:12   1000s] ** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -81.886 Density 61.00
[03/19 20:39:12   1000s] Update Timing Windows (Threshold 0.015) ...
[03/19 20:39:12   1000s] Re Calculate Delays on 1 Nets
[03/19 20:39:12   1000s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.021|
|HEPG      |-0.103|-54.021|
|All Paths |-0.345|-81.886|
+----------+------+-------+

[03/19 20:39:12   1000s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:39:12   1000s] Layer 3 has 238 constrained nets 
[03/19 20:39:12   1000s] Layer 7 has 48 constrained nets 
[03/19 20:39:12   1000s] **** End NDR-Layer Usage Statistics ****
[03/19 20:39:12   1000s] 
[03/19 20:39:12   1000s] *** Finish Post Route Setup Fixing (cpu=0:00:14.4 real=0:00:14.0 mem=2116.9M) ***
[03/19 20:39:12   1000s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18060.5
[03/19 20:39:12   1000s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2097.9M
[03/19 20:39:12   1000s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.107, MEM:2097.9M
[03/19 20:39:12   1000s] TotalInstCnt at PhyDesignMc Destruction: 26,417
[03/19 20:39:13   1000s] (I,S,L,T): WC_VIEW: 79.2717, 24.1132, 1.05257, 104.437
[03/19 20:39:13   1000s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.9
[03/19 20:39:13   1000s] *** SetupOpt [finish] : cpu/real = 0:00:24.6/0:00:24.6 (1.0), totSession cpu/real = 0:16:40.5/0:17:44.8 (0.9), mem = 2097.9M
[03/19 20:39:13   1000s] 
[03/19 20:39:13   1000s] =============================================================================================
[03/19 20:39:13   1000s]  Step TAT Report for TnsOpt #3
[03/19 20:39:13   1000s] =============================================================================================
[03/19 20:39:13   1000s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:39:13   1000s] ---------------------------------------------------------------------------------------------
[03/19 20:39:13   1000s] [ SkewClock              ]      2   0:00:05.5  (  22.3 % )     0:00:05.9 /  0:00:05.9    1.0
[03/19 20:39:13   1000s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:39:13   1000s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   4.6 % )     0:00:01.1 /  0:00:01.1    1.0
[03/19 20:39:13   1000s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:39:13   1000s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:39:13   1000s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:39:13   1000s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:39:13   1000s] [ TransformInit          ]      1   0:00:07.7  (  31.1 % )     0:00:08.8 /  0:00:08.8    1.0
[03/19 20:39:13   1000s] [ SpefRCNetCheck         ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/19 20:39:13   1000s] [ OptSingleIteration     ]     34   0:00:00.1  (   0.2 % )     0:00:07.4 /  0:00:07.4    1.0
[03/19 20:39:13   1000s] [ OptGetWeight           ]     34   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:39:13   1000s] [ OptEval                ]     34   0:00:05.9  (  23.9 % )     0:00:05.9 /  0:00:05.9    1.0
[03/19 20:39:13   1000s] [ OptCommit              ]     34   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[03/19 20:39:13   1000s] [ IncrTimingUpdate       ]     44   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:39:13   1000s] [ PostCommitDelayUpdate  ]     35   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:39:13   1000s] [ IncrDelayCalc          ]     25   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[03/19 20:39:13   1000s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/19 20:39:13   1000s] [ SetupOptGetWorkingSet  ]     66   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:39:13   1000s] [ SetupOptGetActiveNode  ]     66   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.1
[03/19 20:39:13   1000s] [ SetupOptSlackGraph     ]     34   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.1
[03/19 20:39:13   1000s] [ MISC                   ]          0:00:01.4  (   5.7 % )     0:00:01.4 /  0:00:01.4    1.0
[03/19 20:39:13   1000s] ---------------------------------------------------------------------------------------------
[03/19 20:39:13   1000s]  TnsOpt #3 TOTAL                    0:00:24.6  ( 100.0 % )     0:00:24.6 /  0:00:24.6    1.0
[03/19 20:39:13   1000s] ---------------------------------------------------------------------------------------------
[03/19 20:39:13   1000s] 
[03/19 20:39:13   1000s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:39:13   1000s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2097.9M
[03/19 20:39:13   1000s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2097.9M
[03/19 20:39:13   1000s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2097.9M
[03/19 20:39:13   1000s] z: 2, totalTracks: 1
[03/19 20:39:13   1000s] z: 4, totalTracks: 1
[03/19 20:39:13   1000s] z: 6, totalTracks: 1
[03/19 20:39:13   1000s] z: 8, totalTracks: 1
[03/19 20:39:13   1000s] #spOpts: N=65 
[03/19 20:39:13   1000s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2097.9M
[03/19 20:39:13   1000s] Info: 36 insts are soft-fixed.
[03/19 20:39:13   1000s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.096, MEM:2097.9M
[03/19 20:39:13   1000s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2097.9MB).
[03/19 20:39:13   1000s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.131, MEM:2097.9M
[03/19 20:39:13   1000s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.131, MEM:2097.9M
[03/19 20:39:13   1000s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.7
[03/19 20:39:13   1000s] OPERPROF:   Starting RefinePlace at level 2, MEM:2097.9M
[03/19 20:39:13   1000s] *** Starting refinePlace (0:16:41 mem=2097.9M) ***
[03/19 20:39:13   1000s] Total net bbox length = 3.783e+05 (1.628e+05 2.155e+05) (ext = 5.638e+03)
[03/19 20:39:13   1000s] Info: 36 insts are soft-fixed.
[03/19 20:39:13   1000s] 
[03/19 20:39:13   1000s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:39:13   1000s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:39:13   1000s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2097.9M
[03/19 20:39:13   1000s] Starting refinePlace ...
[03/19 20:39:13   1000s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:39:13   1000s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2097.9MB) @(0:16:41 - 0:16:41).
[03/19 20:39:13   1000s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:39:13   1000s] wireLenOptFixPriorityInst 6520 inst fixed
[03/19 20:39:13   1000s] 
[03/19 20:39:13   1000s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:39:13   1001s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:39:13   1001s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2097.9MB) @(0:16:41 - 0:16:41).
[03/19 20:39:13   1001s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:39:13   1001s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2097.9MB
[03/19 20:39:13   1001s] Statistics of distance of Instance movement in refine placement:
[03/19 20:39:13   1001s]   maximum (X+Y) =         0.00 um
[03/19 20:39:13   1001s]   mean    (X+Y) =         0.00 um
[03/19 20:39:13   1001s] Summary Report:
[03/19 20:39:13   1001s] Instances move: 0 (out of 26350 movable)
[03/19 20:39:13   1001s] Instances flipped: 0
[03/19 20:39:13   1001s] Mean displacement: 0.00 um
[03/19 20:39:13   1001s] Max displacement: 0.00 um 
[03/19 20:39:13   1001s] Total instances moved : 0
[03/19 20:39:13   1001s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.570, REAL:0.556, MEM:2097.9M
[03/19 20:39:13   1001s] Total net bbox length = 3.783e+05 (1.628e+05 2.155e+05) (ext = 5.638e+03)
[03/19 20:39:13   1001s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2097.9MB
[03/19 20:39:13   1001s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2097.9MB) @(0:16:41 - 0:16:41).
[03/19 20:39:13   1001s] *** Finished refinePlace (0:16:41 mem=2097.9M) ***
[03/19 20:39:13   1001s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.7
[03/19 20:39:13   1001s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.640, REAL:0.628, MEM:2097.9M
[03/19 20:39:13   1001s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2097.9M
[03/19 20:39:13   1001s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.107, MEM:2097.9M
[03/19 20:39:13   1001s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.880, REAL:0.866, MEM:2097.9M
[03/19 20:39:13   1001s] End: GigaOpt Optimization in TNS mode
[03/19 20:39:14   1002s]   Timing/DRV Snapshot: (REF)
[03/19 20:39:14   1002s]      Weighted WNS: -0.127
[03/19 20:39:14   1002s]       All  PG WNS: -0.345
[03/19 20:39:14   1002s]       High PG WNS: -0.103
[03/19 20:39:14   1002s]       All  PG TNS: -81.886
[03/19 20:39:14   1002s]       High PG TNS: -54.021
[03/19 20:39:14   1002s]          Tran DRV: 0
[03/19 20:39:14   1002s]           Cap DRV: 0
[03/19 20:39:14   1002s]        Fanout DRV: 0
[03/19 20:39:14   1002s]            Glitch: 0
[03/19 20:39:14   1002s]    Category Slack: { [L, -0.345] [H, -0.103] }
[03/19 20:39:14   1002s] 
[03/19 20:39:14   1002s] ### Creating LA Mngr. totSessionCpu=0:16:42 mem=2013.9M
[03/19 20:39:14   1002s] ### Creating LA Mngr, finished. totSessionCpu=0:16:42 mem=2013.9M
[03/19 20:39:14   1002s] Default Rule : ""
[03/19 20:39:14   1002s] Non Default Rules :
[03/19 20:39:15   1002s] Worst Slack : -0.103 ns
[03/19 20:39:15   1002s] 
[03/19 20:39:15   1002s] Start Layer Assignment ...
[03/19 20:39:15   1002s] WNS(-0.103ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/19 20:39:15   1002s] 
[03/19 20:39:15   1002s] Select 1 cadidates out of 27641.
[03/19 20:39:15   1002s] Total Assign Layers on 0 Nets (cpu 0:00:00.2).
[03/19 20:39:15   1002s] GigaOpt: setting up router preferences
[03/19 20:39:15   1002s]         design wns: -0.1026
[03/19 20:39:15   1002s]         slack threshold: 1.3474
[03/19 20:39:15   1002s] GigaOpt: 6 nets assigned router directives
[03/19 20:39:15   1002s] 
[03/19 20:39:15   1002s] Start Assign Priority Nets ...
[03/19 20:39:15   1002s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/19 20:39:15   1002s] Existing Priority Nets 0 (0.0%)
[03/19 20:39:15   1002s] Total Assign Priority Nets 822 (3.0%)
[03/19 20:39:15   1002s] ### Creating LA Mngr. totSessionCpu=0:16:43 mem=2053.9M
[03/19 20:39:15   1002s] ### Creating LA Mngr, finished. totSessionCpu=0:16:43 mem=2053.9M
[03/19 20:39:15   1002s] Default Rule : ""
[03/19 20:39:15   1002s] Non Default Rules :
[03/19 20:39:15   1002s] Worst Slack : -0.345 ns
[03/19 20:39:15   1002s] 
[03/19 20:39:15   1002s] Start Layer Assignment ...
[03/19 20:39:15   1002s] WNS(-0.345ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/19 20:39:15   1002s] 
[03/19 20:39:15   1002s] Select 1 cadidates out of 27641.
[03/19 20:39:15   1002s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/19 20:39:15   1002s] GigaOpt: setting up router preferences
[03/19 20:39:15   1002s]         design wns: -0.3452
[03/19 20:39:15   1002s]         slack threshold: 1.1048
[03/19 20:39:15   1003s] GigaOpt: 0 nets assigned router directives
[03/19 20:39:15   1003s] 
[03/19 20:39:15   1003s] Start Assign Priority Nets ...
[03/19 20:39:15   1003s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/19 20:39:15   1003s] Existing Priority Nets 0 (0.0%)
[03/19 20:39:15   1003s] Total Assign Priority Nets 822 (3.0%)
[03/19 20:39:15   1003s] ** Profile ** Start :  cpu=0:00:00.0, mem=2110.2M
[03/19 20:39:15   1003s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2110.2M
[03/19 20:39:16   1003s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:2110.2M
[03/19 20:39:16   1003s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2110.2M
[03/19 20:39:16   1003s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2110.2M
[03/19 20:39:16   1004s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2110.2M
[03/19 20:39:16   1004s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.103  | -0.345  |
|           TNS (ns):| -81.887 | -54.022 | -27.865 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2110.2M
[03/19 20:39:16   1004s] **optDesign ... cpu = 0:02:06, real = 0:02:06, mem = 1603.1M, totSessionCpu=0:16:44 **
[03/19 20:39:16   1004s] -routeWithEco false                       # bool, default=false
[03/19 20:39:16   1004s] -routeWithEco true                        # bool, default=false, user setting
[03/19 20:39:16   1004s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:39:16   1004s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:39:17   1004s] -routeWithTimingDriven false              # bool, default=false
[03/19 20:39:17   1004s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:39:17   1004s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/19 20:39:17   1004s] Existing Dirty Nets : 90
[03/19 20:39:17   1004s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/19 20:39:17   1004s] Reset Dirty Nets : 90
[03/19 20:39:17   1004s] 
[03/19 20:39:17   1004s] globalDetailRoute
[03/19 20:39:17   1004s] 
[03/19 20:39:17   1004s] #setNanoRouteMode -drouteAutoStop true
[03/19 20:39:17   1004s] #setNanoRouteMode -drouteFixAntenna true
[03/19 20:39:17   1004s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/19 20:39:17   1004s] #setNanoRouteMode -routeSelectedNetOnly false
[03/19 20:39:17   1004s] #setNanoRouteMode -routeWithEco true
[03/19 20:39:17   1004s] #setNanoRouteMode -routeWithSiDriven false
[03/19 20:39:17   1004s] ### Time Record (globalDetailRoute) is installed.
[03/19 20:39:17   1004s] #Start globalDetailRoute on Sun Mar 19 20:39:17 2023
[03/19 20:39:17   1004s] #
[03/19 20:39:17   1004s] ### Time Record (Pre Callback) is installed.
[03/19 20:39:17   1004s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 85240 access done (mem: 1964.152M)
[03/19 20:39:17   1004s] ### Time Record (Pre Callback) is uninstalled.
[03/19 20:39:17   1004s] ### Time Record (DB Import) is installed.
[03/19 20:39:17   1004s] ### Time Record (Timing Data Generation) is installed.
[03/19 20:39:17   1004s] ### Time Record (Timing Data Generation) is uninstalled.
[03/19 20:39:17   1004s] ### Net info: total nets: 27641
[03/19 20:39:17   1004s] ### Net info: dirty nets: 1
[03/19 20:39:17   1004s] ### Net info: marked as disconnected nets: 0
[03/19 20:39:18   1005s] #num needed restored net=0
[03/19 20:39:18   1005s] #need_extraction net=0 (total=27641)
[03/19 20:39:18   1005s] ### Net info: fully routed nets: 27517
[03/19 20:39:18   1005s] ### Net info: trivial (< 2 pins) nets: 116
[03/19 20:39:18   1005s] ### Net info: unrouted nets: 8
[03/19 20:39:18   1005s] ### Net info: re-extraction nets: 0
[03/19 20:39:18   1005s] ### Net info: ignored nets: 0
[03/19 20:39:18   1005s] ### Net info: skip routing nets: 0
[03/19 20:39:18   1006s] #Processed 363 dirty instances, 211 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/19 20:39:18   1006s] #(258 insts marked dirty, reset pre-exisiting dirty flag on 264 insts, 598 nets marked need extraction)
[03/19 20:39:18   1006s] ### Time Record (DB Import) is uninstalled.
[03/19 20:39:18   1006s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/19 20:39:18   1006s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/19 20:39:18   1006s] #       d2857f6f1197a5e9dbdec37d87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/19 20:39:18   1006s] #       54f510fd7d898fe56ab7ff052a1297a60d4e50169dbf37fef1497d709e828bf17aff5fbf
[03/19 20:39:18   1006s] #       416509b97c1d6597b66be238a70b8abe77949dbaae1d458c2a938865124d1fbbc12a443f
[03/19 20:39:18   1006s] #       04a39835925ef21355d0da108adccc5037d58c3a2ed250a1380d95d0a91d50b24d328ce4
[03/19 20:39:18   1006s] #       9eb0d2a4852c40e2e6ced7fe36bd3b6c69d22fe70c6579ca7df104e09fd9a1
[03/19 20:39:18   1006s] #
[03/19 20:39:18   1006s] #Skip comparing routing design signature in db-snapshot flow
[03/19 20:39:18   1006s] #RTESIG:78da8d91cb6ac3301045bbce570c4a162e34aeae5e236f0bdd3621b4dd06972a25e0c420
[03/19 20:39:18   1006s] #       c98bfc7d4d2874632ccf760e770e77d69bcfd703093435789b24f311f4765012d0722b95
[03/19 20:39:18   1006s] #       e46734c771f5f12256ebcd6eff0e34244e6d9782a02a87786de3ed89861422a590f3f9fa
[03/19 20:39:18   1006s] #       f3f8072a4fa8e57da83a757d9ba7396d28c72150f5d5f7dd2462952b229e49b443ee47ab
[03/19 20:39:18   1006s] #       94e3b898c4bc9574979f8982d696606abb40dd360be2d89421a3b80c39e8520f70c6fcff
[03/19 20:39:18   1006s] #       67a60938f6c53046b1787869cbe61e207109dfe7e152d0f2ce964f2e69d4f39cfbc32fa7
[03/19 20:39:18   1006s] #       c9e654
[03/19 20:39:18   1006s] #
[03/19 20:39:18   1006s] ### Time Record (Global Routing) is installed.
[03/19 20:39:18   1006s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:39:18   1006s] ### Time Record (Data Preparation) is installed.
[03/19 20:39:18   1006s] #Start routing data preparation on Sun Mar 19 20:39:18 2023
[03/19 20:39:18   1006s] #
[03/19 20:39:18   1006s] #Minimum voltage of a net in the design = 0.000.
[03/19 20:39:18   1006s] #Maximum voltage of a net in the design = 1.100.
[03/19 20:39:18   1006s] #Voltage range [0.000 - 1.100] has 27639 nets.
[03/19 20:39:18   1006s] #Voltage range [0.900 - 1.100] has 1 net.
[03/19 20:39:18   1006s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 20:39:19   1006s] ### Time Record (Cell Pin Access) is installed.
[03/19 20:39:19   1006s] #Initial pin access analysis.
[03/19 20:39:19   1006s] #Detail pin access analysis.
[03/19 20:39:19   1006s] ### Time Record (Cell Pin Access) is uninstalled.
[03/19 20:39:19   1006s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/19 20:39:19   1006s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:39:19   1006s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:39:19   1006s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:39:19   1006s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:39:19   1006s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:39:19   1006s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:39:19   1006s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:39:19   1007s] #Regenerating Ggrids automatically.
[03/19 20:39:20   1007s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/19 20:39:20   1007s] #Using automatically generated G-grids.
[03/19 20:39:20   1008s] #Done routing data preparation.
[03/19 20:39:20   1008s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1518.32 (MB), peak = 1776.72 (MB)
[03/19 20:39:20   1008s] ### Time Record (Data Preparation) is uninstalled.
[03/19 20:39:20   1008s] ### Time Record (Special Wire Merging) is installed.
[03/19 20:39:20   1008s] #Merging special wires: starts on Sun Mar 19 20:39:20 2023 with memory = 1518.56 (MB), peak = 1776.72 (MB)
[03/19 20:39:20   1008s] #
[03/19 20:39:20   1008s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:20   1008s] ### Time Record (Special Wire Merging) is uninstalled.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 402.92000 210.70000 ) on M1 for NET core_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.60500 284.60000 ) on M1 for NET core_instance/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.00500 281.00000 ) on M1 for NET core_instance/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 265.80500 263.00000 ) on M1 for NET core_instance/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 306.80000 243.00000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 319.60000 241.40000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 306.00000 241.40000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN CDN at ( 132.28000 280.90000 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1_FE_DBTN21_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN CDN at ( 98.88000 239.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1_FE_DBTN21_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 256.94500 345.72500 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN7_FE_DBTN17_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 256.07500 345.70000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN1711_FE_OFN247_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 254.67500 343.90000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.58500 343.80000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 243.09500 338.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 252.98500 331.40000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 204.31500 127.90000 ) on M1 for NET core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OCPN1791_FE_RN_1355_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 402.84500 394.32000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 379.10000 302.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN1259_q_temp_481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 374.69500 302.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN1259_q_temp_481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 378.40000 297.00000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN1259_q_temp_481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 20:39:20   1008s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/19 20:39:20   1008s] #To increase the message display limit, refer to the product command reference manual.
[03/19 20:39:20   1008s] #
[03/19 20:39:20   1008s] #Connectivity extraction summary:
[03/19 20:39:20   1008s] #588 routed nets are extracted.
[03/19 20:39:20   1008s] #    460 (1.66%) extracted nets are partially routed.
[03/19 20:39:20   1008s] #26929 routed net(s) are imported.
[03/19 20:39:20   1008s] #8 (0.03%) nets are without wires.
[03/19 20:39:20   1008s] #116 nets are fixed|skipped|trivial (not extracted).
[03/19 20:39:20   1008s] #Total number of nets = 27641.
[03/19 20:39:20   1008s] #
[03/19 20:39:21   1008s] #Found 0 nets for post-route si or timing fixing.
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] #Finished routing data preparation on Sun Mar 19 20:39:21 2023
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] #Cpu time = 00:00:02
[03/19 20:39:21   1008s] #Elapsed time = 00:00:02
[03/19 20:39:21   1008s] #Increased memory = 5.91 (MB)
[03/19 20:39:21   1008s] #Total memory = 1518.56 (MB)
[03/19 20:39:21   1008s] #Peak memory = 1776.72 (MB)
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] ### Time Record (Global Routing) is installed.
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] #Start global routing on Sun Mar 19 20:39:21 2023
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] #Start global routing initialization on Sun Mar 19 20:39:21 2023
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] #Number of eco nets is 465
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] #Start global routing data preparation on Sun Mar 19 20:39:21 2023
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] ### build_merged_routing_blockage_rect_list starts on Sun Mar 19 20:39:21 2023 with memory = 1518.56 (MB), peak = 1776.72 (MB)
[03/19 20:39:21   1008s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:21   1008s] #Start routing resource analysis on Sun Mar 19 20:39:21 2023
[03/19 20:39:21   1008s] #
[03/19 20:39:21   1008s] ### init_is_bin_blocked starts on Sun Mar 19 20:39:21 2023 with memory = 1518.56 (MB), peak = 1776.72 (MB)
[03/19 20:39:21   1008s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:21   1008s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar 19 20:39:21 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### adjust_flow_cap starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### adjust_partial_route_blockage starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### set_via_blocked starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### copy_flow starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] #Routing resource analysis is done on Sun Mar 19 20:39:22 2023
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] ### report_flow_cap starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] #  Resource Analysis:
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 20:39:22   1010s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 20:39:22   1010s] #  --------------------------------------------------------------
[03/19 20:39:22   1010s] #  M1             H        2288          79       24964    66.87%
[03/19 20:39:22   1010s] #  M2             V        2285          84       24964     1.26%
[03/19 20:39:22   1010s] #  M3             H        2367           0       24964     0.02%
[03/19 20:39:22   1010s] #  M4             V        2305          64       24964     0.00%
[03/19 20:39:22   1010s] #  M5             H        2367           0       24964     0.00%
[03/19 20:39:22   1010s] #  M6             V        2369           0       24964     0.00%
[03/19 20:39:22   1010s] #  M7             H         592           0       24964     0.00%
[03/19 20:39:22   1010s] #  M8             V         592           0       24964     0.00%
[03/19 20:39:22   1010s] #  --------------------------------------------------------------
[03/19 20:39:22   1010s] #  Total                  15166       1.19%      199712     8.52%
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] #  265 nets (0.96%) with 1 preferred extra spacing.
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### analyze_m2_tracks starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### report_initial_resource starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### mark_pg_pins_accessibility starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### set_net_region starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] #Global routing data preparation is done on Sun Mar 19 20:39:22 2023
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] ### prepare_level starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init level 1 starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### Level 1 hgrid = 158 X 158
[03/19 20:39:22   1010s] ### init level 2 starts on Sun Mar 19 20:39:22 2023 with memory = 1521.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### Level 2 hgrid = 40 X 40  (large_net only)
[03/19 20:39:22   1010s] ### init level 3 starts on Sun Mar 19 20:39:22 2023 with memory = 1522.25 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### Level 3 hgrid = 10 X 10  (large_net only)
[03/19 20:39:22   1010s] ### prepare_level_flow starts on Sun Mar 19 20:39:22 2023 with memory = 1522.69 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init_flow_edge starts on Sun Mar 19 20:39:22 2023 with memory = 1522.69 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### init_flow_edge starts on Sun Mar 19 20:39:22 2023 with memory = 1522.69 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### init_flow_edge starts on Sun Mar 19 20:39:22 2023 with memory = 1522.69 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] #Global routing initialization is done on Sun Mar 19 20:39:22 2023
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1522.69 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] #
[03/19 20:39:22   1010s] ### routing large nets 
[03/19 20:39:22   1010s] #start global routing iteration 1...
[03/19 20:39:22   1010s] ### init_flow_edge starts on Sun Mar 19 20:39:22 2023 with memory = 1522.69 (MB), peak = 1776.72 (MB)
[03/19 20:39:22   1010s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:23   1010s] ### routing at level 3 (topmost level) iter 0
[03/19 20:39:23   1010s] ### routing at level 2 iter 0 for 0 hboxes
[03/19 20:39:23   1010s] ### routing at level 1 iter 0 for 0 hboxes
[03/19 20:39:23   1010s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.75 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1010s] #
[03/19 20:39:23   1010s] #start global routing iteration 2...
[03/19 20:39:23   1010s] ### init_flow_edge starts on Sun Mar 19 20:39:23 2023 with memory = 1534.76 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1010s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:23   1010s] ### cal_flow starts on Sun Mar 19 20:39:23 2023 with memory = 1534.76 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1010s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:23   1010s] ### routing at level 1 (topmost level) iter 0
[03/19 20:39:23   1011s] ### measure_qor starts on Sun Mar 19 20:39:23 2023 with memory = 1536.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1011s] ### measure_congestion starts on Sun Mar 19 20:39:23 2023 with memory = 1536.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1011s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:23   1011s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:23   1011s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.11 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1011s] #
[03/19 20:39:23   1011s] #start global routing iteration 3...
[03/19 20:39:23   1011s] ### routing at level 1 (topmost level) iter 1
[03/19 20:39:23   1011s] ### measure_qor starts on Sun Mar 19 20:39:23 2023 with memory = 1536.49 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1011s] ### measure_congestion starts on Sun Mar 19 20:39:23 2023 with memory = 1536.49 (MB), peak = 1776.72 (MB)
[03/19 20:39:23   1011s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.49 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] ### route_end starts on Sun Mar 19 20:39:24 2023 with memory = 1536.49 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
[03/19 20:39:24   1011s] #Total number of routable nets = 27525.
[03/19 20:39:24   1011s] #Total number of nets in the design = 27641.
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #473 routable nets have only global wires.
[03/19 20:39:24   1011s] #27052 routable nets have only detail routed wires.
[03/19 20:39:24   1011s] #18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:39:24   1011s] #295 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #Routed nets constraints summary:
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #      Default                 13            5                 5             455  
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #        Total                 13            5                 5             455  
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #Routing constraints summary of the whole design:
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #      Default                265           48                39           27212  
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #        Total                265           48                39           27212  
[03/19 20:39:24   1011s] #-------------------------------------------------------------------------------
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] ### cal_base_flow starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### init_flow_edge starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### cal_flow starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### report_overcon starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #                 OverCon          
[03/19 20:39:24   1011s] #                  #Gcell    %Gcell
[03/19 20:39:24   1011s] #     Layer           (1)   OverCon  Flow/Cap
[03/19 20:39:24   1011s] #  ----------------------------------------------
[03/19 20:39:24   1011s] #  M1            0(0.00%)   (0.00%)     0.51  
[03/19 20:39:24   1011s] #  M2            1(0.00%)   (0.00%)     0.50  
[03/19 20:39:24   1011s] #  M3            0(0.00%)   (0.00%)     0.31  
[03/19 20:39:24   1011s] #  M4            0(0.00%)   (0.00%)     0.17  
[03/19 20:39:24   1011s] #  M5            0(0.00%)   (0.00%)     0.01  
[03/19 20:39:24   1011s] #  M6            0(0.00%)   (0.00%)     0.01  
[03/19 20:39:24   1011s] #  M7            0(0.00%)   (0.00%)     0.01  
[03/19 20:39:24   1011s] #  M8            0(0.00%)   (0.00%)     0.01  
[03/19 20:39:24   1011s] #  ----------------------------------------------
[03/19 20:39:24   1011s] #     Total      1(0.00%)   (0.00%)
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/19 20:39:24   1011s] #  Overflow after GR: 0.00% H + 0.00% V
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### cal_base_flow starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### init_flow_edge starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### cal_flow starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### export_cong_map starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### PDZT_Export::export_cong_map starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### import_cong_map starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### update starts on Sun Mar 19 20:39:24 2023 with memory = 1536.50 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] #Complete Global Routing.
[03/19 20:39:24   1011s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:39:24   1011s] #Total wire length = 481325 um.
[03/19 20:39:24   1011s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M1 = 5900 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M2 = 157943 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M3 = 184494 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M4 = 115587 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M6 = 1221 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M7 = 2747 um.
[03/19 20:39:24   1011s] #Total wire length on LAYER M8 = 2975 um.
[03/19 20:39:24   1011s] #Total number of vias = 180477
[03/19 20:39:24   1011s] #Total number of multi-cut vias = 112010 ( 62.1%)
[03/19 20:39:24   1011s] #Total number of single cut vias = 68467 ( 37.9%)
[03/19 20:39:24   1011s] #Up-Via Summary (total 180477):
[03/19 20:39:24   1011s] #                   single-cut          multi-cut      Total
[03/19 20:39:24   1011s] #-----------------------------------------------------------
[03/19 20:39:24   1011s] # M1             63310 ( 67.6%)     30363 ( 32.4%)      93673
[03/19 20:39:24   1011s] # M2              4333 (  6.3%)     64372 ( 93.7%)      68705
[03/19 20:39:24   1011s] # M3               724 (  4.4%)     15781 ( 95.6%)      16505
[03/19 20:39:24   1011s] # M4                40 (  5.0%)       753 ( 95.0%)        793
[03/19 20:39:24   1011s] # M5                12 (  3.7%)       314 ( 96.3%)        326
[03/19 20:39:24   1011s] # M6                30 ( 11.8%)       224 ( 88.2%)        254
[03/19 20:39:24   1011s] # M7                18 (  8.1%)       203 ( 91.9%)        221
[03/19 20:39:24   1011s] #-----------------------------------------------------------
[03/19 20:39:24   1011s] #                68467 ( 37.9%)    112010 ( 62.1%)     180477 
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #Total number of involved priority nets 13
[03/19 20:39:24   1011s] #Maximum src to sink distance for priority net 264.0
[03/19 20:39:24   1011s] #Average of max src_to_sink distance for priority net 38.9
[03/19 20:39:24   1011s] #Average of ave src_to_sink distance for priority net 19.0
[03/19 20:39:24   1011s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### report_overcon starts on Sun Mar 19 20:39:24 2023 with memory = 1536.92 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### report_overcon starts on Sun Mar 19 20:39:24 2023 with memory = 1536.92 (MB), peak = 1776.72 (MB)
[03/19 20:39:24   1011s] #Max overcon = 1 tracks.
[03/19 20:39:24   1011s] #Total overcon = 0.00%.
[03/19 20:39:24   1011s] #Worst layer Gcell overcon rate = 0.00%.
[03/19 20:39:24   1011s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #Global routing statistics:
[03/19 20:39:24   1011s] #Cpu time = 00:00:03
[03/19 20:39:24   1011s] #Elapsed time = 00:00:03
[03/19 20:39:24   1011s] #Increased memory = 18.36 (MB)
[03/19 20:39:24   1011s] #Total memory = 1536.92 (MB)
[03/19 20:39:24   1011s] #Peak memory = 1776.72 (MB)
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #Finished global routing on Sun Mar 19 20:39:24 2023
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] #
[03/19 20:39:24   1011s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:39:24   1012s] ### Time Record (Track Assignment) is installed.
[03/19 20:39:24   1012s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:39:25   1012s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.28 (MB), peak = 1776.72 (MB)
[03/19 20:39:25   1012s] ### Time Record (Track Assignment) is installed.
[03/19 20:39:25   1012s] #Start Track Assignment.
[03/19 20:39:26   1014s] #Done with 77 horizontal wires in 2 hboxes and 98 vertical wires in 2 hboxes.
[03/19 20:39:27   1015s] #Done with 6 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
[03/19 20:39:28   1015s] #Complete Track Assignment.
[03/19 20:39:28   1015s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:39:28   1015s] #Total wire length = 481747 um.
[03/19 20:39:28   1015s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M1 = 5951 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M2 = 158167 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M3 = 184636 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M4 = 115585 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M6 = 1221 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M7 = 2753 um.
[03/19 20:39:28   1015s] #Total wire length on LAYER M8 = 2977 um.
[03/19 20:39:28   1015s] #Total number of vias = 180477
[03/19 20:39:28   1015s] #Total number of multi-cut vias = 112010 ( 62.1%)
[03/19 20:39:28   1015s] #Total number of single cut vias = 68467 ( 37.9%)
[03/19 20:39:28   1015s] #Up-Via Summary (total 180477):
[03/19 20:39:28   1015s] #                   single-cut          multi-cut      Total
[03/19 20:39:28   1015s] #-----------------------------------------------------------
[03/19 20:39:28   1015s] # M1             63310 ( 67.6%)     30363 ( 32.4%)      93673
[03/19 20:39:28   1015s] # M2              4333 (  6.3%)     64372 ( 93.7%)      68705
[03/19 20:39:28   1015s] # M3               724 (  4.4%)     15781 ( 95.6%)      16505
[03/19 20:39:28   1015s] # M4                40 (  5.0%)       753 ( 95.0%)        793
[03/19 20:39:28   1015s] # M5                12 (  3.7%)       314 ( 96.3%)        326
[03/19 20:39:28   1015s] # M6                30 ( 11.8%)       224 ( 88.2%)        254
[03/19 20:39:28   1015s] # M7                18 (  8.1%)       203 ( 91.9%)        221
[03/19 20:39:28   1015s] #-----------------------------------------------------------
[03/19 20:39:28   1015s] #                68467 ( 37.9%)    112010 ( 62.1%)     180477 
[03/19 20:39:28   1015s] #
[03/19 20:39:28   1015s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:39:28   1015s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1598.10 (MB), peak = 1776.72 (MB)
[03/19 20:39:28   1015s] #
[03/19 20:39:28   1015s] #number of short segments in preferred routing layers
[03/19 20:39:28   1015s] #	M3        M4        M7        M8        Total 
[03/19 20:39:28   1015s] #	3         4         3         1         11        
[03/19 20:39:28   1015s] #
[03/19 20:39:28   1016s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/19 20:39:28   1016s] #Cpu time = 00:00:10
[03/19 20:39:28   1016s] #Elapsed time = 00:00:10
[03/19 20:39:28   1016s] #Increased memory = 85.96 (MB)
[03/19 20:39:28   1016s] #Total memory = 1598.62 (MB)
[03/19 20:39:28   1016s] #Peak memory = 1776.72 (MB)
[03/19 20:39:28   1016s] ### Time Record (Detail Routing) is installed.
[03/19 20:39:29   1016s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:39:30   1017s] #
[03/19 20:39:30   1017s] #Start Detail Routing..
[03/19 20:39:30   1017s] #start initial detail routing ...
[03/19 20:39:30   1017s] ### Design has 0 dirty nets, 1457 dirty-areas)
[03/19 20:39:43   1031s] # ECO: 1.9% of the total area was rechecked for DRC, and 12.9% required routing.
[03/19 20:39:44   1031s] #   number of violations = 34
[03/19 20:39:44   1031s] #
[03/19 20:39:44   1031s] #    By Layer and Type :
[03/19 20:39:44   1031s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/19 20:39:44   1031s] #	M1            3        1        4        2        0       10
[03/19 20:39:44   1031s] #	M2            4        4       15        0        1       24
[03/19 20:39:44   1031s] #	Totals        7        5       19        2        1       34
[03/19 20:39:44   1031s] #258 out of 26417 instances (1.0%) need to be verified(marked ipoed), dirty area = 0.4%.
[03/19 20:39:44   1031s] #0.0% of the total area is being checked for drcs
[03/19 20:39:44   1031s] #0.0% of the total area was checked
[03/19 20:39:44   1031s] #   number of violations = 34
[03/19 20:39:44   1031s] #
[03/19 20:39:44   1031s] #    By Layer and Type :
[03/19 20:39:44   1031s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/19 20:39:44   1031s] #	M1            3        1        4        2        0       10
[03/19 20:39:44   1031s] #	M2            4        4       15        0        1       24
[03/19 20:39:44   1031s] #	Totals        7        5       19        2        1       34
[03/19 20:39:44   1031s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1640.04 (MB), peak = 1776.72 (MB)
[03/19 20:39:45   1032s] #start 1st optimization iteration ...
[03/19 20:39:46   1033s] #   number of violations = 8
[03/19 20:39:46   1033s] #
[03/19 20:39:46   1033s] #    By Layer and Type :
[03/19 20:39:46   1033s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/19 20:39:46   1033s] #	M1            1        0        2        1        4
[03/19 20:39:46   1033s] #	M2            1        1        2        0        4
[03/19 20:39:46   1033s] #	Totals        2        1        4        1        8
[03/19 20:39:46   1033s] #    number of process antenna violations = 4
[03/19 20:39:46   1033s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.48 (MB), peak = 1776.72 (MB)
[03/19 20:39:46   1033s] #start 2nd optimization iteration ...
[03/19 20:39:46   1033s] #   number of violations = 8
[03/19 20:39:46   1033s] #
[03/19 20:39:46   1033s] #    By Layer and Type :
[03/19 20:39:46   1033s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/19 20:39:46   1033s] #	M1            1        0        2        1        4
[03/19 20:39:46   1033s] #	M2            1        1        2        0        4
[03/19 20:39:46   1033s] #	Totals        2        1        4        1        8
[03/19 20:39:46   1033s] #    number of process antenna violations = 4
[03/19 20:39:46   1033s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.63 (MB), peak = 1776.72 (MB)
[03/19 20:39:46   1033s] #start 3rd optimization iteration ...
[03/19 20:39:46   1034s] #   number of violations = 0
[03/19 20:39:46   1034s] #    number of process antenna violations = 4
[03/19 20:39:46   1034s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.78 (MB), peak = 1776.72 (MB)
[03/19 20:39:47   1034s] #Complete Detail Routing.
[03/19 20:39:47   1034s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:39:47   1034s] #Total wire length = 481461 um.
[03/19 20:39:47   1034s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M1 = 5857 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M2 = 157791 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M3 = 184688 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M4 = 115739 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M6 = 1230 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M7 = 2733 um.
[03/19 20:39:47   1034s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:39:47   1034s] #Total number of vias = 181055
[03/19 20:39:47   1034s] #Total number of multi-cut vias = 111464 ( 61.6%)
[03/19 20:39:47   1034s] #Total number of single cut vias = 69591 ( 38.4%)
[03/19 20:39:47   1034s] #Up-Via Summary (total 181055):
[03/19 20:39:47   1034s] #                   single-cut          multi-cut      Total
[03/19 20:39:47   1034s] #-----------------------------------------------------------
[03/19 20:39:47   1034s] # M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
[03/19 20:39:47   1034s] # M2              4996 (  7.2%)     64073 ( 92.8%)      69069
[03/19 20:39:47   1034s] # M3               860 (  5.2%)     15755 ( 94.8%)      16615
[03/19 20:39:47   1034s] # M4                37 (  4.7%)       753 ( 95.3%)        790
[03/19 20:39:47   1034s] # M5                 5 (  1.5%)       318 ( 98.5%)        323
[03/19 20:39:47   1034s] # M6                27 ( 10.8%)       224 ( 89.2%)        251
[03/19 20:39:47   1034s] # M7                15 (  6.9%)       202 ( 93.1%)        217
[03/19 20:39:47   1034s] #-----------------------------------------------------------
[03/19 20:39:47   1034s] #                69591 ( 38.4%)    111464 ( 61.6%)     181055 
[03/19 20:39:47   1034s] #
[03/19 20:39:47   1034s] #Total number of DRC violations = 0
[03/19 20:39:47   1034s] ### Time Record (Detail Routing) is uninstalled.
[03/19 20:39:47   1034s] #Cpu time = 00:00:19
[03/19 20:39:47   1034s] #Elapsed time = 00:00:19
[03/19 20:39:47   1034s] #Increased memory = -65.64 (MB)
[03/19 20:39:47   1034s] #Total memory = 1533.10 (MB)
[03/19 20:39:47   1034s] #Peak memory = 1776.72 (MB)
[03/19 20:39:47   1034s] ### Time Record (Antenna Fixing) is installed.
[03/19 20:39:47   1034s] #
[03/19 20:39:47   1034s] #start routing for process antenna violation fix ...
[03/19 20:39:47   1035s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:39:48   1036s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1534.64 (MB), peak = 1776.72 (MB)
[03/19 20:39:48   1036s] #
[03/19 20:39:48   1036s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:39:48   1036s] #Total wire length = 481461 um.
[03/19 20:39:48   1036s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M1 = 5857 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M2 = 157791 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M3 = 184688 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M4 = 115739 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M6 = 1230 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M7 = 2733 um.
[03/19 20:39:48   1036s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:39:48   1036s] #Total number of vias = 181055
[03/19 20:39:48   1036s] #Total number of multi-cut vias = 111464 ( 61.6%)
[03/19 20:39:48   1036s] #Total number of single cut vias = 69591 ( 38.4%)
[03/19 20:39:48   1036s] #Up-Via Summary (total 181055):
[03/19 20:39:48   1036s] #                   single-cut          multi-cut      Total
[03/19 20:39:48   1036s] #-----------------------------------------------------------
[03/19 20:39:48   1036s] # M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
[03/19 20:39:48   1036s] # M2              4996 (  7.2%)     64073 ( 92.8%)      69069
[03/19 20:39:48   1036s] # M3               860 (  5.2%)     15755 ( 94.8%)      16615
[03/19 20:39:48   1036s] # M4                37 (  4.7%)       753 ( 95.3%)        790
[03/19 20:39:48   1036s] # M5                 5 (  1.5%)       318 ( 98.5%)        323
[03/19 20:39:48   1036s] # M6                27 ( 10.8%)       224 ( 89.2%)        251
[03/19 20:39:48   1036s] # M7                15 (  6.9%)       202 ( 93.1%)        217
[03/19 20:39:48   1036s] #-----------------------------------------------------------
[03/19 20:39:48   1036s] #                69591 ( 38.4%)    111464 ( 61.6%)     181055 
[03/19 20:39:48   1036s] #
[03/19 20:39:48   1036s] #Total number of DRC violations = 0
[03/19 20:39:48   1036s] #Total number of net violated process antenna rule = 4
[03/19 20:39:48   1036s] #
[03/19 20:39:49   1036s] #
[03/19 20:39:49   1037s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:39:49   1037s] #Total wire length = 481461 um.
[03/19 20:39:49   1037s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M1 = 5857 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M2 = 157791 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M3 = 184688 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M4 = 115739 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M6 = 1230 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M7 = 2733 um.
[03/19 20:39:49   1037s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:39:49   1037s] #Total number of vias = 181055
[03/19 20:39:49   1037s] #Total number of multi-cut vias = 111464 ( 61.6%)
[03/19 20:39:49   1037s] #Total number of single cut vias = 69591 ( 38.4%)
[03/19 20:39:49   1037s] #Up-Via Summary (total 181055):
[03/19 20:39:49   1037s] #                   single-cut          multi-cut      Total
[03/19 20:39:49   1037s] #-----------------------------------------------------------
[03/19 20:39:49   1037s] # M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
[03/19 20:39:49   1037s] # M2              4996 (  7.2%)     64073 ( 92.8%)      69069
[03/19 20:39:49   1037s] # M3               860 (  5.2%)     15755 ( 94.8%)      16615
[03/19 20:39:49   1037s] # M4                37 (  4.7%)       753 ( 95.3%)        790
[03/19 20:39:49   1037s] # M5                 5 (  1.5%)       318 ( 98.5%)        323
[03/19 20:39:49   1037s] # M6                27 ( 10.8%)       224 ( 89.2%)        251
[03/19 20:39:49   1037s] # M7                15 (  6.9%)       202 ( 93.1%)        217
[03/19 20:39:49   1037s] #-----------------------------------------------------------
[03/19 20:39:49   1037s] #                69591 ( 38.4%)    111464 ( 61.6%)     181055 
[03/19 20:39:49   1037s] #
[03/19 20:39:49   1037s] #Total number of DRC violations = 0
[03/19 20:39:49   1037s] #Total number of process antenna violations = 4
[03/19 20:39:49   1037s] #
[03/19 20:39:49   1037s] ### Time Record (Antenna Fixing) is uninstalled.
[03/19 20:39:49   1037s] #detailRoute Statistics:
[03/19 20:39:49   1037s] #Cpu time = 00:00:21
[03/19 20:39:49   1037s] #Elapsed time = 00:00:21
[03/19 20:39:49   1037s] #Increased memory = -63.65 (MB)
[03/19 20:39:49   1037s] #Total memory = 1535.09 (MB)
[03/19 20:39:49   1037s] #Peak memory = 1776.72 (MB)
[03/19 20:39:49   1037s] #Skip updating routing design signature in db-snapshot flow
[03/19 20:39:49   1037s] ### Time Record (DB Export) is installed.
[03/19 20:39:50   1038s] ### Time Record (DB Export) is uninstalled.
[03/19 20:39:50   1038s] ### Time Record (Post Callback) is installed.
[03/19 20:39:50   1038s] ### Time Record (Post Callback) is uninstalled.
[03/19 20:39:50   1038s] #
[03/19 20:39:50   1038s] #globalDetailRoute statistics:
[03/19 20:39:50   1038s] #Cpu time = 00:00:34
[03/19 20:39:50   1038s] #Elapsed time = 00:00:34
[03/19 20:39:50   1038s] #Increased memory = -104.02 (MB)
[03/19 20:39:50   1038s] #Total memory = 1499.09 (MB)
[03/19 20:39:50   1038s] #Peak memory = 1776.72 (MB)
[03/19 20:39:50   1038s] #Number of warnings = 21
[03/19 20:39:50   1038s] #Total number of warnings = 46
[03/19 20:39:50   1038s] #Number of fails = 0
[03/19 20:39:50   1038s] #Total number of fails = 0
[03/19 20:39:50   1038s] #Complete globalDetailRoute on Sun Mar 19 20:39:50 2023
[03/19 20:39:50   1038s] #
[03/19 20:39:50   1038s] ### Time Record (globalDetailRoute) is uninstalled.
[03/19 20:39:50   1038s] ### 
[03/19 20:39:50   1038s] ###   Scalability Statistics
[03/19 20:39:50   1038s] ### 
[03/19 20:39:50   1038s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:39:50   1038s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/19 20:39:50   1038s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:39:50   1038s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/19 20:39:50   1038s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/19 20:39:50   1038s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/19 20:39:50   1038s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:39:50   1038s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:39:50   1038s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/19 20:39:50   1038s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/19 20:39:50   1038s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/19 20:39:50   1038s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[03/19 20:39:50   1038s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[03/19 20:39:50   1038s] ###   Detail Routing                |        00:00:18|        00:00:18|             1.0|
[03/19 20:39:50   1038s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/19 20:39:50   1038s] ###   Entire Command                |        00:00:34|        00:00:34|             1.0|
[03/19 20:39:50   1038s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:39:50   1038s] ### 
[03/19 20:39:50   1038s] **optDesign ... cpu = 0:02:40, real = 0:02:40, mem = 1460.0M, totSessionCpu=0:17:18 **
[03/19 20:39:50   1038s] -routeWithEco false                       # bool, default=false
[03/19 20:39:50   1038s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:39:50   1038s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:39:50   1038s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:39:50   1038s] New Signature Flow (restoreNanoRouteOptions) ....
[03/19 20:39:50   1038s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:39:50   1038s] Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:39:50   1038s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:39:50   1038s] RC Extraction called in multi-corner(2) mode.
[03/19 20:39:50   1038s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:39:50   1038s] Process corner(s) are loaded.
[03/19 20:39:50   1038s]  Corner: Cmax
[03/19 20:39:50   1038s]  Corner: Cmin
[03/19 20:39:50   1038s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:39:50   1038s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:39:50   1038s]       RC Corner Indexes            0       1   
[03/19 20:39:50   1038s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:39:50   1038s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:39:50   1038s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:39:50   1038s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:39:50   1038s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:39:50   1038s] Shrink Factor                : 1.00000
[03/19 20:39:51   1039s] LayerId::1 widthSet size::4
[03/19 20:39:51   1039s] LayerId::2 widthSet size::4
[03/19 20:39:51   1039s] LayerId::3 widthSet size::4
[03/19 20:39:51   1039s] LayerId::4 widthSet size::4
[03/19 20:39:51   1039s] LayerId::5 widthSet size::4
[03/19 20:39:51   1039s] LayerId::6 widthSet size::4
[03/19 20:39:51   1039s] LayerId::7 widthSet size::4
[03/19 20:39:51   1039s] LayerId::8 widthSet size::4
[03/19 20:39:51   1039s] Initializing multi-corner capacitance tables ... 
[03/19 20:39:51   1039s] Initializing multi-corner resistance tables ...
[03/19 20:39:51   1039s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296195 ; uaWl: 0.980549 ; uaWlH: 0.249676 ; aWlH: 0.014072 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:39:52   1039s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1934.7M)
[03/19 20:39:52   1039s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:39:52   1040s] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 2000.4M)
[03/19 20:39:53   1040s] Extracted 20.0005% (CPU Time= 0:00:01.5  MEM= 2000.4M)
[03/19 20:39:53   1040s] Extracted 30.0007% (CPU Time= 0:00:01.8  MEM= 2000.4M)
[03/19 20:39:53   1040s] Extracted 40.0005% (CPU Time= 0:00:02.0  MEM= 2000.4M)
[03/19 20:39:53   1041s] Extracted 50.0008% (CPU Time= 0:00:02.2  MEM= 2000.4M)
[03/19 20:39:53   1041s] Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 2000.4M)
[03/19 20:39:54   1041s] Extracted 70.0005% (CPU Time= 0:00:02.9  MEM= 2004.4M)
[03/19 20:39:54   1042s] Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 2004.4M)
[03/19 20:39:55   1043s] Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 2004.4M)
[03/19 20:39:56   1044s] Extracted 100% (CPU Time= 0:00:05.2  MEM= 2004.4M)
[03/19 20:39:56   1044s] Number of Extracted Resistors     : 465389
[03/19 20:39:56   1044s] Number of Extracted Ground Cap.   : 462231
[03/19 20:39:56   1044s] Number of Extracted Coupling Cap. : 739008
[03/19 20:39:56   1044s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1973.164M)
[03/19 20:39:56   1044s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:39:56   1044s]  Corner: Cmax
[03/19 20:39:56   1044s]  Corner: Cmin
[03/19 20:39:56   1044s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1973.2M)
[03/19 20:39:56   1044s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:39:57   1044s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27525 access done (mem: 1973.164M)
[03/19 20:39:57   1044s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1973.164M)
[03/19 20:39:57   1044s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1973.164M)
[03/19 20:39:57   1044s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:39:57   1045s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 1973.164M)
[03/19 20:39:57   1045s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=1973.164M)
[03/19 20:39:57   1045s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:07.0  MEM: 1973.164M)
[03/19 20:39:57   1045s] **optDesign ... cpu = 0:02:48, real = 0:02:47, mem = 1465.3M, totSessionCpu=0:17:26 **
[03/19 20:39:57   1045s] Starting delay calculation for Setup views
[03/19 20:39:58   1045s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:39:58   1046s] #################################################################################
[03/19 20:39:58   1046s] # Design Stage: PostRoute
[03/19 20:39:58   1046s] # Design Name: fullchip
[03/19 20:39:58   1046s] # Design Mode: 65nm
[03/19 20:39:58   1046s] # Analysis Mode: MMMC OCV 
[03/19 20:39:58   1046s] # Parasitics Mode: SPEF/RCDB
[03/19 20:39:58   1046s] # Signoff Settings: SI On 
[03/19 20:39:58   1046s] #################################################################################
[03/19 20:39:59   1047s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:39:59   1047s] Setting infinite Tws ...
[03/19 20:39:59   1047s] First Iteration Infinite Tw... 
[03/19 20:39:59   1047s] Calculate early delays in OCV mode...
[03/19 20:39:59   1047s] Calculate late delays in OCV mode...
[03/19 20:39:59   1047s] Topological Sorting (REAL = 0:00:00.0, MEM = 1950.7M, InitMEM = 1946.7M)
[03/19 20:39:59   1047s] Start delay calculation (fullDC) (1 T). (MEM=1950.74)
[03/19 20:39:59   1047s] LayerId::1 widthSet size::4
[03/19 20:39:59   1047s] LayerId::2 widthSet size::4
[03/19 20:39:59   1047s] LayerId::3 widthSet size::4
[03/19 20:39:59   1047s] LayerId::4 widthSet size::4
[03/19 20:39:59   1047s] LayerId::5 widthSet size::4
[03/19 20:39:59   1047s] LayerId::6 widthSet size::4
[03/19 20:39:59   1047s] LayerId::7 widthSet size::4
[03/19 20:39:59   1047s] LayerId::8 widthSet size::4
[03/19 20:39:59   1047s] Initializing multi-corner capacitance tables ... 
[03/19 20:39:59   1047s] Initializing multi-corner resistance tables ...
[03/19 20:40:00   1047s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296195 ; uaWl: 0.980549 ; uaWlH: 0.249676 ; aWlH: 0.014072 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:40:00   1048s] End AAE Lib Interpolated Model. (MEM=1962.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:40:00   1048s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 1962.352M)
[03/19 20:40:00   1048s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1962.4M)
[03/19 20:40:08   1056s] Total number of fetched objects 27542
[03/19 20:40:08   1056s] AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
[03/19 20:40:08   1056s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/19 20:40:08   1056s] End delay calculation. (MEM=2010.04 CPU=0:00:07.7 REAL=0:00:07.0)
[03/19 20:40:08   1056s] End delay calculation (fullDC). (MEM=2010.04 CPU=0:00:09.1 REAL=0:00:09.0)
[03/19 20:40:08   1056s] *** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 2010.0M) ***
[03/19 20:40:10   1058s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2010.0M)
[03/19 20:40:10   1058s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:40:10   1058s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2010.0M)
[03/19 20:40:10   1058s] Starting SI iteration 2
[03/19 20:40:10   1058s] Calculate early delays in OCV mode...
[03/19 20:40:10   1058s] Calculate late delays in OCV mode...
[03/19 20:40:10   1058s] Start delay calculation (fullDC) (1 T). (MEM=1970.15)
[03/19 20:40:11   1059s] End AAE Lib Interpolated Model. (MEM=1970.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:40:13   1061s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:40:13   1061s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
[03/19 20:40:13   1061s] Total number of fetched objects 27542
[03/19 20:40:13   1061s] AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
[03/19 20:40:13   1061s] End delay calculation. (MEM=1976.3 CPU=0:00:02.0 REAL=0:00:02.0)
[03/19 20:40:13   1061s] End delay calculation (fullDC). (MEM=1976.3 CPU=0:00:02.2 REAL=0:00:03.0)
[03/19 20:40:13   1061s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1976.3M) ***
[03/19 20:40:15   1063s] *** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:17:43 mem=1976.3M)
[03/19 20:40:15   1063s] End AAE Lib Interpolated Model. (MEM=1976.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:40:15   1063s] ** Profile ** Start :  cpu=0:00:00.0, mem=1976.3M
[03/19 20:40:15   1063s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1976.3M
[03/19 20:40:15   1063s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.085, MEM:1976.3M
[03/19 20:40:15   1063s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1976.3M
[03/19 20:40:16   1064s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1976.3M
[03/19 20:40:16   1064s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1991.6M
[03/19 20:40:16   1064s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1991.6M
[03/19 20:40:16   1064s] **optDesign ... cpu = 0:03:07, real = 0:03:06, mem = 1536.4M, totSessionCpu=0:17:45 **
[03/19 20:40:16   1064s] **optDesign ... cpu = 0:03:07, real = 0:03:06, mem = 1536.4M, totSessionCpu=0:17:45 **
[03/19 20:40:16   1064s] Executing marking Critical Nets1
[03/19 20:40:16   1064s] *** Timing NOT met, worst failing slack is -0.345
[03/19 20:40:16   1064s] *** Check timing (0:00:00.0)
[03/19 20:40:16   1064s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/19 20:40:16   1064s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/19 20:40:16   1064s] Info: 238 clock nets excluded from IPO operation.
[03/19 20:40:16   1064s] End AAE Lib Interpolated Model. (MEM=1953.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:40:16   1064s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:45.0/0:18:48.6 (0.9), mem = 1953.6M
[03/19 20:40:16   1064s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.10
[03/19 20:40:17   1065s] (I,S,L,T): WC_VIEW: 79.2718, 24.127, 1.05257, 104.451
[03/19 20:40:17   1065s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:40:17   1065s] ### Creating PhyDesignMc. totSessionCpu=0:17:45 mem=1953.6M
[03/19 20:40:17   1065s] OPERPROF: Starting DPlace-Init at level 1, MEM:1953.6M
[03/19 20:40:17   1065s] z: 2, totalTracks: 1
[03/19 20:40:17   1065s] z: 4, totalTracks: 1
[03/19 20:40:17   1065s] z: 6, totalTracks: 1
[03/19 20:40:17   1065s] z: 8, totalTracks: 1
[03/19 20:40:17   1065s] #spOpts: N=65 mergeVia=F 
[03/19 20:40:17   1065s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1953.6M
[03/19 20:40:17   1065s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:1953.6M
[03/19 20:40:17   1065s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1953.6MB).
[03/19 20:40:17   1065s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1953.6M
[03/19 20:40:17   1065s] TotalInstCnt at PhyDesignMc Initialization: 26,417
[03/19 20:40:17   1065s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:46 mem=1953.6M
[03/19 20:40:17   1065s] ### Creating RouteCongInterface, started
[03/19 20:40:17   1065s] ### Creating RouteCongInterface, finished
[03/19 20:40:23   1071s] *info: 238 clock nets excluded
[03/19 20:40:23   1071s] *info: 2 special nets excluded.
[03/19 20:40:23   1071s] *info: 116 no-driver nets excluded.
[03/19 20:40:26   1074s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18060.6
[03/19 20:40:26   1074s] PathGroup :  reg2reg  TargetSlack : 0 
[03/19 20:40:26   1074s] ** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -82.523 Density 61.00
[03/19 20:40:26   1074s] Optimizer TNS Opt
[03/19 20:40:26   1074s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.846|
|reg2reg   |-0.105|-54.678|
|HEPG      |-0.105|-54.678|
|All Paths |-0.345|-82.523|
+----------+------+-------+

[03/19 20:40:26   1074s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2093.0M
[03/19 20:40:26   1074s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2093.0M
[03/19 20:40:26   1075s] Active Path Group: reg2reg  
[03/19 20:40:27   1075s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:40:27   1075s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/19 20:40:27   1075s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:40:27   1075s] |  -0.105|   -0.345| -54.678|  -82.523|    61.00%|   0:00:01.0| 2109.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:40:27   1075s] |        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
[03/19 20:40:28   1076s] |  -0.105|   -0.345| -54.678|  -82.523|    61.00%|   0:00:01.0| 2109.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/19 20:40:28   1076s] |        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
[03/19 20:40:28   1076s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:02.0 mem=2109.0M) ***
[03/19 20:40:28   1076s]   Timing Snapshot: (TGT)
[03/19 20:40:28   1076s]      Weighted WNS: -0.129
[03/19 20:40:28   1076s]       All  PG WNS: -0.345
[03/19 20:40:28   1076s]       High PG WNS: -0.105
[03/19 20:40:28   1076s]       All  PG TNS: -82.523
[03/19 20:40:28   1076s]       High PG TNS: -54.678
[03/19 20:40:28   1076s]    Category Slack: { [L, -0.345] [H, -0.105] }
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] Checking setup slack degradation ...
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] Recovery Manager:
[03/19 20:40:28   1076s]   Low  Effort WNS Jump: 0.000 (REF: -0.345, TGT: -0.345, Threshold: 0.145) - Skip
[03/19 20:40:28   1076s]   High Effort WNS Jump: 0.002 (REF: -0.103, TGT: -0.105, Threshold: 0.073) - Skip
[03/19 20:40:28   1076s]   Low  Effort TNS Jump: 0.638 (REF: -81.886, TGT: -82.523, Threshold: 50.000) - Skip
[03/19 20:40:28   1076s]   High Effort TNS Jump: 0.657 (REF: -54.021, TGT: -54.678, Threshold: 25.000) - Skip
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:02.0 mem=2109.0M) ***
[03/19 20:40:28   1076s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.846|
|reg2reg   |-0.105|-54.678|
|HEPG      |-0.105|-54.678|
|All Paths |-0.345|-82.523|
+----------+------+-------+

[03/19 20:40:28   1076s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.846|
|reg2reg   |-0.105|-54.678|
|HEPG      |-0.105|-54.678|
|All Paths |-0.345|-82.523|
+----------+------+-------+

[03/19 20:40:28   1076s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:40:28   1076s] Layer 3 has 238 constrained nets 
[03/19 20:40:28   1076s] Layer 7 has 48 constrained nets 
[03/19 20:40:28   1076s] **** End NDR-Layer Usage Statistics ****
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] *** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2109.0M) ***
[03/19 20:40:28   1076s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18060.6
[03/19 20:40:28   1076s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2089.9M
[03/19 20:40:28   1076s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.113, MEM:2089.9M
[03/19 20:40:28   1076s] TotalInstCnt at PhyDesignMc Destruction: 26,417
[03/19 20:40:28   1076s] (I,S,L,T): WC_VIEW: 79.2718, 24.127, 1.05257, 104.451
[03/19 20:40:28   1076s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.10
[03/19 20:40:28   1076s] *** SetupOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:17:56.6/0:19:00.2 (0.9), mem = 2089.9M
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] =============================================================================================
[03/19 20:40:28   1076s]  Step TAT Report for TnsOpt #4
[03/19 20:40:28   1076s] =============================================================================================
[03/19 20:40:28   1076s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:40:28   1076s] ---------------------------------------------------------------------------------------------
[03/19 20:40:28   1076s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/19 20:40:28   1076s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:40:28   1076s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:40:28   1076s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:40:28   1076s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.0
[03/19 20:40:28   1076s] [ TransformInit          ]      1   0:00:07.8  (  66.8 % )     0:00:07.8 /  0:00:07.8    1.0
[03/19 20:40:28   1076s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   8.5 % )     0:00:01.0 /  0:00:01.0    1.0
[03/19 20:40:28   1076s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/19 20:40:28   1076s] [ OptGetWeight           ]     10   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.1
[03/19 20:40:28   1076s] [ OptEval                ]     10   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/19 20:40:28   1076s] [ OptCommit              ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:40:28   1076s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.0
[03/19 20:40:28   1076s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:40:28   1076s] [ SetupOptGetWorkingSet  ]     10   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/19 20:40:28   1076s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:40:28   1076s] [ SetupOptSlackGraph     ]     10   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:40:28   1076s] [ MISC                   ]          0:00:01.1  (   9.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/19 20:40:28   1076s] ---------------------------------------------------------------------------------------------
[03/19 20:40:28   1076s]  TnsOpt #4 TOTAL                    0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.6    1.0
[03/19 20:40:28   1076s] ---------------------------------------------------------------------------------------------
[03/19 20:40:28   1076s] 
[03/19 20:40:28   1076s] End: GigaOpt Optimization in post-eco TNS mode
[03/19 20:40:28   1076s] Running postRoute recovery in postEcoRoute mode
[03/19 20:40:28   1076s] **optDesign ... cpu = 0:03:18, real = 0:03:18, mem = 1665.0M, totSessionCpu=0:17:57 **
[03/19 20:40:29   1077s]   Timing/DRV Snapshot: (TGT)
[03/19 20:40:29   1077s]      Weighted WNS: -0.129
[03/19 20:40:29   1077s]       All  PG WNS: -0.345
[03/19 20:40:29   1077s]       High PG WNS: -0.105
[03/19 20:40:29   1077s]       All  PG TNS: -82.523
[03/19 20:40:29   1077s]       High PG TNS: -54.678
[03/19 20:40:29   1077s]          Tran DRV: 0
[03/19 20:40:29   1077s]           Cap DRV: 0
[03/19 20:40:29   1077s]        Fanout DRV: 0
[03/19 20:40:29   1077s]            Glitch: 0
[03/19 20:40:29   1077s]    Category Slack: { [L, -0.345] [H, -0.105] }
[03/19 20:40:29   1077s] 
[03/19 20:40:29   1077s] Checking setup slack degradation ...
[03/19 20:40:29   1077s] 
[03/19 20:40:29   1077s] Recovery Manager:
[03/19 20:40:29   1077s]   Low  Effort WNS Jump: 0.000 (REF: -0.345, TGT: -0.345, Threshold: 0.145) - Skip
[03/19 20:40:29   1077s]   High Effort WNS Jump: 0.002 (REF: -0.103, TGT: -0.105, Threshold: 0.073) - Skip
[03/19 20:40:29   1077s]   Low  Effort TNS Jump: 0.638 (REF: -81.886, TGT: -82.523, Threshold: 50.000) - Skip
[03/19 20:40:29   1077s]   High Effort TNS Jump: 0.657 (REF: -54.021, TGT: -54.678, Threshold: 25.000) - Skip
[03/19 20:40:29   1077s] 
[03/19 20:40:29   1077s] Checking DRV degradation...
[03/19 20:40:29   1077s] 
[03/19 20:40:29   1077s] Recovery Manager:
[03/19 20:40:29   1077s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:40:29   1077s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:40:29   1077s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:40:29   1077s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/19 20:40:29   1077s] 
[03/19 20:40:29   1077s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/19 20:40:29   1077s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2019.89M, totSessionCpu=0:17:57).
[03/19 20:40:29   1077s] **optDesign ... cpu = 0:03:19, real = 0:03:19, mem = 1665.3M, totSessionCpu=0:17:57 **
[03/19 20:40:29   1077s] 
[03/19 20:40:29   1077s] Latch borrow mode reset to max_borrow
[03/19 20:40:30   1078s] <optDesign CMD> Restore Using all VT Cells
[03/19 20:40:30   1078s] cleaningup cpe interface
[03/19 20:40:30   1079s] Reported timing to dir ./timingReports
[03/19 20:40:30   1079s] **optDesign ... cpu = 0:03:21, real = 0:03:20, mem = 1648.1M, totSessionCpu=0:17:59 **
[03/19 20:40:31   1079s] End AAE Lib Interpolated Model. (MEM=2019.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:40:31   1079s] Begin: glitch net info
[03/19 20:40:31   1079s] glitch slack range: number of glitch nets
[03/19 20:40:31   1079s] glitch slack < -0.32 : 0
[03/19 20:40:31   1079s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:40:31   1079s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:40:31   1079s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:40:31   1079s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:40:31   1079s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:40:31   1079s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:40:31   1079s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:40:31   1079s] -0.04 < glitch slack : 0
[03/19 20:40:31   1079s] End: glitch net info
[03/19 20:40:31   1079s] ** Profile ** Start :  cpu=0:00:00.0, mem=2019.9M
[03/19 20:40:31   1079s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2019.9M
[03/19 20:40:31   1079s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:2019.9M
[03/19 20:40:31   1079s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2019.9M
[03/19 20:40:31   1079s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2029.9M
[03/19 20:40:32   1080s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2021.9M
[03/19 20:40:34   1081s] ** Profile ** DRVs :  cpu=0:00:01.1, mem=2019.9M
[03/19 20:40:34   1081s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2019.9M
[03/19 20:40:34   1081s] **optDesign ... cpu = 0:03:23, real = 0:03:24, mem = 1643.0M, totSessionCpu=0:18:01 **
[03/19 20:40:34   1081s]  ReSet Options after AAE Based Opt flow 
[03/19 20:40:34   1081s] *** Finished optDesign ***
[03/19 20:40:34   1081s] cleaningup cpe interface
[03/19 20:40:34   1081s] cleaningup cpe interface
[03/19 20:40:34   1081s] Info: pop threads available for lower-level modules during optimization.
[03/19 20:40:34   1081s] Deleting Lib Analyzer.
[03/19 20:40:34   1081s] Info: Destroy the CCOpt slew target map.
[03/19 20:40:34   1081s] clean pInstBBox. size 0
[03/19 20:40:34   1081s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/19 20:40:34   1081s] All LLGs are deleted
[03/19 20:40:34   1081s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2019.9M
[03/19 20:40:34   1081s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2017.7M
[03/19 20:40:34   1081s] 
[03/19 20:40:34   1081s] =============================================================================================
[03/19 20:40:34   1081s]  Final TAT Report for optDesign
[03/19 20:40:34   1081s] =============================================================================================
[03/19 20:40:34   1081s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:40:34   1081s] ---------------------------------------------------------------------------------------------
[03/19 20:40:34   1081s] [ WnsOpt                 ]      1   0:00:40.2  (  19.8 % )     0:00:49.4 /  0:00:49.5    1.0
[03/19 20:40:34   1081s] [ TnsOpt                 ]      2   0:00:30.3  (  14.9 % )     0:00:36.2 /  0:00:36.2    1.0
[03/19 20:40:34   1081s] [ SkewClock              ]      4   0:00:15.1  (   7.4 % )     0:00:15.1 /  0:00:15.2    1.0
[03/19 20:40:34   1081s] [ ViewPruning            ]      9   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:40:34   1081s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:40:34   1081s] [ RefinePlace            ]      2   0:00:01.8  (   0.9 % )     0:00:01.8 /  0:00:01.8    1.0
[03/19 20:40:34   1081s] [ LayerAssignment        ]      2   0:00:01.0  (   0.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/19 20:40:34   1081s] [ EcoRoute               ]      1   0:00:33.8  (  16.6 % )     0:00:33.8 /  0:00:33.9    1.0
[03/19 20:40:34   1081s] [ ExtractRC              ]      2   0:00:13.4  (   6.6 % )     0:00:13.4 /  0:00:14.5    1.1
[03/19 20:40:34   1081s] [ TimingUpdate           ]     10   0:00:07.4  (   3.7 % )     0:00:35.9 /  0:00:36.1    1.0
[03/19 20:40:34   1081s] [ FullDelayCalc          ]      2   0:00:28.4  (  14.0 % )     0:00:28.5 /  0:00:28.6    1.0
[03/19 20:40:34   1081s] [ QThreadMaster          ]      1   0:00:08.9  (   4.4 % )     0:00:08.9 /  0:00:08.0    0.9
[03/19 20:40:34   1081s] [ OptSummaryReport       ]      4   0:00:00.6  (   0.3 % )     0:00:06.5 /  0:00:05.5    0.8
[03/19 20:40:34   1081s] [ TimingReport           ]      4   0:00:01.9  (   0.9 % )     0:00:01.9 /  0:00:01.9    1.0
[03/19 20:40:34   1081s] [ DrvReport              ]      4   0:00:03.7  (   1.8 % )     0:00:03.7 /  0:00:02.7    0.7
[03/19 20:40:34   1081s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:40:34   1081s] [ PropagateActivity      ]      1   0:00:01.9  (   0.9 % )     0:00:01.9 /  0:00:01.9    1.0
[03/19 20:40:34   1081s] [ MISC                   ]          0:00:14.1  (   6.9 % )     0:00:14.1 /  0:00:14.0    1.0
[03/19 20:40:34   1081s] ---------------------------------------------------------------------------------------------
[03/19 20:40:34   1081s]  optDesign TOTAL                    0:03:23.3  ( 100.0 % )     0:03:23.3 /  0:03:22.6    1.0
[03/19 20:40:34   1081s] ---------------------------------------------------------------------------------------------
[03/19 20:40:34   1081s] 
[03/19 20:40:34   1081s] Deleting Cell Server ...
[03/19 20:40:34   1081s] <CMD> saveDesign route.enc
[03/19 20:40:34   1081s] The in-memory database contained RC information but was not saved. To save 
[03/19 20:40:34   1081s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/19 20:40:34   1081s] so it should only be saved when it is really desired.
[03/19 20:40:34   1081s] #% Begin save design ... (date=03/19 20:40:34, mem=1569.1M)
[03/19 20:40:34   1081s] % Begin Save ccopt configuration ... (date=03/19 20:40:34, mem=1572.1M)
[03/19 20:40:34   1081s] % End Save ccopt configuration ... (date=03/19 20:40:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=1572.1M, current mem=1566.2M)
[03/19 20:40:34   1081s] % Begin Save netlist data ... (date=03/19 20:40:34, mem=1566.2M)
[03/19 20:40:34   1081s] Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
[03/19 20:40:35   1081s] % End Save netlist data ... (date=03/19 20:40:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1566.2M, current mem=1566.2M)
[03/19 20:40:35   1081s] Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
[03/19 20:40:35   1082s] % Begin Save AAE data ... (date=03/19 20:40:35, mem=1567.2M)
[03/19 20:40:35   1082s] Saving AAE Data ...
[03/19 20:40:35   1082s] % End Save AAE data ... (date=03/19 20:40:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.2M, current mem=1567.2M)
[03/19 20:40:35   1082s] Saving /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
[03/19 20:40:36   1082s] % Begin Save clock tree data ... (date=03/19 20:40:36, mem=1572.1M)
[03/19 20:40:36   1082s] % End Save clock tree data ... (date=03/19 20:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1572.1M, current mem=1572.1M)
[03/19 20:40:36   1082s] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/19 20:40:36   1082s] Saving mode setting ...
[03/19 20:40:36   1082s] Saving global file ...
[03/19 20:40:36   1082s] % Begin Save floorplan data ... (date=03/19 20:40:36, mem=1572.3M)
[03/19 20:40:36   1082s] Saving floorplan file ...
[03/19 20:40:36   1082s] % End Save floorplan data ... (date=03/19 20:40:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1572.6M, current mem=1572.6M)
[03/19 20:40:36   1082s] Saving PG file route.enc.dat/fullchip.pg.gz
[03/19 20:40:36   1082s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1962.7M) ***
[03/19 20:40:36   1082s] Saving Drc markers ...
[03/19 20:40:37   1082s] ... 4 markers are saved ...
[03/19 20:40:37   1082s] ... 0 geometry drc markers are saved ...
[03/19 20:40:37   1082s] ... 4 antenna drc markers are saved ...
[03/19 20:40:37   1082s] % Begin Save placement data ... (date=03/19 20:40:37, mem=1572.7M)
[03/19 20:40:37   1082s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/19 20:40:37   1082s] Save Adaptive View Pruing View Names to Binary file
[03/19 20:40:37   1082s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1965.7M) ***
[03/19 20:40:37   1082s] % End Save placement data ... (date=03/19 20:40:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1572.7M, current mem=1572.7M)
[03/19 20:40:37   1082s] % Begin Save routing data ... (date=03/19 20:40:37, mem=1572.7M)
[03/19 20:40:37   1082s] Saving route file ...
[03/19 20:40:37   1083s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1962.7M) ***
[03/19 20:40:37   1083s] % End Save routing data ... (date=03/19 20:40:37, total cpu=0:00:00.4, real=0:00:00.0, peak res=1572.9M, current mem=1572.9M)
[03/19 20:40:37   1083s] Saving property file route.enc.dat/fullchip.prop
[03/19 20:40:37   1083s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1965.7M) ***
[03/19 20:40:38   1083s] #Saving pin access data to file route.enc.dat/fullchip.apa ...
[03/19 20:40:38   1083s] #
[03/19 20:40:38   1084s] % Begin Save power constraints data ... (date=03/19 20:40:38, mem=1573.2M)
[03/19 20:40:38   1084s] % End Save power constraints data ... (date=03/19 20:40:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1573.3M, current mem=1573.3M)
[03/19 20:40:40   1085s] Generated self-contained design route.enc.dat
[03/19 20:40:40   1085s] #% End save design ... (date=03/19 20:40:40, total cpu=0:00:04.4, real=0:00:06.0, peak res=1574.4M, current mem=1574.4M)
[03/19 20:40:40   1085s] *** Message Summary: 0 warning(s), 0 error(s)
[03/19 20:40:40   1085s] 
[03/19 20:45:25   1139s] invalid command name "soure"
[03/19 20:45:31   1140s] <CMD> verifyGeometry
[03/19 20:45:31   1140s]  *** Starting Verify Geometry (MEM: 1987.0) ***
[03/19 20:45:31   1140s] 
[03/19 20:45:31   1140s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/19 20:45:31   1140s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 20:45:31   1140s]   VERIFY GEOMETRY ...... Initializing
[03/19 20:45:31   1140s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 20:45:31   1140s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 20:45:31   1140s]                   ...... bin size: 2880
[03/19 20:45:31   1140s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/19 20:45:36   1145s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:45:36   1145s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:45:36   1145s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/19 20:45:36   1145s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:45:36   1145s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 2 Viols. 0 Wrngs.
[03/19 20:45:36   1145s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/19 20:45:41   1149s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:45:41   1149s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:45:41   1149s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/19 20:45:41   1149s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:45:41   1149s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
[03/19 20:45:41   1149s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/19 20:45:44   1153s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:45:44   1153s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:45:44   1153s]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/19 20:45:44   1153s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:45:44   1153s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 6 Viols. 0 Wrngs.
[03/19 20:45:44   1153s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/19 20:45:49   1157s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:45:49   1157s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:45:49   1157s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/19 20:45:49   1157s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:45:49   1157s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 3 Viols. 0 Wrngs.
[03/19 20:45:49   1157s] VG: elapsed time: 18.00
[03/19 20:45:49   1157s] Begin Summary ...
[03/19 20:45:49   1157s]   Cells       : 0
[03/19 20:45:49   1157s]   SameNet     : 0
[03/19 20:45:49   1157s]   Wiring      : 0
[03/19 20:45:49   1157s]   Antenna     : 0
[03/19 20:45:49   1157s]   Short       : 12
[03/19 20:45:49   1157s]   Overlap     : 0
[03/19 20:45:49   1157s] End Summary
[03/19 20:45:49   1157s] 
[03/19 20:45:49   1157s]   Verification Complete : 12 Viols.  0 Wrngs.
[03/19 20:45:49   1157s] 
[03/19 20:45:49   1157s] **********End: VERIFY GEOMETRY**********
[03/19 20:45:49   1157s]  *** verify geometry (CPU: 0:00:17.1  MEM: 194.0M)
[03/19 20:45:49   1157s] 
[03/19 20:45:49   1157s] <CMD> verifyConnectivity
[03/19 20:45:49   1157s] VERIFY_CONNECTIVITY use new engine.
[03/19 20:45:49   1157s] 
[03/19 20:45:49   1157s] ******** Start: VERIFY CONNECTIVITY ********
[03/19 20:45:49   1157s] Start Time: Sun Mar 19 20:45:49 2023
[03/19 20:45:49   1157s] 
[03/19 20:45:49   1157s] Design Name: fullchip
[03/19 20:45:49   1157s] Database Units: 2000
[03/19 20:45:49   1157s] Design Boundary: (0.0000, 0.0000) (473.8000, 473.6000)
[03/19 20:45:49   1157s] Error Limit = 1000; Warning Limit = 50
[03/19 20:45:49   1157s] Check all nets
[03/19 20:45:49   1157s] **** 20:45:49 **** Processed 5000 nets.
[03/19 20:45:49   1158s] **** 20:45:49 **** Processed 10000 nets.
[03/19 20:45:49   1158s] **** 20:45:49 **** Processed 15000 nets.
[03/19 20:45:50   1158s] **** 20:45:50 **** Processed 20000 nets.
[03/19 20:45:50   1158s] **** 20:45:50 **** Processed 25000 nets.
[03/19 20:45:50   1159s] 
[03/19 20:45:50   1159s] Begin Summary 
[03/19 20:45:50   1159s]   Found no problems or warnings.
[03/19 20:45:50   1159s] End Summary
[03/19 20:45:50   1159s] 
[03/19 20:45:50   1159s] End Time: Sun Mar 19 20:45:50 2023
[03/19 20:45:50   1159s] Time Elapsed: 0:00:01.0
[03/19 20:45:50   1159s] 
[03/19 20:45:50   1159s] ******** End: VERIFY CONNECTIVITY ********
[03/19 20:45:50   1159s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 20:45:50   1159s]   (CPU Time: 0:00:01.7  MEM: -0.977M)
[03/19 20:45:50   1159s] 
[03/19 20:45:50   1159s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/19 20:45:52   1160s] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Begin Power Analysis
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s]              0V	    VSS
[03/19 20:45:52   1160s]            0.9V	    VDD
[03/19 20:45:52   1160s] Begin Processing Timing Library for Power Calculation
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Begin Processing Timing Library for Power Calculation
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Begin Processing Power Net/Grid for Power Calculation
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Begin Processing Timing Window Data for Power Calculation
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Begin Processing User Attributes
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)
[03/19 20:45:52   1160s] 
[03/19 20:45:52   1160s] Begin Processing Signal Activity
[03/19 20:45:52   1160s] 
[03/19 20:45:53   1162s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)
[03/19 20:45:53   1162s] 
[03/19 20:45:53   1162s] Begin Power Computation
[03/19 20:45:53   1162s] 
[03/19 20:45:53   1162s]       ----------------------------------------------------------
[03/19 20:45:53   1162s]       # of cell(s) missing both power/leakage table: 0
[03/19 20:45:53   1162s]       # of cell(s) missing power table: 1
[03/19 20:45:53   1162s]       # of cell(s) missing leakage table: 0
[03/19 20:45:53   1162s]       # of MSMV cell(s) missing power_level: 0
[03/19 20:45:53   1162s]       ----------------------------------------------------------
[03/19 20:45:53   1162s] CellName                                  Missing Table(s)
[03/19 20:45:53   1162s] TIEL                                      internal power, 
[03/19 20:45:53   1162s] 
[03/19 20:45:53   1162s] 
[03/19 20:45:55   1164s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)
[03/19 20:45:55   1164s] 
[03/19 20:45:55   1164s] Begin Processing User Attributes
[03/19 20:45:55   1164s] 
[03/19 20:45:55   1164s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)
[03/19 20:45:55   1164s] 
[03/19 20:45:55   1164s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)
[03/19 20:45:55   1164s] 
[03/19 20:45:56   1164s] *



[03/19 20:45:56   1164s] Total Power
[03/19 20:45:56   1164s] -----------------------------------------------------------------------------------------
[03/19 20:45:56   1164s] Total Internal Power:       83.46497302 	   70.7155%
[03/19 20:45:56   1164s] Total Switching Power:      33.45048659 	   28.3409%
[03/19 20:45:56   1164s] Total Leakage Power:         1.11374580 	    0.9436%
[03/19 20:45:56   1164s] Total Power:               118.02920529
[03/19 20:45:56   1164s] -----------------------------------------------------------------------------------------
[03/19 20:45:56   1164s] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[03/19 20:45:56   1164s] Creating directory summaryReport.
[03/19 20:45:56   1164s] Start to collect the design information.
[03/19 20:45:56   1164s] Build netlist information for Cell fullchip.
[03/19 20:45:56   1164s] Finished collecting the design information.
[03/19 20:45:56   1164s] Generating standard cells used in the design report.
[03/19 20:45:56   1164s] Analyze library ... 
[03/19 20:45:56   1164s] Analyze netlist ... 
[03/19 20:45:56   1164s] Generate no-driven nets information report.
[03/19 20:45:56   1164s] Analyze timing ... 
[03/19 20:45:56   1164s] Analyze floorplan/placement ... 
[03/19 20:45:56   1164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.0M
[03/19 20:45:56   1164s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2181.0M
[03/19 20:45:56   1164s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2183.2M
[03/19 20:45:56   1164s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2183.2M
[03/19 20:45:56   1164s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.094, MEM:2183.2M
[03/19 20:45:56   1164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.103, MEM:2183.2M
[03/19 20:45:56   1164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2183.2M
[03/19 20:45:56   1164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2181.0M
[03/19 20:45:56   1164s] Analysis Routing ...
[03/19 20:45:56   1164s] Report saved in file fullchip.post_route.summary.rpt.
[03/19 20:46:05   1166s] <CMD> verifyGeometry
[03/19 20:46:05   1166s]  *** Starting Verify Geometry (MEM: 2181.0) ***
[03/19 20:46:05   1166s] 
[03/19 20:46:05   1166s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/19 20:46:05   1166s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 20:46:05   1166s]   VERIFY GEOMETRY ...... Initializing
[03/19 20:46:05   1166s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 20:46:05   1166s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 20:46:05   1166s]                   ...... bin size: 2880
[03/19 20:46:05   1166s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/19 20:46:09   1171s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:46:09   1171s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:46:09   1171s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/19 20:46:09   1171s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:46:09   1171s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 2 Viols. 0 Wrngs.
[03/19 20:46:09   1171s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/19 20:46:14   1175s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:46:14   1175s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:46:14   1175s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/19 20:46:14   1175s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:46:14   1175s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
[03/19 20:46:14   1175s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/19 20:46:17   1179s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:46:17   1179s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:46:17   1179s]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/19 20:46:17   1179s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:46:17   1179s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 6 Viols. 0 Wrngs.
[03/19 20:46:17   1179s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/19 20:46:21   1183s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:46:21   1183s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:46:21   1183s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/19 20:46:21   1183s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:46:21   1183s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 3 Viols. 0 Wrngs.
[03/19 20:46:21   1183s] VG: elapsed time: 16.00
[03/19 20:46:21   1183s] Begin Summary ...
[03/19 20:46:21   1183s]   Cells       : 0
[03/19 20:46:21   1183s]   SameNet     : 0
[03/19 20:46:21   1183s]   Wiring      : 0
[03/19 20:46:21   1183s]   Antenna     : 0
[03/19 20:46:21   1183s]   Short       : 12
[03/19 20:46:21   1183s]   Overlap     : 0
[03/19 20:46:21   1183s] End Summary
[03/19 20:46:21   1183s] 
[03/19 20:46:21   1183s]   Verification Complete : 12 Viols.  0 Wrngs.
[03/19 20:46:21   1183s] 
[03/19 20:46:21   1183s] **********End: VERIFY GEOMETRY**********
[03/19 20:46:21   1183s]  *** verify geometry (CPU: 0:00:16.6  MEM: 0.0M)
[03/19 20:46:21   1183s] 
[03/19 20:46:35   1186s] <CMD> optDesign -postRoute -drv
[03/19 20:46:35   1186s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1589.7M, totSessionCpu=0:19:46 **
[03/19 20:46:35   1186s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/19 20:46:35   1186s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/19 20:46:35   1186s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:46:35   1186s] Creating Cell Server ...(0, 0, 0, 0)
[03/19 20:46:35   1186s] Summary for sequential cells identification: 
[03/19 20:46:35   1186s]   Identified SBFF number: 199
[03/19 20:46:35   1186s]   Identified MBFF number: 0
[03/19 20:46:35   1186s]   Identified SB Latch number: 0
[03/19 20:46:35   1186s]   Identified MB Latch number: 0
[03/19 20:46:35   1186s]   Not identified SBFF number: 0
[03/19 20:46:35   1186s]   Not identified MBFF number: 0
[03/19 20:46:35   1186s]   Not identified SB Latch number: 0
[03/19 20:46:35   1186s]   Not identified MB Latch number: 0
[03/19 20:46:35   1186s]   Number of sequential cells which are not FFs: 104
[03/19 20:46:35   1186s]  Visiting view : WC_VIEW
[03/19 20:46:35   1186s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/19 20:46:35   1186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/19 20:46:35   1186s]  Visiting view : BC_VIEW
[03/19 20:46:35   1186s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/19 20:46:35   1186s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/19 20:46:35   1186s]  Setting StdDelay to 14.50
[03/19 20:46:35   1186s] Creating Cell Server, finished. 
[03/19 20:46:35   1186s] 
[03/19 20:46:35   1186s] Need call spDPlaceInit before registerPrioInstLoc.
[03/19 20:46:35   1186s] GigaOpt running with 1 threads.
[03/19 20:46:35   1186s] Info: 1 threads available for lower-level modules during optimization.
[03/19 20:46:35   1186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.0M
[03/19 20:46:35   1186s] z: 2, totalTracks: 1
[03/19 20:46:35   1186s] z: 4, totalTracks: 1
[03/19 20:46:35   1186s] z: 6, totalTracks: 1
[03/19 20:46:35   1186s] z: 8, totalTracks: 1
[03/19 20:46:35   1186s] #spOpts: N=65 mergeVia=F 
[03/19 20:46:35   1186s] All LLGs are deleted
[03/19 20:46:35   1186s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2087.0M
[03/19 20:46:35   1186s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2087.0M
[03/19 20:46:35   1186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.0M
[03/19 20:46:35   1186s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2087.0M
[03/19 20:46:35   1186s] Core basic site is core
[03/19 20:46:35   1186s] SiteArray: non-trimmed site array dimensions = 252 x 2269
[03/19 20:46:35   1186s] SiteArray: use 2,322,432 bytes
[03/19 20:46:35   1186s] SiteArray: current memory after site array memory allocation 2089.2M
[03/19 20:46:35   1186s] SiteArray: FP blocked sites are writable
[03/19 20:46:35   1186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 20:46:35   1186s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2089.2M
[03/19 20:46:35   1186s] Process 2281 wires and vias for routing blockage and capacity analysis
[03/19 20:46:35   1186s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:2089.2M
[03/19 20:46:35   1186s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.092, MEM:2089.2M
[03/19 20:46:35   1186s] OPERPROF:     Starting CMU at level 3, MEM:2089.2M
[03/19 20:46:35   1186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2089.2M
[03/19 20:46:35   1186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:2089.2M
[03/19 20:46:35   1186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2089.2MB).
[03/19 20:46:35   1186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.152, MEM:2089.2M
[03/19 20:46:35   1186s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/19 20:46:35   1186s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/19 20:46:35   1186s] 	Cell FILL1_LL, site bcore.
[03/19 20:46:35   1186s] 	Cell FILL_NW_HH, site bcore.
[03/19 20:46:35   1186s] 	Cell FILL_NW_LL, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHCD1, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHCD2, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHCD4, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHCD8, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHD1, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHD2, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHD4, site bcore.
[03/19 20:46:35   1186s] 	Cell LVLLHD8, site bcore.
[03/19 20:46:35   1186s] .
[03/19 20:46:35   1186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2089.2M
[03/19 20:46:35   1186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.111, MEM:2089.2M
[03/19 20:46:35   1186s] 
[03/19 20:46:35   1186s] Creating Lib Analyzer ...
[03/19 20:46:35   1186s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:46:35   1186s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:46:35   1186s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:46:35   1186s] 
[03/19 20:46:37   1187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:48 mem=2095.2M
[03/19 20:46:37   1187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:48 mem=2095.2M
[03/19 20:46:37   1187s] Creating Lib Analyzer, finished. 
[03/19 20:46:37   1187s] Effort level <high> specified for reg2reg path_group
[03/19 20:46:39   1190s] Processing average sequential pin duty cycle 
[03/19 20:46:39   1190s] Processing average sequential pin duty cycle 
[03/19 20:46:39   1190s] Initializing cpe interface
[03/19 20:46:41   1192s] Processing average sequential pin duty cycle 
[03/19 20:46:44   1195s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1657.6M, totSessionCpu=0:19:56 **
[03/19 20:46:44   1195s] Existing Dirty Nets : 0
[03/19 20:46:44   1195s] New Signature Flow (optDesignCheckOptions) ....
[03/19 20:46:44   1195s] #Taking db snapshot
[03/19 20:46:44   1195s] #Taking db snapshot ... done
[03/19 20:46:44   1195s] OPERPROF: Starting checkPlace at level 1, MEM:2131.8M
[03/19 20:46:44   1195s] z: 2, totalTracks: 1
[03/19 20:46:44   1195s] z: 4, totalTracks: 1
[03/19 20:46:44   1195s] z: 6, totalTracks: 1
[03/19 20:46:44   1195s] z: 8, totalTracks: 1
[03/19 20:46:44   1195s] #spOpts: N=65 
[03/19 20:46:44   1195s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2131.8M
[03/19 20:46:44   1195s] Info: 36 insts are soft-fixed.
[03/19 20:46:45   1195s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:2131.8M
[03/19 20:46:45   1195s] Begin checking placement ... (start mem=2131.8M, init mem=2131.8M)
[03/19 20:46:45   1195s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2131.8M
[03/19 20:46:45   1195s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:2131.8M
[03/19 20:46:45   1195s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2131.8M
[03/19 20:46:45   1195s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.080, REAL:0.077, MEM:2131.8M
[03/19 20:46:45   1195s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2131.8M
[03/19 20:46:45   1195s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.014, MEM:2131.8M
[03/19 20:46:45   1195s] *info: Placed = 26417          (Fixed = 103)
[03/19 20:46:45   1195s] *info: Unplaced = 0           
[03/19 20:46:45   1195s] Placement Density:60.96%(125569/205977)
[03/19 20:46:45   1195s] Placement Density (including fixed std cells):60.96%(125569/205977)
[03/19 20:46:45   1195s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2131.8M
[03/19 20:46:45   1195s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.011, MEM:2129.6M
[03/19 20:46:45   1195s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2129.6M)
[03/19 20:46:45   1195s] OPERPROF: Finished checkPlace at level 1, CPU:0.250, REAL:0.252, MEM:2129.6M
[03/19 20:46:45   1195s]  Initial DC engine is -> aae
[03/19 20:46:45   1195s]  
[03/19 20:46:45   1195s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/19 20:46:45   1195s]  
[03/19 20:46:45   1195s]  
[03/19 20:46:45   1195s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/19 20:46:45   1195s]  
[03/19 20:46:45   1195s] Reset EOS DB
[03/19 20:46:45   1195s] Ignoring AAE DB Resetting ...
[03/19 20:46:45   1195s]  Set Options for AAE Based Opt flow 
[03/19 20:46:45   1195s] *** optDesign -postRoute ***
[03/19 20:46:45   1195s] DRC Margin: user margin 0.0; extra margin 0
[03/19 20:46:45   1195s] Setup Target Slack: user slack 0
[03/19 20:46:45   1195s] Hold Target Slack: user slack 0
[03/19 20:46:45   1195s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/19 20:46:45   1195s] All LLGs are deleted
[03/19 20:46:45   1195s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2129.6M
[03/19 20:46:45   1195s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2129.6M
[03/19 20:46:45   1195s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2129.6M
[03/19 20:46:45   1195s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2129.6M
[03/19 20:46:45   1196s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2131.8M
[03/19 20:46:45   1196s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:2131.8M
[03/19 20:46:45   1196s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.106, MEM:2131.8M
[03/19 20:46:45   1196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.114, MEM:2131.8M
[03/19 20:46:45   1196s] Include MVT Delays for Hold Opt
[03/19 20:46:45   1196s] Deleting Cell Server ...
[03/19 20:46:45   1196s] Deleting Lib Analyzer.
[03/19 20:46:45   1196s] ** INFO : this run is activating 'postRoute' automaton
[03/19 20:46:45   1196s] 
[03/19 20:46:45   1196s] Power view               = WC_VIEW
[03/19 20:46:45   1196s] Number of VT partitions  = 2
[03/19 20:46:45   1196s] Standard cells in design = 811
[03/19 20:46:45   1196s] Instances in design      = 26417
[03/19 20:46:45   1196s] 
[03/19 20:46:45   1196s] Instance distribution across the VT partitions:
[03/19 20:46:45   1196s] 
[03/19 20:46:45   1196s]  LVT : inst = 10927 (41.4%), cells = 335 (41.31%)
[03/19 20:46:45   1196s]    Lib tcbn65gpluswc        : inst = 10927 (41.4%)
[03/19 20:46:45   1196s] 
[03/19 20:46:45   1196s]  HVT : inst = 15490 (58.6%), cells = 461 (56.84%)
[03/19 20:46:45   1196s]    Lib tcbn65gpluswc        : inst = 15490 (58.6%)
[03/19 20:46:45   1196s] 
[03/19 20:46:45   1196s] Reporting took 0 sec
[03/19 20:46:45   1196s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 82099 access done (mem: 2131.824M)
[03/19 20:46:45   1196s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:46:45   1196s] Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:46:45   1196s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:46:45   1196s] RC Extraction called in multi-corner(2) mode.
[03/19 20:46:45   1196s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:46:45   1196s] Process corner(s) are loaded.
[03/19 20:46:45   1196s]  Corner: Cmax
[03/19 20:46:45   1196s]  Corner: Cmin
[03/19 20:46:45   1196s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:46:45   1196s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:46:45   1196s]       RC Corner Indexes            0       1   
[03/19 20:46:45   1196s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:46:45   1196s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:46:45   1196s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:46:45   1196s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:46:45   1196s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:46:45   1196s] Shrink Factor                : 1.00000
[03/19 20:46:46   1196s] LayerId::1 widthSet size::4
[03/19 20:46:46   1196s] LayerId::2 widthSet size::4
[03/19 20:46:46   1196s] LayerId::3 widthSet size::4
[03/19 20:46:46   1196s] LayerId::4 widthSet size::4
[03/19 20:46:46   1196s] LayerId::5 widthSet size::4
[03/19 20:46:46   1196s] LayerId::6 widthSet size::4
[03/19 20:46:46   1196s] LayerId::7 widthSet size::4
[03/19 20:46:46   1196s] LayerId::8 widthSet size::4
[03/19 20:46:46   1196s] Initializing multi-corner capacitance tables ... 
[03/19 20:46:46   1196s] Initializing multi-corner resistance tables ...
[03/19 20:46:46   1197s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296195 ; uaWl: 0.980549 ; uaWlH: 0.249676 ; aWlH: 0.014072 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:46:46   1197s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2121.8M)
[03/19 20:46:46   1197s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:46:47   1197s] Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 2187.5M)
[03/19 20:46:47   1198s] Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 2187.5M)
[03/19 20:46:47   1198s] Extracted 30.0007% (CPU Time= 0:00:01.5  MEM= 2187.5M)
[03/19 20:46:47   1198s] Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 2187.5M)
[03/19 20:46:47   1198s] Extracted 50.0008% (CPU Time= 0:00:01.9  MEM= 2187.5M)
[03/19 20:46:48   1198s] Extracted 60.0006% (CPU Time= 0:00:02.1  MEM= 2187.5M)
[03/19 20:46:48   1199s] Extracted 70.0005% (CPU Time= 0:00:02.5  MEM= 2191.5M)
[03/19 20:46:49   1199s] Extracted 80.0007% (CPU Time= 0:00:02.9  MEM= 2191.5M)
[03/19 20:46:50   1200s] Extracted 90.0005% (CPU Time= 0:00:04.0  MEM= 2191.5M)
[03/19 20:46:50   1201s] Extracted 100% (CPU Time= 0:00:04.8  MEM= 2191.5M)
[03/19 20:46:50   1201s] Number of Extracted Resistors     : 465389
[03/19 20:46:50   1201s] Number of Extracted Ground Cap.   : 462231
[03/19 20:46:50   1201s] Number of Extracted Coupling Cap. : 739008
[03/19 20:46:50   1201s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 2160.258M)
[03/19 20:46:50   1201s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:46:50   1201s]  Corner: Cmax
[03/19 20:46:50   1201s]  Corner: Cmin
[03/19 20:46:51   1201s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2160.3M)
[03/19 20:46:51   1201s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:46:51   1202s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27525 access done (mem: 2160.258M)
[03/19 20:46:51   1202s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2160.258M)
[03/19 20:46:51   1202s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 2160.258M)
[03/19 20:46:51   1202s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:46:52   1203s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 2160.258M)
[03/19 20:46:52   1203s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2160.258M)
[03/19 20:46:52   1203s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 2160.258M)
[03/19 20:46:52   1203s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 2142.531M)
[03/19 20:46:52   1203s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2142.5M)
[03/19 20:46:52   1203s] LayerId::1 widthSet size::4
[03/19 20:46:52   1203s] LayerId::2 widthSet size::4
[03/19 20:46:52   1203s] LayerId::3 widthSet size::4
[03/19 20:46:52   1203s] LayerId::4 widthSet size::4
[03/19 20:46:52   1203s] LayerId::5 widthSet size::4
[03/19 20:46:52   1203s] LayerId::6 widthSet size::4
[03/19 20:46:52   1203s] LayerId::7 widthSet size::4
[03/19 20:46:52   1203s] LayerId::8 widthSet size::4
[03/19 20:46:52   1203s] Initializing multi-corner capacitance tables ... 
[03/19 20:46:52   1203s] Initializing multi-corner resistance tables ...
[03/19 20:46:52   1204s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296195 ; uaWl: 0.980549 ; uaWlH: 0.249676 ; aWlH: 0.014072 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:46:52   1204s] Starting delay calculation for Setup views
[03/19 20:46:53   1204s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:46:53   1204s] #################################################################################
[03/19 20:46:53   1204s] # Design Stage: PostRoute
[03/19 20:46:53   1204s] # Design Name: fullchip
[03/19 20:46:53   1204s] # Design Mode: 65nm
[03/19 20:46:53   1204s] # Analysis Mode: MMMC OCV 
[03/19 20:46:53   1204s] # Parasitics Mode: SPEF/RCDB
[03/19 20:46:53   1204s] # Signoff Settings: SI On 
[03/19 20:46:53   1204s] #################################################################################
[03/19 20:46:54   1205s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:46:54   1205s] Setting infinite Tws ...
[03/19 20:46:54   1205s] First Iteration Infinite Tw... 
[03/19 20:46:54   1205s] Calculate early delays in OCV mode...
[03/19 20:46:54   1205s] Calculate late delays in OCV mode...
[03/19 20:46:54   1205s] Topological Sorting (REAL = 0:00:00.0, MEM = 2140.5M, InitMEM = 2140.5M)
[03/19 20:46:54   1205s] Start delay calculation (fullDC) (1 T). (MEM=2140.53)
[03/19 20:46:54   1206s] End AAE Lib Interpolated Model. (MEM=2152.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:47:02   1213s] Total number of fetched objects 27542
[03/19 20:47:02   1213s] AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
[03/19 20:47:02   1214s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/19 20:47:02   1214s] End delay calculation. (MEM=2199.82 CPU=0:00:07.5 REAL=0:00:07.0)
[03/19 20:47:02   1214s] End delay calculation (fullDC). (MEM=2199.82 CPU=0:00:08.4 REAL=0:00:08.0)
[03/19 20:47:02   1214s] *** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 2199.8M) ***
[03/19 20:47:04   1215s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2199.8M)
[03/19 20:47:04   1215s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:47:04   1216s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2199.8M)
[03/19 20:47:04   1216s] Starting SI iteration 2
[03/19 20:47:05   1216s] Calculate early delays in OCV mode...
[03/19 20:47:05   1216s] Calculate late delays in OCV mode...
[03/19 20:47:05   1216s] Start delay calculation (fullDC) (1 T). (MEM=2123.94)
[03/19 20:47:05   1216s] End AAE Lib Interpolated Model. (MEM=2123.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:47:07   1218s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:47:07   1218s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
[03/19 20:47:07   1218s] Total number of fetched objects 27542
[03/19 20:47:07   1218s] AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
[03/19 20:47:07   1218s] End delay calculation. (MEM=2130.09 CPU=0:00:02.0 REAL=0:00:02.0)
[03/19 20:47:07   1218s] End delay calculation (fullDC). (MEM=2130.09 CPU=0:00:02.2 REAL=0:00:02.0)
[03/19 20:47:07   1218s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2130.1M) ***
[03/19 20:47:08   1220s] *** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=0:20:20 mem=2130.1M)
[03/19 20:47:09   1220s] End AAE Lib Interpolated Model. (MEM=2130.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:47:09   1220s] ** Profile ** Start :  cpu=0:00:00.0, mem=2130.1M
[03/19 20:47:09   1220s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2130.1M
[03/19 20:47:09   1220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.085, MEM:2130.1M
[03/19 20:47:09   1220s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2130.1M
[03/19 20:47:09   1221s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2130.1M
[03/19 20:47:10   1221s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2145.4M
[03/19 20:47:10   1221s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2145.4M
[03/19 20:47:10   1221s] **optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1582.2M, totSessionCpu=0:20:22 **
[03/19 20:47:10   1221s] Setting latch borrow mode to budget during optimization.
[03/19 20:47:12   1223s] Info: Done creating the CCOpt slew target map.
[03/19 20:47:12   1223s] Glitch fixing enabled
[03/19 20:47:12   1223s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:47:12   1223s] optDesignOneStep: Power Flow
[03/19 20:47:12   1223s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:47:12   1223s] Running CCOpt-PRO on entire clock network
[03/19 20:47:12   1223s] Net route status summary:
[03/19 20:47:12   1223s]   Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=238, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:47:12   1223s]   Non-clock: 27403 (unrouted=116, trialRouted=0, noStatus=0, routed=27287, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:47:12   1223s] Clock tree cells fixed by user: 0 out of 237 (0%)
[03/19 20:47:12   1223s] PRO...
[03/19 20:47:12   1223s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/19 20:47:12   1223s] Initializing clock structures...
[03/19 20:47:12   1223s]   Creating own balancer
[03/19 20:47:12   1223s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/19 20:47:12   1223s]   Removing CTS place status from clock tree and sinks.
[03/19 20:47:12   1223s]   Removed CTS place status from 103 clock cells (out of 239 ) and 0 clock sinks (out of 0 ).
[03/19 20:47:12   1223s]   Initializing legalizer
[03/19 20:47:12   1223s]   Using cell based legalization.
[03/19 20:47:12   1223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2116.9M
[03/19 20:47:12   1223s] z: 2, totalTracks: 1
[03/19 20:47:12   1223s] z: 4, totalTracks: 1
[03/19 20:47:12   1223s] z: 6, totalTracks: 1
[03/19 20:47:12   1223s] z: 8, totalTracks: 1
[03/19 20:47:12   1223s] #spOpts: N=65 mergeVia=F 
[03/19 20:47:12   1223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2116.9M
[03/19 20:47:12   1224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.103, MEM:2116.9M
[03/19 20:47:12   1224s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2116.9MB).
[03/19 20:47:12   1224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.141, MEM:2116.9M
[03/19 20:47:12   1224s] (I)       Load db... (mem=2116.9M)
[03/19 20:47:12   1224s] (I)       Read data from FE... (mem=2116.9M)
[03/19 20:47:12   1224s] (I)       Read nodes and places... (mem=2116.9M)
[03/19 20:47:12   1224s] (I)       Number of ignored instance 0
[03/19 20:47:12   1224s] (I)       Number of inbound cells 0
[03/19 20:47:12   1224s] (I)       numMoveCells=26417, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/19 20:47:12   1224s] (I)       cell height: 3600, count: 26417
[03/19 20:47:12   1224s] (I)       Done Read nodes and places (cpu=0.040s, mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Read rows... (mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Done Read rows (cpu=0.000s, mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Done Read data from FE (cpu=0.040s, mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Done Load db (cpu=0.040s, mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Constructing placeable region... (mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Constructing bin map
[03/19 20:47:12   1224s] (I)       Initialize bin information with width=36000 height=36000
[03/19 20:47:12   1224s] (I)       Done constructing bin map
[03/19 20:47:12   1224s] (I)       Removing 1 blocked bin with high fixed inst density
[03/19 20:47:12   1224s] (I)       Compute region effective width... (mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Done Compute region effective width (cpu=0.000s, mem=2123.3M)
[03/19 20:47:12   1224s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2123.3M)
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Accumulated time to calculate placeable region: 0
[03/19 20:47:12   1224s]   Reconstructing clock tree datastructures...
[03/19 20:47:12   1224s]     Validating CTS configuration...
[03/19 20:47:12   1224s]     Checking module port directions...
[03/19 20:47:12   1224s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/19 20:47:12   1224s]     Non-default CCOpt properties:
[03/19 20:47:12   1224s]     adjacent_rows_legal: true (default: false)
[03/19 20:47:12   1224s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/19 20:47:12   1224s]     cell_density is set for at least one key
[03/19 20:47:12   1224s]     cell_halo_rows: 0 (default: 1)
[03/19 20:47:12   1224s]     cell_halo_sites: 0 (default: 4)
[03/19 20:47:12   1224s]     clock_nets_detailed_routed: 1 (default: false)
[03/19 20:47:12   1224s]     cloning_copy_activity: 1 (default: false)
[03/19 20:47:12   1224s]     force_design_routing_status: 1 (default: auto)
[03/19 20:47:12   1224s]     primary_delay_corner: WC (default: )
[03/19 20:47:12   1224s]     route_type is set for at least one key
[03/19 20:47:12   1224s]     target_insertion_delay is set for at least one key
[03/19 20:47:12   1224s]     target_skew is set for at least one key
[03/19 20:47:12   1224s]     target_skew_wire is set for at least one key
[03/19 20:47:12   1224s]     update_io_latency: 0 (default: true)
[03/19 20:47:12   1224s]     Route type trimming info:
[03/19 20:47:12   1224s]       No route type modifications were made.
[03/19 20:47:12   1224s] (I)       Initializing Steiner engine. 
[03/19 20:47:13   1224s] End AAE Lib Interpolated Model. (MEM=2130.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:47:13   1224s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/19 20:47:13   1224s]     Original list had 9 cells:
[03/19 20:47:13   1224s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:47:13   1224s]     Library trimming was not able to trim any cells:
[03/19 20:47:13   1224s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:47:13   1224s]     Accumulated time to calculate placeable region: 0
[03/19 20:47:13   1224s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/19 20:47:13   1224s]     Original list had 8 cells:
[03/19 20:47:13   1224s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:47:13   1224s]     Library trimming was not able to trim any cells:
[03/19 20:47:13   1224s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:47:13   1224s]     Accumulated time to calculate placeable region: 0
[03/19 20:47:14   1225s]     Clock tree balancer configuration for clock_tree clk:
[03/19 20:47:14   1225s]     Non-default CCOpt properties:
[03/19 20:47:14   1225s]       cell_density: 1 (default: 0.75)
[03/19 20:47:14   1225s]       route_type (leaf): default_route_type_leaf (default: default)
[03/19 20:47:14   1225s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/19 20:47:14   1225s]       route_type (top): default_route_type_nonleaf (default: default)
[03/19 20:47:14   1225s]     For power domain auto-default:
[03/19 20:47:14   1225s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/19 20:47:14   1225s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/19 20:47:14   1225s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/19 20:47:14   1225s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
[03/19 20:47:14   1225s]     Top Routing info:
[03/19 20:47:14   1225s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:47:14   1225s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/19 20:47:14   1225s]     Trunk Routing info:
[03/19 20:47:14   1225s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:47:14   1225s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/19 20:47:14   1225s]     Leaf Routing info:
[03/19 20:47:14   1225s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/19 20:47:14   1225s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/19 20:47:14   1225s]     For timing_corner WC:setup, late and power domain auto-default:
[03/19 20:47:14   1225s]       Slew time target (leaf):    0.105ns
[03/19 20:47:14   1225s]       Slew time target (trunk):   0.105ns
[03/19 20:47:14   1225s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/19 20:47:14   1225s]       Buffer unit delay: 0.057ns
[03/19 20:47:14   1225s]       Buffer max distance: 562.449um
[03/19 20:47:14   1225s]     Fastest wire driving cells and distances:
[03/19 20:47:14   1225s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/19 20:47:14   1225s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/19 20:47:14   1225s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     Logic Sizing Table:
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     ----------------------------------------------------------
[03/19 20:47:14   1225s]     Cell    Instance count    Source    Eligible library cells
[03/19 20:47:14   1225s]     ----------------------------------------------------------
[03/19 20:47:14   1225s]       (empty table)
[03/19 20:47:14   1225s]     ----------------------------------------------------------
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     Clock tree balancer configuration for skew_group clk/CON:
[03/19 20:47:14   1225s]       Sources:                     pin clk
[03/19 20:47:14   1225s]       Total number of sinks:       6512
[03/19 20:47:14   1225s]       Delay constrained sinks:     6512
[03/19 20:47:14   1225s]       Non-leaf sinks:              0
[03/19 20:47:14   1225s]       Ignore pins:                 0
[03/19 20:47:14   1225s]      Timing corner WC:setup.late:
[03/19 20:47:14   1225s]       Skew target:                 0.057ns
[03/19 20:47:14   1225s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:47:14   1225s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:47:14   1225s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/19 20:47:14   1225s]     Primary reporting skew groups are:
[03/19 20:47:14   1225s]     skew_group clk/CON with 6512 clock sinks
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     Via Selection for Estimated Routes (rule default):
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     --------------------------------------------------------------
[03/19 20:47:14   1225s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/19 20:47:14   1225s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/19 20:47:14   1225s]     --------------------------------------------------------------
[03/19 20:47:14   1225s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/19 20:47:14   1225s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/19 20:47:14   1225s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/19 20:47:14   1225s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/19 20:47:14   1225s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/19 20:47:14   1225s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/19 20:47:14   1225s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/19 20:47:14   1225s]     --------------------------------------------------------------
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     No ideal or dont_touch nets found in the clock tree
[03/19 20:47:14   1225s]     No dont_touch hnets found in the clock tree
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     Filtering reasons for cell type: buffer
[03/19 20:47:14   1225s]     =======================================
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:47:14   1225s]     Clock trees    Power domain    Reason                         Library cells
[03/19 20:47:14   1225s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:47:14   1225s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/19 20:47:14   1225s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     Filtering reasons for cell type: inverter
[03/19 20:47:14   1225s]     =========================================
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:47:14   1225s]     Clock trees    Power domain    Reason                         Library cells
[03/19 20:47:14   1225s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:47:14   1225s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/19 20:47:14   1225s]     --------------------------------------------------------------------------------------------------------------------------------
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     
[03/19 20:47:14   1225s]     Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/19 20:47:14   1225s]     CCOpt configuration status: all checks passed.
[03/19 20:47:14   1225s]   Reconstructing clock tree datastructures done.
[03/19 20:47:14   1225s] Initializing clock structures done.
[03/19 20:47:14   1225s] PRO...
[03/19 20:47:14   1225s]   PRO active optimizations:
[03/19 20:47:14   1225s]    - DRV fixing with cell sizing
[03/19 20:47:14   1225s]   
[03/19 20:47:14   1225s]   Detected clock skew data from CTS
[03/19 20:47:14   1225s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/19 20:47:14   1225s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/19 20:47:14   1225s]   Clock DAG stats PRO initial state:
[03/19 20:47:14   1225s]     cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
[03/19 20:47:14   1225s]     cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
[03/19 20:47:14   1225s]     cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
[03/19 20:47:14   1225s]     sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:47:14   1225s]     wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
[03/19 20:47:14   1225s]     wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
[03/19 20:47:14   1225s]     hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
[03/19 20:47:14   1225s]   Clock DAG net violations PRO initial state: none
[03/19 20:47:14   1225s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/19 20:47:14   1225s]     Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:47:14   1225s]     Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:47:14   1225s]   Clock DAG library cell distribution PRO initial state {count}:
[03/19 20:47:14   1225s]      Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
[03/19 20:47:14   1225s]      Invs: INVD16: 8 
[03/19 20:47:14   1225s]   Primary reporting skew groups PRO initial state:
[03/19 20:47:14   1225s]     skew_group default.clk/CON: unconstrained
[03/19 20:47:14   1226s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:47:14   1226s]         max path sink: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/CP
[03/19 20:47:14   1226s]   Skew group summary PRO initial state:
[03/19 20:47:14   1226s]     skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
[03/19 20:47:14   1226s]   Recomputing CTS skew targets...
[03/19 20:47:14   1226s]   Resolving skew group constraints...
[03/19 20:47:15   1226s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/19 20:47:15   1226s]   Resolving skew group constraints done.
[03/19 20:47:15   1226s]   Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/19 20:47:15   1226s]   Fixing DRVs...
[03/19 20:47:15   1226s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/19 20:47:15   1226s]   CCOpt-PRO: considered: 238, tested: 238, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/19 20:47:15   1226s]   
[03/19 20:47:15   1226s]   PRO Statistics: Fix DRVs (cell sizing):
[03/19 20:47:15   1226s]   =======================================
[03/19 20:47:15   1226s]   
[03/19 20:47:15   1226s]   Cell changes by Net Type:
[03/19 20:47:15   1226s]   
[03/19 20:47:15   1226s]   -------------------------------------------------------------------------------------------------
[03/19 20:47:15   1226s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/19 20:47:15   1226s]   -------------------------------------------------------------------------------------------------
[03/19 20:47:15   1226s]   top                0            0           0            0                    0                0
[03/19 20:47:15   1226s]   trunk              0            0           0            0                    0                0
[03/19 20:47:15   1226s]   leaf               0            0           0            0                    0                0
[03/19 20:47:15   1226s]   -------------------------------------------------------------------------------------------------
[03/19 20:47:15   1226s]   Total              0            0           0            0                    0                0
[03/19 20:47:15   1226s]   -------------------------------------------------------------------------------------------------
[03/19 20:47:15   1226s]   
[03/19 20:47:15   1226s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/19 20:47:15   1226s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/19 20:47:15   1226s]   
[03/19 20:47:15   1226s]   Clock DAG stats PRO after DRV fixing:
[03/19 20:47:15   1226s]     cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
[03/19 20:47:15   1226s]     cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
[03/19 20:47:15   1226s]     cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
[03/19 20:47:15   1226s]     sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:47:15   1226s]     wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
[03/19 20:47:15   1226s]     wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
[03/19 20:47:15   1226s]     hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
[03/19 20:47:15   1226s]   Clock DAG net violations PRO after DRV fixing: none
[03/19 20:47:15   1226s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/19 20:47:15   1226s]     Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:47:15   1226s]     Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:47:15   1226s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/19 20:47:15   1226s]      Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
[03/19 20:47:15   1226s]      Invs: INVD16: 8 
[03/19 20:47:15   1226s]   Primary reporting skew groups PRO after DRV fixing:
[03/19 20:47:15   1226s]     skew_group default.clk/CON: unconstrained
[03/19 20:47:15   1226s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:47:15   1226s]         max path sink: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/CP
[03/19 20:47:15   1226s]   Skew group summary PRO after DRV fixing:
[03/19 20:47:15   1226s]     skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
[03/19 20:47:15   1226s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   Slew Diagnostics: After DRV fixing
[03/19 20:47:15   1227s]   ==================================
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   Global Causes:
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   -------------------------------------
[03/19 20:47:15   1227s]   Cause
[03/19 20:47:15   1227s]   -------------------------------------
[03/19 20:47:15   1227s]   DRV fixing with buffering is disabled
[03/19 20:47:15   1227s]   -------------------------------------
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   Top 5 overslews:
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   ---------------------------------
[03/19 20:47:15   1227s]   Overslew    Causes    Driving Pin
[03/19 20:47:15   1227s]   ---------------------------------
[03/19 20:47:15   1227s]     (empty table)
[03/19 20:47:15   1227s]   ---------------------------------
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   -------------------
[03/19 20:47:15   1227s]   Cause    Occurences
[03/19 20:47:15   1227s]   -------------------
[03/19 20:47:15   1227s]     (empty table)
[03/19 20:47:15   1227s]   -------------------
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   -------------------
[03/19 20:47:15   1227s]   Cause    Occurences
[03/19 20:47:15   1227s]   -------------------
[03/19 20:47:15   1227s]     (empty table)
[03/19 20:47:15   1227s]   -------------------
[03/19 20:47:15   1227s]   
[03/19 20:47:15   1227s]   Reconnecting optimized routes...
[03/19 20:47:15   1227s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/19 20:47:15   1227s]   Set dirty flag on 0 insts, 0 nets
[03/19 20:47:15   1227s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/19 20:47:15   1227s] End AAE Lib Interpolated Model. (MEM=2168.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:47:16   1227s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/19 20:47:16   1227s]   Clock DAG stats PRO final:
[03/19 20:47:16   1227s]     cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
[03/19 20:47:16   1227s]     cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
[03/19 20:47:16   1227s]     cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
[03/19 20:47:16   1227s]     sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/19 20:47:16   1227s]     wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
[03/19 20:47:16   1227s]     wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
[03/19 20:47:16   1227s]     hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
[03/19 20:47:16   1227s]   Clock DAG net violations PRO final: none
[03/19 20:47:16   1227s]   Clock DAG primary half-corner transition distribution PRO final:
[03/19 20:47:16   1227s]     Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/19 20:47:16   1227s]     Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
[03/19 20:47:16   1227s]   Clock DAG library cell distribution PRO final {count}:
[03/19 20:47:16   1227s]      Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
[03/19 20:47:16   1227s]      Invs: INVD16: 8 
[03/19 20:47:16   1227s]   Primary reporting skew groups PRO final:
[03/19 20:47:16   1227s]     skew_group default.clk/CON: unconstrained
[03/19 20:47:16   1227s]         min path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/19 20:47:16   1227s]         max path sink: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/CP
[03/19 20:47:16   1227s]   Skew group summary PRO final:
[03/19 20:47:16   1227s]     skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
[03/19 20:47:16   1227s] PRO done.
[03/19 20:47:16   1227s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/19 20:47:16   1227s] numClockCells = 239, numClockCellsFixed = 0, numClockCellsRestored = 103, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/19 20:47:16   1227s] Net route status summary:
[03/19 20:47:16   1227s]   Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=238, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:47:16   1227s]   Non-clock: 27403 (unrouted=116, trialRouted=0, noStatus=0, routed=27287, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
[03/19 20:47:16   1227s] Updating delays...
[03/19 20:47:16   1228s] Updating delays done.
[03/19 20:47:16   1228s] PRO done. (took cpu=0:00:04.3 real=0:00:04.3)
[03/19 20:47:16   1228s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2206.6M
[03/19 20:47:16   1228s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.109, MEM:2206.6M
[03/19 20:47:17   1228s] skipped the cell partition in DRV
[03/19 20:47:17   1228s] Leakage Power Opt: re-selecting buf/inv list 
[03/19 20:47:17   1228s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/19 20:47:17   1228s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:47:17   1228s] optDesignOneStep: Power Flow
[03/19 20:47:17   1228s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/19 20:47:17   1228s] **INFO: Start fixing DRV (Mem = 2116.61M) ...
[03/19 20:47:17   1228s] Begin: GigaOpt DRV Optimization
[03/19 20:47:17   1228s] Glitch fixing enabled
[03/19 20:47:17   1228s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/19 20:47:17   1229s] Info: 238 clock nets excluded from IPO operation.
[03/19 20:47:17   1229s] End AAE Lib Interpolated Model. (MEM=2116.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:47:17   1229s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:29.1/0:25:49.5 (0.8), mem = 2116.6M
[03/19 20:47:17   1229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18060.11
[03/19 20:47:18   1229s] (I,S,L,T): WC_VIEW: 79.2737, 24.1285, 1.05257, 104.455
[03/19 20:47:18   1229s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/19 20:47:18   1229s] ### Creating PhyDesignMc. totSessionCpu=0:20:29 mem=2116.6M
[03/19 20:47:18   1229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2116.6M
[03/19 20:47:18   1229s] z: 2, totalTracks: 1
[03/19 20:47:18   1229s] z: 4, totalTracks: 1
[03/19 20:47:18   1229s] z: 6, totalTracks: 1
[03/19 20:47:18   1229s] z: 8, totalTracks: 1
[03/19 20:47:18   1229s] #spOpts: N=65 mergeVia=F 
[03/19 20:47:18   1229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2116.6M
[03/19 20:47:18   1229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:2116.6M
[03/19 20:47:18   1229s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2116.6MB).
[03/19 20:47:18   1229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.127, MEM:2116.6M
[03/19 20:47:18   1229s] TotalInstCnt at PhyDesignMc Initialization: 26,417
[03/19 20:47:18   1229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:30 mem=2116.6M
[03/19 20:47:18   1229s] ### Creating RouteCongInterface, started
[03/19 20:47:18   1229s] ### Creating LA Mngr. totSessionCpu=0:20:30 mem=2240.0M
[03/19 20:47:19   1231s] ### Creating LA Mngr, finished. totSessionCpu=0:20:31 mem=2256.1M
[03/19 20:47:19   1231s] ### Creating RouteCongInterface, finished
[03/19 20:47:19   1231s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/19 20:47:19   1231s] 
[03/19 20:47:19   1231s] Creating Lib Analyzer ...
[03/19 20:47:19   1231s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/19 20:47:19   1231s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/19 20:47:19   1231s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/19 20:47:19   1231s] 
[03/19 20:47:21   1232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:32 mem=2256.1M
[03/19 20:47:21   1232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:32 mem=2256.1M
[03/19 20:47:21   1232s] Creating Lib Analyzer, finished. 
[03/19 20:47:23   1234s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/19 20:47:23   1234s] **INFO: Disabling fanout fix in postRoute stage.
[03/19 20:47:23   1234s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2275.1M
[03/19 20:47:23   1234s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2275.1M
[03/19 20:47:24   1235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:47:24   1235s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/19 20:47:24   1235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:47:24   1235s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/19 20:47:24   1235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:47:24   1235s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 20:47:24   1236s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.34|   -82.41|       0|       0|       0|  61.00|          |         |
[03/19 20:47:24   1236s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 20:47:24   1236s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.34|   -82.41|       0|       0|       0|  61.00| 0:00:00.0|  2275.1M|
[03/19 20:47:24   1236s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 20:47:24   1236s] **** Begin NDR-Layer Usage Statistics ****
[03/19 20:47:24   1236s] Layer 3 has 238 constrained nets 
[03/19 20:47:24   1236s] Layer 7 has 48 constrained nets 
[03/19 20:47:24   1236s] **** End NDR-Layer Usage Statistics ****
[03/19 20:47:24   1236s] 
[03/19 20:47:24   1236s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2275.1M) ***
[03/19 20:47:24   1236s] 
[03/19 20:47:24   1236s] Begin: glitch net info
[03/19 20:47:24   1236s] glitch slack range: number of glitch nets
[03/19 20:47:24   1236s] glitch slack < -0.32 : 0
[03/19 20:47:24   1236s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:47:24   1236s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:47:24   1236s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:47:24   1236s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:47:24   1236s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:47:24   1236s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:47:24   1236s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:47:24   1236s] -0.04 < glitch slack : 0
[03/19 20:47:24   1236s] End: glitch net info
[03/19 20:47:24   1236s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2256.1M
[03/19 20:47:24   1236s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.107, MEM:2256.1M
[03/19 20:47:24   1236s] TotalInstCnt at PhyDesignMc Destruction: 26,417
[03/19 20:47:25   1236s] (I,S,L,T): WC_VIEW: 79.2737, 24.1285, 1.05257, 104.455
[03/19 20:47:25   1236s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18060.11
[03/19 20:47:25   1236s] *** DrvOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:20:36.4/0:25:56.8 (0.8), mem = 2256.1M
[03/19 20:47:25   1236s] 
[03/19 20:47:25   1236s] =============================================================================================
[03/19 20:47:25   1236s]  Step TAT Report for DrvOpt #3
[03/19 20:47:25   1236s] =============================================================================================
[03/19 20:47:25   1236s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:47:25   1236s] ---------------------------------------------------------------------------------------------
[03/19 20:47:25   1236s] [ SlackTraversorInit     ]      1   0:00:00.6  (   8.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/19 20:47:25   1236s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/19 20:47:25   1236s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  32.9 % )     0:00:02.5 /  0:00:02.5    1.0
[03/19 20:47:25   1236s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:47:25   1236s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:47:25   1236s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:01.4 /  0:00:01.4    1.0
[03/19 20:47:25   1236s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:47:25   1236s] [ DrvFindVioNets         ]      2   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:47:25   1236s] [ DrvComputeSummary      ]      2   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:00.5    1.0
[03/19 20:47:25   1236s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/19 20:47:25   1236s] [ MISC                   ]          0:00:02.9  (  39.5 % )     0:00:02.9 /  0:00:02.9    1.0
[03/19 20:47:25   1236s] ---------------------------------------------------------------------------------------------
[03/19 20:47:25   1236s]  DrvOpt #3 TOTAL                    0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[03/19 20:47:25   1236s] ---------------------------------------------------------------------------------------------
[03/19 20:47:25   1236s] 
[03/19 20:47:25   1236s] drv optimizer changes nothing and skips refinePlace
[03/19 20:47:25   1236s] End: GigaOpt DRV Optimization
[03/19 20:47:25   1236s] **optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1704.9M, totSessionCpu=0:20:36 **
[03/19 20:47:25   1236s] *info:
[03/19 20:47:25   1236s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2194.05M).
[03/19 20:47:25   1236s] Leakage Power Opt: resetting the buf/inv selection
[03/19 20:47:25   1236s] ** Profile ** Start :  cpu=0:00:00.0, mem=2194.1M
[03/19 20:47:25   1236s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.1M
[03/19 20:47:25   1236s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.092, MEM:2194.1M
[03/19 20:47:25   1236s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2194.1M
[03/19 20:47:25   1237s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2204.1M
[03/19 20:47:26   1237s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2204.1M
[03/19 20:47:26   1237s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.13min mem=2194.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.415 | -54.587 | -27.828 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2204.1M
[03/19 20:47:26   1237s] **optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1705.9M, totSessionCpu=0:20:38 **
[03/19 20:47:26   1238s]   DRV Snapshot: (REF)
[03/19 20:47:26   1238s]          Tran DRV: 0
[03/19 20:47:26   1238s]           Cap DRV: 0
[03/19 20:47:26   1238s]        Fanout DRV: 0
[03/19 20:47:26   1238s]            Glitch: 0
[03/19 20:47:27   1238s]   Timing Snapshot: (REF)
[03/19 20:47:27   1238s]      Weighted WNS: -0.129
[03/19 20:47:27   1238s]       All  PG WNS: -0.345
[03/19 20:47:27   1238s]       High PG WNS: -0.105
[03/19 20:47:27   1238s]       All  PG TNS: -82.414
[03/19 20:47:27   1238s]       High PG TNS: -54.586
[03/19 20:47:27   1238s]    Category Slack: { [L, -0.345] [H, -0.105] }
[03/19 20:47:27   1238s] 
[03/19 20:47:27   1238s] Running postRoute recovery in preEcoRoute mode
[03/19 20:47:27   1238s] **optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1687.1M, totSessionCpu=0:20:38 **
[03/19 20:47:27   1238s]   DRV Snapshot: (TGT)
[03/19 20:47:27   1238s]          Tran DRV: 0
[03/19 20:47:27   1238s]           Cap DRV: 0
[03/19 20:47:27   1238s]        Fanout DRV: 0
[03/19 20:47:27   1238s]            Glitch: 0
[03/19 20:47:27   1238s] Checking DRV degradation...
[03/19 20:47:27   1238s] 
[03/19 20:47:27   1238s] Recovery Manager:
[03/19 20:47:27   1238s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:47:27   1238s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:47:27   1238s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:47:27   1238s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/19 20:47:27   1238s] 
[03/19 20:47:27   1238s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/19 20:47:27   1238s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2184.52M, totSessionCpu=0:20:39).
[03/19 20:47:27   1238s] **optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1687.9M, totSessionCpu=0:20:39 **
[03/19 20:47:27   1238s] 
[03/19 20:47:28   1239s]   DRV Snapshot: (REF)
[03/19 20:47:28   1239s]          Tran DRV: 0
[03/19 20:47:28   1239s]           Cap DRV: 0
[03/19 20:47:28   1239s]        Fanout DRV: 0
[03/19 20:47:28   1239s]            Glitch: 0
[03/19 20:47:28   1239s] Skipping post route harden opt
[03/19 20:47:28   1239s] ** Profile ** Start :  cpu=0:00:00.0, mem=2184.5M
[03/19 20:47:28   1239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2184.5M
[03/19 20:47:28   1239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.087, MEM:2184.5M
[03/19 20:47:28   1239s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2184.5M
[03/19 20:47:28   1240s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2194.5M
[03/19 20:47:29   1240s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2194.5M
[03/19 20:47:29   1240s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.415 | -54.587 | -27.828 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2194.5M
[03/19 20:47:29   1240s] **optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1688.2M, totSessionCpu=0:20:41 **
[03/19 20:47:29   1240s] Running refinePlace -preserveRouting true -hardFence false
[03/19 20:47:29   1240s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2184.5M
[03/19 20:47:29   1240s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2184.5M
[03/19 20:47:29   1240s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2184.5M
[03/19 20:47:29   1240s] z: 2, totalTracks: 1
[03/19 20:47:29   1240s] z: 4, totalTracks: 1
[03/19 20:47:29   1240s] z: 6, totalTracks: 1
[03/19 20:47:29   1240s] z: 8, totalTracks: 1
[03/19 20:47:29   1240s] #spOpts: N=65 
[03/19 20:47:29   1240s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2184.5M
[03/19 20:47:29   1240s] Info: 36 insts are soft-fixed.
[03/19 20:47:29   1240s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.084, MEM:2184.5M
[03/19 20:47:29   1240s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2184.5MB).
[03/19 20:47:29   1240s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.122, MEM:2184.5M
[03/19 20:47:29   1240s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.122, MEM:2184.5M
[03/19 20:47:29   1240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18060.8
[03/19 20:47:29   1240s] OPERPROF:   Starting RefinePlace at level 2, MEM:2184.5M
[03/19 20:47:29   1240s] *** Starting refinePlace (0:20:41 mem=2184.5M) ***
[03/19 20:47:29   1240s] Total net bbox length = 3.783e+05 (1.628e+05 2.155e+05) (ext = 5.638e+03)
[03/19 20:47:29   1240s] Info: 36 insts are soft-fixed.
[03/19 20:47:29   1240s] 
[03/19 20:47:29   1240s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:47:29   1240s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:47:29   1240s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2184.5M
[03/19 20:47:29   1240s] Starting refinePlace ...
[03/19 20:47:29   1240s]   Spread Effort: high, post-route mode, useDDP on.
[03/19 20:47:29   1240s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2189.8MB) @(0:20:41 - 0:20:41).
[03/19 20:47:29   1240s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:47:29   1240s] wireLenOptFixPriorityInst 6520 inst fixed
[03/19 20:47:29   1241s] 
[03/19 20:47:29   1241s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/19 20:47:30   1241s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:47:30   1241s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2189.8MB) @(0:20:41 - 0:20:41).
[03/19 20:47:30   1241s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 20:47:30   1241s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2189.8MB
[03/19 20:47:30   1241s] Statistics of distance of Instance movement in refine placement:
[03/19 20:47:30   1241s]   maximum (X+Y) =         0.00 um
[03/19 20:47:30   1241s]   mean    (X+Y) =         0.00 um
[03/19 20:47:30   1241s] Summary Report:
[03/19 20:47:30   1241s] Instances move: 0 (out of 26350 movable)
[03/19 20:47:30   1241s] Instances flipped: 0
[03/19 20:47:30   1241s] Mean displacement: 0.00 um
[03/19 20:47:30   1241s] Max displacement: 0.00 um 
[03/19 20:47:30   1241s] Total instances moved : 0
[03/19 20:47:30   1241s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.550, REAL:0.549, MEM:2189.8M
[03/19 20:47:30   1241s] Total net bbox length = 3.783e+05 (1.628e+05 2.155e+05) (ext = 5.638e+03)
[03/19 20:47:30   1241s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2189.8MB
[03/19 20:47:30   1241s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2189.8MB) @(0:20:41 - 0:20:41).
[03/19 20:47:30   1241s] *** Finished refinePlace (0:20:41 mem=2189.8M) ***
[03/19 20:47:30   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18060.8
[03/19 20:47:30   1241s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.620, REAL:0.622, MEM:2189.8M
[03/19 20:47:30   1241s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2189.8M
[03/19 20:47:30   1241s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.108, MEM:2189.8M
[03/19 20:47:30   1241s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.860, REAL:0.853, MEM:2189.8M
[03/19 20:47:30   1241s] -routeWithEco false                       # bool, default=false
[03/19 20:47:30   1241s] -routeWithEco true                        # bool, default=false, user setting
[03/19 20:47:30   1241s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:47:30   1241s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:47:30   1241s] -routeWithTimingDriven false              # bool, default=false
[03/19 20:47:30   1241s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:47:30   1241s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/19 20:47:30   1241s] Existing Dirty Nets : 0
[03/19 20:47:30   1241s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/19 20:47:30   1241s] Reset Dirty Nets : 0
[03/19 20:47:30   1241s] 
[03/19 20:47:30   1241s] globalDetailRoute
[03/19 20:47:30   1241s] 
[03/19 20:47:30   1241s] #setNanoRouteMode -drouteAutoStop true
[03/19 20:47:30   1241s] #setNanoRouteMode -drouteFixAntenna true
[03/19 20:47:30   1241s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/19 20:47:30   1241s] #setNanoRouteMode -routeSelectedNetOnly false
[03/19 20:47:30   1241s] #setNanoRouteMode -routeWithEco true
[03/19 20:47:30   1241s] #setNanoRouteMode -routeWithSiDriven false
[03/19 20:47:30   1241s] ### Time Record (globalDetailRoute) is installed.
[03/19 20:47:30   1241s] #Start globalDetailRoute on Sun Mar 19 20:47:30 2023
[03/19 20:47:30   1241s] #
[03/19 20:47:30   1241s] ### Time Record (Pre Callback) is installed.
[03/19 20:47:30   1241s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27525 access done (mem: 2189.754M)
[03/19 20:47:30   1241s] ### Time Record (Pre Callback) is uninstalled.
[03/19 20:47:30   1241s] ### Time Record (DB Import) is installed.
[03/19 20:47:30   1241s] ### Time Record (Timing Data Generation) is installed.
[03/19 20:47:30   1241s] ### Time Record (Timing Data Generation) is uninstalled.
[03/19 20:47:30   1242s] ### Net info: total nets: 27641
[03/19 20:47:30   1242s] ### Net info: dirty nets: 0
[03/19 20:47:30   1242s] ### Net info: marked as disconnected nets: 0
[03/19 20:47:31   1242s] #num needed restored net=0
[03/19 20:47:31   1242s] #need_extraction net=0 (total=27641)
[03/19 20:47:31   1242s] ### Net info: fully routed nets: 27525
[03/19 20:47:31   1242s] ### Net info: trivial (< 2 pins) nets: 116
[03/19 20:47:31   1242s] ### Net info: unrouted nets: 0
[03/19 20:47:31   1242s] ### Net info: re-extraction nets: 0
[03/19 20:47:31   1242s] ### Net info: ignored nets: 0
[03/19 20:47:31   1242s] ### Net info: skip routing nets: 0
[03/19 20:47:31   1243s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/19 20:47:31   1243s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/19 20:47:31   1243s] ### Time Record (DB Import) is uninstalled.
[03/19 20:47:31   1243s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/19 20:47:31   1243s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/19 20:47:31   1243s] #       d2857f6f1197a5e9dbbec3bd87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/19 20:47:31   1243s] #       54f5f0fafb121fcbd56eff0b54242e4d1b9ca02c3a7f6ffce393fae03c0517e3f5febf7e
[03/19 20:47:31   1243s] #       83ca1272f93aca2e6dd7c4714e17147def283b755d3b8a18552611cb249a3e768355887e
[03/19 20:47:31   1243s] #       788c62d6487ac94f44416b4328723343dd5433e2b8484385e2345442a7760023b915ac34
[03/19 20:47:31   1243s] #       e9320b90b8b9f3b5bf4d6f0a5b9a74e59c112c4fb92f9e077cce61
[03/19 20:47:31   1243s] #
[03/19 20:47:31   1243s] #Skip comparing routing design signature in db-snapshot flow
[03/19 20:47:31   1243s] #RTESIG:78da8d914d6bc24010863df7570cab87146abaef7e6436d782d7b6887a95886b11a281dd
[03/19 20:47:31   1243s] #       cda1ffde20855e4236737d1f661ede59ae0e9b2d09d425781d25f311f4b95512d0722d95
[03/19 20:47:31   1243s] #       e477d4c721da7f8897e5eaeb7b07d4242e4d1bbda022f9706fc2ef1bf5d1078a3ea5ebfd
[03/19 20:47:31   1243s] #       e7f50f548e50cae7507169bb268d73da500abda7e2d475ed28625595451c9368fad40d56
[03/19 20:47:31   1243s] #       31852118c59c95f4949f5805ad2dc1947686baad67ac6393878ce23c5441e77a4065ccff
[03/19 20:47:31   1243s] #       7f269a00235b2a9cb4792b0790b8f9f3b5bf654ebacae64fce69cbf194fbe201055cdb14
[03/19 20:47:31   1243s] #
[03/19 20:47:31   1243s] ### Time Record (Global Routing) is installed.
[03/19 20:47:31   1243s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:47:32   1243s] ### Time Record (Data Preparation) is installed.
[03/19 20:47:32   1243s] #Start routing data preparation on Sun Mar 19 20:47:32 2023
[03/19 20:47:32   1243s] #
[03/19 20:47:32   1243s] #Minimum voltage of a net in the design = 0.000.
[03/19 20:47:32   1243s] #Maximum voltage of a net in the design = 1.100.
[03/19 20:47:32   1243s] #Voltage range [0.000 - 1.100] has 27639 nets.
[03/19 20:47:32   1243s] #Voltage range [0.900 - 1.100] has 1 net.
[03/19 20:47:32   1243s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 20:47:32   1243s] ### Time Record (Cell Pin Access) is installed.
[03/19 20:47:32   1243s] #Initial pin access analysis.
[03/19 20:47:32   1243s] #Detail pin access analysis.
[03/19 20:47:32   1243s] ### Time Record (Cell Pin Access) is uninstalled.
[03/19 20:47:32   1244s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/19 20:47:32   1244s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:47:32   1244s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:47:32   1244s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:47:32   1244s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:47:32   1244s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/19 20:47:32   1244s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:47:32   1244s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/19 20:47:33   1244s] #Regenerating Ggrids automatically.
[03/19 20:47:33   1244s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/19 20:47:33   1244s] #Using automatically generated G-grids.
[03/19 20:47:33   1245s] #Done routing data preparation.
[03/19 20:47:33   1245s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1662.36 (MB), peak = 1889.70 (MB)
[03/19 20:47:33   1245s] ### Time Record (Data Preparation) is uninstalled.
[03/19 20:47:34   1245s] ### Time Record (Special Wire Merging) is installed.
[03/19 20:47:34   1245s] #Merging special wires: starts on Sun Mar 19 20:47:34 2023 with memory = 1662.60 (MB), peak = 1889.70 (MB)
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/19 20:47:34   1245s] ### Time Record (Special Wire Merging) is uninstalled.
[03/19 20:47:34   1245s] #Found 0 nets for post-route si or timing fixing.
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] #Finished routing data preparation on Sun Mar 19 20:47:34 2023
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] #Cpu time = 00:00:02
[03/19 20:47:34   1245s] #Elapsed time = 00:00:02
[03/19 20:47:34   1245s] #Increased memory = 5.91 (MB)
[03/19 20:47:34   1245s] #Total memory = 1662.60 (MB)
[03/19 20:47:34   1245s] #Peak memory = 1889.70 (MB)
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] ### Time Record (Global Routing) is installed.
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] #Start global routing on Sun Mar 19 20:47:34 2023
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] #Start global routing initialization on Sun Mar 19 20:47:34 2023
[03/19 20:47:34   1245s] #
[03/19 20:47:34   1245s] #WARNING (NRGR-22) Design is already detail routed.
[03/19 20:47:34   1245s] ### Time Record (Global Routing) is uninstalled.
[03/19 20:47:34   1245s] ### Time Record (Track Assignment) is installed.
[03/19 20:47:34   1246s] ### Time Record (Track Assignment) is uninstalled.
[03/19 20:47:35   1246s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/19 20:47:35   1246s] #Cpu time = 00:00:03
[03/19 20:47:35   1246s] #Elapsed time = 00:00:03
[03/19 20:47:35   1246s] #Increased memory = 5.91 (MB)
[03/19 20:47:35   1246s] #Total memory = 1662.60 (MB)
[03/19 20:47:35   1246s] #Peak memory = 1889.70 (MB)
[03/19 20:47:35   1246s] ### Time Record (Detail Routing) is installed.
[03/19 20:47:35   1247s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:47:36   1247s] #
[03/19 20:47:36   1247s] #Start Detail Routing..
[03/19 20:47:36   1247s] #start initial detail routing ...
[03/19 20:47:36   1247s] ### Design has 0 dirty nets, has valid drcs
[03/19 20:47:37   1248s] #   number of violations = 12
[03/19 20:47:37   1248s] #
[03/19 20:47:37   1248s] #    By Layer and Type :
[03/19 20:47:37   1248s] #	          SpacV   Totals
[03/19 20:47:37   1248s] #	M1           12       12
[03/19 20:47:37   1248s] #	Totals       12       12
[03/19 20:47:37   1248s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1664.43 (MB), peak = 1889.70 (MB)
[03/19 20:47:38   1249s] #start 1st optimization iteration ...
[03/19 20:47:39   1250s] #   number of violations = 0
[03/19 20:47:39   1250s] #    number of process antenna violations = 4
[03/19 20:47:39   1250s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1674.21 (MB), peak = 1889.70 (MB)
[03/19 20:47:39   1250s] #Complete Detail Routing.
[03/19 20:47:39   1250s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:47:39   1250s] #Total wire length = 481465 um.
[03/19 20:47:39   1250s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M1 = 5859 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M2 = 157785 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M3 = 184692 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M4 = 115743 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M6 = 1230 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M7 = 2733 um.
[03/19 20:47:39   1250s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:47:39   1250s] #Total number of vias = 181064
[03/19 20:47:39   1250s] #Total number of multi-cut vias = 111447 ( 61.6%)
[03/19 20:47:39   1250s] #Total number of single cut vias = 69617 ( 38.4%)
[03/19 20:47:39   1250s] #Up-Via Summary (total 181064):
[03/19 20:47:39   1250s] #                   single-cut          multi-cut      Total
[03/19 20:47:39   1250s] #-----------------------------------------------------------
[03/19 20:47:39   1250s] # M1             63657 ( 67.9%)     30135 ( 32.1%)      93792
[03/19 20:47:39   1250s] # M2              5011 (  7.3%)     64062 ( 92.7%)      69073
[03/19 20:47:39   1250s] # M3               865 (  5.2%)     15753 ( 94.8%)      16618
[03/19 20:47:39   1250s] # M4                37 (  4.7%)       753 ( 95.3%)        790
[03/19 20:47:39   1250s] # M5                 5 (  1.5%)       318 ( 98.5%)        323
[03/19 20:47:39   1250s] # M6                27 ( 10.8%)       224 ( 89.2%)        251
[03/19 20:47:39   1250s] # M7                15 (  6.9%)       202 ( 93.1%)        217
[03/19 20:47:39   1250s] #-----------------------------------------------------------
[03/19 20:47:39   1250s] #                69617 ( 38.4%)    111447 ( 61.6%)     181064 
[03/19 20:47:39   1250s] #
[03/19 20:47:39   1250s] #Total number of DRC violations = 0
[03/19 20:47:39   1250s] ### Time Record (Detail Routing) is uninstalled.
[03/19 20:47:39   1250s] #Cpu time = 00:00:04
[03/19 20:47:39   1250s] #Elapsed time = 00:00:04
[03/19 20:47:39   1250s] #Increased memory = 2.52 (MB)
[03/19 20:47:39   1250s] #Total memory = 1665.12 (MB)
[03/19 20:47:39   1250s] #Peak memory = 1889.70 (MB)
[03/19 20:47:39   1250s] ### Time Record (Antenna Fixing) is installed.
[03/19 20:47:39   1251s] #
[03/19 20:47:39   1251s] #start routing for process antenna violation fix ...
[03/19 20:47:40   1251s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/19 20:47:40   1252s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1666.67 (MB), peak = 1889.70 (MB)
[03/19 20:47:40   1252s] #
[03/19 20:47:40   1252s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:47:40   1252s] #Total wire length = 481465 um.
[03/19 20:47:40   1252s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M1 = 5859 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M2 = 157785 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M3 = 184692 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M4 = 115743 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M6 = 1230 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M7 = 2733 um.
[03/19 20:47:40   1252s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:47:40   1252s] #Total number of vias = 181064
[03/19 20:47:40   1252s] #Total number of multi-cut vias = 111447 ( 61.6%)
[03/19 20:47:40   1252s] #Total number of single cut vias = 69617 ( 38.4%)
[03/19 20:47:40   1252s] #Up-Via Summary (total 181064):
[03/19 20:47:40   1252s] #                   single-cut          multi-cut      Total
[03/19 20:47:40   1252s] #-----------------------------------------------------------
[03/19 20:47:40   1252s] # M1             63657 ( 67.9%)     30135 ( 32.1%)      93792
[03/19 20:47:40   1252s] # M2              5011 (  7.3%)     64062 ( 92.7%)      69073
[03/19 20:47:40   1252s] # M3               865 (  5.2%)     15753 ( 94.8%)      16618
[03/19 20:47:40   1252s] # M4                37 (  4.7%)       753 ( 95.3%)        790
[03/19 20:47:40   1252s] # M5                 5 (  1.5%)       318 ( 98.5%)        323
[03/19 20:47:40   1252s] # M6                27 ( 10.8%)       224 ( 89.2%)        251
[03/19 20:47:40   1252s] # M7                15 (  6.9%)       202 ( 93.1%)        217
[03/19 20:47:40   1252s] #-----------------------------------------------------------
[03/19 20:47:40   1252s] #                69617 ( 38.4%)    111447 ( 61.6%)     181064 
[03/19 20:47:40   1252s] #
[03/19 20:47:40   1252s] #Total number of DRC violations = 0
[03/19 20:47:40   1252s] #Total number of net violated process antenna rule = 4
[03/19 20:47:40   1252s] #
[03/19 20:47:41   1253s] #
[03/19 20:47:41   1253s] #Total number of nets with non-default rule or having extra spacing = 265
[03/19 20:47:41   1253s] #Total wire length = 481465 um.
[03/19 20:47:41   1253s] #Total half perimeter of net bounding box = 412336 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M1 = 5859 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M2 = 157785 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M3 = 184692 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M4 = 115743 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M5 = 10457 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M6 = 1230 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M7 = 2733 um.
[03/19 20:47:41   1253s] #Total wire length on LAYER M8 = 2966 um.
[03/19 20:47:41   1253s] #Total number of vias = 181064
[03/19 20:47:41   1253s] #Total number of multi-cut vias = 111447 ( 61.6%)
[03/19 20:47:41   1253s] #Total number of single cut vias = 69617 ( 38.4%)
[03/19 20:47:41   1253s] #Up-Via Summary (total 181064):
[03/19 20:47:41   1253s] #                   single-cut          multi-cut      Total
[03/19 20:47:41   1253s] #-----------------------------------------------------------
[03/19 20:47:41   1253s] # M1             63657 ( 67.9%)     30135 ( 32.1%)      93792
[03/19 20:47:41   1253s] # M2              5011 (  7.3%)     64062 ( 92.7%)      69073
[03/19 20:47:41   1253s] # M3               865 (  5.2%)     15753 ( 94.8%)      16618
[03/19 20:47:41   1253s] # M4                37 (  4.7%)       753 ( 95.3%)        790
[03/19 20:47:41   1253s] # M5                 5 (  1.5%)       318 ( 98.5%)        323
[03/19 20:47:41   1253s] # M6                27 ( 10.8%)       224 ( 89.2%)        251
[03/19 20:47:41   1253s] # M7                15 (  6.9%)       202 ( 93.1%)        217
[03/19 20:47:41   1253s] #-----------------------------------------------------------
[03/19 20:47:41   1253s] #                69617 ( 38.4%)    111447 ( 61.6%)     181064 
[03/19 20:47:41   1253s] #
[03/19 20:47:41   1253s] #Total number of DRC violations = 0
[03/19 20:47:41   1253s] #Total number of process antenna violations = 4
[03/19 20:47:41   1253s] #
[03/19 20:47:41   1253s] ### Time Record (Antenna Fixing) is uninstalled.
[03/19 20:47:41   1253s] #detailRoute Statistics:
[03/19 20:47:41   1253s] #Cpu time = 00:00:07
[03/19 20:47:41   1253s] #Elapsed time = 00:00:07
[03/19 20:47:41   1253s] #Increased memory = 4.51 (MB)
[03/19 20:47:41   1253s] #Total memory = 1667.11 (MB)
[03/19 20:47:41   1253s] #Peak memory = 1889.70 (MB)
[03/19 20:47:41   1253s] #Skip updating routing design signature in db-snapshot flow
[03/19 20:47:41   1253s] ### Time Record (DB Export) is installed.
[03/19 20:47:42   1254s] ### Time Record (DB Export) is uninstalled.
[03/19 20:47:42   1254s] ### Time Record (Post Callback) is installed.
[03/19 20:47:42   1254s] ### Time Record (Post Callback) is uninstalled.
[03/19 20:47:42   1254s] #
[03/19 20:47:42   1254s] #globalDetailRoute statistics:
[03/19 20:47:42   1254s] #Cpu time = 00:00:13
[03/19 20:47:42   1254s] #Elapsed time = 00:00:13
[03/19 20:47:42   1254s] #Increased memory = -63.34 (MB)
[03/19 20:47:42   1254s] #Total memory = 1634.86 (MB)
[03/19 20:47:42   1254s] #Peak memory = 1889.70 (MB)
[03/19 20:47:42   1254s] #Number of warnings = 1
[03/19 20:47:42   1254s] #Total number of warnings = 47
[03/19 20:47:42   1254s] #Number of fails = 0
[03/19 20:47:42   1254s] #Total number of fails = 0
[03/19 20:47:42   1254s] #Complete globalDetailRoute on Sun Mar 19 20:47:42 2023
[03/19 20:47:42   1254s] #
[03/19 20:47:42   1254s] ### Time Record (globalDetailRoute) is uninstalled.
[03/19 20:47:42   1254s] ### 
[03/19 20:47:42   1254s] ###   Scalability Statistics
[03/19 20:47:42   1254s] ### 
[03/19 20:47:42   1254s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:47:42   1254s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/19 20:47:42   1254s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:47:42   1254s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/19 20:47:42   1254s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/19 20:47:42   1254s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/19 20:47:42   1254s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:47:42   1254s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/19 20:47:42   1254s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/19 20:47:42   1254s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/19 20:47:42   1254s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/19 20:47:42   1254s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/19 20:47:42   1254s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/19 20:47:42   1254s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[03/19 20:47:42   1254s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/19 20:47:42   1254s] ###   Entire Command                |        00:00:13|        00:00:13|             1.0|
[03/19 20:47:42   1254s] ### --------------------------------+----------------+----------------+----------------+
[03/19 20:47:42   1254s] ### 
[03/19 20:47:42   1254s] **optDesign ... cpu = 0:01:08, real = 0:01:07, mem = 1594.2M, totSessionCpu=0:20:54 **
[03/19 20:47:42   1254s] -routeWithEco false                       # bool, default=false
[03/19 20:47:42   1254s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/19 20:47:42   1254s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/19 20:47:42   1254s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/19 20:47:42   1254s] New Signature Flow (restoreNanoRouteOptions) ....
[03/19 20:47:42   1254s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/19 20:47:42   1254s] Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
[03/19 20:47:42   1254s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/19 20:47:42   1254s] RC Extraction called in multi-corner(2) mode.
[03/19 20:47:42   1254s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 20:47:42   1254s] Process corner(s) are loaded.
[03/19 20:47:42   1254s]  Corner: Cmax
[03/19 20:47:42   1254s]  Corner: Cmin
[03/19 20:47:42   1254s] extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
[03/19 20:47:42   1254s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 20:47:42   1254s]       RC Corner Indexes            0       1   
[03/19 20:47:42   1254s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 20:47:42   1254s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 20:47:42   1254s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 20:47:42   1254s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 20:47:42   1254s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 20:47:42   1254s] Shrink Factor                : 1.00000
[03/19 20:47:43   1254s] LayerId::1 widthSet size::4
[03/19 20:47:43   1254s] LayerId::2 widthSet size::4
[03/19 20:47:43   1254s] LayerId::3 widthSet size::4
[03/19 20:47:43   1254s] LayerId::4 widthSet size::4
[03/19 20:47:43   1254s] LayerId::5 widthSet size::4
[03/19 20:47:43   1254s] LayerId::6 widthSet size::4
[03/19 20:47:43   1254s] LayerId::7 widthSet size::4
[03/19 20:47:43   1254s] LayerId::8 widthSet size::4
[03/19 20:47:43   1254s] Initializing multi-corner capacitance tables ... 
[03/19 20:47:43   1254s] Initializing multi-corner resistance tables ...
[03/19 20:47:43   1255s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296219 ; uaWl: 0.980549 ; uaWlH: 0.249682 ; aWlH: 0.014072 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:47:43   1255s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2157.5M)
[03/19 20:47:44   1255s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for storing RC.
[03/19 20:47:44   1255s] Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 2223.2M)
[03/19 20:47:44   1255s] Extracted 20.0008% (CPU Time= 0:00:01.2  MEM= 2223.2M)
[03/19 20:47:44   1256s] Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 2223.2M)
[03/19 20:47:44   1256s] Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 2223.2M)
[03/19 20:47:45   1256s] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 2223.2M)
[03/19 20:47:45   1256s] Extracted 60.0008% (CPU Time= 0:00:02.1  MEM= 2223.2M)
[03/19 20:47:45   1257s] Extracted 70.0006% (CPU Time= 0:00:02.5  MEM= 2227.2M)
[03/19 20:47:46   1257s] Extracted 80.0008% (CPU Time= 0:00:02.9  MEM= 2227.2M)
[03/19 20:47:47   1258s] Extracted 90.0006% (CPU Time= 0:00:04.0  MEM= 2227.2M)
[03/19 20:47:48   1259s] Extracted 100% (CPU Time= 0:00:04.8  MEM= 2227.2M)
[03/19 20:47:48   1259s] Number of Extracted Resistors     : 465390
[03/19 20:47:48   1259s] Number of Extracted Ground Cap.   : 462231
[03/19 20:47:48   1259s] Number of Extracted Coupling Cap. : 738992
[03/19 20:47:48   1259s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 2195.914M)
[03/19 20:47:48   1259s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 20:47:48   1259s]  Corner: Cmax
[03/19 20:47:48   1259s]  Corner: Cmin
[03/19 20:47:48   1259s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2195.9M)
[03/19 20:47:48   1259s] Creating parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb_Filter.rcdb.d' for storing RC.
[03/19 20:47:48   1260s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27525 access done (mem: 2195.914M)
[03/19 20:47:48   1260s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2195.914M)
[03/19 20:47:48   1260s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 2195.914M)
[03/19 20:47:48   1260s] processing rcdb (/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d) for hinst (top) of cell (fullchip);
[03/19 20:47:49   1261s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 2195.914M)
[03/19 20:47:49   1261s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2195.914M)
[03/19 20:47:49   1261s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 2195.914M)
[03/19 20:47:49   1261s] **optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 1603.0M, totSessionCpu=0:21:01 **
[03/19 20:47:49   1261s] Starting delay calculation for Setup views
[03/19 20:47:49   1261s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:47:49   1261s] #################################################################################
[03/19 20:47:49   1261s] # Design Stage: PostRoute
[03/19 20:47:49   1261s] # Design Name: fullchip
[03/19 20:47:49   1261s] # Design Mode: 65nm
[03/19 20:47:49   1261s] # Analysis Mode: MMMC OCV 
[03/19 20:47:49   1261s] # Parasitics Mode: SPEF/RCDB
[03/19 20:47:49   1261s] # Signoff Settings: SI On 
[03/19 20:47:49   1261s] #################################################################################
[03/19 20:47:50   1262s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:47:50   1262s] Setting infinite Tws ...
[03/19 20:47:50   1262s] First Iteration Infinite Tw... 
[03/19 20:47:50   1262s] Calculate early delays in OCV mode...
[03/19 20:47:50   1262s] Calculate late delays in OCV mode...
[03/19 20:47:50   1262s] Topological Sorting (REAL = 0:00:00.0, MEM = 2172.5M, InitMEM = 2168.5M)
[03/19 20:47:50   1262s] Start delay calculation (fullDC) (1 T). (MEM=2172.49)
[03/19 20:47:51   1262s] LayerId::1 widthSet size::4
[03/19 20:47:51   1262s] LayerId::2 widthSet size::4
[03/19 20:47:51   1262s] LayerId::3 widthSet size::4
[03/19 20:47:51   1262s] LayerId::4 widthSet size::4
[03/19 20:47:51   1262s] LayerId::5 widthSet size::4
[03/19 20:47:51   1262s] LayerId::6 widthSet size::4
[03/19 20:47:51   1262s] LayerId::7 widthSet size::4
[03/19 20:47:51   1262s] LayerId::8 widthSet size::4
[03/19 20:47:51   1262s] Initializing multi-corner capacitance tables ... 
[03/19 20:47:51   1263s] Initializing multi-corner resistance tables ...
[03/19 20:47:51   1263s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296219 ; uaWl: 0.980549 ; uaWlH: 0.249682 ; aWlH: 0.014072 ; Pmax: 0.831400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 82 ; 
[03/19 20:47:51   1263s] End AAE Lib Interpolated Model. (MEM=2184.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:47:51   1263s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 2184.102M)
[03/19 20:47:51   1263s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2184.1M)
[03/19 20:47:59   1271s] Total number of fetched objects 27542
[03/19 20:47:59   1271s] AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
[03/19 20:47:59   1271s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/19 20:47:59   1271s] End delay calculation. (MEM=2231.79 CPU=0:00:07.3 REAL=0:00:07.0)
[03/19 20:47:59   1271s] End delay calculation (fullDC). (MEM=2231.79 CPU=0:00:08.7 REAL=0:00:09.0)
[03/19 20:47:59   1271s] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 2231.8M) ***
[03/19 20:48:01   1273s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2231.8M)
[03/19 20:48:01   1273s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 20:48:01   1273s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2231.8M)
[03/19 20:48:01   1273s] Starting SI iteration 2
[03/19 20:48:01   1273s] Calculate early delays in OCV mode...
[03/19 20:48:01   1273s] Calculate late delays in OCV mode...
[03/19 20:48:01   1273s] Start delay calculation (fullDC) (1 T). (MEM=2192.9)
[03/19 20:48:01   1273s] End AAE Lib Interpolated Model. (MEM=2192.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:48:03   1275s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/19 20:48:03   1275s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
[03/19 20:48:03   1275s] Total number of fetched objects 27542
[03/19 20:48:03   1275s] AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
[03/19 20:48:03   1275s] End delay calculation. (MEM=2199.05 CPU=0:00:02.0 REAL=0:00:02.0)
[03/19 20:48:03   1275s] End delay calculation (fullDC). (MEM=2199.05 CPU=0:00:02.2 REAL=0:00:02.0)
[03/19 20:48:03   1275s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2199.1M) ***
[03/19 20:48:06   1278s] *** Done Building Timing Graph (cpu=0:00:17.0 real=0:00:17.0 totSessionCpu=0:21:18 mem=2199.1M)
[03/19 20:48:06   1278s] End AAE Lib Interpolated Model. (MEM=2199.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:48:06   1278s] ** Profile ** Start :  cpu=0:00:00.0, mem=2199.1M
[03/19 20:48:06   1278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2199.1M
[03/19 20:48:06   1278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.102, MEM:2199.1M
[03/19 20:48:06   1278s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2199.1M
[03/19 20:48:07   1279s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2199.1M
[03/19 20:48:07   1279s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2214.3M
[03/19 20:48:07   1279s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.530 | -54.684 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2214.3M
[03/19 20:48:07   1279s] **optDesign ... cpu = 0:01:34, real = 0:01:32, mem = 1680.3M, totSessionCpu=0:21:20 **
[03/19 20:48:07   1279s] **optDesign ... cpu = 0:01:34, real = 0:01:32, mem = 1680.3M, totSessionCpu=0:21:20 **
[03/19 20:48:07   1279s] Executing marking Critical Nets1
[03/19 20:48:07   1279s] Latch borrow mode reset to max_borrow
[03/19 20:48:09   1281s] <optDesign CMD> Restore Using all VT Cells
[03/19 20:48:09   1281s] cleaningup cpe interface
[03/19 20:48:09   1281s] Reported timing to dir ./timingReports
[03/19 20:48:09   1281s] **optDesign ... cpu = 0:01:35, real = 0:01:34, mem = 1669.7M, totSessionCpu=0:21:21 **
[03/19 20:48:09   1281s] End AAE Lib Interpolated Model. (MEM=2176.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 20:48:09   1281s] Begin: glitch net info
[03/19 20:48:09   1281s] glitch slack range: number of glitch nets
[03/19 20:48:09   1281s] glitch slack < -0.32 : 0
[03/19 20:48:09   1281s] -0.32 < glitch slack < -0.28 : 0
[03/19 20:48:09   1281s] -0.28 < glitch slack < -0.24 : 0
[03/19 20:48:09   1281s] -0.24 < glitch slack < -0.2 : 0
[03/19 20:48:09   1281s] -0.2 < glitch slack < -0.16 : 0
[03/19 20:48:09   1281s] -0.16 < glitch slack < -0.12 : 0
[03/19 20:48:09   1281s] -0.12 < glitch slack < -0.08 : 0
[03/19 20:48:09   1281s] -0.08 < glitch slack < -0.04 : 0
[03/19 20:48:09   1281s] -0.04 < glitch slack : 0
[03/19 20:48:09   1281s] End: glitch net info
[03/19 20:48:09   1281s] ** Profile ** Start :  cpu=0:00:00.0, mem=2176.3M
[03/19 20:48:09   1281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2176.3M
[03/19 20:48:09   1281s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:2176.3M
[03/19 20:48:09   1281s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2176.3M
[03/19 20:48:10   1282s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2186.3M
[03/19 20:48:10   1282s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2178.3M
[03/19 20:48:12   1283s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=2176.3M
[03/19 20:48:12   1283s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.530 | -54.684 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2176.3M
[03/19 20:48:12   1283s] **optDesign ... cpu = 0:01:38, real = 0:01:37, mem = 1666.1M, totSessionCpu=0:21:24 **
[03/19 20:48:12   1283s]  ReSet Options after AAE Based Opt flow 
[03/19 20:48:12   1283s] *** Finished optDesign ***
[03/19 20:48:12   1283s] cleaningup cpe interface
[03/19 20:48:12   1283s] cleaningup cpe interface
[03/19 20:48:12   1283s] Info: pop threads available for lower-level modules during optimization.
[03/19 20:48:12   1283s] Deleting Lib Analyzer.
[03/19 20:48:12   1283s] Info: Destroy the CCOpt slew target map.
[03/19 20:48:12   1283s] clean pInstBBox. size 0
[03/19 20:48:12   1283s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/19 20:48:12   1283s] All LLGs are deleted
[03/19 20:48:12   1283s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2176.3M
[03/19 20:48:12   1283s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2174.1M
[03/19 20:48:12   1283s] 
[03/19 20:48:12   1283s] =============================================================================================
[03/19 20:48:12   1283s]  Final TAT Report for optDesign
[03/19 20:48:12   1283s] =============================================================================================
[03/19 20:48:12   1283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 20:48:12   1283s] ---------------------------------------------------------------------------------------------
[03/19 20:48:12   1283s] [ DrvOpt                 ]      1   0:00:07.5  (   7.7 % )     0:00:07.5 /  0:00:07.5    1.0
[03/19 20:48:12   1283s] [ ClockDrv               ]      1   0:00:04.5  (   4.6 % )     0:00:04.5 /  0:00:04.5    1.0
[03/19 20:48:12   1283s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 20:48:12   1283s] [ CheckPlace             ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:48:12   1283s] [ RefinePlace            ]      1   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[03/19 20:48:12   1283s] [ EcoRoute               ]      1   0:00:12.7  (  13.0 % )     0:00:12.7 /  0:00:12.7    1.0
[03/19 20:48:12   1283s] [ ExtractRC              ]      2   0:00:13.2  (  13.6 % )     0:00:13.2 /  0:00:14.3    1.1
[03/19 20:48:12   1283s] [ TimingUpdate           ]     12   0:00:07.7  (   8.0 % )     0:00:36.6 /  0:00:36.9    1.0
[03/19 20:48:12   1283s] [ FullDelayCalc          ]      2   0:00:28.8  (  29.6 % )     0:00:28.8 /  0:00:29.1    1.0
[03/19 20:48:12   1283s] [ OptSummaryReport       ]      5   0:00:00.8  (   0.8 % )     0:00:07.7 /  0:00:06.7    0.9
[03/19 20:48:12   1283s] [ TimingReport           ]      5   0:00:02.4  (   2.4 % )     0:00:02.4 /  0:00:02.4    1.0
[03/19 20:48:12   1283s] [ DrvReport              ]      5   0:00:04.2  (   4.3 % )     0:00:04.2 /  0:00:03.2    0.8
[03/19 20:48:12   1283s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/19 20:48:12   1283s] [ PropagateActivity      ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/19 20:48:12   1283s] [ MISC                   ]          0:00:14.0  (  14.4 % )     0:00:14.0 /  0:00:13.9    1.0
[03/19 20:48:12   1283s] ---------------------------------------------------------------------------------------------
[03/19 20:48:12   1283s]  optDesign TOTAL                    0:01:37.4  ( 100.0 % )     0:01:37.4 /  0:01:37.6    1.0
[03/19 20:48:12   1283s] ---------------------------------------------------------------------------------------------
[03/19 20:48:12   1283s] 
[03/19 20:48:12   1283s] Deleting Cell Server ...
[03/19 20:51:50   1324s] <CMD> verifyGeometry
[03/19 20:51:50   1324s]  *** Starting Verify Geometry (MEM: 2174.1) ***
[03/19 20:51:50   1324s] 
[03/19 20:51:50   1324s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/19 20:51:50   1324s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 20:51:50   1324s]   VERIFY GEOMETRY ...... Initializing
[03/19 20:51:50   1324s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 20:51:50   1324s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 20:51:50   1324s]                   ...... bin size: 2880
[03/19 20:51:50   1324s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/19 20:51:54   1329s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:51:54   1329s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:51:54   1329s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:51:54   1329s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:51:54   1329s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/19 20:51:54   1329s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/19 20:51:59   1334s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:51:59   1334s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:51:59   1334s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:51:59   1334s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:51:59   1334s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/19 20:51:59   1334s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/19 20:52:03   1337s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:52:03   1337s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:52:03   1337s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:52:03   1337s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:52:03   1337s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/19 20:52:03   1337s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/19 20:52:07   1342s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:52:07   1342s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:52:07   1342s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:52:07   1342s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:52:07   1342s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/19 20:52:07   1342s] VG: elapsed time: 17.00
[03/19 20:52:07   1342s] Begin Summary ...
[03/19 20:52:07   1342s]   Cells       : 0
[03/19 20:52:07   1342s]   SameNet     : 0
[03/19 20:52:07   1342s]   Wiring      : 0
[03/19 20:52:07   1342s]   Antenna     : 0
[03/19 20:52:07   1342s]   Short       : 0
[03/19 20:52:07   1342s]   Overlap     : 0
[03/19 20:52:07   1342s] End Summary
[03/19 20:52:07   1342s] 
[03/19 20:52:07   1342s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 20:52:07   1342s] 
[03/19 20:52:07   1342s] **********End: VERIFY GEOMETRY**********
[03/19 20:52:07   1342s]  *** verify geometry (CPU: 0:00:17.4  MEM: 17.7M)
[03/19 20:52:07   1342s] 
[03/19 20:52:31   1346s] <CMD> verifyGeometry
[03/19 20:52:31   1346s]  *** Starting Verify Geometry (MEM: 2191.8) ***
[03/19 20:52:31   1346s] 
[03/19 20:52:31   1346s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/19 20:52:31   1346s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 20:52:31   1346s]   VERIFY GEOMETRY ...... Initializing
[03/19 20:52:31   1346s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 20:52:31   1346s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 20:52:31   1346s]                   ...... bin size: 2880
[03/19 20:52:31   1346s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/19 20:52:36   1351s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:52:36   1351s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:52:36   1351s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:52:36   1351s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:52:36   1351s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/19 20:52:36   1351s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/19 20:52:40   1355s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:52:40   1355s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:52:40   1355s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:52:40   1355s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:52:40   1355s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/19 20:52:40   1355s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/19 20:52:43   1359s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:52:43   1359s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:52:43   1359s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:52:43   1359s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:52:44   1359s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/19 20:52:44   1359s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/19 20:52:48   1363s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 20:52:48   1363s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 20:52:48   1363s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 20:52:48   1363s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 20:52:48   1363s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/19 20:52:48   1363s] VG: elapsed time: 17.00
[03/19 20:52:48   1363s] Begin Summary ...
[03/19 20:52:48   1363s]   Cells       : 0
[03/19 20:52:48   1363s]   SameNet     : 0
[03/19 20:52:48   1363s]   Wiring      : 0
[03/19 20:52:48   1363s]   Antenna     : 0
[03/19 20:52:48   1363s]   Short       : 0
[03/19 20:52:48   1363s]   Overlap     : 0
[03/19 20:52:48   1363s] End Summary
[03/19 20:52:48   1363s] 
[03/19 20:52:48   1363s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 20:52:48   1363s] 
[03/19 20:52:48   1363s] **********End: VERIFY GEOMETRY**********
[03/19 20:52:48   1363s]  *** verify geometry (CPU: 0:00:16.8  MEM: 0.0M)
[03/19 20:52:48   1363s] 
[03/19 20:52:48   1363s] <CMD> verifyConnectivity
[03/19 20:52:48   1363s] VERIFY_CONNECTIVITY use new engine.
[03/19 20:52:48   1363s] 
[03/19 20:52:48   1363s] ******** Start: VERIFY CONNECTIVITY ********
[03/19 20:52:48   1363s] Start Time: Sun Mar 19 20:52:48 2023
[03/19 20:52:48   1363s] 
[03/19 20:52:48   1363s] Design Name: fullchip
[03/19 20:52:48   1363s] Database Units: 2000
[03/19 20:52:48   1363s] Design Boundary: (0.0000, 0.0000) (473.8000, 473.6000)
[03/19 20:52:48   1363s] Error Limit = 1000; Warning Limit = 50
[03/19 20:52:48   1363s] Check all nets
[03/19 20:52:48   1363s] **** 20:52:48 **** Processed 5000 nets.
[03/19 20:52:48   1364s] **** 20:52:48 **** Processed 10000 nets.
[03/19 20:52:48   1364s] **** 20:52:48 **** Processed 15000 nets.
[03/19 20:52:49   1364s] **** 20:52:49 **** Processed 20000 nets.
[03/19 20:52:49   1364s] **** 20:52:49 **** Processed 25000 nets.
[03/19 20:52:49   1365s] 
[03/19 20:52:49   1365s] Begin Summary 
[03/19 20:52:49   1365s]   Found no problems or warnings.
[03/19 20:52:49   1365s] End Summary
[03/19 20:52:49   1365s] 
[03/19 20:52:49   1365s] End Time: Sun Mar 19 20:52:49 2023
[03/19 20:52:49   1365s] Time Elapsed: 0:00:01.0
[03/19 20:52:49   1365s] 
[03/19 20:52:49   1365s] ******** End: VERIFY CONNECTIVITY ********
[03/19 20:52:49   1365s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 20:52:49   1365s]   (CPU Time: 0:00:01.8  MEM: -0.801M)
[03/19 20:52:49   1365s] 
[03/19 20:52:49   1365s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/19 20:52:51   1366s] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s] Begin Power Analysis
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s]              0V	    VSS
[03/19 20:52:51   1366s]            0.9V	    VDD
[03/19 20:52:51   1366s] Begin Processing Timing Library for Power Calculation
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s] Begin Processing Timing Library for Power Calculation
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s] Begin Processing Power Net/Grid for Power Calculation
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1366s] Begin Processing Timing Window Data for Power Calculation
[03/19 20:52:51   1366s] 
[03/19 20:52:51   1367s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)
[03/19 20:52:51   1367s] 
[03/19 20:52:51   1367s] Begin Processing User Attributes
[03/19 20:52:51   1367s] 
[03/19 20:52:51   1367s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)
[03/19 20:52:51   1367s] 
[03/19 20:52:51   1367s] Begin Processing Signal Activity
[03/19 20:52:51   1367s] 
[03/19 20:52:53   1368s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)
[03/19 20:52:53   1368s] 
[03/19 20:52:53   1368s] Begin Power Computation
[03/19 20:52:53   1368s] 
[03/19 20:52:53   1368s]       ----------------------------------------------------------
[03/19 20:52:53   1368s]       # of cell(s) missing both power/leakage table: 0
[03/19 20:52:53   1368s]       # of cell(s) missing power table: 1
[03/19 20:52:53   1368s]       # of cell(s) missing leakage table: 0
[03/19 20:52:53   1368s]       # of MSMV cell(s) missing power_level: 0
[03/19 20:52:53   1368s]       ----------------------------------------------------------
[03/19 20:52:53   1368s] CellName                                  Missing Table(s)
[03/19 20:52:53   1368s] TIEL                                      internal power, 
[03/19 20:52:53   1368s] 
[03/19 20:52:53   1368s] 
[03/19 20:52:55   1370s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1899.87MB/3359.94MB/1901.88MB)
[03/19 20:52:55   1370s] 
[03/19 20:52:55   1370s] Begin Processing User Attributes
[03/19 20:52:55   1370s] 
[03/19 20:52:55   1370s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.87MB/3359.94MB/1901.88MB)
[03/19 20:52:55   1370s] 
[03/19 20:52:55   1370s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1899.87MB/3359.94MB/1901.88MB)
[03/19 20:52:55   1370s] 
[03/19 20:52:55   1370s] *



[03/19 20:52:55   1370s] Total Power
[03/19 20:52:55   1370s] -----------------------------------------------------------------------------------------
[03/19 20:52:55   1370s] Total Internal Power:       83.46497760 	   70.7153%
[03/19 20:52:55   1370s] Total Switching Power:      33.45078870 	   28.3410%
[03/19 20:52:55   1370s] Total Leakage Power:         1.11374580 	    0.9436%
[03/19 20:52:55   1370s] Total Power:               118.02951198
[03/19 20:52:55   1370s] -----------------------------------------------------------------------------------------
[03/19 20:52:55   1370s] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[03/19 20:52:55   1370s] Start to collect the design information.
[03/19 20:52:55   1370s] Build netlist information for Cell fullchip.
[03/19 20:52:55   1371s] Finished collecting the design information.
[03/19 20:52:55   1371s] Generating standard cells used in the design report.
[03/19 20:52:55   1371s] Analyze library ... 
[03/19 20:52:55   1371s] Analyze netlist ... 
[03/19 20:52:55   1371s] Generate no-driven nets information report.
[03/19 20:52:55   1371s] Analyze timing ... 
[03/19 20:52:55   1371s] Analyze floorplan/placement ... 
[03/19 20:52:55   1371s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2191.8M
[03/19 20:52:55   1371s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2191.8M
[03/19 20:52:55   1371s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2194.0M
[03/19 20:52:55   1371s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2194.0M
[03/19 20:52:55   1371s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.094, MEM:2194.0M
[03/19 20:52:55   1371s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.103, MEM:2194.0M
[03/19 20:52:55   1371s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.0M
[03/19 20:52:55   1371s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2191.8M
[03/19 20:52:55   1371s] Analysis Routing ...
[03/19 20:52:55   1371s] Report saved in file fullchip.post_route.summary.rpt.
[03/19 20:56:27   1410s] <CMD> streamOut ./outputGenerated//fullchip.gds2
[03/19 20:56:27   1410s] Parse map file...
[03/19 20:56:27   1410s] Writing GDSII file ...
[03/19 20:56:27   1410s] 	****** db unit per micron = 2000 ******
[03/19 20:56:27   1410s] 	****** output gds2 file unit per micron = 2000 ******
[03/19 20:56:27   1410s] 	****** unit scaling factor = 1 ******
[03/19 20:56:27   1410s] Output for instance
[03/19 20:56:27   1410s] Output for bump
[03/19 20:56:27   1410s] Output for physical terminals
[03/19 20:56:27   1410s] Output for logical terminals
[03/19 20:56:27   1410s] Output for regular nets
[03/19 20:56:28   1411s] Output for special nets and metal fills
[03/19 20:56:28   1411s] Output for via structure generation
[03/19 20:56:28   1411s] Statistics for GDS generated (version 3)
[03/19 20:56:28   1411s] ----------------------------------------
[03/19 20:56:28   1411s] Stream Out Layer Mapping Information:
[03/19 20:56:28   1411s] GDS Layer Number          GDS Layer Name
[03/19 20:56:28   1411s] ----------------------------------------
[03/19 20:56:28   1411s]     170                             COMP
[03/19 20:56:28   1411s]     171                          DIEAREA
[03/19 20:56:28   1411s]     8                                 M1
[03/19 20:56:28   1411s]     9                                 M1
[03/19 20:56:28   1411s]     10                                M1
[03/19 20:56:28   1411s]     11                                M1
[03/19 20:56:28   1411s]     14                                M1
[03/19 20:56:28   1411s]     12                                M1
[03/19 20:56:28   1411s]     13                                M1
[03/19 20:56:28   1411s]     15                                M1
[03/19 20:56:28   1411s]     16                                M1
[03/19 20:56:28   1411s]     17                                M1
[03/19 20:56:28   1411s]     29                                M2
[03/19 20:56:28   1411s]     30                                M2
[03/19 20:56:28   1411s]     31                                M2
[03/19 20:56:28   1411s]     32                                M2
[03/19 20:56:28   1411s]     35                                M2
[03/19 20:56:28   1411s]     33                                M2
[03/19 20:56:28   1411s]     34                                M2
[03/19 20:56:28   1411s]     36                                M2
[03/19 20:56:28   1411s]     37                                M2
[03/19 20:56:28   1411s]     38                                M2
[03/19 20:56:28   1411s]     50                                M3
[03/19 20:56:28   1411s]     51                                M3
[03/19 20:56:28   1411s]     52                                M3
[03/19 20:56:28   1411s]     53                                M3
[03/19 20:56:28   1411s]     56                                M3
[03/19 20:56:28   1411s]     54                                M3
[03/19 20:56:28   1411s]     55                                M3
[03/19 20:56:28   1411s]     57                                M3
[03/19 20:56:28   1411s]     58                                M3
[03/19 20:56:28   1411s]     59                                M3
[03/19 20:56:28   1411s]     71                                M4
[03/19 20:56:28   1411s]     72                                M4
[03/19 20:56:28   1411s]     73                                M4
[03/19 20:56:28   1411s]     74                                M4
[03/19 20:56:28   1411s]     77                                M4
[03/19 20:56:28   1411s]     75                                M4
[03/19 20:56:28   1411s]     76                                M4
[03/19 20:56:28   1411s]     78                                M4
[03/19 20:56:28   1411s]     79                                M4
[03/19 20:56:28   1411s]     80                                M4
[03/19 20:56:28   1411s]     92                                M5
[03/19 20:56:28   1411s]     93                                M5
[03/19 20:56:28   1411s]     94                                M5
[03/19 20:56:28   1411s]     95                                M5
[03/19 20:56:28   1411s]     98                                M5
[03/19 20:56:28   1411s]     96                                M5
[03/19 20:56:28   1411s]     97                                M5
[03/19 20:56:28   1411s]     99                                M5
[03/19 20:56:28   1411s]     100                               M5
[03/19 20:56:28   1411s]     101                               M5
[03/19 20:56:28   1411s]     113                               M6
[03/19 20:56:28   1411s]     114                               M6
[03/19 20:56:28   1411s]     115                               M6
[03/19 20:56:28   1411s]     116                               M6
[03/19 20:56:28   1411s]     119                               M6
[03/19 20:56:28   1411s]     117                               M6
[03/19 20:56:28   1411s]     118                               M6
[03/19 20:56:28   1411s]     120                               M6
[03/19 20:56:28   1411s]     121                               M6
[03/19 20:56:28   1411s]     122                               M6
[03/19 20:56:28   1411s]     134                               M7
[03/19 20:56:28   1411s]     135                               M7
[03/19 20:56:28   1411s]     136                               M7
[03/19 20:56:28   1411s]     137                               M7
[03/19 20:56:28   1411s]     140                               M7
[03/19 20:56:28   1411s]     138                               M7
[03/19 20:56:28   1411s]     139                               M7
[03/19 20:56:28   1411s]     141                               M7
[03/19 20:56:28   1411s]     142                               M7
[03/19 20:56:28   1411s]     143                               M7
[03/19 20:56:28   1411s]     155                               M8
[03/19 20:56:28   1411s]     156                               M8
[03/19 20:56:28   1411s]     157                               M8
[03/19 20:56:28   1411s]     158                               M8
[03/19 20:56:28   1411s]     161                               M8
[03/19 20:56:28   1411s]     159                               M8
[03/19 20:56:28   1411s]     160                               M8
[03/19 20:56:28   1411s]     162                               M8
[03/19 20:56:28   1411s]     163                               M8
[03/19 20:56:28   1411s]     164                               M8
[03/19 20:56:28   1411s]     1                                 CO
[03/19 20:56:28   1411s]     2                                 CO
[03/19 20:56:28   1411s]     5                                 CO
[03/19 20:56:28   1411s]     3                                 CO
[03/19 20:56:28   1411s]     4                                 CO
[03/19 20:56:28   1411s]     6                                 CO
[03/19 20:56:28   1411s]     7                                 CO
[03/19 20:56:28   1411s]     22                              VIA1
[03/19 20:56:28   1411s]     23                              VIA1
[03/19 20:56:28   1411s]     26                              VIA1
[03/19 20:56:28   1411s]     24                              VIA1
[03/19 20:56:28   1411s]     25                              VIA1
[03/19 20:56:28   1411s]     27                              VIA1
[03/19 20:56:28   1411s]     28                              VIA1
[03/19 20:56:28   1411s]     43                              VIA2
[03/19 20:56:28   1411s]     44                              VIA2
[03/19 20:56:28   1411s]     47                              VIA2
[03/19 20:56:28   1411s]     45                              VIA2
[03/19 20:56:28   1411s]     46                              VIA2
[03/19 20:56:28   1411s]     48                              VIA2
[03/19 20:56:28   1411s]     49                              VIA2
[03/19 20:56:28   1411s]     64                              VIA3
[03/19 20:56:28   1411s]     65                              VIA3
[03/19 20:56:28   1411s]     68                              VIA3
[03/19 20:56:28   1411s]     66                              VIA3
[03/19 20:56:28   1411s]     67                              VIA3
[03/19 20:56:28   1411s]     69                              VIA3
[03/19 20:56:28   1411s]     70                              VIA3
[03/19 20:56:28   1411s]     85                              VIA4
[03/19 20:56:28   1411s]     86                              VIA4
[03/19 20:56:28   1411s]     89                              VIA4
[03/19 20:56:28   1411s]     87                              VIA4
[03/19 20:56:28   1411s]     88                              VIA4
[03/19 20:56:28   1411s]     90                              VIA4
[03/19 20:56:28   1411s]     91                              VIA4
[03/19 20:56:28   1411s]     106                             VIA5
[03/19 20:56:28   1411s]     107                             VIA5
[03/19 20:56:28   1411s]     110                             VIA5
[03/19 20:56:28   1411s]     108                             VIA5
[03/19 20:56:28   1411s]     109                             VIA5
[03/19 20:56:28   1411s]     111                             VIA5
[03/19 20:56:28   1411s]     112                             VIA5
[03/19 20:56:28   1411s]     127                             VIA6
[03/19 20:56:28   1411s]     128                             VIA6
[03/19 20:56:28   1411s]     131                             VIA6
[03/19 20:56:28   1411s]     129                             VIA6
[03/19 20:56:28   1411s]     130                             VIA6
[03/19 20:56:28   1411s]     132                             VIA6
[03/19 20:56:28   1411s]     133                             VIA6
[03/19 20:56:28   1411s]     148                             VIA7
[03/19 20:56:28   1411s]     149                             VIA7
[03/19 20:56:28   1411s]     152                             VIA7
[03/19 20:56:28   1411s]     150                             VIA7
[03/19 20:56:28   1411s]     151                             VIA7
[03/19 20:56:28   1411s]     153                             VIA7
[03/19 20:56:28   1411s]     154                             VIA7
[03/19 20:56:28   1411s]     18                                M1
[03/19 20:56:28   1411s]     19                                M1
[03/19 20:56:28   1411s]     20                                M1
[03/19 20:56:28   1411s]     21                                M1
[03/19 20:56:28   1411s]     39                                M2
[03/19 20:56:28   1411s]     40                                M2
[03/19 20:56:28   1411s]     41                                M2
[03/19 20:56:28   1411s]     42                                M2
[03/19 20:56:28   1411s]     60                                M3
[03/19 20:56:28   1411s]     61                                M3
[03/19 20:56:28   1411s]     62                                M3
[03/19 20:56:28   1411s]     63                                M3
[03/19 20:56:28   1411s]     81                                M4
[03/19 20:56:28   1411s]     82                                M4
[03/19 20:56:28   1411s]     83                                M4
[03/19 20:56:28   1411s]     84                                M4
[03/19 20:56:28   1411s]     102                               M5
[03/19 20:56:28   1411s]     103                               M5
[03/19 20:56:28   1411s]     104                               M5
[03/19 20:56:28   1411s]     105                               M5
[03/19 20:56:28   1411s]     123                               M6
[03/19 20:56:28   1411s]     124                               M6
[03/19 20:56:28   1411s]     125                               M6
[03/19 20:56:28   1411s]     126                               M6
[03/19 20:56:28   1411s]     144                               M7
[03/19 20:56:28   1411s]     145                               M7
[03/19 20:56:28   1411s]     146                               M7
[03/19 20:56:28   1411s]     147                               M7
[03/19 20:56:28   1411s]     165                               M8
[03/19 20:56:28   1411s]     166                               M8
[03/19 20:56:28   1411s]     167                               M8
[03/19 20:56:28   1411s]     168                               M8
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Stream Out Information Processed for GDS version 3:
[03/19 20:56:28   1411s] Units: 2000 DBU
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Object                             Count
[03/19 20:56:28   1411s] ----------------------------------------
[03/19 20:56:28   1411s] Instances                          26417
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Ports/Pins                           195
[03/19 20:56:28   1411s]     metal layer M2                   112
[03/19 20:56:28   1411s]     metal layer M3                    83
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Nets                              283710
[03/19 20:56:28   1411s]     metal layer M1                  7601
[03/19 20:56:28   1411s]     metal layer M2                165196
[03/19 20:56:28   1411s]     metal layer M3                 86991
[03/19 20:56:28   1411s]     metal layer M4                 22588
[03/19 20:56:28   1411s]     metal layer M5                   474
[03/19 20:56:28   1411s]     metal layer M6                   300
[03/19 20:56:28   1411s]     metal layer M7                   380
[03/19 20:56:28   1411s]     metal layer M8                   180
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s]     Via Instances                 181064
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Special Nets                         771
[03/19 20:56:28   1411s]     metal layer M1                   763
[03/19 20:56:28   1411s]     metal layer M2                     4
[03/19 20:56:28   1411s]     metal layer M4                     4
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s]     Via Instances                   2056
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Metal Fills                            0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s]     Via Instances                      0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Metal FillOPCs                         0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s]     Via Instances                      0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Metal FillDRCs                         0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s]     Via Instances                      0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Text                               27722
[03/19 20:56:28   1411s]     metal layer M1                  1685
[03/19 20:56:28   1411s]     metal layer M2                 19441
[03/19 20:56:28   1411s]     metal layer M3                  6103
[03/19 20:56:28   1411s]     metal layer M4                   472
[03/19 20:56:28   1411s]     metal layer M5                     5
[03/19 20:56:28   1411s]     metal layer M6                     6
[03/19 20:56:28   1411s]     metal layer M7                     9
[03/19 20:56:28   1411s]     metal layer M8                     1
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Blockages                              0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Custom Text                            0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Custom Box                             0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] Trim Metal                             0
[03/19 20:56:28   1411s] 
[03/19 20:56:28   1411s] ######Streamout is finished!
[03/19 20:56:28   1411s] <CMD> write_lef_abstract ./outputGenerated//fullchip.lef
[03/19 20:56:28   1411s] <CMD> defOut -netlist -routing ./outputGenerated//fullchip.def
[03/19 20:56:28   1411s] Writing DEF file './outputGenerated//fullchip.def', current time is Sun Mar 19 20:56:28 2023 ...
[03/19 20:56:28   1411s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/19 20:56:29   1412s] DEF file './outputGenerated//fullchip.def' is written, current time is Sun Mar 19 20:56:29 2023 ...
[03/19 20:56:29   1412s] <CMD> saveNetlist ./outputGenerated//fullchip.pnr.v
[03/19 20:56:29   1412s] Writing Netlist "./outputGenerated//fullchip.pnr.v" ...
[03/19 20:56:29   1412s] <CMD> setAnalysisMode -setup
[03/19 20:56:29   1412s] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/19 20:56:29   1412s] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/19 20:56:30   1413s] Extraction setup Started 
[03/19 20:56:30   1413s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 20:56:30   1413s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/19 20:56:30   1413s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 20:56:30   1413s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 20:56:30   1413s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 20:56:30   1413s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 20:56:30   1413s] Importing multi-corner RC tables ... 
[03/19 20:56:30   1413s] Summary of Active RC-Corners : 
[03/19 20:56:30   1413s]  
[03/19 20:56:30   1413s]  Analysis View: WC_VIEW
[03/19 20:56:30   1413s]     RC-Corner Name        : Cmax
[03/19 20:56:30   1413s]     RC-Corner Index       : 0
[03/19 20:56:30   1413s]     RC-Corner Temperature : 125 Celsius
[03/19 20:56:30   1413s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/19 20:56:30   1413s]     RC-Corner PreRoute Res Factor         : 1
[03/19 20:56:30   1413s]     RC-Corner PreRoute Cap Factor         : 1
[03/19 20:56:30   1413s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 20:56:30   1413s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 20:56:30   1413s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 20:56:30   1413s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 20:56:30   1413s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 20:56:30   1413s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 20:56:30   1413s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 20:56:30   1413s] Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 27525 access done (mem: 2101.043M)
[03/19 20:56:30   1413s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/19 20:56:30   1413s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2101.043M)
[03/19 20:56:30   1413s] Opening parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' for reading (mem: 2101.043M)
[03/19 20:56:30   1413s] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
Closing parasitic data file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d': 0 access done (mem: 2117.793M)
[03/19 20:56:30   1413s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2117.793M)
[03/19 20:56:30   1413s] **ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
[03/19 20:56:30   1413s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1606.2M, current mem=1281.6M)
[03/19 20:56:30   1413s] Reading timing constraints file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/.mmmcee5zy0/modes/CON/CON.sdc' ...
[03/19 20:56:30   1413s] Current (total cpu=0:23:34, real=0:35:04, peak res=1903.0M, current mem=1466.1M)
[03/19 20:56:30   1413s] INFO (CTE): Constraints read successfully.
[03/19 20:56:30   1413s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1476.7M, current mem=1476.7M)
[03/19 20:56:30   1413s] Current (total cpu=0:23:34, real=0:35:04, peak res=1903.0M, current mem=1476.7M)
[03/19 20:56:30   1413s] Reading latency file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/.mmmcee5zy0/views/WC_VIEW/latency.sdc' ...
[03/19 20:56:30   1413s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/19 20:56:30   1413s] Creating Cell Server ...(0, 1, 1, 1)
[03/19 20:56:31   1413s] Summary for sequential cells identification: 
[03/19 20:56:31   1413s]   Identified SBFF number: 199
[03/19 20:56:31   1413s]   Identified MBFF number: 0
[03/19 20:56:31   1413s]   Identified SB Latch number: 0
[03/19 20:56:31   1413s]   Identified MB Latch number: 0
[03/19 20:56:31   1413s]   Not identified SBFF number: 0
[03/19 20:56:31   1413s]   Not identified MBFF number: 0
[03/19 20:56:31   1413s]   Not identified SB Latch number: 0
[03/19 20:56:31   1413s]   Not identified MB Latch number: 0
[03/19 20:56:31   1413s]   Number of sequential cells which are not FFs: 104
[03/19 20:56:31   1413s] Total number of combinational cells: 497
[03/19 20:56:31   1413s] Total number of sequential cells: 303
[03/19 20:56:31   1413s] Total number of tristate cells: 11
[03/19 20:56:31   1413s] Total number of level shifter cells: 0
[03/19 20:56:31   1413s] Total number of power gating cells: 0
[03/19 20:56:31   1413s] Total number of isolation cells: 0
[03/19 20:56:31   1413s] Total number of power switch cells: 0
[03/19 20:56:31   1413s] Total number of pulse generator cells: 0
[03/19 20:56:31   1413s] Total number of always on buffers: 0
[03/19 20:56:31   1413s] Total number of retention cells: 0
[03/19 20:56:31   1413s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/19 20:56:31   1413s] Total number of usable buffers: 18
[03/19 20:56:31   1413s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 20:56:31   1413s] Total number of unusable buffers: 9
[03/19 20:56:31   1413s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/19 20:56:31   1413s] Total number of usable inverters: 18
[03/19 20:56:31   1413s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/19 20:56:31   1413s] Total number of unusable inverters: 9
[03/19 20:56:31   1413s] List of identified usable delay cells:
[03/19 20:56:31   1413s] Total number of identified usable delay cells: 0
[03/19 20:56:31   1413s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 20:56:31   1413s] Total number of identified unusable delay cells: 9
[03/19 20:56:31   1413s] Creating Cell Server, finished. 
[03/19 20:56:31   1413s] 
[03/19 20:56:31   1413s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/19 20:56:31   1413s] Deleting Cell Server ...
[03/19 20:56:31   1413s] <CMD> do_extract_model -view WC_VIEW -format dotlib ${output_dir}/${design}_WC.lib
[03/19 20:56:31   1414s] AAE DB initialization (MEM=2073.15 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/19 20:56:31   1414s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 20:56:31   1414s] #################################################################################
[03/19 20:56:31   1414s] # Design Stage: PostRoute
[03/19 20:56:31   1414s] # Design Name: fullchip
[03/19 20:56:31   1414s] # Design Mode: 65nm
[03/19 20:56:31   1414s] # Analysis Mode: MMMC OCV 
[03/19 20:56:31   1414s] # Parasitics Mode: SPEF/RCDB
[03/19 20:56:31   1414s] # Signoff Settings: SI On 
[03/19 20:56:31   1414s] #################################################################################
[03/19 20:56:32   1415s] AAE_INFO: 1 threads acquired from CTE.
[03/19 20:56:32   1415s] Setting infinite Tws ...
[03/19 20:56:32   1415s] First Iteration Infinite Tw... 
[03/19 20:56:32   1415s] Topological Sorting (REAL = 0:00:00.0, MEM = 2089.7M, InitMEM = 2085.7M)
[03/19 20:56:32   1415s] Start delay calculation (fullDC) (1 T). (MEM=2089.73)
[03/19 20:56:32   1415s] Innovus terminated by internal (SEGV) error/signal...
[03/19 20:56:32   1415s] *** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xc8)[0x12e85319]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7fc3cc2e7630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7fc3d0d4923a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7fc3cfef20ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7fc3cfefa954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7fc3d0d48897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fc3cb6ff555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 21 (Thread 0x7fc3c7a93700 (LWP 18137)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7fc3c0207700 (LWP 18138)):
#0  0x00007fc3cc2e69dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7fc3bfa06700 (LWP 18139)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7fc3bf205700 (LWP 18142)):
#0  0x00007fc3cc2e6e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7fc3bdffc700 (LWP 18144)):
#0  0x00007fc3cb7a29fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fc3cb7a2894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7fc3bd4e3700 (LWP 18171)):
#0  0x00007fc3cb7d0ddd in poll () from /lib64/libc.so.6
#1  0x00007fc3cd1db022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fc3cd1dcc6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fc3bd538a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7fc3b6d1d700 (LWP 18172)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7fc3b651c700 (LWP 18173)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7fc3b5d1b700 (LWP 18174)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7fc3b551a700 (LWP 18175)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7fc3b4d19700 (LWP 18176)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7fc3b4518700 (LWP 18177)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7fc3b3d17700 (LWP 18178)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7fc3b3516700 (LWP 18179)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7fc3b2289700 (LWP 18207)):
#0  0x00007fc3cc2e73c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7fc39af13700 (LWP 18248)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3cfd15fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fc3cf961e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7fc38eb84700 (LWP 18492)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7fc38f385700 (LWP 18493)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7fc38fb86700 (LWP 18494)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7fc3791a9700 (LWP 18495)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fc3d52ac400 (LWP 18060)):
#0  0x00007fc3cb7a2659 in waitpid () from /lib64/libc.so.6
#1  0x00007fc3cb71ff62 in do_system () from /lib64/libc.so.6
#2  0x00007fc3cb720311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85319 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fc3d0d4923a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fc3cfef20ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fc3cfefa954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fc3d0d48897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 18495]
[New LWP 18494]
[New LWP 18493]
[New LWP 18492]
[New LWP 18248]
[New LWP 18207]
[New LWP 18179]
[New LWP 18178]
[New LWP 18177]
[New LWP 18176]
[New LWP 18175]
[New LWP 18174]
[New LWP 18173]
[New LWP 18172]
[New LWP 18171]
[New LWP 18144]
[New LWP 18142]
[New LWP 18139]
[New LWP 18138]
[New LWP 18137]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007fc3cb7a2659 in waitpid () from /lib64/libc.so.6

Thread 21 (Thread 0x7fc3c7a93700 (LWP 18137)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7fc3c0207700 (LWP 18138)):
#0  0x00007fc3cc2e69dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7fc3bfa06700 (LWP 18139)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7fc3bf205700 (LWP 18142)):
#0  0x00007fc3cc2e6e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7fc3bdffc700 (LWP 18144)):
#0  0x00007fc3cb7a29fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fc3cb7a2894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7fc3bd4e3700 (LWP 18171)):
#0  0x00007fc3cb7d0ddd in poll () from /lib64/libc.so.6
#1  0x00007fc3cd1db022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fc3cd1dcc6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fc3bd538a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7fc3b6d1d700 (LWP 18172)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7fc3b651c700 (LWP 18173)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7fc3b5d1b700 (LWP 18174)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7fc3b551a700 (LWP 18175)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7fc3b4d19700 (LWP 18176)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7fc3b4518700 (LWP 18177)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7fc3b3d17700 (LWP 18178)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7fc3b3516700 (LWP 18179)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7fc3b2289700 (LWP 18207)):
#0  0x00007fc3cc2e73c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7fc39af13700 (LWP 18248)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3cfd15fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fc3cf961e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7fc38eb84700 (LWP 18492)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7fc38f385700 (LWP 18493)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7fc38fb86700 (LWP 18494)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7fc3791a9700 (LWP 18495)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7fc3d52ac400 (LWP 18060)):
#0  0x00007fc3cb7a2659 in waitpid () from /lib64/libc.so.6
#1  0x00007fc3cb71ff62 in do_system () from /lib64/libc.so.6
#2  0x00007fc3cb720311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85319 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fc3d0d4923a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fc3cfef20ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fc3cfefa954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fc3d0d48897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 18060] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 18060) detached]
[03/19 20:57:16   1416s] 
[03/19 20:57:16   1416s] *** Memory Usage v#1 (Current mem = 2072.730M, initial mem = 283.785M) ***
[03/19 20:57:16   1416s] 
[03/19 20:57:16   1416s] *** Summary of all messages that are not suppressed in this session:
[03/19 20:57:16   1416s] Severity  ID               Count  Summary                                  
[03/19 20:57:16   1416s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/19 20:57:16   1416s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/19 20:57:16   1416s] ERROR     IMPEXT-1029          1  Input or Output to a file, a directory o...
[03/19 20:57:16   1416s] ERROR     IMPEXT-3165          1  Access to parasitic database '%s' failed...
[03/19 20:57:16   1416s] ERROR     IMPEXT-2677          1  Multi-corner RC initialization is aborte...
[03/19 20:57:16   1416s] WARNING   IMPEXT-2710          3  Basic Cap table for layer M%d is ignored...
[03/19 20:57:16   1416s] WARNING   IMPEXT-2760          3  Layer M%d specified in the cap table is ...
[03/19 20:57:16   1416s] WARNING   IMPEXT-2771          3  Via %s specified in the cap table is ign...
[03/19 20:57:16   1416s] WARNING   IMPEXT-2801          3  Resistance values are not provided in th...
[03/19 20:57:16   1416s] WARNING   IMPEXT-3442         10  The version of the capacitance table fil...
[03/19 20:57:16   1416s] WARNING   IMPEXT-3518          9  The lower process node is set (using com...
[03/19 20:57:16   1416s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/19 20:57:16   1416s] WARNING   IMPVFG-257           4  verifyGeometry command is replaced by ve...
[03/19 20:57:16   1416s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/19 20:57:16   1416s] WARNING   IMPOPT-3564          4  The following cells are set dont_use tem...
[03/19 20:57:16   1416s] WARNING   IMPCCOPT-2332      545  The property %s is deprecated. It still ...
[03/19 20:57:16   1416s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[03/19 20:57:16   1416s] WARNING   IMPCCOPT-2231        6  CCOpt data structures have been affected...
[03/19 20:57:16   1416s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/19 20:57:16   1416s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[03/19 20:57:16   1416s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/19 20:57:16   1416s] *** Message Summary: 2230 warning(s), 3 error(s)
[03/19 20:57:16   1416s] 
[03/19 20:57:16   1416s] --- Ending "Innovus" (totcpu=0:23:36, real=0:35:50, mem=2072.7M) ---
