Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date             : Sun Dec 10 12:24:54 2017
| Host             : SiriusPC running 64-bit major release  (build 9200)
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.989 |
| Dynamic (W)              | 5.892 |
| Device Static (W)        | 0.096 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 55.1  |
| Junction Temperature (C) | 54.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.354 |      237 |       --- |             --- |
|   LUT as Logic |     0.314 |       97 |     20800 |            0.47 |
|   CARRY4       |     0.025 |       16 |      8150 |            0.20 |
|   Register     |     0.009 |       86 |     41600 |            0.21 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       17 |       --- |             --- |
| Signals        |     0.270 |      218 |       --- |             --- |
| I/O            |     5.269 |       15 |       106 |           14.15 |
| Static Power   |     0.096 |          |           |                 |
| Total          |     5.989 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.662 |       0.632 |      0.030 |
| Vccaux    |       1.800 |     0.207 |       0.193 |      0.015 |
| Vcco33    |       3.300 |     1.490 |       1.489 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| design_1_wrapper               |     5.892 |
|   design_1_i                   |     0.599 |
|     BCD2SEG7_0                 |     0.038 |
|       BI_RBO_n_IOBUF_inst      |     0.000 |
|       inst                     |     0.038 |
|     clk_div_0                  |     0.012 |
|       inst                     |     0.012 |
|     clk_div_1                  |     0.039 |
|       inst                     |     0.039 |
|     decimal_counter_0          |     0.094 |
|       inst                     |     0.094 |
|     decode138_0                |     0.037 |
|       inst                     |     0.037 |
|     decode138_1                |     0.057 |
|       inst                     |     0.057 |
|     four_2_input_and_gate_0    |     0.008 |
|     four_2_input_and_gate_1    |     0.008 |
|     four_2_input_and_gate_2    |     0.016 |
|     four_2_input_nand_gate_0   |     0.012 |
|     four_2_input_nand_gate_1   |     0.017 |
|     four_2_input_nand_gate_2   |     0.004 |
|     four_2_input_or_gate_0     |     0.014 |
|     four_2_input_or_gate_1     |     0.006 |
|     mux_8_to_1_0               |     0.011 |
|     mux_8_to_1_1               |     0.027 |
|     mux_8_to_1_2               |     0.012 |
|     mux_8_to_1_3               |     0.015 |
|     six_not_gate_0             |     0.000 |
|     tri_3_input_nand_gate_0    |     0.012 |
|       inst                     |     0.012 |
|     tri_3_input_nand_gate_1    |     0.005 |
|       inst                     |     0.005 |
|     two_4_input_and_gate_0     |     0.004 |
|       inst                     |     0.004 |
|     two_4_input_nand_gate_0    |     0.011 |
|       inst                     |     0.011 |
|     xup_jk_0                   |     0.060 |
|       inst                     |     0.060 |
|         D_FlipFlop_Set_Reset_0 |     0.038 |
|           inst                 |     0.038 |
|         xup_and2_0             |    <0.001 |
|         xup_and2_1             |     0.001 |
|         xup_and2_2             |     0.005 |
|         xup_and2_3             |     0.004 |
|         xup_inv_1              |     0.000 |
|         xup_or2_0              |     0.003 |
|         xup_or2_1              |     0.008 |
|     xup_jk_1                   |     0.080 |
|       inst                     |     0.080 |
|         D_FlipFlop_Set_Reset_0 |     0.040 |
|           inst                 |     0.040 |
|         xup_and2_0             |     0.005 |
|         xup_and2_1             |     0.006 |
|         xup_and2_2             |     0.005 |
|         xup_and2_3             |     0.004 |
|         xup_inv_0              |     0.000 |
|         xup_inv_1              |     0.000 |
|         xup_or2_0              |     0.014 |
|         xup_or2_1              |     0.007 |
+--------------------------------+-----------+


