Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:11:38
gem5 executing on mnemosyne.ecn.purdue.edu, pid 10816
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec fluidanimate -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28117e10>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2811be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28128e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28132e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2813ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280c3e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280cde80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280d6e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280dfe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280e7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280f1e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280f9e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28083e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2808be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28096e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2809ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280a7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280b0e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e280b9e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28043e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2804be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28055e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2805de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28068e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28070e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2807ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28002e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2800ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28015e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2801de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28028e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28030e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e2803ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fc2e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fcbe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fd4e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fdde80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fe6e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27feee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27ff8e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e28000e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f8ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f94e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f9de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fa6e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fafe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fb8e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27fc1e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f4be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f54e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f5de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f65e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f6ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f78e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f02e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f0be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f15e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f1ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f27e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f2fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f38e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27f40e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27ec9e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f5e27ed2e80>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27edbb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27ee35f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27eed080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27eedac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27ef5550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27ef5f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27effa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e884a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e88ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e91978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e99400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e99e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27ea18d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27eab358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27eabda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27eb4828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27ebe2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27ebecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e46780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e4f208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e4fc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e596d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e62160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e62ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e6a630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e740b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e74b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e7c588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e7cfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e06a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e0f4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e0ff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e179b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e21438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e21e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e2a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e31390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e31dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27e3b860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27dc42e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27dc4d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27dcd7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27dd8240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27dd8c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27de0710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27de9198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27de9be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27df2668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27dfa0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27dfab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d845c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d8b048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d8ba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d94518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d94f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d9f9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27da6470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27da6eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27db1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27db93c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27db9e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d42898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d4b320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5e27d4bd68>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d536d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d53908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d53b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d53d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d53f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d5f208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d5f438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d5f668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d5f898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d5fac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d5fcf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d5ff28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d6b198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d6b3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d6b5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d6b828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d6ba58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d6bc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d6beb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d73128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d73358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d73588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d737b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d739e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d73c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d73e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d810b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d812e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d81518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d81748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d81978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5e27d81ba8>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f5e27ce4588>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f5e27ce4ba8>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_fluidanimate
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Real time: 196.00s
Total real time: 196.00s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491405652000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406299231.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 644491406299231 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491406299231  simulated seconds
Real time: 0.83s
Total real time: 196.83s
Dumping and resetting stats...
Switched CPUS @ tick 644491406299231
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406396804.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 644491411936899 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491411936899  simulated seconds
Real time: 6.77s
Total real time: 210.05s
Dumping and resetting stats...
Done with simulation! Completely exiting...
