US	US	PRP	0
20070002610	20070002610	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11174234	11174234	CD	0
20050701	20050701	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
G	G	NNP	0
11	11	NNP	0
C	C	NNP	0
11	11	CD	0
36	36	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
365175000	365175000	CD	0
Reverse-bias	Reverse-bias	JJ	B-NP
method	method	NN	I-NP
for	for	IN	0
writing	writing	VBG	0
memory	memory	NN	0
cells	cells	NNS	0
in	in	IN	0
a	a	DT	0
memory	memory	NN	B-NP
array	array	NN	I-NP
Knall	Knall	NNP	I-NP
N.	N.	NNP	I-NP
Johan	Johan	NNPS	I-NP
Sunnyvale	Sunnyvale	NNP	B-NP
CA	CA	NNP	I-NP
US	US	NNP	0
3230	3230	CD	0
SCOTT	SCOTT	NNP	B-NP
BOULEVARD	BOULEVARD	NNP	I-NP
SANTA	SANTA	NNP	I-NP
CLARA	CLARA	NNP	I-NP
CA	CA	NNP	I-NP
95054	95054	CD	0
US	US	NNP	0
Santa	Santa	NNP	B-NP
Clara	Clara	NNP	I-NP
CA	CA	NNP	I-NP
US	US	NNP	0
A	A	DT	0
having	having	VBG	B-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
memory	memory	NN	I-NP
array	array	NN	I-NP
each	each	DT	0
comprising	comprising	VBG	0
a	a	DT	0
diode	diode	NN	0
and	and	CC	0
a	a	DT	0
phase	phase	NN	0
change	change	NN	0
material	material	NN	0
or	or	CC	0
antifuse	antifuse	NN	B-NP
is	is	VBZ	0
reliably	reliably	RB	0
programmed	programmed	VBN	0
by	by	IN	0
maintaining	maintaining	VBG	0
all	all	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
connected	connected	VBN	0
to	to	TO	0
unselected	unselected	VB	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
at	at	IN	0
intermediate	intermediate	JJ	0
voltages	voltages	NN	0
and	and	CC	0
applying	applying	VBG	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
place	place	VB	0
the	the	DT	0
diode	diode	NN	0
of	of	IN	0
a	a	DT	0
selected	selected	JJ	0
cell	cell	NN	0
or	or	CC	0
cells	cells	NNS	0
in	in	IN	0
a	a	DT	0
reverse	reverse	JJ	B-NP
biased	biased	JJ	I-NP
state	state	NN	I-NP
and	and	CC	0
sufficient	sufficient	JJ	0
to	to	TO	0
program	program	VB	0
the	the	DT	0
phase	phase	NN	0
change	change	NN	0
material	material	NN	0
or	or	CC	0
antifuse	antifuse	NN	B-NP
.	.	.	0
Thus	Thus	RB	0
leakage	leakage	VBN	0
through	through	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
is	is	VBZ	0
low	low	JJ	0
so	so	IN	0
power	power	NN	B-NP
wasted	wasted	NN	I-NP
is	is	VBZ	0
small	small	JJ	0
,	,	,	0
and	and	CC	0
assurance	assurance	NN	0
is	is	VBZ	0
high	high	JJ	0
that	that	IN	0
no	no	DT	0
unselected	unselected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
are	are	VBP	0
disturbed	disturbed	VBN	0
.	.	.	0
Concurrently	Concurrently	NNP	0
filed	filed	VBD	0
commonly	commonly	RB	0
assigned	assigned	VBN	0
patent	patent	NN	0
application	application	NN	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
______	______	NNP	0
entitled	entitled	VBD	0
HIGH	HIGH	NNP	0
K	K	NNP	B-NP
ANTIFUSE	ANTIFUSE	NNP	I-NP
FOR	FOR	IN	0
REVERSE	REVERSE	NNP	0
BIAS	BIAS	NNP	0
PROGRAMMING	PROGRAMMING	NNP	0
invented	invented	VBD	0
by	by	IN	0
james	james	NNP	B-NP
m.	m.	NN	I-NP
cleeve	cleeve	NN	I-NP
(	(	-LRB-	0
MA-154	MA-154	NNP	B-NP
)	)	-RRB-	0
describes	describes	VBZ	0
a	a	DT	0
high-dielectric	high-dielectric	JJ	B-NP
constant	constant	JJ	0
antifuse	antifuse	NN	B-NP
that	that	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
with	with	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
Concurrently	Concurrently	NNP	0
filed	filed	VBD	0
commonly	commonly	RB	0
assigned	assigned	VBN	0
patent	patent	NN	0
application	application	NN	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
______	______	NNP	0
entitled	entitled	VBD	B-NP
MEMORY	MEMORY	NNP	I-NP
WITH	WITH	NNP	0
HIGH	HIGH	NNP	0
dielectric	dielectric	NN	B-NP
constant	constant	JJ	I-NP
antifu	antifu	NN	I-NP
AND	AND	CC	0
METHOD	METHOD	NNP	0
FOR	FOR	IN	0
USING	USING	NNP	0
AT	AT	NNP	0
LOW	LOW	NNP	0
VOLTAGE	VOLTAGE	NNP	0
(	(	-LRB-	0
MA-155	MA-155	NNP	B-NP
)	)	-RRB-	0
describes	describes	VBZ	0
a	a	DT	0
structure	structure	NN	0
and	and	CC	0
method	method	NN	0
for	for	IN	0
achieving	achieving	VBG	0
low	low	JJ	0
voltage	voltage	JJ	B-NP
programming	programming	NN	I-NP
.	.	.	0
The	The	DT	0
subject	subject	JJ	0
matter	matter	NN	0
of	of	IN	0
these	these	DT	0
application	application	NN	B-NP
is	is	VBZ	0
incorporated	incorporated	VBN	0
herein	herein	VBN	0
by	by	IN	0
reference	reference	NN	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
relates	relates	VBZ	0
to	to	TO	0
programming	programming	VB	0
a	a	DT	0
nonvolatile	nonvolatile	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprising	comprising	VBG	0
a	a	DT	0
diode	diode	NN	0
in	in	IN	0
series	series	NN	0
with	with	IN	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
or	or	CC	0
other	other	JJ	0
state	state	NN	B-NP
change	change	NN	I-NP
element	element	NN	I-NP
.	.	.	0
large	large	JJ	B-NP
integrated	integrated	JJ	I-NP
circuit	circuit	NN	I-NP
memory	memory	NN	I-NP
array	array	NN	I-NP
may	may	MD	0
comprise	comprise	VB	0
a	a	DT	0
large	large	JJ	0
number	number	NN	0
of	of	IN	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
arranged	arranged	VBN	0
in	in	IN	0
an	an	DT	0
array	array	NN	0
.	.	.	0
The	The	DT	0
array	array	NN	0
may	may	MD	0
be	be	VB	0
flat	flat	JJ	0
rectangular	rectangular	NN	0
or	or	CC	0
it	it	PRP	0
may	may	MD	0
be	be	VB	0
3-dimensional	3-dimensional	CD	0
,	,	,	0
in	in	IN	0
which	which	WDT	0
multiple	multiple	JJ	0
layers	layers	NNS	0
of	of	IN	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
rectangular	rectangular	JJ	I-NP
array	array	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
vertical	vertical	JJ	B-NP
stack	stack	NN	I-NP
.	.	.	0
The	The	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
may	may	MD	0
each	each	DT	0
comprise	comprise	VBP	0
a	a	DT	0
high	high	JJ	0
resistance	resistance	NN	B-NP
material	material	NN	I-NP
such	such	JJ	0
as	as	IN	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
or	or	CC	0
chalcogenide	chalcogenide	NN	B-NP
,	,	,	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
programmed	programmed	VBN	0
to	to	TO	0
a	a	DT	0
low	low	JJ	0
resistance	resistance	NN	B-NP
state	state	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
,	,	,	0
the	the	DT	0
memory	memory	NN	B-NP
is	is	VBZ	0
one-time	one-time	JJ	0
programmable	programmable	NN	0
and	and	CC	0
once	once	RB	0
the	the	DT	0
low	low	JJ	0
resistance	resistance	NN	B-NP
state	state	NN	I-NP
is	is	VBZ	0
entered	entered	VBN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
not	not	RB	0
reversed	reversed	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
a	a	DT	0
chalcogenide	chalcogenide	NN	B-NP
,	,	,	0
the	the	DT	0
state	state	NN	0
may	may	MD	0
be	be	VB	0
returned	returned	VBN	0
to	to	TO	0
high	high	JJ	0
resistance	resistance	NN	0
(	(	-LRB-	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
may	may	MD	0
be	be	VB	0
un-programmed	un-programmed	JJ	B-NP
)	)	-RRB-	0
.	.	.	0
For	For	IN	0
more	more	RBR	0
selective	selective	JJ	B-NP
programming	programming	NN	I-NP
,	,	,	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
commonly	commonly	RB	0
also	also	RB	0
comprises	comprises	VBZ	0
a	a	DT	0
diode	diode	NN	0
for	for	IN	0
better	better	JJR	0
controlled	controlled	JJ	0
selection	selection	NN	0
of	of	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
to	to	TO	0
be	be	VB	0
programmed	programmed	VBN	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
program	program	VB	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
,	,	,	0
voltages	voltages	NNS	0
are	are	VBP	0
typically	typically	RB	0
applied	applied	VBN	0
to	to	TO	0
word	word	NN	0
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
that	that	IN	0
contact	contact	NN	B-NP
opposite	opposite	NN	I-NP
ends	ends	VBZ	0
of	of	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
,	,	,	0
causing	causing	VBG	0
current	current	JJ	0
to	to	TO	0
pass	pass	VB	0
through	through	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
for	for	IN	0
programming	programming	NN	0
.	.	.	0
When	When	WRB	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
including	including	VBG	0
a	a	DT	0
diode	diode	NN	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
programmed	programmed	VBN	0
through	through	IN	0
word	word	NN	0
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
known	known	VBN	0
to	to	TO	0
apply	apply	VB	0
a	a	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
forward	forward	JJ	0
direction	direction	NN	0
of	of	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
diode	diode	NN	I-NP
,	,	,	0
and	and	CC	0
to	to	TO	0
apply	apply	VB	0
compensating	compensating	JJ	0
voltages	voltages	NN	0
to	to	TO	0
word	word	NN	0
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
contacting	contacting	VBG	B-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
not	not	RB	0
to	to	TO	0
be	be	VB	0
programmed	programmed	VBN	0
.	.	.	0
See	See	VB	0
Kleveland	Kleveland	NNP	B-NP
,	,	,	0
et	et	FW	0
al.	al.	FW	0
,	,	,	0
U.S.	U.S.	NNP	0
Pat	Pat	NNP	0
.	.	.	0
No.	No.	NNP	0
6,816,410	6,816,410	NNP	0
entitled	entitled	VBD	B-NP
METHOD	METHOD	NNP	I-NP
FOR	FOR	IN	0
PROGRAMMING	PROGRAMMING	NNP	0
A	A	NNP	0
THREE-DIMENSIONAL	THREE-DIMENSIONAL	NNP	B-NP
MEMORY	MEMORY	NNP	I-NP
ARRAY	ARRAY	NNP	I-NP
INCORPORATING	INCORPORATING	NNP	0
SERIAL	SERIAL	NNP	0
CHAIN	CHAIN	NNP	B-NP
DIODE	DIODE	NNP	I-NP
STACK	STACK	NNP	I-NP
issued	issued	VBD	0
Nov.	Nov.	NNP	0
9	9	CD	0
,	,	,	0
2004	2004	CD	0
and	and	CC	0
owned	owned	VBN	0
by	by	IN	0
Matrix	Matrix	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
,	,	,	0
Inc	Inc	NNP	0
.	.	.	0
Also	Also	RB	0
see	see	VB	0
Kleveland	Kleveland	NNP	B-NP
and	and	CC	0
Knall	Knall	NNP	0
U.S.	U.S.	NNP	0
Pat	Pat	NNP	0
.	.	.	0
No.	No.	NNP	0
6,784,517	6,784,517	NNP	0
entitled	entitled	VBD	0
THREE-DIMENSIONAL	THREE-DIMENSIONAL	NNP	B-NP
MEMORY	MEMORY	NNP	I-NP
ARRAY	ARRAY	NNP	I-NP
INCORPORATING	INCORPORATING	NNP	0
SERIAL	SERIAL	NNP	0
CHAIN	CHAIN	NNP	B-NP
DIODE	DIODE	NNP	I-NP
STACK	STACK	NNP	I-NP
(	(	-LRB-	0
Knall	Knall	NNP	0
is	is	VBZ	0
the	the	DT	0
inventor	inventor	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
commonly	commonly	RB	0
assigned	assigned	VBN	0
to	to	TO	0
Matrix	Matrix	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
,	,	,	0
Inc	Inc	NNP	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
desirable	desirable	JJ	0
to	to	TO	0
improve	improve	VB	0
the	the	DT	0
reliability	reliability	NN	0
of	of	IN	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
programming	programming	NN	I-NP
and	and	CC	0
to	to	TO	0
reduce	reduce	VB	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
as	as	IN	0
compared	compared	VBN	0
to	to	TO	0
such	such	JJ	0
prior	prior	JJ	0
art	art	NN	B-NP
method	method	NN	I-NP
.	.	.	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
defined	defined	VBN	0
by	by	IN	0
the	the	DT	0
appended	appended	JJ	0
claims	claims	NNS	0
,	,	,	0
and	and	CC	0
nothing	nothing	NN	0
in	in	IN	0
this	this	DT	0
section	section	NN	0
should	should	MD	0
be	be	VB	0
taken	taken	VBN	0
as	as	IN	0
a	a	DT	0
limitation	limitation	NN	0
on	on	IN	0
those	those	DT	0
claims	claims	NNS	0
.	.	.	0
In	In	IN	0
general	general	JJ	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
directed	directed	VBN	0
to	to	TO	0
methods	methods	NNS	0
of	of	IN	0
programming	programming	VBG	0
an	an	DT	0
array	array	NN	0
of	of	IN	0
nonvolatile	nonvolatile	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
each	each	DT	0
comprising	comprising	VBG	0
a	a	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
element	element	NN	I-NP
in	in	IN	0
series	series	NN	0
with	with	IN	0
a	a	DT	0
diode	diode	NN	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
takes	takes	VBZ	0
advantage	advantage	NN	0
of	of	IN	0
the	the	DT	0
asymmetrical	asymmetrical	JJ	B-NP
nature	nature	NN	I-NP
of	of	IN	0
a	a	DT	0
diode	diode	NN	0
and	and	CC	0
applies	applies	VBZ	0
biasing	biasing	JJ	0
voltages	voltages	NN	0
that	that	IN	0
minimize	minimize	JJ	0
leakage	leakage	JJ	0
current	current	JJ	0
through	through	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
in	in	IN	0
a	a	DT	0
memory	memory	NN	B-NP
with	with	IN	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
each	each	DT	0
having	having	VBG	0
a	a	DT	0
diode	diode	NN	0
and	and	CC	0
a	a	DT	0
structure	structure	NN	0
for	for	IN	0
which	which	WDT	0
resistance	resistance	NN	0
can	can	MD	0
be	be	VB	0
changed	changed	VBN	0
,	,	,	0
a	a	DT	0
selected	selected	JJ	0
cell	cell	NN	0
or	or	CC	0
group	group	NN	0
of	of	IN	0
cells	cells	NNS	0
is	is	VBZ	0
programmed	programmed	VBN	0
by	by	IN	0
applying	applying	VBG	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
or	or	CC	0
cells	cells	NNS	0
,	,	,	0
resulting	resulting	VBG	0
in	in	IN	0
a	a	DT	0
programming	programming	NN	0
current	current	JJ	0
through	through	IN	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
or	or	CC	0
cells	cells	NNS	0
in	in	IN	0
the	the	DT	0
reverse	reverse	JJ	B-NP
direction	direction	NN	I-NP
of	of	IN	0
easiest	easiest	JJS	0
current	current	JJ	0
flow	flow	NN	0
in	in	IN	0
the	the	DT	0
diode	diode	NN	0
.	.	.	0
intermediate	intermediate	JJ	B-NP
voltage	voltage	NN	I-NP
are	are	VBP	0
applied	applied	VBN	0
to	to	TO	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
not	not	RB	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
or	or	CC	0
cells	cells	NNS	0
.	.	.	0
Because	Because	IN	0
voltage	voltage	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
in	in	IN	0
the	the	DT	0
reverse	reverse	JJ	B-NP
biased	biased	JJ	I-NP
direction	direction	NN	I-NP
,	,	,	0
the	the	DT	0
intermediate	intermediate	JJ	0
voltages	voltages	NN	0
can	can	MD	0
now	now	RB	0
be	be	VB	0
chosen	chosen	VBN	0
to	to	TO	0
be	be	VB	0
close	close	RB	0
to	to	TO	0
each	each	DT	0
other	other	JJ	0
or	or	CC	0
the	the	DT	0
same	same	JJ	0
.	.	.	0
The	The	DT	0
intermediate	intermediate	JJ	0
voltages	voltages	NN	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
chosen	chosen	VBN	0
to	to	TO	0
be	be	VB	0
close	close	RB	0
to	to	TO	0
the	the	DT	0
midpoint	midpoint	NN	B-NP
between	between	IN	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
.	.	.	0
This	This	DT	0
results	results	NNS	0
in	in	IN	0
reduced	reduced	JJ	0
voltage	voltage	JJ	B-NP
difference	difference	NN	I-NP
between	between	IN	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
and	and	CC	0
its	its	PRP$	0
neighbors	neighbors	NNS	0
compared	compared	VBN	0
to	to	TO	0
prior	prior	JJ	0
art	art	NN	B-NP
method	method	NN	I-NP
described	described	VBN	0
in	in	IN	0
the	the	DT	0
above	above	JJ	0
referenced	referenced	JJ	B-NP
patent	patent	NN	I-NP
.	.	.	0
Therefore	Therefore	RB	0
it	it	PRP	0
is	is	VBZ	0
less	less	RBR	0
likely	likely	JJ	0
that	that	IN	0
erroneous	erroneous	JJ	B-NP
programming	programming	NN	I-NP
will	will	MD	0
occur	occur	VB	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
during	during	IN	0
the	the	DT	0
reverse-write	reverse-write	JJ	0
method	method	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
no	no	DT	0
cells	cells	NNS	0
in	in	IN	0
the	the	DT	0
array	array	NN	0
will	will	MD	0
experience	experience	VB	0
a	a	DT	0
forward	forward	JJ	0
bias	bias	NN	B-NP
voltage	voltage	NN	I-NP
on	on	IN	0
their	their	PRP$	0
diodes	diodes	NN	0
.	.	.	0
Hence	Hence	RB	0
injection	injection	VBN	B-NP
of	of	IN	0
holes	holes	NNS	0
(	(	-LRB-	0
or	or	CC	0
minority	minority	NN	B-NP
carrier	carrier	NN	I-NP
)	)	-RRB-	0
from	from	IN	0
half-selected	half-selected	JJ	0
cells	cells	NNS	0
into	into	IN	0
unselected	unselected	JJ	0
neighbors	neighbors	NNS	0
does	does	VBZ	0
not	not	RB	0
occur	occur	VB	0
.	.	.	0
In	In	IN	0
the	the	DT	0
voltage	voltage	JJ	B-NP
configuration	configuration	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
since	since	IN	0
the	the	DT	0
intermediate	intermediate	JJ	0
voltages	voltages	NNS	0
are	are	VBP	0
close	close	RB	0
to	to	TO	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
the	the	DT	0
bias	bias	NN	0
across	across	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
will	will	MD	0
be	be	VB	0
close	close	RB	0
to	to	TO	0
zero	zero	CD	0
.	.	.	0
This	This	DT	0
leads	leads	VBZ	0
to	to	TO	0
a	a	DT	0
significant	significant	JJ	0
reduction	reduction	NN	0
in	in	IN	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
during	during	IN	0
programming	programming	NN	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
reverse	reverse	RB	0
biasing	biasing	VB	0
the	the	DT	0
diodes	diodes	NN	0
of	of	IN	0
selected	selected	JJ	0
cells	cells	NNS	0
alleviates	alleviates	VBP	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
requirement	requirement	NN	I-NP
that	that	WDT	0
antifuses	antifuses	RB	0
be	be	VB	0
leaky	leaky	VBN	0
to	to	TO	0
prevent	prevent	VB	0
the	the	DT	0
high	high	JJ	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
from	from	IN	0
programming	programming	NN	B-NP
unselected	unselected	NN	I-NP
cell	cell	NN	I-NP
,	,	,	0
and	and	CC	0
thus	thus	RB	0
leaves	leaves	VBZ	0
greater	greater	JJR	0
freedom	freedom	NN	0
when	when	WRB	0
designing	designing	VBG	0
the	the	DT	0
antifu	antifu	NN	B-NP
and	and	CC	0
diodes	diodes	NN	0
in	in	IN	0
the	the	DT	0
memory	memory	NN	B-NP
array	array	NN	I-NP
.	.	.	0
Another	Another	DT	0
advantage	advantage	NN	0
to	to	TO	0
putting	putting	VBG	0
the	the	DT	0
unselected	unselected	JJ	0
word	word	NN	0
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
at	at	IN	0
an	an	DT	0
intermediate	intermediate	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
that	that	IN	0
switching	switching	VBG	0
between	between	IN	0
one	one	CD	0
write	write	JJ	0
operation	operation	NN	0
and	and	CC	0
the	the	DT	0
next	next	JJ	0
is	is	VBZ	0
faster	faster	RBR	0
because	because	IN	0
the	the	DT	0
lines	lines	NNS	0
encounter	encounter	VBP	0
less	less	RBR	0
voltage	voltage	JJ	B-NP
swing	swing	NN	I-NP
.	.	.	0
The	The	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
3-dimensional	3-dimensional	CD	0
memories	memories	NNS	0
formed	formed	VBN	0
as	as	IN	0
both	both	DT	0
rail	rail	NN	0
and	and	CC	0
pillar	pillar	JJ	0
memory	memory	NN	0
structures	structures	NNS	0
.	.	.	0
(	(	-LRB-	0
Rail	Rail	NN	0
structures	structures	NNS	0
are	are	VBP	0
memories	memories	NNS	0
in	in	IN	0
which	which	WDT	0
all	all	RB	0
the	the	DT	0
layers	layers	NNS	0
constituting	constituting	VBP	0
the	the	DT	0
diode	diode	JJ	B-NP
anode	anode	NN	I-NP
,	,	,	0
diode	diode	JJ	0
cathode	cathode	NN	0
and	and	CC	0
the	the	DT	0
antifusa	antifusa	NN	B-NP
are	are	VBP	0
patterned	patterned	VBN	0
to	to	TO	0
extend	extend	VB	0
along	along	RP	0
the	the	DT	0
conductors	conductors	JJ	0
constituting	constituting	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
or	or	CC	0
bit	bit	NN	0
lines	lines	NNS	0
.	.	.	0
The	The	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
are	are	VBP	0
located	located	VBN	0
where	where	WRB	0
a	a	DT	0
stack	stack	NN	0
of	of	IN	0
layers	layers	NNS	0
that	that	WDT	0
includes	includes	VBZ	0
the	the	DT	0
anode	anode	NN	B-NP
crosses	crosses	VBZ	0
a	a	DT	0
stack	stack	NN	0
of	of	IN	0
layers	layers	NNS	0
that	that	WDT	0
includes	includes	VBZ	0
the	the	DT	0
cathode	cathode	NN	0
.	.	.	0
Pillar	Pillar	JJ	0
structures	structures	NNS	0
are	are	VBP	0
memories	memories	NNS	0
in	in	IN	0
which	which	WDT	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
layers	layers	NNS	0
that	that	WDT	0
form	form	VBP	0
the	the	DT	0
diode	diode	NN	0
and	and	CC	0
antifusa	antifusa	NN	B-NP
or	or	CC	0
other	other	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
state	state	NN	I-NP
change	change	NN	I-NP
material	material	NN	I-NP
reside	reside	NN	0
in	in	IN	0
a	a	DT	0
pillar	pillar	NN	0
vertically	vertically	RB	0
disposed	disposed	VBN	0
at	at	IN	0
the	the	DT	0
intersection	intersection	NN	B-NP
between	between	IN	0
row	row	NN	0
and	and	CC	0
column	column	NN	0
conductors	conductors	NN	0
.	.	.	0
)	)	-RRB-	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
memory	memory	NN	B-NP
array	array	NN	I-NP
showing	showing	VBG	0
prior	prior	JJ	0
art	art	NN	B-NP
programming	programming	NN	I-NP
voltage	voltage	NN	I-NP
.	.	.	0
FIGS.	FIGS.	CD	0
2	2	CD	0
and	and	CC	0
3	3	CD	0
show	show	NN	B-NP
detail	detail	NN	I-NP
of	of	IN	0
the	the	DT	0
layout	layout	NN	0
of	of	IN	0
a	a	DT	0
3-dimensional	3-dimensional	JJ	0
memory	memory	NN	0
array	array	NN	0
in	in	IN	0
which	which	WDT	0
prior	prior	JJ	0
art	art	NN	B-NP
voltage	voltage	NN	I-NP
applied	applied	VBN	0
to	to	TO	0
unselected	unselected	VB	0
and	and	CC	0
selected	selected	JJ	0
bit	bit	NN	0
lines	lines	NNS	0
can	can	MD	0
inadvertently	inadvertently	VB	0
program	program	NN	0
adjacent	adjacent	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
.	.	.	0
FIGS.	FIGS.	CD	0
4	4	CD	0
and	and	CC	0
5	5	CD	0
show	show	NN	B-NP
detail	detail	NN	I-NP
of	of	IN	0
the	the	DT	0
layout	layout	NN	0
of	of	IN	0
a	a	DT	0
3-dimensional	3-dimensional	JJ	0
memory	memory	NN	0
array	array	NN	0
in	in	IN	0
which	which	WDT	0
voltages	voltages	VBZ	0
applied	applied	VBN	0
to	to	TO	0
unselected	unselected	VB	0
and	and	CC	0
selected	selected	JJ	0
bit	bit	NN	0
lines	lines	NNS	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NNS	0
do	do	VBP	0
not	not	RB	0
disturb	disturb	VB	0
adjacent	adjacent	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
shows	shows	NNS	0
a	a	DT	0
memory	memory	NN	B-NP
array	array	NN	I-NP
with	with	IN	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
shows	shows	NNS	0
characteristic	characteristic	JJ	B-NP
curve	curve	NN	I-NP
of	of	IN	0
diodes	diodes	JJ	0
appropriate	appropriate	JJ	0
for	for	IN	0
use	use	NN	0
with	with	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
shows	shows	NNS	0
a	a	DT	0
representative	representative	JJ	B-NP
array	array	NN	I-NP
having	having	VBG	0
several	several	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
.	.	.	0
Commercial	Commercial	JJ	B-NP
memory	memory	NN	I-NP
arrays	arrays	VBZ	0
typically	typically	RB	0
have	have	VB	0
many	many	JJ	0
more	more	JJR	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
,	,	,	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
than	than	IN	0
are	are	VBP	0
shown	shown	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
array	array	NN	0
,	,	,	0
each	each	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprises	comprises	VBZ	0
a	a	DT	0
diode	diode	NN	0
in	in	IN	0
series	series	NN	0
with	with	IN	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
example	example	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
4	4	CD	0
,	,	,	0
2	2	CD	0
at	at	IN	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
wl4	wl4	NN	I-NP
intersection	intersection	NN	I-NP
and	and	CC	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
programmed	programmed	VBN	0
(	(	-LRB-	0
written	written	VBN	0
)	)	-RRB-	0
.	.	.	0
To	To	TO	0
accomplish	accomplish	VB	0
the	the	DT	0
programming	programming	NN	0
,	,	,	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
9	9	CD	0
volts	volts	NNS	0
was	was	VBD	0
applied	applied	VBN	0
to	to	TO	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
and	and	CC	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
0	0	CD	0
volts	volts	NNS	0
was	was	VBD	0
applied	applied	VBN	0
to	to	TO	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
.	.	.	0
To	To	TO	0
prevent	prevent	VB	0
programming	programming	NN	0
of	of	IN	0
other	other	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
,	,	,	0
remaining	remaining	VBG	B-NP
word	word	NN	I-NP
line	line	NN	I-NP
each	each	DT	0
received	received	VBN	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
0.5	0.5	CD	0
volts	volts	NNS	0
and	and	CC	0
remaining	remaining	VBG	B-NP
bit	bit	NN	I-NP
line	line	NN	I-NP
each	each	DT	0
received	received	VBN	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
8.5	8.5	CD	0
volts	volts	NNS	0
.	.	.	0
This	This	DT	0
resulted	resulted	VBN	0
in	in	IN	0
a	a	DT	0
forward	forward	JJ	0
bias	bias	NN	0
of	of	IN	0
9	9	CD	0
volts	volts	NN	0
to	to	TO	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
,	,	,	0
which	which	WDT	0
was	was	VBD	0
sufficient	sufficient	JJ	0
to	to	TO	0
cause	cause	VB	0
high	high	JJ	0
current	current	JJ	0
flow	flow	NN	0
through	through	IN	0
the	the	DT	0
cell	cell	NN	0
,	,	,	0
rupturing	rupturing	VBG	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
and	and	CC	0
programming	programming	VBG	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
.	.	.	0
It	It	PRP	0
also	also	RB	0
resulted	resulted	VBN	0
in	in	IN	0
a	a	DT	0
forward	forward	JJ	0
bias	bias	NN	0
of	of	IN	0
+0.5	+0.5	CD	0
volts	volts	NN	0
to	to	TO	0
half-selected	half-selected	JJ	0
cells	cells	NNS	0
connected	connected	VBN	0
to	to	TO	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
and	and	CC	0
to	to	TO	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
.	.	.	0
With	With	IN	0
a	a	DT	0
forward	forward	JJ	0
bias	bias	NN	0
of	of	IN	0
+0.5V	+0.5V	NNP	0
only	only	RB	0
a	a	DT	0
small	small	JJ	0
current	current	JJ	0
passed	passed	VBN	0
through	through	IN	0
the	the	DT	0
half	half	NN	0
selected	selected	VBN	0
cells	cells	NNS	0
.	.	.	0
However	However	RB	0
,	,	,	0
most	most	JJS	0
of	of	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
within	within	IN	0
an	an	DT	0
array	array	NN	0
are	are	VBP	0
unselected	unselected	VBN	0
.	.	.	0
The	The	DT	0
applied	applied	JJ	0
voltages	voltages	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
caused	caused	VBD	0
the	the	DT	0
unselected	unselected	JJ	0
cells	cells	NNS	0
to	to	TO	0
all	all	RB	0
receive	receive	VB	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
of	of	IN	0
8.0	8.0	CD	0
volts	volts	NNS	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
avoid	avoid	VB	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
breakdown	breakdown	NN	I-NP
,	,	,	0
the	the	DT	0
diodes	diodes	NN	0
had	had	VBD	0
to	to	TO	0
be	be	VB	0
manufactured	manufactured	VBN	0
so	so	RB	0
that	that	IN	0
they	they	PRP	0
could	could	MD	0
tolerate	tolerate	VB	0
the	the	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
of	of	IN	0
8	8	CD	0
volts	volts	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
antifu	antifu	NN	B-NP
had	had	VBD	0
to	to	TO	0
be	be	VB	0
manufactured	manufactured	VBN	0
to	to	TO	0
be	be	VB	0
somewhat	somewhat	RB	0
leaky	leaky	VBN	0
so	so	RB	0
that	that	IN	0
most	most	JJS	0
of	of	IN	0
the	the	DT	0
voltage	voltage	JJ	B-NP
drop	drop	NN	I-NP
was	was	VBD	0
across	across	IN	0
the	the	DT	0
diode	diode	NN	0
and	and	CC	0
not	not	RB	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
to	to	TO	0
assure	assure	VB	0
that	that	IN	0
this	this	DT	0
relatively	relatively	RB	0
high	high	JJ	0
voltage	voltage	NN	0
did	did	VBD	0
not	not	RB	0
cause	cause	VB	0
programming	programming	NN	0
of	of	IN	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
in	in	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
.	.	.	0
However	However	RB	0
,	,	,	0
during	during	IN	0
programming	programming	NN	0
,	,	,	0
the	the	DT	0
reverse	reverse	JJ	B-NP
leakage	leakage	NN	I-NP
through	through	IN	0
the	the	DT	0
unselected	unselected	JJ	0
cells	cells	NNS	0
caused	caused	VBD	B-NP
power	power	NN	I-NP
drain	drain	NN	I-NP
.	.	.	0
In	In	IN	0
a	a	DT	0
large	large	JJ	0
array	array	NN	0
having	having	VBG	0
many	many	JJ	0
unselected	unselected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
,	,	,	0
this	this	DT	0
power	power	NN	B-NP
drain	drain	NN	I-NP
can	can	MD	0
be	be	VB	0
considerable	considerable	JJ	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
a	a	DT	0
two-dimensional	two-dimensional	JJ	B-NP
array	array	NN	I-NP
of	of	IN	0
1000	1000	CD	0
1000	1000	CD	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
,	,	,	0
there	there	EX	0
are	are	VBP	0
one	one	CD	0
million	million	CD	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
.	.	.	0
If	If	IN	0
only	only	RB	0
one	one	CD	0
row	row	NN	0
and	and	CC	0
one	one	CD	0
bit	bit	NN	0
line	line	NN	0
are	are	VBP	0
selected	selected	VBN	0
,	,	,	0
there	there	EX	0
are	are	VBP	0
999	999	CD	0
999	999	CD	0
unselected	unselected	CD	0
cells	cells	NNS	0
all	all	DT	0
receiving	receiving	VBG	0
an	an	DT	0
8-volt	8-volt	JJ	0
bias	bias	NN	0
,	,	,	0
producing	producing	VBG	0
considerable	considerable	JJ	0
power	power	NN	B-NP
drain	drain	NN	I-NP
through	through	IN	0
the	the	DT	0
array	array	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
always	always	RB	0
desirable	desirable	JJ	0
to	to	TO	0
minimize	minimize	VB	0
power	power	NN	B-NP
drain	drain	NN	I-NP
,	,	,	0
and	and	CC	0
particularly	particularly	RB	0
important	important	JJ	0
to	to	TO	0
minimize	minimize	VB	0
power	power	NN	B-NP
drain	drain	NN	I-NP
in	in	IN	0
operated	operated	VBD	B-NP
application	application	NN	I-NP
battery	battery	NN	I-NP
.	.	.	0
The	The	DT	0
diodes	diodes	NN	0
used	used	VBN	0
in	in	IN	0
the	the	DT	0
array	array	NN	0
had	had	VBD	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
reverse-biased	reverse-biased	JJ	0
conductivity	conductivity	NN	B-NP
that	that	WDT	0
is	is	VBZ	0
similar	similar	JJ	0
to	to	TO	0
or	or	CC	0
smaller	smaller	JJR	0
than	than	IN	0
the	the	DT	0
unprogrammed	unprogrammed	JJ	B-NP
antifuse	antifuse	NN	I-NP
conductivity	conductivity	NN	I-NP
.	.	.	0
Given	Given	VBN	0
the	the	DT	0
fact	fact	NN	0
that	that	IN	0
typical	typical	JJ	0
polycrystalline	polycrystalline	JJ	B-NP
diode	diode	NN	I-NP
have	have	VBP	0
considerable	considerable	JJ	0
reverse-biased	reverse-biased	JJ	0
conductivity	conductivity	NN	B-NP
,	,	,	0
this	this	DT	0
precluded	precluded	VBN	0
the	the	DT	0
use	use	NN	0
of	of	IN	0
low	low	JJ	0
conductivity	conductivity	JJ	B-NP
antifu	antifu	NN	I-NP
(	(	-LRB-	0
or	or	CC	0
other	other	JJ	0
state	state	NN	B-NP
change	change	NN	I-NP
element	element	NN	I-NP
)	)	-RRB-	0
.	.	.	0
A	A	DT	0
high	high	JJ	0
leakage	leakage	JJ	B-NP
conductivity	conductivity	NN	I-NP
antifuse	antifuse	VBP	0
used	used	VBN	0
in	in	IN	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
with	with	IN	0
asymmetric	asymmetric	JJ	B-NP
breakdown	breakdown	NN	I-NP
voltage	voltage	NN	I-NP
was	was	VBD	0
described	described	VBN	0
in	in	IN	0
U.S.	U.S.	NNP	0
Pat	Pat	NNP	0
.	.	.	0
No.	No.	NNP	0
6,704,235	6,704,235	NNP	0
entitled	entitled	VBD	B-NP
ANTI-FUSE	ANTI-FUSE	NNP	I-NP
MEMORY	MEMORY	NNP	I-NP
CELL	CELL	NNP	I-NP
WITH	WITH	NNP	0
ASYMMETRIC	ASYMMETRIC	NNP	B-NP
BREAKDOWN	BREAKDOWN	NNP	I-NP
VOLTAGE	VOLTAGE	NNP	I-NP
invented	invented	VBD	0
by	by	IN	0
Knall	Knall	NNP	0
(	(	-LRB-	0
inventor	inventor	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
)	)	-RRB-	0
et	et	FW	0
al.	al.	FW	0
and	and	CC	0
commonly	commonly	RB	0
assigned	assigned	VBN	0
to	to	TO	0
Matrix	Matrix	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
,	,	,	0
Inc	Inc	NNP	0
.	.	.	0
The	The	DT	0
subject	subject	JJ	0
matter	matter	NN	0
of	of	IN	0
this	this	DT	0
patent	patent	NN	0
is	is	VBZ	0
incorporated	incorporated	VBN	0
herein	herein	VBN	0
by	by	IN	0
reference	reference	NN	0
.	.	.	0
But	But	CC	0
if	if	IN	0
the	the	DT	0
un-programmed	un-programmed	JJ	B-NP
antifu	antifu	NN	I-NP
conductivity	conductivity	NN	I-NP
is	is	VBZ	0
large	large	JJ	0
,	,	,	0
the	the	DT	0
conductivity	conductivity	NN	B-NP
of	of	IN	0
programmed	programmed	JJ	0
antifu	antifu	NN	B-NP
must	must	MD	0
be	be	VB	0
correspondingly	correspondingly	VBN	0
larger	larger	JJR	0
.	.	.	0
This	This	DT	0
high	high	JJ	0
programmed	programmed	JJ	0
antifuse	antifuse	JJ	B-NP
conductivity	conductivity	NN	I-NP
is	is	VBZ	0
difficult	difficult	JJ	0
to	to	TO	0
achieve	achieve	VB	0
in	in	IN	0
small	small	JJ	0
high	high	JJ	0
density	density	JJ	B-NP
memory	memory	NN	I-NP
structure	structure	NN	I-NP
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
it	it	PRP	0
has	has	VBZ	0
become	become	VBN	0
desirable	desirable	JJ	0
to	to	TO	0
use	use	VB	0
antifuses	antifuses	VBN	0
with	with	IN	0
lower	lower	JJR	0
conductivity	conductivity	NN	B-NP
than	than	IN	0
those	those	DT	0
used	used	VBN	0
in	in	IN	0
such	such	JJ	0
prior	prior	JJ	0
art	art	NN	B-NP
method	method	NN	I-NP
.	.	.	0
Another	Another	DT	0
problem	problem	NN	0
exists	exists	VBZ	0
for	for	IN	0
the	the	DT	0
method	method	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
It	It	PRP	0
sometimes	sometimes	RB	0
occurred	occurred	VBN	0
that	that	IN	0
cells	cells	NNS	0
adjacent	adjacent	JJ	0
to	to	TO	0
selected	selected	JJ	0
cells	cells	NNS	0
were	were	VBD	0
disturbed	disturbed	VBN	0
during	during	IN	0
a	a	DT	0
write	write	JJ	0
operation	operation	NN	0
,	,	,	0
or	or	CC	0
that	that	IN	0
cells	cells	NNS	0
on	on	IN	0
the	the	DT	0
same	same	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
or	or	CC	0
bit	bit	NN	0
line	line	NN	0
as	as	IN	0
selected	selected	JJ	0
cells	cells	NNS	0
were	were	VBD	0
disturbed	disturbed	VBN	0
during	during	IN	0
the	the	DT	0
write	write	JJ	0
operation	operation	NN	0
.	.	.	0
This	This	DT	0
problem	problem	NN	0
became	became	VBD	0
increasingly	increasingly	RB	0
important	important	JJ	0
as	as	IN	0
operating	operating	VBG	B-NP
voltage	voltage	NN	I-NP
decreased	decreased	NN	0
,	,	,	0
write	write	VB	0
speeds	speeds	NNS	0
increased	increased	VBD	0
,	,	,	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
density	density	NN	I-NP
increased	increased	VBN	0
,	,	,	0
and	and	CC	0
array	array	NN	0
sizes	sizes	NNS	0
increased	increased	VBD	0
.	.	.	0
It	It	PRP	0
sometimes	sometimes	RB	0
occurred	occurred	VBN	0
that	that	IN	0
neighbor	neighbor	NN	B-NP
cell	cell	NN	I-NP
were	were	VBD	0
inadvertently	inadvertently	RB	0
programmed	programmed	VBN	0
because	because	IN	0
of	of	IN	0
leakage	leakage	JJ	0
due	due	JJ	0
to	to	TO	0
proximity	proximity	VB	0
of	of	IN	0
the	the	DT	0
cells	cells	NNS	0
,	,	,	0
as	as	RB	0
will	will	MD	0
now	now	RB	0
be	be	VB	0
explained	explained	VBN	0
.	.	.	0
FIGS.	FIGS.	CD	0
2	2	CD	0
and	and	CC	0
3	3	CD	0
show	show	NN	B-NP
detail	detail	NN	I-NP
of	of	IN	0
portions	portions	NNS	0
of	of	IN	0
such	such	PDT	0
a	a	DT	0
memory	memory	NN	B-NP
array	array	NN	I-NP
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
word	word	NN	B-NP
line	line	NN	I-NP
WL3	WL3	VBP	0
through	through	IN	0
WL6	WL6	CD	B-NP
of	of	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
are	are	VBP	0
extending	extending	VBG	0
out	out	RP	0
of	of	IN	0
the	the	DT	0
plane	plane	NN	0
of	of	IN	0
the	the	DT	0
drawing	drawing	NN	0
.	.	.	0
Bit	Bit	NN	B-NP
line	line	NN	I-NP
BL3	BL3	NN	I-NP
is	is	VBZ	0
shown	shown	VBN	0
running	running	VBG	0
horizontally	horizontally	NNS	0
and	and	CC	0
consisting	consisting	VBG	0
of	of	IN	0
a	a	DT	0
heavily	heavily	RB	0
doped	doped	CD	B-NP
n+	n+	CD	I-NP
portion	portion	NN	0
above	above	IN	0
a	a	DT	0
lightly	lightly	JJ	0
doped	doped	JJ	0
n	n	NN	0
or	or	CC	0
un-doped	un-doped	JJ	B-NP
portion	portion	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
example	example	NN	0
,	,	,	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
4	4	CD	0
,	,	,	0
3	3	CD	0
located	located	VBN	0
at	at	IN	0
the	the	DT	0
bit	bit	NN	B-NP
line	line	NN	I-NP
bl3	bl3	NN	I-NP
intersection	intersection	NN	I-NP
and	and	CC	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
has	has	VBZ	0
been	been	VBN	0
previously	previously	RB	0
programmed	programmed	VBN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
4	4	CD	0
,	,	,	0
2	2	CD	0
located	located	VBN	0
at	at	IN	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
wl4	wl4	NN	I-NP
intersection	intersection	NN	I-NP
and	and	CC	0
bit	bit	NN	0
line	line	NN	0
BL2	BL2	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
programmed	programmed	VBN	0
.	.	.	0
But	But	CC	0
while	while	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
4	4	CD	0
,	,	,	0
2	2	CD	0
is	is	VBZ	0
being	being	VBG	0
programmed	programmed	VBN	0
,	,	,	0
unselected	unselected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL3	BL3	NNP	I-NP
(	(	-LRB-	0
FIG.	FIG.	CD	0
2	2	CD	0
)	)	-RRB-	0
carries	carries	VBZ	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
+8.5	+8.5	CD	0
volts	volts	NNS	0
.	.	.	0
Selected	Selected	JJ	B-NP
word	word	NN	I-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
carries	carries	VBZ	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
9	9	CD	0
volts	volts	NNS	0
and	and	CC	0
other	other	JJ	0
unselected	unselected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL3	WL3	RB	0
,	,	,	0
WL5	WL5	NNP	B-NP
,	,	,	0
and	and	CC	0
WL6	WL6	NNP	B-NP
carry	carry	VBP	0
voltages	voltages	VBN	0
of	of	IN	0
+0.5	+0.5	CD	0
volts	volts	NNS	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
selected	selected	VBN	B-NP
word	word	NN	I-NP
line	line	NN	I-NP
WL4	WL4	CD	I-NP
injects	injects	CD	0
holes	holes	NNS	0
into	into	IN	0
the	the	DT	0
bit	bit	NN	B-NP
line	line	NN	I-NP
bl3	bl3	NN	I-NP
n	n	JJ	I-NP
region	region	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
close	close	JJ	0
proximity	proximity	NN	0
and	and	CC	0
large	large	JJ	0
voltage	voltage	JJ	B-NP
difference	difference	NN	I-NP
between	between	IN	0
word	word	NN	B-NP
line	line	NN	I-NP
WL3	WL3	RB	0
,	,	,	0
WL4	WL4	NNP	B-NP
,	,	,	0
and	and	CC	0
WL5	WL5	NNP	B-NP
may	may	MD	0
cause	cause	VB	0
a	a	DT	0
hole	hole	NN	B-NP
injection	injection	NN	I-NP
current	current	JJ	0
from	from	IN	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
to	to	TO	0
word	word	NN	B-NP
line	line	NN	I-NP
WL3	WL3	NN	I-NP
or	or	CC	0
WL5	WL5	NNP	B-NP
,	,	,	0
erroneously	erroneously	RB	0
programming	programming	VBG	0
an	an	DT	0
adjacent	adjacent	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
5	5	CD	0
,	,	,	0
3	3	CD	0
at	at	IN	0
the	the	DT	0
bit	bit	NN	B-NP
line	line	NN	I-NP
bl3	bl3	NN	I-NP
intersection	intersection	NN	I-NP
and	and	CC	0
word	word	NN	B-NP
line	line	NN	I-NP
WL5	WL5	NN	I-NP
is	is	VBZ	0
shown	shown	VBN	0
as	as	IN	0
erroneously	erroneously	JJ	0
programmed	programmed	NN	0
.	.	.	0
Such	Such	JJ	0
programming	programming	NN	0
is	is	VBZ	0
unintentional	unintentional	VBN	0
and	and	CC	0
must	must	MD	0
be	be	VB	0
avoided	avoided	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
shows	shows	NNS	0
selected	selected	VBN	B-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
4	4	CD	0
,	,	,	0
2	2	CD	0
at	at	IN	0
the	the	DT	0
intersection	intersection	NN	B-NP
of	of	IN	0
selected	selected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
and	and	CC	0
selected	selected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
.	.	.	0
Memory	Memory	NN	B-NP
cell	cell	NN	I-NP
4	4	CD	0
,	,	,	0
2	2	CD	0
is	is	VBZ	0
intended	intended	VBN	0
to	to	TO	0
be	be	VB	0
programmed	programmed	VBN	0
.	.	.	0
current	current	JJ	B-NP
flow	flow	NN	I-NP
from	from	IN	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
,	,	,	0
at	at	IN	0
9	9	CD	0
volts	volts	NN	0
,	,	,	0
to	to	TO	0
selected	selected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
,	,	,	0
at	at	IN	0
0	0	CD	0
volts	volts	NN	0
,	,	,	0
thus	thus	RB	0
programming	programming	VBG	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
at	at	IN	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
4,2	4,2	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
because	because	IN	0
of	of	IN	0
the	the	DT	0
high	high	JJ	0
voltage	voltage	JJ	B-NP
difference	difference	NN	I-NP
between	between	IN	0
wl4	wl4	NN	B-NP
word	word	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
WL5	WL5	NNP	B-NP
,	,	,	0
small	small	JJ	0
irregularities	irregularities	NNS	0
in	in	IN	0
the	the	DT	0
manufacturing	manufacturing	NN	B-NP
process	process	NN	I-NP
may	may	MD	0
allow	allow	VB	0
current	current	JJ	0
to	to	TO	0
also	also	RB	0
flow	flow	VB	0
from	from	IN	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
to	to	TO	0
word	word	NN	B-NP
line	line	NN	I-NP
WL5	WL5	NN	I-NP
,	,	,	0
thus	thus	RB	0
programming	programming	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
5	5	CD	0
,	,	,	0
2	2	CD	0
at	at	IN	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
wl5	wl5	NN	I-NP
intersection	intersection	NN	I-NP
and	and	CC	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
.	.	.	0
This	This	DT	0
is	is	VBZ	0
another	another	DT	0
erroneous	erroneous	JJ	B-NP
result	result	NN	I-NP
and	and	CC	0
is	is	VBZ	0
unacceptable	unacceptable	JJ	0
.	.	.	0
I	I	PRP	0
have	have	VBP	0
found	found	VBN	0
that	that	IN	0
this	this	DT	0
prior	prior	JJ	0
art	art	NN	0
forward-biased	forward-biased	JJ	0
write	write	JJ	0
method	method	NN	0
requires	requires	VBZ	0
that	that	IN	0
the	the	DT	0
diode	diode	NNS	0
have	have	VBP	0
a	a	DT	0
reverse-bias	reverse-bias	JJ	B-NP
leakage	leakage	NN	I-NP
smaller	smaller	JJR	0
than	than	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
,	,	,	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
diodes	diodes	NN	0
and	and	CC	0
not	not	RB	0
the	the	DT	0
antifu	antifu	NN	B-NP
of	of	IN	0
unselected	unselected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
bear	bear	VBP	0
most	most	RBS	0
of	of	IN	0
the	the	DT	0
large	large	JJ	0
voltage	voltage	JJ	B-NP
drop	drop	NN	I-NP
(	(	-LRB-	0
8.5	8.5	CD	0
volts	volts	NN	0
in	in	IN	0
the	the	DT	0
example	example	NN	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
the	the	DT	0
antifu	antifu	NN	B-NP
are	are	VBP	0
not	not	RB	0
inadvertently	inadvertently	RB	0
programmed	programmed	VBN	0
.	.	.	0
But	But	CC	0
the	the	DT	0
reverse	reverse	JJ	B-NP
leakage	leakage	NN	I-NP
of	of	IN	0
a	a	DT	0
diode	diode	NN	0
formed	formed	VBN	0
from	from	IN	0
layers	layers	NNS	0
of	of	IN	0
p+	p+	NNP	0
and	and	CC	0
n	n	JJ	B-NP
polycrystalline	polycrystalline	JJ	I-NP
silicon	silicon	NN	I-NP
is	is	VBZ	0
primarily	primarily	RB	0
dependent	dependent	JJ	0
upon	upon	IN	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
n	n	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
To	To	TO	0
achieve	achieve	VB	0
low	low	JJ	0
enough	enough	JJ	0
leakage	leakage	NN	0
,	,	,	0
a	a	DT	0
minimally	minimally	JJ	0
doped	doped	JJ	0
n	n	JJ	B-NP
layer	layer	NN	I-NP
may	may	MD	0
require	require	VB	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
greater	greater	JJR	0
than	than	IN	0
200	200	CD	0
nm	nm	NN	B-NP
.	.	.	0
This	This	DT	0
relatively	relatively	RB	0
large	large	JJ	0
n	n	JJ	B-NP
thickness	thickness	NN	I-NP
leads	leads	VBZ	0
to	to	TO	0
a	a	DT	0
high	high	JJ	0
aspect	aspect	NN	B-NP
ratio	ratio	NN	I-NP
and	and	CC	0
limits	limits	NNS	0
further	further	JJ	0
shrinkage	shrinkage	NN	0
in	in	IN	0
the	the	DT	0
device	device	NN	B-NP
size	size	NN	I-NP
horizontal	horizontal	JJ	I-NP
direction	direction	NN	I-NP
.	.	.	0
Given	Given	VBN	0
the	the	DT	0
fact	fact	NN	0
that	that	IN	0
polycrystalline	polycrystalline	JJ	B-NP
diode	diode	NN	I-NP
are	are	VBP	0
still	still	RB	0
typically	typically	RB	0
somewhat	somewhat	RB	0
leaky	leaky	JJ	0
,	,	,	0
the	the	DT	0
antifu	antifu	NN	B-NP
must	must	MD	0
also	also	RB	0
be	be	VB	0
made	made	VBN	0
leaky	leaky	NN	0
.	.	.	0
But	But	CC	0
,	,	,	0
as	as	RB	0
mentioned	mentioned	VBN	0
above	above	IN	0
,	,	,	0
this	this	DT	0
leakage	leakage	NN	0
makes	makes	VBZ	0
it	it	PRP	0
difficult	difficult	JJ	0
to	to	TO	0
distinguish	distinguish	VB	0
an	an	DT	0
unprogrammed	unprogrammed	JJ	B-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
from	from	IN	0
a	a	DT	0
programmed	programmed	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
.	.	.	0
Thus	Thus	RB	0
I	I	PRP	0
have	have	VBP	0
found	found	VBN	0
that	that	IN	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
programming	programming	NN	I-NP
method	method	NN	I-NP
illustrated	illustrated	VBN	0
by	by	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
has	has	VBZ	0
disadvantage	disadvantage	NN	B-NP
of	of	IN	0
drawing	drawing	VBG	0
high	high	JJ	0
power	power	NN	0
during	during	IN	0
programming	programming	NN	0
and	and	CC	0
possible	possible	JJ	0
unintended	unintended	JJ	0
programming	programming	NN	0
of	of	IN	0
cells	cells	NNS	0
in	in	IN	0
close	close	JJ	0
proximity	proximity	NN	0
to	to	TO	0
cells	cells	NNS	0
being	being	VBG	0
programmed	programmed	VBN	0
.	.	.	0
It	It	PRP	0
has	has	VBZ	0
the	the	DT	0
further	further	JJ	0
disadvantage	disadvantage	NN	B-NP
of	of	IN	0
requiring	requiring	VBG	0
rigorous	rigorous	JJ	B-NP
manufacturing	manufacturing	NN	I-NP
condition	condition	NN	I-NP
to	to	TO	0
avoid	avoid	VB	0
erroneous	erroneous	JJ	B-NP
programming	programming	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
desirable	desirable	JJ	0
to	to	TO	0
avoid	avoid	VB	0
these	these	DT	0
problems	problems	NNS	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
across	across	IN	0
a	a	DT	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
or	or	CC	0
cells	cells	NNS	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
program	program	VB	0
the	the	DT	0
cell	cell	NN	0
to	to	TO	0
a	a	DT	0
lower	lower	JJR	0
resistance	resistance	NN	B-NP
state	state	NN	I-NP
.	.	.	0
FIGS.	FIGS.	CD	0
4	4	CD	0
and	and	CC	0
5	5	CD	0
show	show	NN	B-NP
side	side	NN	I-NP
view	view	NN	I-NP
of	of	IN	0
unselected	unselected	NN	0
,	,	,	0
half-selected	half-selected	NNP	0
,	,	,	0
and	and	CC	0
selected	selected	JJ	0
cells	cells	NNS	0
in	in	IN	0
an	an	DT	0
array	array	NN	0
programmed	programmed	VBN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
shows	shows	NNS	0
an	an	DT	0
unselected	unselected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL3	BL3	CD	I-NP
adjacent	adjacent	JJ	0
several	several	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
including	including	VBG	0
selected	selected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
.	.	.	0
Unselected	Unselected	JJ	0
cells	cells	NNS	0
such	such	JJ	0
as	as	IN	0
cell	cell	NN	0
5	5	CD	0
,	,	,	0
3	3	CD	0
exist	exist	NN	0
at	at	IN	0
the	the	DT	0
intersection	intersection	NN	B-NP
of	of	IN	0
unselected	unselected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
such	such	JJ	0
as	as	IN	0
WL5	WL5	CD	B-NP
with	with	IN	0
unselected	unselected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL3	BL3	NN	I-NP
.	.	.	0
Half-selected	Half-selected	JJ	0
cells	cells	NNS	0
such	such	JJ	0
as	as	IN	0
cell	cell	NN	0
4	4	CD	0
,	,	,	0
3	3	CD	0
exist	exist	NN	0
at	at	IN	0
the	the	DT	0
intersection	intersection	NN	B-NP
of	of	IN	0
selected	selected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
and	and	CC	0
unselected	unselected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL3	BL3	NN	I-NP
.	.	.	0
As	As	RB	0
in	in	IN	0
the	the	DT	0
example	example	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
cell	cell	NN	0
4	4	CD	0
,	,	,	0
3	3	CD	0
has	has	VBZ	0
been	been	VBN	0
previously	previously	RB	0
programmed	programmed	VBN	0
.	.	.	0
However	However	RB	0
,	,	,	0
unlike	unlike	IN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
cell	cell	NN	0
5	5	CD	0
,	,	,	0
3	3	CD	0
in	in	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
not	not	RB	0
erroneously	erroneously	RB	0
programmed	programmed	VBN	0
,	,	,	0
because	because	IN	0
the	the	DT	0
voltage	voltage	JJ	B-NP
difference	difference	NN	I-NP
between	between	IN	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
and	and	CC	0
word	word	NN	B-NP
line	line	NN	I-NP
WL5	WL5	NN	I-NP
is	is	VBZ	0
only	only	RB	0
about	about	IN	0
half	half	PDT	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
shows	shows	NNS	0
a	a	DT	0
selected	selected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
,	,	,	0
several	several	JJ	0
unselected	unselected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL3	WL3	RB	0
,	,	,	0
WL5	WL5	NNP	B-NP
,	,	,	0
WL6	WL6	NNP	B-NP
along	along	RB	0
with	with	IN	0
selected	selected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
.	.	.	0
The	The	DT	0
intersection	intersection	NN	B-NP
of	of	IN	0
selected	selected	JJ	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
and	and	CC	0
selected	selected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
defines	defines	VBZ	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
4,2	4,2	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
selected	selected	VBN	B-NP
bit	bit	NN	I-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
receives	receives	VBZ	0
10	10	CD	0
volts	volts	NNS	0
and	and	CC	0
selected	selected	JJ	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
receives	receives	VBZ	0
0	0	CD	0
volts	volts	NNS	0
.	.	.	0
This	This	DT	0
is	is	VBZ	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
difference	difference	NN	I-NP
because	because	IN	0
the	the	DT	0
natural	natural	JJ	0
current	current	JJ	0
flow	flow	NN	0
in	in	IN	0
a	a	DT	0
diode	diode	NN	0
is	is	VBZ	0
from	from	IN	0
the	the	DT	0
p	p	NN	0
or	or	CC	0
p+	p+	CD	0
terminal	terminal	NN	0
to	to	TO	0
the	the	DT	0
n	n	NN	0
,	,	,	0
n	n	NN	0
or	or	CC	0
n+	n+	CD	0
terminal	terminal	NN	0
.	.	.	0
Other	Other	JJ	0
word	word	NN	0
lines	lines	NNS	0
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
receive	receive	VBP	0
5	5	CD	0
volts	volts	NNS	0
(	(	-LRB-	0
or	or	CC	0
approximately	approximately	RB	0
the	the	DT	0
same	same	JJ	0
intermediate	intermediate	JJ	0
voltage	voltage	NN	0
)	)	-RRB-	0
so	so	RB	0
that	that	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
(	(	-LRB-	0
where	where	WRB	0
neither	neither	RB	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
or	or	CC	0
the	the	DT	0
bit	bit	NN	0
line	line	NN	0
is	is	VBZ	0
selected	selected	VBN	0
)	)	-RRB-	0
receive	receive	VB	0
no	no	DT	0
voltage	voltage	JJ	B-NP
drop	drop	NN	I-NP
or	or	CC	0
a	a	DT	0
small	small	JJ	0
voltage	voltage	JJ	B-NP
drop	drop	NN	I-NP
,	,	,	0
resulting	resulting	VBG	0
in	in	IN	0
low	low	JJ	0
leakage	leakage	NN	0
and	and	CC	0
thus	thus	RB	0
low	low	JJ	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
.	.	.	0
Since	Since	IN	0
the	the	DT	0
voltage	voltage	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
half-selected	half-selected	JJ	0
cells	cells	NNS	0
is	is	VBZ	0
enough	enough	RB	0
lower	lower	JJR	0
than	than	IN	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
unintended	unintended	JJ	0
programming	programming	NN	0
will	will	MD	0
not	not	RB	0
occur	occur	VB	0
,	,	,	0
and	and	CC	0
it	it	PRP	0
is	is	VBZ	0
not	not	RB	0
necessary	necessary	JJ	0
to	to	TO	0
assure	assure	VB	0
that	that	DT	0
voltage	voltage	NN	0
on	on	IN	0
unselected	unselected	NN	0
or	or	CC	0
half-selected	half-selected	JJ	0
cells	cells	NNS	0
is	is	VBZ	0
evenly	evenly	RB	0
divided	divided	VBN	0
between	between	IN	0
the	the	DT	0
diode	diode	NN	0
and	and	CC	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
of	of	IN	0
the	the	DT	0
cell	cell	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
acceptable	acceptable	JJ	0
to	to	TO	0
use	use	VB	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
that	that	WDT	0
is	is	VBZ	0
not	not	RB	0
leaky	leaky	VBN	0
in	in	IN	0
combination	combination	NN	0
with	with	IN	0
a	a	DT	0
diode	diode	NN	0
having	having	VBG	0
a	a	DT	0
relatively	relatively	RB	0
large	large	JJ	0
reverse	reverse	JJ	B-NP
leakage	leakage	NN	I-NP
,	,	,	0
or	or	CC	0
to	to	TO	0
use	use	VB	0
a	a	DT	0
non-destructive	non-destructive	JJ	B-NP
reverse	reverse	JJ	I-NP
breakdown	breakdown	NN	I-NP
diode	diode	NN	I-NP
that	that	WDT	0
is	is	VBZ	0
not	not	RB	0
leaky	leaky	VBN	0
below	below	IN	0
its	its	PRP$	0
breakdown	breakdown	NN	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
Thus	Thus	RB	0
power	power	NN	B-NP
loss	loss	NN	I-NP
is	is	VBZ	0
far	far	RB	0
lower	lower	JJR	0
than	than	IN	0
with	with	IN	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
method	method	NN	I-NP
discussed	discussed	VBN	0
above	above	IN	0
.	.	.	0
Manufacture	Manufacture	NN	0
of	of	IN	0
non-destructive	non-destructive	JJ	B-NP
reverse	reverse	JJ	I-NP
breakdown	breakdown	NN	I-NP
device	device	NN	I-NP
is	is	VBZ	0
well	well	RB	0
known	known	VBN	0
.	.	.	0
Zener	Zener	JJ	0
diodes	diodes	NNS	0
are	are	VBP	0
such	such	JJ	0
devices	devices	NNS	0
.	.	.	0
The	The	DT	0
nondestructive	nondestructive	JJ	B-NP
reverse	reverse	JJ	I-NP
breakdown	breakdown	NN	I-NP
physics	physics	NN	I-NP
is	is	VBZ	0
described	described	VBN	0
in	in	IN	0
text	text	NN	0
books	books	NNS	0
,	,	,	0
for	for	IN	0
example	example	NN	B-NP
page	page	NN	I-NP
193-200	193-200	VBP	0
of	of	IN	0
R.	R.	NNP	0
S.	S.	NNP	0
Muller	Muller	NNP	0
,	,	,	0
t.	t.	NN	B-NP
i.	i.	NN	I-NP
kamin	kamin	NNP	I-NP
,	,	,	0
integrated	integrated	VBN	B-NP
circuit	circuit	NN	I-NP
device	device	NN	I-NP
electronics	electronics	NN	I-NP
,	,	,	0
John	John	NNP	0
Wiley	Wiley	NNP	0
and	and	CC	0
Sons	Sons	NNP	0
,	,	,	0
Inc.	Inc.	NNP	0
,	,	,	0
1986	1986	CD	0
.	.	.	0
The	The	DT	0
breakdown	breakdown	NN	B-NP
voltage	voltage	NN	I-NP
depends	depends	VBZ	0
upon	upon	IN	0
such	such	JJ	0
factors	factors	NNS	0
as	as	IN	0
material	material	NN	B-NP
composition	composition	NN	I-NP
,	,	,	0
doping	doping	NN	0
,	,	,	0
and	and	CC	0
layer	layer	NN	B-NP
thickness	thickness	NN	I-NP
.	.	.	0
Compared	Compared	VBN	0
to	to	TO	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
method	method	NN	I-NP
discussed	discussed	VBD	0
above	above	RB	0
,	,	,	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
allows	allows	VBZ	0
more	more	JJR	0
freedom	freedom	NN	0
to	to	TO	0
engineer	engineer	VB	0
the	the	DT	0
type	type	NN	0
of	of	IN	0
diode	diode	NN	0
and	and	CC	0
antifuse	antifuse	JJ	0
to	to	TO	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
In	In	IN	0
one	one	CD	0
embodiment	embodiment	NN	0
,	,	,	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
is	is	VBZ	0
present	present	JJ	0
in	in	IN	0
each	each	DT	0
cell	cell	NN	0
of	of	IN	0
the	the	DT	0
memory	memory	NN	B-NP
array	array	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
cell	cell	NN	0
can	can	MD	0
be	be	VB	0
programmed	programmed	VBN	0
to	to	TO	0
the	the	DT	0
lower	lower	JJR	0
resistance	resistance	NN	B-NP
state	state	NN	I-NP
by	by	IN	0
passing	passing	VBG	0
a	a	DT	0
high	high	JJ	0
current	current	JJ	0
through	through	IN	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
believed	believed	VBN	0
to	to	TO	0
melt	melt	VB	0
the	the	DT	0
antifuse	antifuse	JJ	B-NP
material	material	NN	I-NP
,	,	,	0
forming	forming	VBG	0
a	a	DT	0
permanent	permanent	JJ	0
conductive	conductive	JJ	B-NP
path	path	NN	I-NP
through	through	IN	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
arrows	arrows	NNS	0
indicate	indicate	VBP	0
the	the	DT	0
high	high	JJ	0
current	current	JJ	0
path	path	NN	0
through	through	IN	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
at	at	IN	0
cell	cell	NN	0
4,2	4,2	NN	0
,	,	,	0
which	which	WDT	0
programs	programs	NNS	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
antifuse	antifuse	NN	I-NP
4,2	4,2	NN	0
.	.	.	0
Unlike	Unlike	IN	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
arrangement	arrangement	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	CD	0
2	2	CD	0
and	and	CC	0
3	3	CD	0
,	,	,	0
there	there	EX	0
will	will	MD	0
be	be	VB	0
no	no	DT	0
inadvertent	inadvertent	JJ	0
programming	programming	NN	0
of	of	IN	0
adjacent	adjacent	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
because	because	IN	0
voltage	voltage	JJ	B-NP
difference	difference	NN	I-NP
with	with	IN	0
neighboring	neighboring	JJ	0
cells	cells	NNS	0
are	are	VBP	0
only	only	RB	0
about	about	IN	0
half	half	PDT	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
too	too	RB	0
low	low	JJ	0
to	to	TO	0
cause	cause	VB	0
programming	programming	NN	0
even	even	RB	0
in	in	IN	0
the	the	DT	0
presence	presence	NN	0
of	of	IN	0
small	small	JJ	0
manufacturing	manufacturing	NN	0
defects	defects	NNS	0
.	.	.	0
And	And	CC	0
for	for	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
,	,	,	0
there	there	EX	0
is	is	VBZ	0
no	no	DT	0
(	(	-LRB-	0
or	or	CC	0
in	in	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
small	small	JJ	0
)	)	-RRB-	0
voltage	voltage	JJ	B-NP
drop	drop	NN	I-NP
between	between	IN	0
unselected	unselected	JJ	0
word	word	NN	0
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
,	,	,	0
and	and	CC	0
therefore	therefore	RB	0
no	no	DT	0
leakage	leakage	JJ	0
current	current	JJ	0
and	and	CC	0
no	no	DT	0
power	power	NN	B-NP
loss	loss	NN	I-NP
occur	occur	VBP	0
in	in	IN	0
these	these	DT	0
unselected	unselected	JJ	0
cells	cells	NNS	0
.	.	.	0
Even	Even	RB	0
in	in	IN	0
the	the	DT	0
half-selected	half-selected	JJ	0
cells	cells	NNS	0
that	that	IN	0
share	share	NN	0
a	a	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
or	or	CC	0
bit	bit	NN	0
line	line	NN	0
with	with	IN	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
or	or	CC	0
cells	cells	NNS	0
,	,	,	0
the	the	DT	0
power	power	NN	B-NP
loss	loss	NN	I-NP
is	is	VBZ	0
small	small	JJ	0
because	because	IN	0
the	the	DT	0
voltage	voltage	JJ	B-NP
difference	difference	NN	I-NP
is	is	VBZ	0
only	only	RB	0
about	about	IN	0
half	half	PDT	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
(	(	-LRB-	0
in	in	IN	0
the	the	DT	0
illustrated	illustrated	JJ	0
example	example	NN	0
,	,	,	0
5	5	CD	0
volts	volts	CD	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
the	the	DT	0
number	number	NN	0
of	of	IN	0
half-selected	half-selected	JJ	0
cells	cells	NNS	0
is	is	VBZ	0
much	much	RB	0
smaller	smaller	JJR	0
than	than	IN	0
the	the	DT	0
number	number	NN	0
of	of	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
that	that	WDT	0
experienced	experienced	VBD	B-NP
leakage	leakage	VBN	I-NP
under	under	IN	0
the	the	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
programming	programming	NN	I-NP
method	method	NN	I-NP
discussed	discussed	VBN	0
above	above	IN	0
.	.	.	0
With	With	IN	0
the	the	DT	0
method	method	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	JJ	0
available	available	JJ	0
,	,	,	0
many	many	JJ	0
diode	diode	JJ	0
characteristic	characteristic	JJ	B-NP
curve	curve	NN	I-NP
are	are	VBP	0
acceptable	acceptable	JJ	0
,	,	,	0
and	and	CC	0
it	it	PRP	0
is	is	VBZ	0
not	not	RB	0
necessary	necessary	JJ	0
to	to	TO	0
carefully	carefully	RB	0
match	match	VB	0
the	the	DT	0
diode	diode	JJ	0
characteristics	characteristics	NNS	0
with	with	IN	0
the	the	DT	0
antifuse	antifuse	JJ	B-NP
characteristic	characteristic	JJ	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
avoid	avoid	VB	0
erroneous	erroneous	JJ	B-NP
programming	programming	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
also	also	RB	0
shows	shows	VBZ	0
application	application	NN	0
of	of	IN	0
voltages	voltages	NNS	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
illustration	illustration	NN	B-NP
of	of	IN	0
FIG.	FIG.	CD	0
6	6	CD	0
,	,	,	0
the	the	DT	0
selected	selected	JJ	0
cell	cell	NN	0
4	4	CD	0
,	,	,	0
2	2	CD	0
at	at	IN	0
word	word	NN	B-NP
line	line	NN	I-NP
WL4	WL4	NN	I-NP
and	and	CC	0
bit	bit	NN	B-NP
line	line	NN	I-NP
BL2	BL2	NN	I-NP
receives	receives	VBZ	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
drop	drop	NN	I-NP
of	of	IN	0
10	10	CD	0
volts	volts	NNS	0
.	.	.	0
Other	Other	JJ	0
voltages	voltages	NN	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
,	,	,	0
the	the	DT	0
important	important	JJ	0
factor	factor	NN	B-NP
being	being	VBG	0
to	to	TO	0
apply	apply	VB	0
a	a	DT	0
voltage	voltage	NN	0
in	in	IN	0
the	the	DT	0
reverse	reverse	JJ	B-NP
direction	direction	NN	I-NP
of	of	IN	0
the	the	DT	0
diode	diode	NN	0
that	that	WDT	0
is	is	VBZ	0
sufficient	sufficient	JJ	0
to	to	TO	0
open	open	VB	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
or	or	CC	0
other	other	JJ	0
high	high	JJ	0
resistance	resistance	NN	B-NP
barrier	barrier	NN	I-NP
in	in	IN	0
the	the	DT	0
cell	cell	NN	0
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
shows	shows	NNS	0
two	two	CD	0
suitable	suitable	JJ	0
diode	diode	JJ	0
characteristic	characteristic	JJ	B-NP
curve	curve	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
beneficial	beneficial	JJ	0
to	to	TO	0
use	use	VB	0
diodes	diodes	VBN	0
that	that	IN	0
at	at	IN	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
have	have	VBP	0
a	a	DT	0
relatively	relatively	RB	0
high	high	JJ	0
reverse	reverse	NN	B-NP
conductivity	conductivity	VBZ	I-NP
compared	compared	VBN	0
to	to	TO	0
the	the	DT	0
unprogrammed	unprogrammed	JJ	B-NP
antifuse	antifuse	NN	I-NP
.	.	.	0
This	This	DT	0
can	can	MD	0
be	be	VB	0
achieved	achieved	VBN	0
in	in	IN	0
several	several	JJ	0
ways	ways	NNS	0
.	.	.	0
The	The	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
from	from	IN	0
polysilicon	polysilicon	JJ	B-NP
diode	diode	NN	I-NP
and	and	CC	0
antifuses	antifuses	VB	0
made	made	VBN	0
from	from	IN	0
oxides	oxides	NN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
.	.	.	0
In	In	IN	0
one	one	CD	0
case	case	NN	0
(	(	-LRB-	0
left-most	left-most	JJ	B-NP
curve	curve	NN	I-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
diode	diode	NN	0
has	has	VBZ	0
low	low	JJ	0
leakage	leakage	NN	0
below	below	IN	0
the	the	DT	0
breakdown	breakdown	NN	B-NP
voltage	voltage	NN	I-NP
and	and	CC	0
quickly	quickly	RB	0
moves	moves	VBZ	0
to	to	TO	0
a	a	DT	0
high	high	JJ	0
but	but	CC	0
non-destructive	non-destructive	JJ	B-NP
breakdown	breakdown	NN	I-NP
current	current	JJ	0
at	at	IN	0
a	a	DT	0
voltage	voltage	NN	0
below	below	IN	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
leaky	leaky	JJ	0
case	case	NN	0
(	(	-LRB-	0
right-most	right-most	JJ	B-NP
curve	curve	NN	I-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
reverse	reverse	JJ	B-NP
current	current	JJ	I-NP
increase	increase	NN	I-NP
more	more	RBR	0
gradually	gradually	RB	0
with	with	IN	0
increasing	increasing	VBG	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
,	,	,	0
resulting	resulting	VBG	0
in	in	IN	0
more	more	JJR	0
leakage	leakage	NN	0
at	at	IN	0
low	low	JJ	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
.	.	.	0
Both	Both	DT	0
curves	curves	NNS	0
are	are	VBP	0
acceptable	acceptable	JJ	0
with	with	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
though	though	IN	0
the	the	DT	0
low-leakage	low-leakage	JJ	B-NP
curve	curve	NN	I-NP
provides	provides	VBZ	0
increased	increased	VBN	B-NP
protection	protection	NN	I-NP
against	against	IN	0
inadvertent	inadvertent	JJ	0
programming	programming	NN	0
of	of	IN	0
half-selected	half-selected	JJ	0
cells	cells	NNS	0
,	,	,	0
and	and	CC	0
also	also	RB	0
provides	provides	VBZ	0
lower	lower	RBR	0
leakage	leakage	JJ	B-NP
power	power	NN	I-NP
loss	loss	NN	I-NP
.	.	.	0
Both	Both	DT	0
of	of	IN	0
these	these	DT	0
diode	diode	JJ	0
characteristic	characteristic	JJ	B-NP
curve	curve	NN	I-NP
allow	allow	VBP	0
substantial	substantial	JJ	0
current	current	JJ	0
to	to	TO	0
flow	flow	VB	0
at	at	IN	0
10	10	CD	0
volts	volts	NN	0
,	,	,	0
causing	causing	VBG	0
a	a	DT	0
low	low	JJ	0
resistance	resistance	NN	B-NP
path	path	NN	I-NP
to	to	TO	0
form	form	VB	0
(	(	-LRB-	0
permanently	permanently	RB	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
or	or	CC	0
reversibly	reversibly	NN	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
a	a	DT	0
phase	phase	NN	0
change	change	NN	0
material	material	NN	0
such	such	JJ	0
as	as	IN	0
chalcogenide	chalcogenide	CD	B-NP
)	)	-RRB-	0
,	,	,	0
thus	thus	RB	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
4	4	CD	0
,	,	,	0
2	2	CD	0
that	that	WDT	0
exists	exists	VBZ	0
at	at	IN	0
the	the	DT	0
junction	junction	NN	0
.	.	.	0
Reducing	Reducing	VBG	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
low-doped	low-doped	JJ	0
layer	layer	NN	0
(	(	-LRB-	0
the	the	DT	0
n	n	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
p+n	p+n	CD	0
diode	diode	CD	0
)	)	-RRB-	0
increases	increases	VBZ	0
the	the	DT	0
polycrystalline	polycrystalline	JJ	B-NP
silicon	silicon	NN	I-NP
diode	diode	NN	I-NP
reverse	reverse	JJ	I-NP
leakage	leakage	NN	I-NP
.	.	.	0
The	The	DT	0
fact	fact	NN	0
that	that	IN	0
reverse	reverse	JJ	0
write	write	NN	0
enables	enables	VBZ	0
the	the	DT	0
use	use	NN	0
of	of	IN	0
more	more	RBR	0
leaky	leaky	JJ	0
diodes	diodes	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
advantage	advantage	VB	0
to	to	TO	0
reduce	reduce	VB	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
n	n	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
in	in	IN	0
one	one	CD	0
embodiment	embodiment	NN	0
to	to	TO	0
180	180	CD	0
nm	nm	NN	B-NP
,	,	,	0
which	which	WDT	0
in	in	IN	0
turns	turns	NNS	0
reduces	reduces	VBZ	0
the	the	DT	0
aspect	aspect	NN	B-NP
ration	ration	NN	I-NP
of	of	IN	0
the	the	DT	0
structures	structures	NNS	0
and	and	CC	0
allows	allows	VBZ	0
for	for	IN	0
lateral	lateral	JJ	B-NP
shrinkage	shrinkage	NN	I-NP
and	and	CC	0
higher	higher	JJR	0
cell	cell	NN	0
density	density	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
related	related	JJ	0
U.S.	U.S.	NNP	0
patent	patent	NN	0
application	application	NN	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
______	______	NNP	0
[	[	-LRB-	0
MA-154	MA-154	NNP	B-NP
]	]	-RRB-	0
incorporated	incorporated	JJ	0
herein	herein	NN	0
by	by	IN	0
reference	reference	NN	0
,	,	,	0
james	james	NNP	B-NP
m.	m.	NN	I-NP
cleeve	cleeve	NN	I-NP
describes	describes	VBZ	0
a	a	DT	0
device	device	NN	0
in	in	IN	0
which	which	WDT	0
materials	materials	NNS	0
with	with	IN	0
high	high	JJ	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
(	(	-LRB-	0
low	low	JJ	0
conductivity	conductivity	NN	B-NP
,	,	,	0
low	low	JJ	0
leakage	leakage	NN	0
)	)	-RRB-	0
are	are	VBP	0
used	used	VBN	0
in	in	IN	0
antifuses	antifuses	VBG	0
to	to	TO	0
decrease	decrease	VB	0
unprogrammed	unprogrammed	JJ	B-NP
cell	cell	NN	I-NP
conductivity	conductivity	VBN	I-NP
,	,	,	0
making	making	VBG	0
it	it	PRP	0
easier	easier	JJR	0
to	to	TO	0
distinguish	distinguish	VB	0
them	them	PRP	0
from	from	IN	0
programmed	programmed	JJ	0
cells	cells	NNS	0
.	.	.	0
If	If	IN	0
a	a	DT	0
high	high	JJ	0
conductivity	conductivity	NN	B-NP
of	of	IN	0
a	a	DT	0
programmed	programmed	JJ	0
cell	cell	NN	0
is	is	VBZ	0
required	required	VBN	0
,	,	,	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
double	double	JJ	0
programming	programming	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
The	The	DT	0
cell	cell	NN	0
is	is	VBZ	0
first	first	RB	0
programmed	programmed	VBN	0
using	using	VBG	0
a	a	DT	0
high	high	JJ	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
(	(	-LRB-	0
10V	10V	NNP	0
)	)	-RRB-	0
and	and	CC	0
low	low	JJ	0
programming	programming	NN	0
current	current	JJ	0
(	(	-LRB-	0
10	10	CD	0
A	A	NNP	0
)	)	-RRB-	0
,	,	,	0
then	then	RB	0
reprogrammed	reprogrammed	VBN	0
in	in	IN	0
the	the	DT	0
forward	forward	JJ	0
direction	direction	NN	0
at	at	IN	0
a	a	DT	0
lower	lower	JJR	0
voltage	voltage	NNS	0
(	(	-LRB-	0
4V	4V	NNP	0
)	)	-RRB-	0
and	and	CC	0
higher	higher	JJR	0
current	current	JJ	0
(	(	-LRB-	0
100	100	CD	0
A	A	NNP	0
)	)	-RRB-	0
.	.	.	0
Such	Such	PDT	0
a	a	DT	0
subsequent	subsequent	JJ	0
step	step	NN	0
has	has	VBZ	0
the	the	DT	0
advantage	advantage	NN	0
of	of	IN	0
increasing	increasing	VBG	0
the	the	DT	0
cross-section	cross-section	JJ	0
of	of	IN	0
the	the	DT	0
programmed	programmed	JJ	0
path	path	NN	0
in	in	IN	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
and	and	CC	0
therefore	therefore	RB	0
reducing	reducing	VBG	B-NP
resistance	resistance	NN	I-NP
to	to	TO	0
any	any	DT	0
reading	reading	NN	0
current	current	JJ	0
to	to	TO	0
be	be	VB	0
passed	passed	VBN	0
through	through	IN	0
the	the	DT	0
programmed	programmed	JJ	0
cell	cell	NN	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
forward	forward	JJ	0
programming	programming	NN	B-NP
step	step	NN	I-NP
is	is	VBZ	0
similar	similar	JJ	0
to	to	TO	0
prior	prior	JJ	0
art	art	NN	B-NP
programming	programming	NN	I-NP
,	,	,	0
but	but	CC	0
a	a	DT	0
lower	lower	JJR	0
voltage	voltage	NNS	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
since	since	IN	0
the	the	DT	0
cell	cell	NN	0
has	has	VBZ	0
been	been	VBN	0
pre-programmed	pre-programmed	JJ	B-NP
by	by	IN	0
the	the	DT	0
preceding	preceding	JJ	0
reverse	reverse	JJ	B-NP
programming	programming	NN	I-NP
step	step	NN	I-NP
.	.	.	0
This	This	DT	0
second	second	JJ	0
step	step	NN	0
can	can	MD	0
also	also	RB	0
b	b	SYM	0
used	used	VBN	0
when	when	WRB	0
a	a	DT	0
diode	diode	NN	0
with	with	IN	0
small	small	JJ	0
reverse	reverse	JJ	B-NP
conductivity	conductivity	NN	I-NP
is	is	VBZ	0
present	present	JJ	0
.	.	.	0
If	If	IN	0
the	the	DT	0
current	current	JJ	0
gets	gets	VBZ	0
too	too	RB	0
high	high	JJ	0
during	during	IN	0
programming	programming	NN	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
destroy	destroy	VB	0
such	such	PDT	0
a	a	DT	0
cell	cell	NN	0
,	,	,	0
so	so	RB	0
it	it	PRP	0
is	is	VBZ	0
in	in	IN	0
general	general	JJ	0
necessary	necessary	JJ	0
to	to	TO	0
limit	limit	VB	0
the	the	DT	0
programming	programming	NN	0
current	current	JJ	0
in	in	IN	0
some	some	DT	0
way	way	NN	0
.	.	.	0
This	This	DT	0
can	can	MD	0
be	be	VB	0
done	done	VBN	0
by	by	IN	0
adjusting	adjusting	VBG	0
the	the	DT	0
drive	drive	NN	B-NP
transistor	transistor	NN	I-NP
conductivity	conductivity	NN	I-NP
in	in	IN	0
the	the	DT	0
control	control	NN	B-NP
circuitry	circuitry	NN	I-NP
and	and	CC	0
/	/	NNP	0
or	or	CC	0
the	the	DT	0
bit	bit	NN	0
lines	lines	NNS	0
and	and	CC	0
word	word	NN	B-NP
line	line	NN	I-NP
,	,	,	0
or	or	CC	0
by	by	IN	0
using	using	VBG	0
active	active	JJ	0
current	current	JJ	0
regulation	regulation	NN	0
.	.	.	0
To	To	TO	0
achieve	achieve	VB	0
a	a	DT	0
reasonable	reasonable	JJ	0
memory	memory	NN	B-NP
programming	programming	NN	I-NP
speed	speed	NN	I-NP
,	,	,	0
the	the	DT	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
typically	typically	RB	0
set	set	VBN	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
average	average	JJ	0
programming	programming	NN	B-NP
time	time	NN	I-NP
for	for	IN	0
a	a	DT	0
cell	cell	NN	0
is	is	VBZ	0
on	on	IN	0
the	the	DT	0
order	order	NN	0
of	of	IN	0
200	200	CD	0
n	n	NN	B-NP
.	.	.	0
However	However	RB	0
,	,	,	0
much	much	RB	0
shorter	shorter	JJR	0
or	or	CC	0
longer	longer	JJR	0
times	times	NNS	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
And	And	CC	0
if	if	IN	0
the	the	DT	0
programmable	programmable	JJ	0
element	element	NN	0
is	is	VBZ	0
a	a	DT	0
reversible	reversible	JJ	0
material	material	NN	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
chalcogenide	chalcogenide	NN	B-NP
,	,	,	0
the	the	DT	0
programming	programming	NN	B-NP
time	time	NN	I-NP
and	and	CC	0
voltage	voltage	NNS	0
will	will	MD	0
depend	depend	VB	0
upon	upon	IN	0
the	the	DT	0
intended	intended	JJ	0
final	final	JJ	B-NP
state	state	NN	I-NP
(	(	-LRB-	0
high	high	JJ	0
conductivity	conductivity	NN	B-NP
or	or	CC	0
low	low	JJ	0
conductivity	conductivity	NN	B-NP
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
programmable	programmable	JJ	0
element	element	NN	0
.	.	.	0
A	A	DT	0
repeatedly	repeatedly	RB	0
programmable	programmable	JJ	0
element	element	NN	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
chalcogenide	chalcogenide	NN	B-NP
may	may	MD	0
be	be	VB	0
programmed	programmed	VBN	0
and	and	CC	0
unprogrammed	unprogrammed	VBP	0
using	using	VBG	0
a	a	DT	0
current	current	JJ	0
characteristic	characteristic	JJ	0
such	such	JJ	0
as	as	IN	0
discussed	discussed	VBN	0
by	by	IN	0
Scheuerlein	Scheuerlein	NNP	B-NP
in	in	IN	0
commonly	commonly	RB	0
assigned	assigned	VBN	0
U.S.	U.S.	NNP	0
patent	patent	NN	0
application	application	NN	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
11	11	CD	0
/	/	CD	0
040,262	040,262	CD	0
filed	filed	VBD	0
Jan.	Jan.	NNP	0
19	19	CD	0
,	,	,	0
2005	2005	CD	0
and	and	CC	0
entitled	entitled	VBN	B-NP
Structure	Structure	NNP	I-NP
and	and	CC	0
Method	Method	NNP	0
for	for	IN	0
Biasing	Biasing	NNP	B-NP
Phase	Phase	NNP	I-NP
Change	Change	NNP	I-NP
Memory	Memory	NNP	I-NP
Array	Array	NNP	I-NP
for	for	IN	0
Reliable	Reliable	NNP	0
Writing	Writing	NNP	0
.	.	.	0
This	This	DT	0
related	related	JJ	0
patent	patent	NN	0
application	application	NN	0
is	is	VBZ	0
incorporated	incorporated	VBN	0
herein	herein	VBN	0
by	by	IN	0
reference	reference	NN	0
.	.	.	0
The	The	DT	0
above	above	JJ	0
description	description	NN	0
has	has	VBZ	0
used	used	VBN	0
the	the	DT	0
example	example	NN	0
of	of	IN	0
programming	programming	NN	0
with	with	IN	0
programming	programming	NN	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
0	0	CD	0
and	and	CC	0
10	10	CD	0
volts	volts	NNS	0
and	and	CC	0
unselected	unselected	JJ	0
voltages	voltages	NN	0
of	of	IN	0
5	5	CD	0
volts	volts	NNS	0
.	.	.	0
However	However	RB	0
,	,	,	0
other	other	JJ	0
voltages	voltages	NN	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
,	,	,	0
depending	depending	VBG	0
upon	upon	IN	0
the	the	DT	0
technology	technology	NN	0
of	of	IN	0
the	the	DT	0
manufactured	manufactured	JJ	0
device	device	NN	0
.	.	.	0
As	As	IN	0
device	device	NN	B-NP
size	size	NN	I-NP
continue	continue	VBP	0
to	to	TO	0
shrink	shrink	VB	0
,	,	,	0
the	the	DT	0
preferred	preferred	JJ	0
voltages	voltages	NN	0
to	to	TO	0
be	be	VB	0
used	used	VBN	0
with	with	IN	0
the	the	DT	0
invention	invention	NN	0
will	will	MD	0
correspondingly	correspondingly	RB	0
shrink	shrink	VB	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
while	while	IN	0
the	the	DT	0
illustration	illustration	NN	B-NP
show	show	VBP	0
intermediate	intermediate	JJ	0
voltages	voltages	JJ	0
half	half	NN	0
way	way	NN	0
between	between	IN	0
the	the	DT	0
two	two	CD	0
voltages	voltages	NNS	0
applied	applied	VBN	0
to	to	TO	0
selected	selected	JJ	0
cells	cells	NNS	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
not	not	RB	0
necessary	necessary	JJ	0
that	that	IN	0
these	these	DT	0
voltages	voltages	NN	0
be	be	VB	0
exactly	exactly	RB	0
half	half	JJ	0
way	way	NN	0
between	between	IN	0
or	or	CC	0
that	that	IN	0
they	they	PRP	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
.	.	.	0
The	The	DT	0
intermediate	intermediate	JJ	0
voltages	voltages	NNS	0
simply	simply	RB	0
need	need	VBP	0
to	to	TO	0
be	be	VB	0
close	close	RB	0
enough	enough	RB	0
to	to	TO	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
and	and	CC	0
selected	selected	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
minimize	minimize	VB	0
leakage	leakage	NNS	0
and	and	CC	0
minimize	minimize	VB	0
the	the	DT	0
possibility	possibility	NN	0
of	of	IN	0
inadvertent	inadvertent	JJ	0
programming	programming	NN	0
of	of	IN	0
unselected	unselected	JJ	0
cells	cells	NNS	0
.	.	.	0
The	The	DT	0
present	present	JJ	0
method	method	NN	0
of	of	IN	0
programming	programming	NN	0
applies	applies	VBZ	0
to	to	TO	0
both	both	PDT	0
a	a	DT	0
well	well	RB	0
known	known	VBN	0
two-dimensional	two-dimensional	JJ	B-NP
memory	memory	NN	I-NP
array	array	NN	I-NP
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
layout	layout	NN	I-NP
and	and	CC	0
a	a	DT	0
three-dimensional	three-dimensional	JJ	B-NP
memory	memory	NN	I-NP
array	array	NN	I-NP
such	such	JJ	0
as	as	IN	0
described	described	VBN	0
in	in	IN	0
other	other	JJ	0
patents	patents	NNS	0
and	and	CC	0
matrix	matrix	NN	B-NP
semiconductor	semiconductor	NN	I-NP
publication	publication	NN	I-NP
,	,	,	0
Inc.	Inc.	NNP	0
,	,	,	0
assignee	assignee	VBG	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
illustration	illustration	NN	B-NP
in	in	IN	0
FIGS.	FIGS.	NNP	0
4-5	4-5	NNP	0
are	are	VBP	0
of	of	IN	0
a	a	DT	0
rail-type	rail-type	JJ	B-NP
structure	structure	NN	I-NP
in	in	IN	0
which	which	WDT	0
a	a	DT	0
diode	diode	NN	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
laying	laying	VBG	0
out	out	RP	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
in	in	IN	0
a	a	DT	0
crossing-type	crossing-type	JJ	B-NP
arrangement	arrangement	NN	I-NP
with	with	IN	0
crossing	crossing	VBG	B-NP
n-type	n-type	JJ	I-NP
bit	bit	NN	I-NP
line	line	NN	I-NP
word	word	NN	I-NP
line	line	NN	I-NP
p-type	p-type	JJ	I-NP
portion	portion	NN	I-NP
.	.	.	0
In	In	IN	0
other	other	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
comprising	comprising	VBG	B-NP
diode	diode	NN	I-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
plus	plus	CC	0
antifu	antifu	NN	B-NP
(	(	-LRB-	0
or	or	CC	0
phase	phase	NN	0
change	change	NN	0
materials	materials	NNS	0
)	)	-RRB-	0
are	are	VBP	0
formed	formed	VBN	0
in	in	IN	0
pillars	pillars	NNS	0
that	that	WDT	0
extend	extend	VBP	0
between	between	IN	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
that	that	WDT	0
have	have	VBP	0
been	been	VBN	0
patterned	patterned	VBN	0
to	to	TO	0
form	form	VB	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
.	.	.	0
Scheuerlein	Scheuerlein	NNP	B-NP
in	in	IN	0
U.S.	U.S.	NNP	0
patent	patent	NN	0
application	application	NN	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
11	11	CD	0
/	/	CD	0
040,262	040,262	CD	0
shows	shows	NNS	0
such	such	JJ	0
pillar	pillar	NN	0
structures	structures	NNS	0
and	and	CC	0
has	has	VBZ	0
been	been	VBN	0
incorporated	incorporated	JJ	0
herein	herein	NN	0
by	by	IN	0
reference	reference	NN	0
.	.	.	0
Such	Such	JJ	0
alternative	alternative	NN	B-NP
structure	structure	NN	I-NP
are	are	VBP	0
intended	intended	VBN	0
to	to	TO	0
be	be	VB	0
included	included	VBN	0
in	in	IN	0
the	the	DT	0
scope	scope	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
although	although	IN	0
the	the	DT	0
show	show	NN	B-NP
word	word	NN	I-NP
line	line	NN	I-NP
illustration	illustration	NN	I-NP
and	and	CC	0
bit	bit	NN	0
lines	lines	NNS	0
in	in	IN	0
particular	particular	JJ	0
locations	locations	NNS	0
,	,	,	0
this	this	DT	0
word-line-bit-line	word-line-bit-line	JJ	B-NP
terminology	terminology	NN	I-NP
is	is	VBZ	0
arbitrary	arbitrary	JJ	0
and	and	CC	0
may	may	MD	0
be	be	VB	0
reversed	reversed	VBN	0
.	.	.	0
Other	Other	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
variations	variations	NNS	0
,	,	,	0
and	and	CC	0
improvement	improvement	NN	B-NP
not	not	RB	0
described	described	VBN	0
in	in	IN	0
detail	detail	NN	0
herein	herein	NNS	0
but	but	CC	0
which	which	WDT	0
are	are	VBP	0
obvious	obvious	JJ	0
in	in	IN	0
light	light	NN	0
of	of	IN	0
the	the	DT	0
above	above	JJ	0
disclosure	disclosure	NN	0
are	are	VBP	0
intended	intended	VBN	0
to	to	TO	0
be	be	VB	0
included	included	VBN	0
in	in	IN	0
the	the	DT	0
scope	scope	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
In	In	IN	0
a	a	DT	0
having	having	VBG	B-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
memory	memory	NN	I-NP
array	array	NN	I-NP
at	at	IN	0
intersection	intersection	NN	B-NP
of	of	IN	0
first	first	JJ	0
lines	lines	NNS	0
and	and	CC	0
second	second	JJ	0
lines	lines	NNS	0
,	,	,	0
each	each	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
having	having	VBG	0
a	a	DT	0
diode	diode	JJ	0
cathode	cathode	JJ	0
end	end	NN	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
first	first	JJ	0
line	line	NN	0
and	and	CC	0
a	a	DT	0
diode	diode	JJ	0
anode	anode	JJ	0
end	end	NN	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
second	second	JJ	0
line	line	NN	0
,	,	,	0
each	each	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
initially	initially	RB	0
occupying	occupying	VBG	0
a	a	DT	0
high	high	JJ	0
resistance	resistance	NN	B-NP
state	state	NN	I-NP
,	,	,	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprising	comprising	VBG	0
:	:	:	0
applying	applying	VBG	0
a	a	DT	0
first	first	JJ	0
voltage	voltage	NN	0
to	to	TO	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
first	first	JJ	0
line	line	NN	0
contacting	contacting	VBG	0
the	the	DT	0
cathode	cathode	JJ	0
end	end	NN	0
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
to	to	TO	0
be	be	VB	0
programmed	programmed	VBN	0
to	to	TO	0
a	a	DT	0
different	different	JJ	0
state	state	NN	0
;	;	:	0
applying	applying	VBG	0
a	a	DT	0
second	second	JJ	0
voltage	voltage	NN	0
to	to	TO	0
first	first	JJ	0
lines	lines	NNS	0
not	not	RB	0
contacting	contacting	VBG	0
the	the	DT	0
cathode	cathode	JJ	0
end	end	NN	0
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
;	;	:	0
applying	applying	VBG	0
a	a	DT	0
third	third	JJ	0
voltage	voltage	NN	0
to	to	TO	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
second	second	JJ	0
line	line	NN	0
contacting	contacting	VBG	0
the	the	DT	0
anode	anode	JJ	B-NP
end	end	NN	I-NP
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
;	;	:	0
and	and	CC	0
applying	applying	VBG	0
a	a	DT	0
fourth	fourth	JJ	0
voltage	voltage	NN	0
to	to	TO	0
second	second	JJ	0
lines	lines	NNS	0
not	not	RB	0
contacting	contacting	VBG	0
the	the	DT	0
anode	anode	JJ	B-NP
end	end	NN	I-NP
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
;	;	:	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
higher	higher	JJR	0
than	than	IN	0
the	the	DT	0
third	third	JJ	0
voltage	voltage	NN	0
by	by	IN	0
an	an	DT	0
amount	amount	NN	0
sufficient	sufficient	JJ	0
to	to	TO	0
program	program	VB	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
to	to	TO	0
a	a	DT	0
different	different	JJ	0
state	state	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
and	and	CC	0
fourth	fourth	JJ	0
voltages	voltages	NNS	0
are	are	VBP	0
at	at	IN	0
intermediate	intermediate	JJ	0
levels	levels	NNS	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
third	third	JJ	0
voltages.	voltages.	CD	0
2	2	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
second	second	JJ	0
and	and	CC	0
fourth	fourth	JJ	0
voltages	voltages	NNS	0
are	are	VBP	0
equal.	equal.	CD	0
3	3	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
second	second	JJ	0
and	and	CC	0
fourth	fourth	JJ	0
voltages	voltages	NNS	0
are	are	VBP	0
not	not	RB	0
equal.	equal.	CD	0
4	4	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
second	second	JJ	0
and	and	CC	0
fourth	fourth	JJ	0
voltages	voltages	NNS	0
are	are	VBP	0
approximately	approximately	RB	0
half	half	JJ	0
way	way	NN	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
third	third	JJ	0
voltages.	voltages.	CD	0
5	5	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	JJ	0
further	further	JJ	0
programming	programming	NN	0
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
is	is	VBZ	0
performed	performed	VBN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
third	third	JJ	0
voltages	voltages	NNS	0
are	are	VBP	0
subsequently	subsequently	RB	0
changed	changed	VBN	0
to	to	TO	0
cause	cause	VB	0
current	current	JJ	0
to	to	TO	0
pass	pass	VB	0
through	through	IN	0
the	the	DT	0
diode	diode	NN	0
in	in	IN	0
a	a	DT	0
forward	forward	RB	0
biased	biased	VBN	B-NP
direction.	direction.	CD	I-NP
6	6	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
5	5	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
further	further	JJ	0
programming	programming	NN	0
uses	uses	VBZ	0
a	a	DT	0
higher	higher	JJR	0
current	current	JJ	0
than	than	IN	0
was	was	VBD	0
used	used	VBN	0
during	during	IN	0
applying	applying	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
third	third	JJ	0
voltages.	voltages.	CD	0
7	7	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
5	5	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
further	further	JJ	0
programming	programming	NN	0
uses	uses	VBZ	0
first	first	JJ	0
and	and	CC	0
third	third	JJ	0
voltages	voltages	NNS	0
having	having	VBG	0
a	a	DT	0
smaller	smaller	JJR	0
voltage	voltage	JJ	B-NP
difference	difference	NN	I-NP
than	than	IN	0
was	was	VBD	0
used	used	VBN	0
during	during	IN	0
applying	applying	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
third	third	JJ	0
voltages	voltages	NN	0
to	to	TO	0
program	program	VB	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
to	to	TO	0
a	a	DT	0
different	different	JJ	0
state.	state.	CD	0
8	8	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
each	each	DT	0
comprise	comprise	VBP	0
a	a	DT	0
diode	diode	NN	0
and	and	CC	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
connected	connected	VBN	0
in	in	IN	0
series.	series.	CD	0
9	9	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
is	is	VBZ	0
located	located	VBN	0
at	at	IN	0
the	the	DT	0
diode	diode	JJ	0
cathode	cathode	NN	0
end.	end.	CD	0
10	10	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
is	is	VBZ	0
located	located	VBN	0
at	at	IN	0
the	the	DT	0
diode	diode	JJ	0
anode	anode	NN	0
end.	end.	CD	0
11	11	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
diode	diode	NN	0
is	is	VBZ	0
formed	formed	VBN	0
partially	partially	RB	0
within	within	IN	0
a	a	DT	0
rail	rail	NN	0
carrying	carrying	VBG	0
a	a	DT	0
bit	bit	NN	0
line	line	NN	0
and	and	CC	0
partially	partially	RB	0
within	within	IN	0
a	a	DT	0
rail	rail	NN	0
carrying	carrying	VBG	0
a	a	DT	0
word	word	NN	B-NP
line.	line.	CD	I-NP
12	12	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
diode	diode	NN	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
pillar	pillar	NN	0
extending	extending	VBG	0
vertically	vertically	RB	0
between	between	IN	0
horizontal	horizontal	JJ	B-NP
rail	rail	NN	I-NP
carrying	carrying	VBG	0
a	a	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
a	a	DT	0
bit	bit	NN	0
line.	line.	CD	0
13	13	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprises	comprises	VBZ	0
a	a	DT	0
diode	diode	NN	0
in	in	IN	0
series	series	NN	0
with	with	IN	0
a	a	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
material.	material.	CD	I-NP
14	14	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
13	13	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
material	material	NN	I-NP
is	is	VBZ	0
a	a	DT	0
chalcogenide.	chalcogenide.	CD	B-NP
15	15	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
13	13	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
material	material	NN	I-NP
is	is	VBZ	0
at	at	IN	0
the	the	DT	0
cathode	cathode	JJ	0
end.	end.	CD	0
16	16	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
13	13	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
material	material	NN	I-NP
is	is	VBZ	0
at	at	IN	0
the	the	DT	0
anode	anode	JJ	B-NP
end.	end.	CD	I-NP
17	17	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
13	13	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
material	material	NN	I-NP
is	is	VBZ	0
an	an	DT	0
antifuse.	antifuse.	CD	B-NP
18	18	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprises	comprises	VBZ	0
a	a	DT	0
diode	diode	NN	0
having	having	VBG	0
a	a	DT	0
high	high	JJ	0
impedanca	impedanca	NN	B-NP
forward	forward	RB	0
biased	biased	JJ	0
state	state	NN	0
and	and	CC	0
a	a	DT	0
low	low	JJ	0
impedanca	impedanca	NN	B-NP
forward	forward	RB	0
biased	biased	VBN	B-NP
state.	state.	CD	I-NP
19	19	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
is	is	VBZ	0
one	one	CD	0
memory	memory	NN	B-NP
cell.	cell.	CD	I-NP
20	20	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
is	is	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprising	comprising	VBG	0
a	a	DT	0
word	word	NN	0
of	of	IN	0
memory.	memory.	CD	B-NP
21	21	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
lines	lines	NNS	0
are	are	VBP	0
bit	bit	NN	0
lines	lines	NNS	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
lines	lines	NNS	0
are	are	VBP	0
word	word	NN	B-NP
line	line	NN	I-NP
22	22	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
lines	lines	NNS	0
are	are	VBP	0
word	word	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
lines	lines	NNS	0
are	are	VBP	0
bit	bit	RB	0
lines.	lines.	CD	0
23	23	CD	0
.	.	.	0
In	In	IN	0
a	a	DT	0
having	having	VBG	B-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
memory	memory	NN	I-NP
array	array	NN	I-NP
each	each	DT	0
comprising	comprising	VBG	0
a	a	DT	0
diode	diode	NN	0
and	and	CC	0
a	a	DT	0
material	material	NN	0
with	with	IN	0
programmable	programmable	JJ	0
resistance	resistance	NN	0
,	,	,	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
being	being	VBG	0
arranged	arranged	VBN	0
in	in	IN	0
an	an	DT	0
array	array	NN	0
of	of	IN	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
programming	programming	NN	B-NP
line	line	NN	I-NP
,	,	,	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprising	comprising	VBG	0
:	:	:	0
applying	applying	VBG	0
a	a	DT	0
positive	positive	JJ	B-NP
programming	programming	NN	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
a	a	DT	0
first	first	JJ	0
programming	programming	NN	B-NP
line	line	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
cathode	cathode	JJ	0
end	end	NN	0
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
and	and	CC	0
negative	negative	JJ	B-NP
programming	programming	NN	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
a	a	DT	0
second	second	JJ	0
programming	programming	NN	B-NP
line	line	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
anode	anode	JJ	B-NP
end	end	NN	I-NP
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
;	;	:	0
and	and	CC	0
applying	applying	VBG	0
intermediate	intermediate	JJ	0
voltages	voltages	NN	0
to	to	TO	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
programming	programming	NN	B-NP
line	line	NN	I-NP
not	not	RB	0
connected	connected	VBN	0
to	to	TO	0
cathode	cathode	VB	0
or	or	CC	0
anode	anode	JJ	B-NP
end	end	NN	I-NP
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
selected	selected	JJ	0
memory	memory	NN	B-NP
cell.	cell.	CD	I-NP
24	24	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
23	23	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
material	material	NN	0
with	with	IN	0
programmable	programmable	JJ	0
resistance	resistance	NN	0
is	is	VBZ	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
having	having	VBG	0
initial	initial	JJ	0
high	high	JJ	0
resistance	resistance	NN	0
that	that	WDT	0
can	can	MD	0
be	be	VB	0
changed	changed	VBN	0
to	to	TO	0
a	a	DT	0
low	low	JJ	0
resistance	resistance	NN	0
by	by	IN	0
the	the	DT	0
positive	positive	JJ	0
and	and	CC	0
negative	negative	JJ	B-NP
programming	programming	NN	I-NP
voltage	voltage	NN	I-NP
25	25	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
23	23	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
material	material	NN	0
with	with	IN	0
programmable	programmable	JJ	0
resistance	resistance	NN	0
is	is	VBZ	0
a	a	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
material	material	NN	I-NP
having	having	VBG	0
a	a	DT	0
resistance	resistance	NN	0
that	that	WDT	0
is	is	VBZ	0
made	made	VBN	0
high	high	JJ	0
by	by	IN	0
a	a	DT	0
high	high	JJ	0
current	current	JJ	0
quickly	quickly	RB	0
removed	removed	VBN	0
and	and	CC	0
made	made	VBD	0
low	low	JJ	0
by	by	IN	0
a	a	DT	0
current	current	JJ	0
lower	lower	JJR	0
than	than	IN	0
the	the	DT	0
high	high	JJ	0
current	current	NN	0
that	that	WDT	0
is	is	VBZ	0
removed	removed	VBN	0
more	more	RBR	0
gradually	gradually	RB	0
than	than	IN	0
the	the	DT	0
high	high	JJ	0
current.	current.	CD	0
26	26	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
25	25	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
state	state	NN	B-NP
change	change	NN	I-NP
material	material	NN	I-NP
is	is	VBZ	0
a	a	DT	0
chalcogenide.	chalcogenide.	CD	B-NP
27	27	CD	0
.	.	.	0
In	In	IN	0
a	a	DT	0
having	having	VBG	B-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
memory	memory	NN	I-NP
array	array	NN	I-NP
each	each	DT	0
comprising	comprising	VBG	0
an	an	DT	0
antifuse	antifuse	NN	B-NP
and	and	CC	0
a	a	DT	0
diode	diode	NN	0
,	,	,	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
antifuse	antifuse	JJ	B-NP
comprising	comprising	NN	I-NP
:	:	:	0
passing	passing	VBG	0
current	current	JJ	0
through	through	IN	0
the	the	DT	0
diode	diode	NN	0
and	and	CC	0
antifuse	antifuse	NN	B-NP
in	in	IN	0
the	the	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
direction	direction	NN	I-NP
of	of	IN	0
the	the	DT	0
diode	diode	NN	0
at	at	IN	0
sufficient	sufficient	JJ	0
voltage	voltage	NN	0
to	to	TO	0
cause	cause	VB	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
to	to	TO	0
rupture	rupture	VB	0
;	;	:	0
and	and	CC	0
passing	passing	VBG	0
current	current	JJ	0
through	through	IN	0
the	the	DT	0
diode	diode	NN	0
and	and	CC	0
antifuse	antifuse	NN	B-NP
in	in	IN	0
the	the	DT	0
forward	forward	JJ	0
bias	bias	NN	B-NP
direction	direction	NN	I-NP
of	of	IN	0
the	the	DT	0
diode	diode	NN	0
at	at	IN	0
sufficient	sufficient	JJ	0
current	current	JJ	0
and	and	CC	0
for	for	IN	0
sufficient	sufficient	JJ	0
time	time	NN	0
to	to	TO	0
cause	cause	VB	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
to	to	TO	0
develop	develop	VB	0
a	a	DT	0
low	low	JJ	0
resistance	resistance	NN	B-NP
path.	path.	CD	I-NP
28	28	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
27	27	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
steps	steps	NNS	0
are	are	VBP	0
performed	performed	VBN	0
in	in	IN	0
the	the	DT	0
order	order	NN	0
stated.	stated.	CD	0
29	29	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
programming	programming	VBG	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
in	in	IN	0
claim	claim	NN	0
27	27	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
applying	applying	VBG	0
to	to	TO	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
not	not	RB	0
sharing	sharing	VBG	0
a	a	DT	0
bit	bit	NN	0
line	line	NN	0
or	or	CC	0
word	word	NN	B-NP
line	line	NN	I-NP
with	with	IN	0
the	the	DT	0
antifuse	antifuse	NN	B-NP
an	an	DT	0
intermediate	intermediate	JJ	0
voltage	voltage	JJ	0
insufficient	insufficient	JJ	0
to	to	TO	0
program	program	VB	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
not	not	RB	0
sharing	sharing	VBG	0
.	.	.	0
