verilog xil_defaultlib --include "../../../../Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/ec67/hdl" --include "../../../../Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/8c62/hdl" --include "../../../../Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_processing_system7_0_0" --include "../../../../Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/0d2d/hdl" --include "../../../../Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/c923" \
"../../../bd/Main_Card/ip/Main_Card_processing_system7_0_0/sim/Main_Card_processing_system7_0_0.v" \
"../../../bd/Main_Card/ip/Main_Card_canfd_0_0/sim/Main_Card_canfd_0_0.v" \
"../../../bd/Main_Card/ip/Main_Card_canfd_1_0/sim/Main_Card_canfd_1_0.v" \
"../../../bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0.v" \
"../../../bd/Main_Card/ip/Main_Card_xlconcat_0_0/sim/Main_Card_xlconcat_0_0.v" \
"../../../bd/Main_Card/ip/Main_Card_xbar_0/sim/Main_Card_xbar_0.v" \
"../../../bd/Main_Card/ip/Main_Card_auto_pc_0/sim/Main_Card_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
