Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 13:16:25 2023
| Host         : DESKTOP-LCJND1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blackjack_timing_summary_routed.rpt -pb blackjack_timing_summary_routed.pb -rpx blackjack_timing_summary_routed.rpx -warn_on_violation
| Design       : blackjack
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               14          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (23)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
 9999997.000         0.000                      0                   31         0.232         0.000                      0                   31   4999999.000         0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                 Period(ns)      Frequency(MHz)
-----        ------------                 ----------      --------------
sys_clk_pin  {0.000 4999999.888}          9999999.776     0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin    9999997.000         0.000                      0                   31         0.232         0.000                      0                   31   4999999.000         0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  9999997.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999999.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.897ns (37.947%)  route 1.467ns (62.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.667     7.075    cou[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.295     7.370 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     7.664    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     8.293    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/C
                         clock pessimism              0.465 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X113Y82        FDRE (Setup_fdre_C_CE)      -0.205 10000005.000    ar_reg[0]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 1.133ns (41.919%)  route 1.570ns (58.081%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 f  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.858     7.266    cou[1]
    SLICE_X111Y82        LUT5 (Prop_lut5_I4_O)        0.323     7.589 r  ar[0]_i_2/O
                         net (fo=1, routed)           0.712     8.300    ar[0]_i_2_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I0_O)        0.332     8.632 r  ar[0]_i_1/O
                         net (fo=1, routed)           0.000     8.632    ar[0]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/C
                         clock pessimism              0.465 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X113Y82        FDRE (Setup_fdre_C_D)        0.029 10000005.000    ar_reg[0]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.897ns (37.947%)  route 1.467ns (62.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.667     7.075    cou[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.295     7.370 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     7.664    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     8.293    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/C
                         clock pessimism              0.465 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X113Y82        FDRE (Setup_fdre_C_CE)      -0.205 10000005.000    ar_reg[10]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.897ns (42.566%)  route 1.210ns (57.434%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 f  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.555     6.963    cou[1]
    SLICE_X112Y82        LUT5 (Prop_lut5_I4_O)        0.295     7.258 r  ar[10]_i_2/O
                         net (fo=1, routed)           0.655     7.913    ar[10]_i_2_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I0_O)        0.124     8.037 r  ar[10]_i_1/O
                         net (fo=1, routed)           0.000     8.037    ar[10]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/C
                         clock pessimism              0.465 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X113Y82        FDRE (Setup_fdre_C_D)        0.031 10000005.000    ar_reg[10]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.897ns (37.947%)  route 1.467ns (62.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.667     7.075    cou[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.295     7.370 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     7.664    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     8.293    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[11]/C
                         clock pessimism              0.465 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X113Y82        FDRE (Setup_fdre_C_CE)      -0.205 10000005.000    ar_reg[11]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.897ns (37.947%)  route 1.467ns (62.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.667     7.075    cou[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.295     7.370 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     7.664    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     8.293    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/C
                         clock pessimism              0.465 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X113Y82        FDRE (Setup_fdre_C_CE)      -0.205 10000005.000    ar_reg[1]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.897ns (35.241%)  route 1.648ns (64.759%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 f  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.859     7.267    cou[1]
    SLICE_X111Y82        LUT5 (Prop_lut5_I4_O)        0.295     7.562 r  ar[1]_i_2/O
                         net (fo=1, routed)           0.789     8.351    ar[1]_i_2_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I0_O)        0.124     8.475 r  ar[1]_i_1/O
                         net (fo=1, routed)           0.000     8.475    ar[1]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/C
                         clock pessimism              0.465 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X113Y82        FDRE (Setup_fdre_C_D)        0.031 10000005.000    ar_reg[1]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.897ns (40.207%)  route 1.334ns (59.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.667     7.075    cou[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.295     7.370 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     7.664    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.373     8.161    ar[11]_i_1_n_0
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/C
                         clock pessimism              0.463 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X110Y82        FDSE (Setup_fdse_C_CE)      -0.205 10000005.000    ar_reg[2]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.897ns (35.176%)  route 1.653ns (64.824%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.667     7.075    cou[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.295     7.370 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.594     7.964    ar[11]_i_3_n_0
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124     8.088 r  ar[2]_i_1/O
                         net (fo=1, routed)           0.392     8.480    ar[2]_i_1_n_0
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678 10000005.000    clk_IBUF_BUFG
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/C
                         clock pessimism              0.463 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X110Y82        FDSE (Setup_fdse_C_S)       -0.429 10000005.000    ar_reg[2]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.897ns (40.704%)  route 1.307ns (59.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.408 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.667     7.075    cou[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.295     7.370 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     7.664    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.345     8.133    ar[11]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.676 10000005.000    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/C
                         clock pessimism              0.463 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X111Y81        FDRE (Setup_fdre_C_CE)      -0.205 10000005.000    ar_reg[3]
  -------------------------------------------------------------------
                         required time                      10000005.000    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                              9999997.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 f  FSM_sequential_cou_reg[0]/Q
                         net (fo=15, routed)          0.140     2.020    cou[0]
    SLICE_X113Y82        LUT2 (Prop_lut2_I1_O)        0.048     2.068 r  ar[11]_i_2/O
                         net (fo=1, routed)           0.000     2.068    ar[11]_i_2_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[11]/C
                         clock pessimism             -0.513     1.729    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.107     1.836    ar_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.223%)  route 0.141ns (39.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=15, routed)          0.141     2.021    cou[0]
    SLICE_X113Y82        LUT2 (Prop_lut2_I1_O)        0.049     2.070 r  ar[5]_i_1/O
                         net (fo=1, routed)           0.000     2.070    ar[5]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[5]/C
                         clock pessimism             -0.513     1.729    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.107     1.836    ar_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=15, routed)          0.140     2.020    cou[0]
    SLICE_X113Y82        LUT5 (Prop_lut5_I1_O)        0.045     2.065 r  ar[0]_i_1/O
                         net (fo=1, routed)           0.000     2.065    ar[0]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/C
                         clock pessimism             -0.513     1.729    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.091     1.820    ar_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=15, routed)          0.141     2.021    cou[0]
    SLICE_X113Y82        LUT5 (Prop_lut5_I1_O)        0.045     2.066 r  ar[10]_i_1/O
                         net (fo=1, routed)           0.000     2.066    ar[10]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/C
                         clock pessimism             -0.513     1.729    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.092     1.821    ar_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            rand_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.208ns (54.668%)  route 0.172ns (45.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  rand_reg[2]/Q
                         net (fo=5, routed)           0.172     2.053    rand[2]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.044     2.097 r  rand[3]_i_1/O
                         net (fo=1, routed)           0.000     2.097    rand[3]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.131     1.847    rand_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            rand_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  rand_reg[2]/Q
                         net (fo=5, routed)           0.172     2.053    rand[2]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.045     2.098 r  rand[2]_i_1/O
                         net (fo=1, routed)           0.000     2.098    rand[2]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[2]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.121     1.837    rand_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            rand_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.177%)  route 0.197ns (48.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  rand_reg[2]/Q
                         net (fo=5, routed)           0.197     2.078    rand[2]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.043     2.121 r  rand[1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    rand[1]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  rand_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[1]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.131     1.847    rand_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.116%)  route 0.170ns (40.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 f  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.170     2.034    cou[1]
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.098     2.132 r  ar[9]_i_1/O
                         net (fo=1, routed)           0.000     2.132    ar[9]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[9]/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.120     1.849    ar_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            FSM_sequential_cou_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.207ns (48.400%)  route 0.221ns (51.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=15, routed)          0.221     2.101    cou[0]
    SLICE_X112Y82        LUT2 (Prop_lut2_I0_O)        0.043     2.144 r  FSM_sequential_cou[1]_i_1/O
                         net (fo=1, routed)           0.000     2.144    cou__0[1]
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[1]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.131     1.847    FSM_sequential_cou_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            FSM_sequential_cou_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 f  FSM_sequential_cou_reg[0]/Q
                         net (fo=15, routed)          0.221     2.101    cou[0]
    SLICE_X112Y82        LUT1 (Prop_lut1_I0_O)        0.045     2.146 r  FSM_sequential_cou[0]_i_1/O
                         net (fo=1, routed)           0.000     2.146    cou__0[0]
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  FSM_sequential_cou_reg[0]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.120     1.836    FSM_sequential_cou_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         9999999.776  9999997.914  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y82   FSM_sequential_cou_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y82   FSM_sequential_cou_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X113Y82   ar_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X113Y82   ar_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X113Y82   ar_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X113Y82   ar_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X110Y82   ar_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X111Y81   ar_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y81   ar_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y82   FSM_sequential_cou_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y82   FSM_sequential_cou_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X113Y82   ar_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X113Y82   ar_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X113Y82   ar_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X113Y82   ar_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X110Y82   ar_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X111Y81   ar_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y81   ar_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X113Y82   ar_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y82   FSM_sequential_cou_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y82   FSM_sequential_cou_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X113Y82   ar_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X113Y82   ar_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X113Y82   ar_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X113Y82   ar_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X110Y82   ar_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X111Y81   ar_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y81   ar_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X113Y82   ar_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.962ns  (logic 1.613ns (40.720%)  route 2.349ns (59.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.349     3.812    btn_IBUF[0]
    SLICE_X112Y115       LUT3 (Prop_lut3_I2_O)        0.150     3.962 r  state_reg_i_1/O
                         net (fo=1, routed)           0.000     3.962    state_reg_i_1_n_0
    SLICE_X112Y115       LDCE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            num2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.315ns  (logic 0.807ns (24.344%)  route 2.508ns (75.656%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.861     1.420    point_1[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I3_O)        0.124     1.544 r  point_1_reg[1]_i_1/O
                         net (fo=6, routed)           0.988     2.532    point_1_reg[1]_i_1_n_0
    SLICE_X111Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.656 r  num2_reg[1]_i_1/O
                         net (fo=1, routed)           0.659     3.315    num2_reg[1]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            num2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.209ns  (logic 0.807ns (25.147%)  route 2.402ns (74.853%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.861     1.420    point_1[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I3_O)        0.124     1.544 r  point_1_reg[1]_i_1/O
                         net (fo=6, routed)           1.029     2.573    point_1_reg[1]_i_1_n_0
    SLICE_X111Y83        LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  num2_reg[3]_i_1/O
                         net (fo=1, routed)           0.512     3.209    num2_reg[3]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.038ns  (logic 0.835ns (27.485%)  route 2.203ns (72.515%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.819     1.378    point_1[1]
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     1.502 r  point_1_reg[2]_i_1/O
                         net (fo=8, routed)           1.040     2.542    point_1_reg[2]_i_1_n_0
    SLICE_X111Y83        LUT5 (Prop_lut5_I0_O)        0.152     2.694 r  num3_reg[4]_i_1/O
                         net (fo=1, routed)           0.344     3.038    num3_reg[4]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            num2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.026ns  (logic 0.807ns (26.667%)  route 2.219ns (73.333%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.861     1.420    point_1[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I3_O)        0.124     1.544 r  point_1_reg[1]_i_1/O
                         net (fo=6, routed)           1.034     2.578    point_1_reg[1]_i_1_n_0
    SLICE_X111Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.702 r  num2_reg[2]_i_1/O
                         net (fo=1, routed)           0.324     3.026    num2_reg[2]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.998ns  (logic 0.807ns (26.922%)  route 2.191ns (73.078%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.819     1.378    point_1[1]
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     1.502 r  point_1_reg[2]_i_1/O
                         net (fo=8, routed)           1.040     2.542    point_1_reg[2]_i_1_n_0
    SLICE_X111Y83        LUT5 (Prop_lut5_I4_O)        0.124     2.666 r  num3_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     2.998    num3_reg[2]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            point_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.857ns  (logic 0.807ns (28.249%)  route 2.050ns (71.751%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.667     1.226    point_1[1]
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.124     1.350 r  num3_reg[4]_i_3/O
                         net (fo=9, routed)           0.863     2.213    num3_reg[4]_i_3_n_0
    SLICE_X110Y83        LUT4 (Prop_lut4_I3_O)        0.124     2.337 r  point_1_reg[4]_i_1/O
                         net (fo=1, routed)           0.519     2.857    point_1_reg[4]_i_1_n_0
    SLICE_X110Y83        LDCE                                         r  point_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.839ns  (logic 0.807ns (28.423%)  route 2.032ns (71.577%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.819     1.378    point_1[1]
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     1.502 r  point_1_reg[2]_i_1/O
                         net (fo=8, routed)           0.882     2.384    point_1_reg[2]_i_1_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  num3_reg[1]_i_1/O
                         net (fo=1, routed)           0.331     2.839    num3_reg[1]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.687ns  (logic 0.807ns (30.032%)  route 1.880ns (69.968%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.819     1.378    point_1[1]
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124     1.502 r  point_1_reg[2]_i_1/O
                         net (fo=8, routed)           0.682     2.184    point_1_reg[2]_i_1_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.308 r  num3_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     2.687    num3_reg[3]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            point_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 0.835ns (35.302%)  route 1.530ns (64.698%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[1]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  point_1_reg[1]/Q
                         net (fo=3, routed)           0.667     1.226    point_1[1]
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.124     1.350 r  num3_reg[4]_i_3/O
                         net (fo=9, routed)           0.863     2.213    num3_reg[4]_i_3_n_0
    SLICE_X110Y83        LUT3 (Prop_lut3_I2_O)        0.152     2.365 r  point_1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.365    point_1_reg[3]_i_1_n_0
    SLICE_X110Y83        LDCE                                         r  point_1_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.221ns (55.462%)  route 0.177ns (44.538%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       LDCE                         0.000     0.000 r  state_reg/G
    SLICE_X112Y115       LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  state_reg/Q
                         net (fo=3, routed)           0.177     0.355    state
    SLICE_X112Y115       LUT3 (Prop_lut3_I0_O)        0.043     0.398 r  state_reg_i_1/O
                         net (fo=1, routed)           0.000     0.398    state_reg_i_1_n_0
    SLICE_X112Y115       LDCE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            num2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.203ns (48.013%)  route 0.220ns (51.987%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        LDCE                         0.000     0.000 r  point_1_reg[4]/G
    SLICE_X110Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[4]/Q
                         net (fo=8, routed)           0.119     0.277    point_1[4]
    SLICE_X111Y83        LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  num2_reg[2]_i_1/O
                         net (fo=1, routed)           0.101     0.423    num2_reg[2]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            point_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.203ns (44.407%)  route 0.254ns (55.593%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[0]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[0]/Q
                         net (fo=4, routed)           0.116     0.274    point_1[0]
    SLICE_X112Y83        LUT6 (Prop_lut6_I4_O)        0.045     0.319 r  point_1_reg[2]_i_1/O
                         net (fo=8, routed)           0.138     0.457    point_1_reg[2]_i_1_n_0
    SLICE_X111Y83        LDCE                                         r  point_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            point_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.204ns (43.307%)  route 0.267ns (56.693%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        LDCE                         0.000     0.000 r  point_1_reg[3]/G
    SLICE_X110Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[3]/Q
                         net (fo=9, routed)           0.267     0.425    point_1[3]
    SLICE_X110Y83        LUT3 (Prop_lut3_I1_O)        0.046     0.471 r  point_1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.471    point_1_reg[3]_i_1_n_0
    SLICE_X110Y83        LDCE                                         r  point_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            num2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.203ns (41.796%)  route 0.283ns (58.204%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        LDCE                         0.000     0.000 r  point_1_reg[4]/G
    SLICE_X110Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[4]/Q
                         net (fo=8, routed)           0.122     0.280    point_1[4]
    SLICE_X111Y83        LUT6 (Prop_lut6_I5_O)        0.045     0.325 r  num2_reg[3]_i_1/O
                         net (fo=1, routed)           0.161     0.486    num2_reg[3]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.203ns (39.134%)  route 0.316ns (60.865%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        LDCE                         0.000     0.000 r  point_1_reg[4]/G
    SLICE_X110Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[4]/Q
                         net (fo=8, routed)           0.205     0.363    point_1[4]
    SLICE_X111Y83        LUT5 (Prop_lut5_I0_O)        0.045     0.408 r  num3_reg[2]_i_1/O
                         net (fo=1, routed)           0.111     0.519    num3_reg[2]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.204ns (38.842%)  route 0.321ns (61.158%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        LDCE                         0.000     0.000 r  point_1_reg[4]/G
    SLICE_X110Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[4]/Q
                         net (fo=8, routed)           0.205     0.363    point_1[4]
    SLICE_X111Y83        LUT5 (Prop_lut5_I4_O)        0.046     0.409 r  num3_reg[4]_i_1/O
                         net (fo=1, routed)           0.117     0.525    num3_reg[4]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.248ns (45.250%)  route 0.300ns (54.750%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[0]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[0]/Q
                         net (fo=4, routed)           0.118     0.276    point_1[0]
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.045     0.321 r  num3_reg[4]_i_3/O
                         net (fo=9, routed)           0.066     0.387    num3_reg[4]_i_3_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I4_O)        0.045     0.432 r  num3_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     0.548    num3_reg[3]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.203ns (35.574%)  route 0.368ns (64.426%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        LDCE                         0.000     0.000 r  point_1_reg[3]/G
    SLICE_X110Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[3]/Q
                         net (fo=9, routed)           0.258     0.416    point_1[3]
    SLICE_X110Y83        LUT6 (Prop_lut6_I1_O)        0.045     0.461 r  num3_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     0.571    num3_reg[1]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            point_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.204ns (35.061%)  route 0.378ns (64.939%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        LDCE                         0.000     0.000 r  point_1_reg[0]/G
    SLICE_X111Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  point_1_reg[0]/Q
                         net (fo=4, routed)           0.204     0.362    point_1[0]
    SLICE_X112Y83        LUT2 (Prop_lut2_I0_O)        0.046     0.408 r  num2_reg[0]_i_1/O
                         net (fo=2, routed)           0.174     0.582    num2_reg[0]_i_1_n_0
    SLICE_X111Y83        LDCE                                         r  point_1_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.675ns  (logic 4.160ns (62.321%)  route 2.515ns (37.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.419     6.347 r  ar_reg[8]/Q
                         net (fo=1, routed)           2.515     8.862    ar_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.741    12.603 r  ar_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.603    ar[8]
    V17                                                               r  ar[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 4.122ns (62.214%)  route 2.504ns (37.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.419     6.349 r  ar_reg[11]/Q
                         net (fo=1, routed)           2.504     8.852    ar_OBUF[11]
    R17                  OBUF (Prop_obuf_I_O)         3.703    12.555 r  ar_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.555    ar[11]
    R17                                                               r  ar[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 4.076ns (61.855%)  route 2.514ns (38.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.446 r  ar_reg[9]/Q
                         net (fo=1, routed)           2.514     8.959    ar_OBUF[9]
    V18                  OBUF (Prop_obuf_I_O)         3.558    12.517 r  ar_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.517    ar[9]
    V18                                                               r  ar[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.990ns (61.957%)  route 2.450ns (38.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ar_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  ar_reg[6]/Q
                         net (fo=1, routed)           2.450     8.833    ar_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         3.534    12.367 r  ar_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.367    ar[6]
    R16                                                               r  ar[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 4.169ns (67.376%)  route 2.019ns (32.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.419     6.349 r  ar_reg[5]/Q
                         net (fo=1, routed)           2.019     8.367    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.750    12.118 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.118    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.156ns  (logic 4.080ns (66.273%)  route 2.076ns (33.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDSE (Prop_fdse_C_Q)         0.456     6.386 r  ar_reg[2]/Q
                         net (fo=1, routed)           2.076     8.462    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.624    12.086 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.086    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.081ns (66.319%)  route 2.073ns (33.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  ar_reg[3]/Q
                         net (fo=1, routed)           2.073     8.456    ar_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.625    12.081 r  ar_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.081    ar[3]
    V13                                                               r  ar[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.082ns (66.429%)  route 2.063ns (33.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  ar_reg[1]/Q
                         net (fo=1, routed)           2.063     8.448    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626    12.074 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.074    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.042ns  (logic 4.039ns (66.854%)  route 2.003ns (33.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  ar_reg[0]/Q
                         net (fo=1, routed)           2.003     8.388    ar_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.583    11.972 r  ar_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.972    ar[0]
    T14                                                               r  ar[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 4.195ns (71.398%)  route 1.680ns (28.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.419     6.349 r  ar_reg[7]/Q
                         net (fo=1, routed)           1.680     8.029    ar_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         3.776    11.805 r  ar_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.805    ar[7]
    U17                                                               r  ar[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            point_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.243ns (47.903%)  route 0.264ns (52.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[3]/Q
                         net (fo=12, routed)          0.264     2.128    rand[3]
    SLICE_X110Y83        LUT3 (Prop_lut3_I0_O)        0.095     2.223 r  point_1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.223    point_1_reg[3]_i_1_n_0
    SLICE_X110Y83        LDCE                                         r  point_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.246ns (46.025%)  route 0.288ns (53.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[3]/Q
                         net (fo=12, routed)          0.177     2.042    rand[3]
    SLICE_X111Y83        LUT5 (Prop_lut5_I2_O)        0.098     2.140 r  num3_reg[2]_i_1/O
                         net (fo=1, routed)           0.111     2.251    num3_reg[2]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            num3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.249ns (45.859%)  route 0.294ns (54.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[3]/Q
                         net (fo=12, routed)          0.177     2.042    rand[3]
    SLICE_X111Y83        LUT5 (Prop_lut5_I2_O)        0.101     2.143 r  num3_reg[4]_i_1/O
                         net (fo=1, routed)           0.117     2.259    num3_reg[4]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            point_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.209ns (36.767%)  route 0.359ns (63.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  rand_reg[0]/Q
                         net (fo=8, routed)           0.222     2.102    rand[0]
    SLICE_X112Y83        LUT6 (Prop_lut6_I3_O)        0.045     2.147 r  point_1_reg[2]_i_1/O
                         net (fo=8, routed)           0.138     2.285    point_1_reg[2]_i_1_n_0
    SLICE_X111Y83        LDCE                                         r  point_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.246ns (40.945%)  route 0.355ns (59.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[3]/Q
                         net (fo=12, routed)          0.239     2.103    rand[3]
    SLICE_X112Y83        LUT6 (Prop_lut6_I3_O)        0.098     2.201 r  num3_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.317    num3_reg[3]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.246ns (40.367%)  route 0.363ns (59.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[3]/Q
                         net (fo=12, routed)          0.254     2.118    rand[3]
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.098     2.216 r  num3_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     2.326    num3_reg[1]_i_1_n_0
    SLICE_X111Y82        LDCE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            point_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.246ns (37.866%)  route 0.404ns (62.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[1]/Q
                         net (fo=6, routed)           0.193     2.057    rand[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I2_O)        0.098     2.155 r  point_1_reg[1]_i_1/O
                         net (fo=6, routed)           0.210     2.366    point_1_reg[1]_i_1_n_0
    SLICE_X111Y83        LDCE                                         r  point_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            point_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.246ns (36.193%)  route 0.434ns (63.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[3]/Q
                         net (fo=12, routed)          0.264     2.128    rand[3]
    SLICE_X110Y83        LUT4 (Prop_lut4_I2_O)        0.098     2.226 r  point_1_reg[4]_i_1/O
                         net (fo=1, routed)           0.169     2.396    point_1_reg[4]_i_1_n_0
    SLICE_X110Y83        LDCE                                         r  point_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            point_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.208ns (30.010%)  route 0.485ns (69.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  rand_reg[0]/Q
                         net (fo=8, routed)           0.312     2.192    rand[0]
    SLICE_X112Y83        LUT2 (Prop_lut2_I1_O)        0.044     2.236 r  num2_reg[0]_i_1/O
                         net (fo=2, routed)           0.174     2.409    num2_reg[0]_i_1_n_0
    SLICE_X111Y83        LDCE                                         r  point_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            num2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.246ns (33.739%)  route 0.483ns (66.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.864 r  rand_reg[3]/Q
                         net (fo=12, routed)          0.382     2.246    rand[3]
    SLICE_X111Y83        LUT6 (Prop_lut6_I2_O)        0.098     2.344 r  num2_reg[2]_i_1/O
                         net (fo=1, routed)           0.101     2.445    num2_reg[2]_i_1_n_0
    SLICE_X112Y83        LDCE                                         r  num2_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.109ns (39.483%)  route 1.700ns (60.517%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[3]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  num2_reg[3]/Q
                         net (fo=8, routed)           0.988     1.613    num2[3]
    SLICE_X111Y82        LUT5 (Prop_lut5_I3_O)        0.152     1.765 r  ar[0]_i_2/O
                         net (fo=1, routed)           0.712     2.477    ar[0]_i_2_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I0_O)        0.332     2.809 r  ar[0]_i_1/O
                         net (fo=1, routed)           0.000     2.809    ar[0]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/C

Slack:                    inf
  Source:                 num2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.806ns  (logic 1.123ns (40.015%)  route 1.683ns (59.985%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[1]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  num2_reg[1]/Q
                         net (fo=8, routed)           1.121     1.746    num2[1]
    SLICE_X112Y82        LUT5 (Prop_lut5_I2_O)        0.150     1.896 r  ar[9]_i_2/O
                         net (fo=1, routed)           0.562     2.458    ar[9]_i_2_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I0_O)        0.348     2.806 r  ar[9]_i_1/O
                         net (fo=1, routed)           0.000     2.806    ar[9]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.676     5.440    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[9]/C

Slack:                    inf
  Source:                 num3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 0.807ns (29.092%)  route 1.967ns (70.908%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[1]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num3_reg[1]/Q
                         net (fo=7, routed)           0.981     1.540    num3[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I2_O)        0.124     1.664 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.594     2.258    ar[11]_i_3_n_0
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124     2.382 r  ar[2]_i_1/O
                         net (fo=1, routed)           0.392     2.774    ar[2]_i_1_n_0
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/C

Slack:                    inf
  Source:                 num2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 0.873ns (32.394%)  route 1.822ns (67.606%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[2]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  num2_reg[2]/Q
                         net (fo=8, routed)           0.979     1.604    num2[2]
    SLICE_X111Y82        LUT5 (Prop_lut5_I1_O)        0.124     1.728 r  ar[3]_i_2/O
                         net (fo=1, routed)           0.843     2.571    ar[3]_i_2_n_0
    SLICE_X111Y81        LUT5 (Prop_lut5_I0_O)        0.124     2.695 r  ar[3]_i_1/O
                         net (fo=1, routed)           0.000     2.695    ar[3]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.676     5.440    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/C

Slack:                    inf
  Source:                 num2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 0.873ns (32.952%)  route 1.776ns (67.048%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[1]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  num2_reg[1]/Q
                         net (fo=8, routed)           1.121     1.746    num2[1]
    SLICE_X112Y82        LUT5 (Prop_lut5_I2_O)        0.124     1.870 r  ar[10]_i_2/O
                         net (fo=1, routed)           0.655     2.525    ar[10]_i_2_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I0_O)        0.124     2.649 r  ar[10]_i_1/O
                         net (fo=1, routed)           0.000     2.649    ar[10]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/C

Slack:                    inf
  Source:                 num2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.873ns (32.964%)  route 1.775ns (67.036%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[3]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  num2_reg[3]/Q
                         net (fo=8, routed)           0.986     1.611    num2[3]
    SLICE_X111Y82        LUT5 (Prop_lut5_I3_O)        0.124     1.735 r  ar[1]_i_2/O
                         net (fo=1, routed)           0.789     2.524    ar[1]_i_2_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I0_O)        0.124     2.648 r  ar[1]_i_1/O
                         net (fo=1, routed)           0.000     2.648    ar[1]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/C

Slack:                    inf
  Source:                 num3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.807ns (31.185%)  route 1.781ns (68.815%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[1]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num3_reg[1]/Q
                         net (fo=7, routed)           0.981     1.540    num3[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I2_O)        0.124     1.664 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     1.958    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     2.082 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     2.588    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/C

Slack:                    inf
  Source:                 num3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.807ns (31.185%)  route 1.781ns (68.815%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[1]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num3_reg[1]/Q
                         net (fo=7, routed)           0.981     1.540    num3[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I2_O)        0.124     1.664 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     1.958    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     2.082 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     2.588    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[10]/C

Slack:                    inf
  Source:                 num3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.807ns (31.185%)  route 1.781ns (68.815%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[1]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num3_reg[1]/Q
                         net (fo=7, routed)           0.981     1.540    num3[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I2_O)        0.124     1.664 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     1.958    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     2.082 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     2.588    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[11]/C

Slack:                    inf
  Source:                 num3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.807ns (31.185%)  route 1.781ns (68.815%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[1]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num3_reg[1]/Q
                         net (fo=7, routed)           0.981     1.540    num3[1]
    SLICE_X112Y81        LUT5 (Prop_lut5_I2_O)        0.124     1.664 r  ar[11]_i_3/O
                         net (fo=2, routed)           0.294     1.958    ar[11]_i_3_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     2.082 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.506     2.588    ar[11]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.678     5.442    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num3_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.203ns (61.481%)  route 0.127ns (38.519%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[2]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  num3_reg[2]/Q
                         net (fo=8, routed)           0.127     0.285    num3[2]
    SLICE_X111Y81        LUT5 (Prop_lut5_I2_O)        0.045     0.330 r  ar[3]_i_1/O
                         net (fo=1, routed)           0.000     0.330    ar[3]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/C

Slack:                    inf
  Source:                 num3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.203ns (49.958%)  route 0.203ns (50.042%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[1]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  num3_reg[1]/Q
                         net (fo=7, routed)           0.203     0.361    num3[1]
    SLICE_X113Y82        LUT5 (Prop_lut5_I2_O)        0.045     0.406 r  ar[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    ar[1]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[1]/C

Slack:                    inf
  Source:                 num2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.223ns (51.967%)  route 0.206ns (48.033%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[2]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  num2_reg[2]/Q
                         net (fo=8, routed)           0.127     0.305    num2[2]
    SLICE_X112Y81        LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.080     0.429    ar[11]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[4]/C

Slack:                    inf
  Source:                 num2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.223ns (51.967%)  route 0.206ns (48.033%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[2]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  num2_reg[2]/Q
                         net (fo=8, routed)           0.127     0.305    num2[2]
    SLICE_X112Y81        LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.080     0.429    ar[11]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[9]/C

Slack:                    inf
  Source:                 num2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.223ns (47.247%)  route 0.249ns (52.753%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[2]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  num2_reg[2]/Q
                         net (fo=8, routed)           0.127     0.305    num2[2]
    SLICE_X112Y81        LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.122     0.472    ar[11]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  ar_reg[3]/C

Slack:                    inf
  Source:                 num2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.223ns (46.147%)  route 0.260ns (53.853%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[2]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  num2_reg[2]/Q
                         net (fo=8, routed)           0.127     0.305    num2[2]
    SLICE_X112Y81        LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.134     0.483    ar[11]_i_1_n_0
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X110Y82        FDSE                                         r  ar_reg[2]/C

Slack:                    inf
  Source:                 num2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.223ns (45.567%)  route 0.266ns (54.433%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[2]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  num2_reg[2]/Q
                         net (fo=8, routed)           0.127     0.305    num2[2]
    SLICE_X112Y81        LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.140     0.489    ar[11]_i_1_n_0
    SLICE_X113Y81        FDRE                                         r  ar_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ar_reg[6]/C

Slack:                    inf
  Source:                 num2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.223ns (45.567%)  route 0.266ns (54.433%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        LDCE                         0.000     0.000 r  num2_reg[2]/G
    SLICE_X112Y83        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  num2_reg[2]/Q
                         net (fo=8, routed)           0.127     0.305    num2[2]
    SLICE_X112Y81        LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  ar[11]_i_1/O
                         net (fo=12, routed)          0.140     0.489    ar[11]_i_1_n_0
    SLICE_X113Y81        FDRE                                         r  ar_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ar_reg[8]/C

Slack:                    inf
  Source:                 num3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.203ns (41.315%)  route 0.288ns (58.685%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[1]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  num3_reg[1]/Q
                         net (fo=7, routed)           0.288     0.446    num3[1]
    SLICE_X113Y82        LUT5 (Prop_lut5_I2_O)        0.045     0.491 r  ar[0]_i_1/O
                         net (fo=1, routed)           0.000     0.491    ar[0]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ar_reg[0]/C

Slack:                    inf
  Source:                 num3_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ar_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.203ns (41.066%)  route 0.291ns (58.934%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        LDCE                         0.000     0.000 r  num3_reg[2]/G
    SLICE_X111Y82        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  num3_reg[2]/Q
                         net (fo=8, routed)           0.291     0.449    num3[2]
    SLICE_X113Y81        LUT5 (Prop_lut5_I3_O)        0.045     0.494 r  ar[6]_i_1/O
                         net (fo=1, routed)           0.000     0.494    ar[6]_i_1_n_0
    SLICE_X113Y81        FDRE                                         r  ar_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ar_reg[6]/C





