Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 19 15:48:22 2019
| Host         : NVS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Overkoepelend_timing_summary_routed.rpt -pb Overkoepelend_timing_summary_routed.pb -rpx Overkoepelend_timing_summary_routed.rpx -warn_on_violation
| Design       : Overkoepelend
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 189 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.940        0.000                      0                  385        0.141        0.000                      0                  385        3.000        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in1                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         31.940        0.000                      0                  385        0.238        0.000                      0                  385       19.500        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       31.943        0.000                      0                  385        0.238        0.000                      0                  385       19.500        0.000                       0                   191  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         31.940        0.000                      0                  385        0.141        0.000                      0                  385  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       31.940        0.000                      0                  385        0.141        0.000                      0                  385  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.281ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.187ns (41.438%)  route 4.504ns (58.562%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.343 f  vga_mapping/score2_reg[4]_i_36/O[1]
                         net (fo=4, routed)           1.148     3.492    vga_mapping/score2_reg[4]_i_36_n_6
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.306     3.798 r  vga_mapping/VGA_R_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.000     3.798    vga_mapping/VGA_R_OBUF[3]_inst_i_91_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.348 r  vga_mapping/VGA_R_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           1.118     5.466    vga_mapping/ball_left440_in
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124     5.590 r  vga_mapping/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.076     6.665    vga_mapping/ball_on
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     6.789 r  vga_mapping/ball_left_i_1/O
                         net (fo=1, routed)           0.000     6.789    vga_mapping/ball_left_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.098    39.042    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    39.071    vga_mapping/ball_left_reg
  -------------------------------------------------------------------
                         required time                         39.071    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 32.281    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 2.911ns (39.898%)  route 4.385ns (60.102%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.741     5.940    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  vga_mapping/score2[4]_i_1/O
                         net (fo=5, routed)           0.331     6.394    vga_mapping/score2
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.098    39.042    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.837    vga_mapping/score2_reg[0]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                 32.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[30]/Q
                         net (fo=6, routed)           0.079    -0.348    vga_mapping/h_pos_ball_reg[30]
    SLICE_X10Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.219 r  vga_mapping/h_pos_ball_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    vga_mapping/h_pos_ball_reg[28]_i_1_n_4
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.134    -0.457    vga_mapping/h_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.569    -0.595    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.352    vga_mapping/h_pos_ball_reg[2]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.223 r  vga_mapping/h_pos_ball_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    vga_mapping/h_pos_ball_reg[0]_i_1_n_4
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.838    -0.835    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.134    -0.461    vga_mapping/h_pos_ball_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.269    vga_mapping/score2_reg_n_0_[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  vga_mapping/score2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    vga_mapping/score2[4]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092    -0.472    vga_mapping/score2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[18]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[18]
    SLICE_X10Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[16]_i_1_n_4
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[19]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.572    -0.592    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_mapping/h_pos_ball_reg[22]/Q
                         net (fo=6, routed)           0.091    -0.337    vga_mapping/h_pos_ball_reg[22]
    SLICE_X10Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.208 r  vga_mapping/h_pos_ball_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/h_pos_ball_reg[20]_i_1_n_4
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.842    -0.831    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.134    -0.458    vga_mapping/h_pos_ball_reg[23]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[10]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[10]
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[8]_i_1_n_4
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.840    -0.833    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[14]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[14]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_4
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[26]/Q
                         net (fo=6, routed)           0.091    -0.336    vga_mapping/h_pos_ball_reg[26]
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.207 r  vga_mapping/h_pos_ball_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    vga_mapping/h_pos_ball_reg[24]_i_1_n_4
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.134    -0.457    vga_mapping/h_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.570    -0.594    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_mapping/h_pos_ball_reg[6]/Q
                         net (fo=6, routed)           0.091    -0.339    vga_mapping/h_pos_ball_reg[6]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.210 r  vga_mapping/h_pos_ball_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/h_pos_ball_reg[4]_i_1_n_4
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.839    -0.834    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.134    -0.460    vga_mapping/h_pos_ball_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[12]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[12]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_6
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[13]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y82     vga_mapping/h_pos_ball_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      vga_mapping/v_pos_ball_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      vga_mapping/v_topPos_pad1_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      vga_mapping/v_topPos_pad1_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y83     vga_mapping/h_pos_ball_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      vga_mapping/v_pos_ball_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      vga_mapping/v_topPos_pad1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y82     vga_mapping/h_pos_ball_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.943ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.522    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.943    

Slack (MET) :             31.943ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.522    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.943    

Slack (MET) :             31.943ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.522    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.943    

Slack (MET) :             31.943ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.522    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.943    

Slack (MET) :             32.122ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.877    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.122    

Slack (MET) :             32.122ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.877    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.122    

Slack (MET) :             32.122ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.877    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.122    

Slack (MET) :             32.122ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.094    39.046    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.877    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.122    

Slack (MET) :             32.284ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.187ns (41.438%)  route 4.504ns (58.562%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.343 f  vga_mapping/score2_reg[4]_i_36/O[1]
                         net (fo=4, routed)           1.148     3.492    vga_mapping/score2_reg[4]_i_36_n_6
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.306     3.798 r  vga_mapping/VGA_R_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.000     3.798    vga_mapping/VGA_R_OBUF[3]_inst_i_91_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.348 r  vga_mapping/VGA_R_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           1.118     5.466    vga_mapping/ball_left440_in
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124     5.590 r  vga_mapping/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.076     6.665    vga_mapping/ball_on
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     6.789 r  vga_mapping/ball_left_i_1/O
                         net (fo=1, routed)           0.000     6.789    vga_mapping/ball_left_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.094    39.045    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    39.074    vga_mapping/ball_left_reg
  -------------------------------------------------------------------
                         required time                         39.074    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 32.284    

Slack (MET) :             32.445ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 2.911ns (39.898%)  route 4.385ns (60.102%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.741     5.940    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  vga_mapping/score2[4]_i_1/O
                         net (fo=5, routed)           0.331     6.394    vga_mapping/score2
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.094    39.045    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.840    vga_mapping/score2_reg[0]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                 32.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[30]/Q
                         net (fo=6, routed)           0.079    -0.348    vga_mapping/h_pos_ball_reg[30]
    SLICE_X10Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.219 r  vga_mapping/h_pos_ball_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    vga_mapping/h_pos_ball_reg[28]_i_1_n_4
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.134    -0.457    vga_mapping/h_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.569    -0.595    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.352    vga_mapping/h_pos_ball_reg[2]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.223 r  vga_mapping/h_pos_ball_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    vga_mapping/h_pos_ball_reg[0]_i_1_n_4
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.838    -0.835    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.134    -0.461    vga_mapping/h_pos_ball_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.269    vga_mapping/score2_reg_n_0_[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  vga_mapping/score2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    vga_mapping/score2[4]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092    -0.472    vga_mapping/score2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[18]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[18]
    SLICE_X10Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[16]_i_1_n_4
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[19]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.572    -0.592    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_mapping/h_pos_ball_reg[22]/Q
                         net (fo=6, routed)           0.091    -0.337    vga_mapping/h_pos_ball_reg[22]
    SLICE_X10Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.208 r  vga_mapping/h_pos_ball_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/h_pos_ball_reg[20]_i_1_n_4
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.842    -0.831    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.134    -0.458    vga_mapping/h_pos_ball_reg[23]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[10]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[10]
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[8]_i_1_n_4
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.840    -0.833    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[14]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[14]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_4
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[26]/Q
                         net (fo=6, routed)           0.091    -0.336    vga_mapping/h_pos_ball_reg[26]
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.207 r  vga_mapping/h_pos_ball_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    vga_mapping/h_pos_ball_reg[24]_i_1_n_4
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.134    -0.457    vga_mapping/h_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.570    -0.594    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_mapping/h_pos_ball_reg[6]/Q
                         net (fo=6, routed)           0.091    -0.339    vga_mapping/h_pos_ball_reg[6]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.210 r  vga_mapping/h_pos_ball_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/h_pos_ball_reg[4]_i_1_n_4
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.839    -0.834    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.134    -0.460    vga_mapping/h_pos_ball_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[12]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[12]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_6
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    vga_mapping/h_pos_ball_reg[13]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y82     vga_mapping/h_pos_ball_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      vga_mapping/v_pos_ball_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      vga_mapping/v_topPos_pad1_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      vga_mapping/v_topPos_pad1_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y83     vga_mapping/h_pos_ball_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      vga_mapping/v_pos_ball_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      vga_mapping/v_topPos_pad1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y85     vga_mapping/h_pos_ball_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y86     vga_mapping/h_pos_ball_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y82     vga_mapping/h_pos_ball_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     vga_mapping/h_pos_ball_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.281ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.187ns (41.438%)  route 4.504ns (58.562%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.343 f  vga_mapping/score2_reg[4]_i_36/O[1]
                         net (fo=4, routed)           1.148     3.492    vga_mapping/score2_reg[4]_i_36_n_6
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.306     3.798 r  vga_mapping/VGA_R_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.000     3.798    vga_mapping/VGA_R_OBUF[3]_inst_i_91_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.348 r  vga_mapping/VGA_R_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           1.118     5.466    vga_mapping/ball_left440_in
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124     5.590 r  vga_mapping/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.076     6.665    vga_mapping/ball_on
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     6.789 r  vga_mapping/ball_left_i_1/O
                         net (fo=1, routed)           0.000     6.789    vga_mapping/ball_left_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.098    39.042    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    39.071    vga_mapping/ball_left_reg
  -------------------------------------------------------------------
                         required time                         39.071    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 32.281    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 2.911ns (39.898%)  route 4.385ns (60.102%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.741     5.940    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  vga_mapping/score2[4]_i_1/O
                         net (fo=5, routed)           0.331     6.394    vga_mapping/score2
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.098    39.042    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.837    vga_mapping/score2_reg[0]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                 32.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[30]/Q
                         net (fo=6, routed)           0.079    -0.348    vga_mapping/h_pos_ball_reg[30]
    SLICE_X10Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.219 r  vga_mapping/h_pos_ball_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    vga_mapping/h_pos_ball_reg[28]_i_1_n_4
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.134    -0.360    vga_mapping/h_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.569    -0.595    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.352    vga_mapping/h_pos_ball_reg[2]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.223 r  vga_mapping/h_pos_ball_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    vga_mapping/h_pos_ball_reg[0]_i_1_n_4
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.838    -0.835    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.134    -0.364    vga_mapping/h_pos_ball_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.269    vga_mapping/score2_reg_n_0_[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  vga_mapping/score2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    vga_mapping/score2[4]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092    -0.375    vga_mapping/score2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[18]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[18]
    SLICE_X10Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[16]_i_1_n_4
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[19]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.572    -0.592    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_mapping/h_pos_ball_reg[22]/Q
                         net (fo=6, routed)           0.091    -0.337    vga_mapping/h_pos_ball_reg[22]
    SLICE_X10Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.208 r  vga_mapping/h_pos_ball_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/h_pos_ball_reg[20]_i_1_n_4
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.842    -0.831    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.134    -0.361    vga_mapping/h_pos_ball_reg[23]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[10]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[10]
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[8]_i_1_n_4
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.840    -0.833    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[14]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[14]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_4
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[15]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[26]/Q
                         net (fo=6, routed)           0.091    -0.336    vga_mapping/h_pos_ball_reg[26]
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.207 r  vga_mapping/h_pos_ball_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    vga_mapping/h_pos_ball_reg[24]_i_1_n_4
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.134    -0.360    vga_mapping/h_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.570    -0.594    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_mapping/h_pos_ball_reg[6]/Q
                         net (fo=6, routed)           0.091    -0.339    vga_mapping/h_pos_ball_reg[6]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.210 r  vga_mapping/h_pos_ball_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/h_pos_ball_reg[4]_i_1_n_4
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.839    -0.834    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.134    -0.363    vga_mapping/h_pos_ball_reg[7]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[12]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[12]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_6
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[13]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.911ns (38.912%)  route 4.570ns (61.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.736     5.935    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.059 r  vga_mapping/score1[3]_i_1/O
                         net (fo=4, routed)           0.521     6.579    vga_mapping/score1[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    38.519    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[0]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[1]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[2]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.911ns (38.020%)  route 4.746ns (61.980%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.790     5.989    vga_mapping/ball_up114_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  vga_mapping/score1[3]_i_2/O
                         net (fo=4, routed)           0.642     6.755    vga_mapping/score1[3]_i_2_n_0
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X2Y87          FDRE                                         r  vga_mapping/score1_reg[3]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169    38.874    vga_mapping/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.281ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.187ns (41.438%)  route 4.504ns (58.562%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.343 f  vga_mapping/score2_reg[4]_i_36/O[1]
                         net (fo=4, routed)           1.148     3.492    vga_mapping/score2_reg[4]_i_36_n_6
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.306     3.798 r  vga_mapping/VGA_R_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.000     3.798    vga_mapping/VGA_R_OBUF[3]_inst_i_91_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.348 r  vga_mapping/VGA_R_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           1.118     5.466    vga_mapping/ball_left440_in
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124     5.590 r  vga_mapping/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.076     6.665    vga_mapping/ball_on
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     6.789 r  vga_mapping/ball_left_i_1/O
                         net (fo=1, routed)           0.000     6.789    vga_mapping/ball_left_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X4Y88          FDRE                                         r  vga_mapping/ball_left_reg/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.098    39.042    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    39.071    vga_mapping/ball_left_reg
  -------------------------------------------------------------------
                         required time                         39.071    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 32.281    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 2.911ns (39.898%)  route 4.385ns (60.102%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.638    -0.902    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           1.162     0.778    vga_mapping/h_pos_ball_reg[2]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.902 r  vga_mapping/score2[4]_i_70/O
                         net (fo=1, routed)           0.000     0.902    vga_mapping/score2[4]_i_70_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.435 r  vga_mapping/score2_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.435    vga_mapping/score2_reg[4]_i_69_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.552 r  vga_mapping/score2_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.552    vga_mapping/score2_reg[4]_i_68_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.669 r  vga_mapping/score2_reg[4]_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.669    vga_mapping/score2_reg[4]_i_67_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.786 r  vga_mapping/score2_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.786    vga_mapping/score2_reg[4]_i_53_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  vga_mapping/score2_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.903    vga_mapping/score2_reg[4]_i_52_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  vga_mapping/score2_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.020    vga_mapping/score2_reg[4]_i_37_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.239 f  vga_mapping/score2_reg[4]_i_36/O[0]
                         net (fo=4, routed)           1.152     3.391    vga_mapping/score2_reg[4]_i_36_n_7
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.295     3.686 r  vga_mapping/score2[4]_i_20/O
                         net (fo=1, routed)           0.000     3.686    vga_mapping/score2[4]_i_20_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.199 r  vga_mapping/score2_reg[4]_i_5/CO[3]
                         net (fo=5, routed)           1.741     5.940    vga_mapping/ball_up114_in
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  vga_mapping/score2[4]_i_1/O
                         net (fo=5, routed)           0.331     6.394    vga_mapping/score2
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.098    39.042    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.837    vga_mapping/score2_reg[0]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                 32.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[30]/Q
                         net (fo=6, routed)           0.079    -0.348    vga_mapping/h_pos_ball_reg[30]
    SLICE_X10Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.219 r  vga_mapping/h_pos_ball_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    vga_mapping/h_pos_ball_reg[28]_i_1_n_4
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y89         FDRE                                         r  vga_mapping/h_pos_ball_reg[31]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.134    -0.360    vga_mapping/h_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.569    -0.595    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_mapping/h_pos_ball_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.352    vga_mapping/h_pos_ball_reg[2]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.223 r  vga_mapping/h_pos_ball_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    vga_mapping/h_pos_ball_reg[0]_i_1_n_4
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.838    -0.835    vga_mapping/clk_out1
    SLICE_X10Y82         FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.134    -0.364    vga_mapping/h_pos_ball_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.269    vga_mapping/score2_reg_n_0_[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  vga_mapping/score2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    vga_mapping/score2[4]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/score2_reg[4]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092    -0.375    vga_mapping/score2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[18]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[18]
    SLICE_X10Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[16]_i_1_n_4
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y86         FDRE                                         r  vga_mapping/h_pos_ball_reg[19]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[19]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.572    -0.592    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_mapping/h_pos_ball_reg[22]/Q
                         net (fo=6, routed)           0.091    -0.337    vga_mapping/h_pos_ball_reg[22]
    SLICE_X10Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.208 r  vga_mapping/h_pos_ball_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/h_pos_ball_reg[20]_i_1_n_4
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.842    -0.831    vga_mapping/clk_out1
    SLICE_X10Y87         FDRE                                         r  vga_mapping/h_pos_ball_reg[23]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.134    -0.361    vga_mapping/h_pos_ball_reg[23]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[10]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[10]
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[8]_i_1_n_4
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.840    -0.833    vga_mapping/clk_out1
    SLICE_X10Y84         FDRE                                         r  vga_mapping/h_pos_ball_reg[11]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[14]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[14]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_4
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[15]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[15]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.573    -0.591    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_mapping/h_pos_ball_reg[26]/Q
                         net (fo=6, routed)           0.091    -0.336    vga_mapping/h_pos_ball_reg[26]
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.207 r  vga_mapping/h_pos_ball_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    vga_mapping/h_pos_ball_reg[24]_i_1_n_4
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.844    -0.829    vga_mapping/clk_out1
    SLICE_X10Y88         FDRE                                         r  vga_mapping/h_pos_ball_reg[27]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.134    -0.360    vga_mapping/h_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.570    -0.594    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_mapping/h_pos_ball_reg[6]/Q
                         net (fo=6, routed)           0.091    -0.339    vga_mapping/h_pos_ball_reg[6]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.210 r  vga_mapping/h_pos_ball_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/h_pos_ball_reg[4]_i_1_n_4
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.839    -0.834    vga_mapping/clk_out1
    SLICE_X10Y83         FDRE                                         r  vga_mapping/h_pos_ball_reg[7]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.134    -0.363    vga_mapping/h_pos_ball_reg[7]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_mapping/h_pos_ball_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.571    -0.593    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_mapping/h_pos_ball_reg[12]/Q
                         net (fo=6, routed)           0.091    -0.338    vga_mapping/h_pos_ball_reg[12]
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.209 r  vga_mapping/h_pos_ball_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/h_pos_ball_reg[12]_i_1_n_6
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=189, routed)         0.841    -0.832    vga_mapping/clk_out1
    SLICE_X10Y85         FDRE                                         r  vga_mapping/h_pos_ball_reg[13]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.134    -0.362    vga_mapping/h_pos_ball_reg[13]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    





