// Seed: 1276848914
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4 = (id_1);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    output wand id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    input tri id_15,
    output supply1 id_16
    , id_24,
    input tri0 id_17,
    input supply1 id_18,
    input wor id_19,
    input tri id_20,
    input supply0 id_21,
    input wand id_22
    , id_25
);
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_26
  );
endmodule
