library ieee;
use iee.std_logic_1164.all;

entity Soma is
	generic (tam: NATURAL);
	port (
		a: in std_logic_vector(tam-1 downto 0);
		b: in std_logic_vector(tam-1 downto 0);
		saida: out std_logic_vector(tam-1 downto 0)
	);
end entity;

architecture arch of Decrementador is
begin
	saida <= a + b
end architecture;