

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Sat May  6 15:26:34 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_4b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     12.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_aesl_mux_load_4_4_x_s_fu_414  |aesl_mux_load_4_4_x_s  |    1|    1|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration |  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |- Loop 1     |    4|    4|          1|          1|          1|      4|    yes   |
        |- Loop 2     |  168|  798| 168 ~ 198 |          -|          -| 1 ~ 4 |    no    |
        | + Loop 2.1  |    5|    8|          6|          1|          1| 1 ~ 4 |    yes   |
        | + Loop 2.2  |   24|   24|          7|          6|          1|      4|    yes   |
        | + Loop 2.3  |   68|   68|         18|         17|          1|      4|    yes   |
        | + Loop 2.4  |   68|   68|         18|         17|          1|      4|    yes   |
        |- Loop 3     |    ?|    ?|          ?|          -|          -|      4|    no    |
        | + Loop 3.1  |    ?|    ?|         20|         18|          1|      ?|    yes   |
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    440|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    1476|   1581|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1014|
|Register         |        -|      -|    1034|     33|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    2510|   3068|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |grp_aesl_mux_load_4_4_x_s_fu_414  |aesl_mux_load_4_4_x_s  |        0|      0|    4|  100|
    |minver_hwa_dcmp_6sc4_U9           |minver_hwa_dcmp_6sc4   |        0|      0|  130|  133|
    |minver_hwa_fcmp_3rcU_U7           |minver_hwa_fcmp_3rcU   |        0|      0|   66|   70|
    |minver_hwa_fcmp_3rcU_U8           |minver_hwa_fcmp_3rcU   |        0|      0|   66|   70|
    |minver_hwa_fdiv_3pcA_U5           |minver_hwa_fdiv_3pcA   |        0|      0|  762|  809|
    |minver_hwa_fmul_3ocq_U4           |minver_hwa_fmul_3ocq   |        0|      3|  143|  140|
    |minver_hwa_fpext_qcK_U6           |minver_hwa_fpext_qcK   |        0|      0|  100|   54|
    |minver_hwa_fsub_3ncg_U3           |minver_hwa_fsub_3ncg   |        0|      2|  205|  205|
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |Total                             |                       |        0|      5| 1476| 1581|
    +----------------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_hwa_work  |        1|  0|   0|   500|    3|     1|         1500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total   |                 |        1|  0|   0|   500|    3|     1|         1500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_516_p2         |     +    |      0|  0|   3|           3|           1|
    |i_6_fu_564_p2         |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_990_p2         |     +    |      0|  0|   3|           3|           1|
    |i_8_fu_866_p2         |     +    |      0|  0|   3|           3|           1|
    |i_9_fu_906_p2         |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_850_p2         |     +    |      0|  0|   3|           3|           1|
    |k_fu_540_p2           |     +    |      0|  0|   3|           3|           1|
    |tmp_20_fu_767_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_39_fu_834_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_44_fu_606_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_51_fu_701_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_53_fu_707_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_58_fu_959_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_984_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond3_fu_900_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_860_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond5_fu_844_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond6_fu_558_p2   |   icmp   |      0|  0|  11|          32|           3|
    |exitcond7_fu_510_p2   |   icmp   |      0|  0|   2|           3|           4|
    |notlhs1_fu_749_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_816_p2     |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_665_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_683_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_941_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_588_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_755_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_822_p2     |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_671_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_689_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_947_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_594_p2      |   icmp   |      0|  0|   8|          23|           1|
    |tmp_14_fu_912_p2      |   icmp   |      0|  0|   2|           3|           3|
    |tmp_1_fu_840_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_20_1_fu_882_p2    |   icmp   |      0|  0|   2|           3|           1|
    |tmp_20_2_fu_888_p2    |   icmp   |      0|  0|   2|           3|           2|
    |tmp_20_3_fu_894_p2    |   icmp   |      0|  0|   2|           3|           2|
    |tmp_27_fu_876_p2      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_8_fu_1005_p2      |   icmp   |      0|  0|   2|           3|           3|
    |tmp_11_fu_761_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_37_fu_828_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_42_fu_600_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_49_fu_677_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_50_fu_695_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_56_fu_953_p2      |    or    |      0|  0|   1|           1|           1|
    |api_fu_783_p3         |  select  |      0|  0|  32|           1|          32|
    |r_2_fu_719_p3         |  select  |      0|  0|  32|           1|          32|
    |w_3_fu_622_p3         |  select  |      0|  0|  32|           1|          32|
    |wmax_1_fu_713_p3      |  select  |      0|  0|  32|           1|          32|
    |f_neg_i1_fu_773_p2    |    xor   |      0|  0|  43|          32|          33|
    |f_neg_i_fu_612_p2     |    xor   |      0|  0|  43|          32|          33|
    |tmp_18_neg_fu_965_p2  |    xor   |      0|  0|  43|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 440|         446|         362|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A                                 |   32|          2|   32|         64|
    |a_0_Addr_A_orig                            |   32|          7|   32|        224|
    |a_0_Din_A                                  |   32|          5|   32|        160|
    |a_0_EN_A                                   |    1|          3|    1|          3|
    |a_0_WEN_A                                  |    4|          2|    4|          8|
    |a_1_Addr_A                                 |   32|          2|   32|         64|
    |a_1_Addr_A_orig                            |   32|          7|   32|        224|
    |a_1_Din_A                                  |   32|          5|   32|        160|
    |a_1_EN_A                                   |    1|          3|    1|          3|
    |a_1_WEN_A                                  |    4|          2|    4|          8|
    |a_2_Addr_A                                 |   32|          2|   32|         64|
    |a_2_Addr_A_orig                            |   32|          7|   32|        224|
    |a_2_Din_A                                  |   32|          5|   32|        160|
    |a_2_EN_A                                   |    1|          3|    1|          3|
    |a_2_WEN_A                                  |    4|          2|    4|          8|
    |a_3_Addr_A                                 |   32|          2|   32|         64|
    |a_3_Addr_A_orig                            |   32|          7|   32|        224|
    |a_3_Din_A                                  |   32|          5|   32|        160|
    |a_3_EN_A                                   |    1|          3|    1|          3|
    |a_3_WEN_A                                  |    4|          2|    4|          8|
    |ap_NS_fsm                                  |  196|         91|    1|         91|
    |ap_enable_reg_pp1_iter5                    |    1|          2|    1|          2|
    |grp_aesl_mux_load_4_4_x_s_fu_414_empty     |   32|          7|   32|        224|
    |grp_aesl_mux_load_4_4_x_s_fu_414_empty_11  |    2|          6|    2|         12|
    |grp_fu_429_p0                              |   32|          5|   32|        160|
    |grp_fu_429_p1                              |   32|          5|   32|        160|
    |grp_fu_433_p1                              |   32|          5|   32|        160|
    |grp_fu_438_p0                              |   32|          4|   32|        128|
    |grp_fu_451_opcode                          |    5|          3|    5|         15|
    |grp_fu_451_p0                              |   32|          3|   32|         96|
    |i_2_phi_fu_383_p4                          |    3|          2|    3|          6|
    |i_2_reg_379                                |    3|          2|    3|          6|
    |i_3_phi_fu_394_p4                          |    3|          2|    3|          6|
    |i_3_reg_390                                |    3|          2|    3|          6|
    |i_4_reg_402                                |    3|          2|    3|          6|
    |i_5_reg_334                                |    3|          2|    3|          6|
    |i_reg_322                                  |    3|          2|    3|          6|
    |j_phi_fu_372_p4                            |    3|          2|    3|          6|
    |j_reg_368                                  |    3|          2|    3|          6|
    |r_1_phi_fu_361_p4                          |   32|          2|   32|         64|
    |r_1_reg_358                                |   32|          2|   32|         64|
    |r_fu_116                                   |   32|          2|   32|         64|
    |reg_477                                    |    3|          2|    3|          6|
    |wmax_phi_fu_350_p4                         |   32|          2|   32|         64|
    |wmax_reg_346                               |   32|          2|   32|         64|
    |work_address0                              |    9|          6|    9|         54|
    |work_address1                              |    9|          5|    9|         45|
    |work_d0                                    |    3|          4|    3|         12|
    |work_d1                                    |    3|          3|    3|          9|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 1014|        255|  819|       3384|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |a_0_addr_1_reg_1163                               |   2|   0|    2|          0|
    |a_0_addr_2_reg_1143                               |   2|   0|    2|          0|
    |a_0_addr_3_reg_1197                               |   2|   0|    2|          0|
    |a_0_addr_4_reg_1269                               |   2|   0|    2|          0|
    |a_0_addr_reg_1378                                 |   2|   0|    2|          0|
    |a_0_load_1_reg_1309                               |  32|   0|   32|          0|
    |a_1_addr_1_reg_1168                               |   2|   0|    2|          0|
    |a_1_addr_2_reg_1148                               |   2|   0|    2|          0|
    |a_1_addr_3_reg_1202                               |   2|   0|    2|          0|
    |a_1_addr_4_reg_1274                               |   2|   0|    2|          0|
    |a_1_addr_reg_1383                                 |   2|   0|    2|          0|
    |a_1_load_1_reg_1314                               |  32|   0|   32|          0|
    |a_1_load_reg_1294                                 |  32|   0|   32|          0|
    |a_2_addr_1_reg_1173                               |   2|   0|    2|          0|
    |a_2_addr_2_reg_1153                               |   2|   0|    2|          0|
    |a_2_addr_3_reg_1207                               |   2|   0|    2|          0|
    |a_2_addr_4_reg_1279                               |   2|   0|    2|          0|
    |a_2_addr_reg_1388                                 |   2|   0|    2|          0|
    |a_2_load_1_reg_1319                               |  32|   0|   32|          0|
    |a_2_load_reg_1299                                 |  32|   0|   32|          0|
    |a_3_addr_1_reg_1178                               |   2|   0|    2|          0|
    |a_3_addr_2_reg_1158                               |   2|   0|    2|          0|
    |a_3_addr_3_reg_1212                               |   2|   0|    2|          0|
    |a_3_addr_4_reg_1284                               |   2|   0|    2|          0|
    |a_3_addr_reg_1393                                 |   2|   0|    2|          0|
    |a_3_load_1_reg_1324                               |  32|   0|   32|          0|
    |a_3_load_reg_1304                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                         |  90|   0|   90|          0|
    |ap_enable_reg_pp1_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                           |   1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter4_w_3_reg_1088            |  32|   0|   32|          0|
    |ap_reg_grp_aesl_mux_load_4_4_x_s_fu_414_ap_start  |   1|   0|    1|          0|
    |api_reg_1113                                      |  32|   0|   32|          0|
    |exitcond3_reg_1247                                |   1|   0|    1|          0|
    |exitcond4_reg_1217                                |   1|   0|    1|          0|
    |exitcond5_reg_1183                                |   1|   0|    1|          0|
    |exitcond6_reg_1079                                |   1|   0|    1|          0|
    |i_2_reg_379                                       |   3|   0|    3|          0|
    |i_3_reg_390                                       |   3|   0|    3|          0|
    |i_4_reg_402                                       |   3|   0|    3|          0|
    |i_5_cast6_reg_1054                                |   3|   0|   32|         29|
    |i_5_reg_334                                       |   3|   0|    3|          0|
    |i_6_reg_1083                                      |  32|   0|   32|          0|
    |i_7_reg_1352                                      |   3|   0|    3|          0|
    |i_8_reg_1221                                      |   3|   0|    3|          0|
    |i_9_reg_1251                                      |   3|   0|    3|          0|
    |i_reg_322                                         |   3|   0|    3|          0|
    |j_1_reg_1187                                      |   3|   0|    3|          0|
    |j_reg_368                                         |   3|   0|    3|          0|
    |k_reg_1049                                        |   3|   0|    3|          0|
    |r_1_reg_358                                       |  32|   0|   32|          0|
    |r_fu_116                                          |  32|   0|   32|          0|
    |r_load_reg_1106                                   |  32|   0|   32|          0|
    |reg_471                                           |  32|   0|   32|          0|
    |reg_477                                           |   3|   0|    3|          0|
    |reg_484                                           |  32|   0|   32|          0|
    |reg_494                                           |  32|   0|   32|          0|
    |reg_502                                           |  32|   0|   32|          0|
    |tmp_10_cast1_reg_1403                             |   3|   0|   32|         29|
    |tmp_14_reg_1256                                   |   1|   0|    1|          0|
    |tmp_20_1_reg_1235                                 |   1|   0|    1|          0|
    |tmp_20_2_reg_1239                                 |   1|   0|    1|          0|
    |tmp_20_3_reg_1243                                 |   1|   0|    1|          0|
    |tmp_22_1_reg_1334                                 |  32|   0|   32|          0|
    |tmp_22_2_reg_1339                                 |  32|   0|   32|          0|
    |tmp_22_3_reg_1344                                 |  32|   0|   32|          0|
    |tmp_27_reg_1231                                   |   1|   0|    1|          0|
    |tmp_2_reg_1045                                    |   1|   0|    1|          0|
    |tmp_32_reg_1329                                   |  32|   0|   32|          0|
    |tmp_36_reg_1363                                   |   2|   0|    2|          0|
    |tmp_3_reg_1061                                    |   3|   0|   64|         61|
    |tmp_53_reg_1095                                   |   1|   0|    1|          0|
    |tmp_58_reg_1260                                   |   1|   0|    1|          0|
    |tmp_5_reg_1118                                    |  64|   0|   64|          0|
    |tmp_60_reg_1408                                   |   2|   0|    2|          0|
    |tmp_61_reg_1192                                   |   2|   0|    2|          0|
    |tmp_62_reg_1226                                   |   2|   0|    2|          0|
    |tmp_8_reg_1368                                    |   1|   0|    1|          0|
    |tmp_9_reg_1074                                    |   2|   0|    2|          0|
    |w_3_reg_1088                                      |  32|   0|   32|          0|
    |wmax_reg_346                                      |  32|   0|   32|          0|
    |work_addr_1_reg_1357                              |   3|   0|    9|          6|
    |work_addr_2_reg_1372                              |   3|   0|    9|          6|
    |work_addr_3_reg_1131                              |   3|   0|    9|          6|
    |work_addr_4_reg_1137                              |   9|   0|    9|          0|
    |work_load_1_reg_1398                              |   3|   0|    3|          0|
    |exitcond6_reg_1079                                |   0|   1|    1|          0|
    |r_1_reg_358                                       |   0|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1034|  33| 1204|        137|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_return   | out |   32| ap_ctrl_hs |  minver_hwa  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
+------------+-----+-----+------------+--------------+--------------+

