OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_11/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/current/runs/RUN__2022_06_04__22_38_11/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_11/tmp/routing/17-fill.def
[INFO ODB-0128] Design: demultiplexer
[INFO ODB-0130]     Created 14 pins.
[INFO ODB-0131]     Created 2766 components and 10406 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 10320 connections.
[INFO ODB-0133]     Created 35 nets and 86 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_11/tmp/routing/17-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   demultiplexer
Die area:                 ( 0 0 ) ( 176950 187670 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     2766
Number of terminals:      14
Number of snets:          2
Number of nets:           35

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 36.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 15074.
[INFO DRT-0033] mcon shape region query size = 43200.
[INFO DRT-0033] met1 shape region query size = 5806.
[INFO DRT-0033] via shape region query size = 1065.
[INFO DRT-0033] met2 shape region query size = 432.
[INFO DRT-0033] via2 shape region query size = 852.
[INFO DRT-0033] met3 shape region query size = 432.
[INFO DRT-0033] via3 shape region query size = 852.
[INFO DRT-0033] met4 shape region query size = 252.
[INFO DRT-0033] via4 shape region query size = 25.
[INFO DRT-0033] met5 shape region query size = 39.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 54 pins.
[INFO DRT-0081]   Complete 28 unique inst patterns.
[INFO DRT-0084]   Complete 31 groups.
#scanned instances     = 2766
#unique  instances     = 36
#stdCellGenAp          = 365
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 259
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 86
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 103.04 (MB), peak = 103.98 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     228

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 27 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 79.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 73.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 47.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 126 vertical wires in 1 frboxes and 79 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 7 vertical wires in 1 frboxes and 9 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 105.31 (MB), peak = 112.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 105.31 (MB), peak = 112.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 160.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 193.23 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 170.73 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 194.56 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 196.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 185.56 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 185.56 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 173.19 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 195.35 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:00, memory = 186.37 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 186.20 (MB), peak = 497.80 (MB)
Total wire length = 1780 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 859 um.
Total wire length on LAYER met2 = 881 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 184.
Up-via summary (total 184):.

----------------------
 FR_MASTERSLICE      0
            li1     87
           met1     91
           met2      6
           met3      0
           met4      0
----------------------
                   184


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 167.87 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 172.25 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 170.39 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 170.39 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 193.12 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 177.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 184.10 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 184.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 180.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 155.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 161.89 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 161.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 161.89 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 161.89 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 161.89 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.00 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.00 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.00 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.00 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.00 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.00 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 162.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.00 (MB), peak = 497.80 (MB)
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0198] Complete detail routing.
Total wire length = 1776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 856 um.
Total wire length on LAYER met2 = 880 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1     90
           met2      6
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 162.00 (MB), peak = 497.80 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/current/runs/RUN__2022_06_04__22_38_11/results/routing/demultiplexer.def
