Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu May  8 15:08:32 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {pwm|sysclk} [get_ports {sysclk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {pwm|sysclk}]


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led          | output            | A20     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| rstn         | input             | C22     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sysclk       | input             | D18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sysclk_ibuf         | clkbufg_0         | ntclkbufg_0     | 33         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N0           | N0                  | 33         
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| N53          | N53_15             | 16         
+-------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------+
| Net_Name         | Driver                  | Fanout     
+----------------------------------------------------------+
| N0               | N0                      | 33         
| ntclkbufg_0      | clkbufg_0               | 33         
| inc_dec_flag     | inc_dec_flag            | 27         
| N4               | N4_mux15                | 16         
| N53              | N53_15                  | 16         
| pwm_cnt[0]       | pwm_cnt[0]              | 5          
| pwm_cnt[1]       | pwm_cnt[1]              | 5          
| duty[1]          | duty[1]                 | 4          
| duty[3]          | duty[3]                 | 4          
| pwm_cnt[8]       | pwm_cnt[8]              | 4          
| pwm_cnt[7]       | pwm_cnt[7]              | 4          
| pwm_cnt[11]      | pwm_cnt[11]             | 4          
| pwm_cnt[13]      | pwm_cnt[13]             | 4          
| pwm_cnt[4]       | pwm_cnt[4]              | 4          
| pwm_cnt[3]       | pwm_cnt[3]              | 4          
| pwm_cnt[2]       | pwm_cnt[2]              | 4          
| pwm_cnt[6]       | pwm_cnt[6]              | 4          
| pwm_cnt[12]      | pwm_cnt[12]             | 4          
| pwm_cnt[14]      | pwm_cnt[14]             | 4          
| duty[0]          | duty[0]                 | 4          
| duty[4]          | duty[4]                 | 4          
| pwm_cnt[5]       | pwm_cnt[5]              | 4          
| duty[12]         | duty[12]                | 3          
| duty[11]         | duty[11]                | 3          
| duty[13]         | duty[13]                | 3          
| duty[10]         | duty[10]                | 3          
| duty[9]          | duty[9]                 | 3          
| duty[8]          | duty[8]                 | 3          
| duty[7]          | duty[7]                 | 3          
| duty[6]          | duty[6]                 | 3          
| duty[5]          | duty[5]                 | 3          
| duty[14]         | duty[14]                | 3          
| pwm_cnt[9]       | pwm_cnt[9]              | 3          
| duty[2]          | duty[2]                 | 3          
| pwm_cnt[10]      | pwm_cnt[10]             | 3          
| duty[15]         | duty[15]                | 3          
| pwm_cnt[15]      | pwm_cnt[15]             | 3          
| N73[11]          | N82_0_11                | 1          
| N73[12]          | N82_0_12                | 1          
| N73[13]          | N82_0_13                | 1          
| N73[14]          | N82_0_14                | 1          
| N73[15]          | N82_0_15                | 1          
| _N7              | N4_mux3                 | 1          
| _N17             | N4_mux8                 | 1          
| _N21             | N53_6                   | 1          
| _N33             | N82_0_1                 | 1          
| _N34             | N82_0_2                 | 1          
| _N35             | N82_0_3                 | 1          
| _N36             | N82_0_4                 | 1          
| _N37             | N82_0_5                 | 1          
| _N38             | N82_0_6                 | 1          
| _N39             | N82_0_7                 | 1          
| _N40             | N82_0_8                 | 1          
| _N41             | N82_0_9                 | 1          
| _N42             | N82_0_10                | 1          
| _N43             | N82_0_11                | 1          
| _N44             | N82_0_12                | 1          
| _N45             | N82_0_13                | 1          
| _N46             | N82_0_14                | 1          
| _N49             | N26_4_1                 | 1          
| _N50             | N26_4_2                 | 1          
| N73[10]          | N82_0_10                | 1          
| _N52             | N26_4_4                 | 1          
| _N53             | N26_4_5                 | 1          
| _N54             | N26_4_6                 | 1          
| _N55             | N26_4_7                 | 1          
| _N56             | N26_4_8                 | 1          
| _N57             | N26_4_9                 | 1          
| _N58             | N26_4_10                | 1          
| _N59             | N26_4_11                | 1          
| _N60             | N26_4_12                | 1          
| _N61             | N26_4_13                | 1          
| _N62             | N26_4_14                | 1          
| _N71             | N62_17                  | 1          
| _N108            | inc_dec_flag_ce_mux     | 1          
| _N113            | N62_15                  | 1          
| _N120            | N62_22                  | 1          
| _N121            | N62_23                  | 1          
| _N128            | N62_22                  | 1          
| _N129            | N62_23                  | 1          
| _N138            | N53_6                   | 1          
| _N140            | N53_9                   | 1          
| _N143            | N53_14                  | 1          
| N73[9]           | N82_0_9                 | 1          
| N73[8]           | N82_0_8                 | 1          
| N73[7]           | N82_0_7                 | 1          
| N73[6]           | N82_0_6                 | 1          
| N73[5]           | N82_0_5                 | 1          
| N73[4]           | N82_0_4                 | 1          
| N73[3]           | N82_0_3                 | 1          
| N73[2]           | N82_0_2                 | 1          
| N73[1]           | N82_0_1                 | 1          
| N73[0]           | N4_mux3                 | 1          
| N54              | N62_17                  | 1          
| N40.co [12]      | N40.lt_6                | 1          
| N40.co [10]      | N40.lt_5                | 1          
| N40.co [8]       | N40.lt_4                | 1          
| N40.co [6]       | N40.lt_3                | 1          
| N40.co [4]       | N40.lt_2                | 1          
| N40.co [2]       | N40.lt_1                | 1          
+----------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 33       | 133200        | 1                  
| LUT                   | 50       | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 3        | 300           | 1                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/pwm/prj/pwm/synthesize/pwm_syn.adf     
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/pwm/prj/pwm/device_map/pwm_map.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/pwm/prj/pwm/device_map/pwm_dmr.prt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/pwm/prj/pwm/device_map/pwm.dmr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/pwm/prj/pwm/device_map/dmr.db          
+---------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 321 MB
Total CPU time to dev_map completion : 0h:0m:6s
Process Total CPU time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:19s
