#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x57e7b531f740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x57e7b5300730 .scope module, "osiris_i" "osiris_i" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /INPUT 1 "i_select_mem";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "o_uart_tx";
P_0x57e7b51455b0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x57e7b51455f0 .param/l "BAUD_RATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_0x57e7b5145630 .param/l "CLOCK_FREQ" 0 3 5, +C4<00000010111110101111000010000000>;
P_0x57e7b5145670 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
o0x7ef0924f6118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7ef0924a1100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539c0f0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a1100, C4<0>, C4<0>;
L_0x57e7b539c160 .functor AND 1, L_0x57e7b539c0f0, v0x57e7b536bf60_0, C4<1>, C4<1>;
L_0x57e7b539c5e0 .functor BUFZ 32, v0x57e7b536be80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ef0924a1148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539c6f0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a1148, C4<0>, C4<0>;
L_0x57e7b539c800 .functor AND 1, L_0x57e7b539c6f0, v0x57e7b536bf60_0, C4<1>, C4<1>;
L_0x7ef0924a11d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539caa0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a11d8, C4<0>, C4<0>;
L_0x57e7b539cba0 .functor AND 1, L_0x57e7b539caa0, v0x57e7b536bf60_0, C4<1>, C4<1>;
L_0x7ef0924a1268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539cda0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a1268, C4<0>, C4<0>;
L_0x57e7b539cef0 .functor AND 1, L_0x57e7b539cda0, v0x57e7b536bd00_0, C4<1>, C4<1>;
L_0x57e7b539d190 .functor BUFZ 32, L_0x57e7b53af500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ef0924a12f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539d2f0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a12f8, C4<0>, C4<0>;
L_0x57e7b539d360 .functor AND 1, L_0x57e7b539d2f0, v0x57e7b536bf60_0, C4<1>, C4<1>;
L_0x7ef0924a1340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539d840 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a1340, C4<0>, C4<0>;
L_0x57e7b539d900 .functor AND 1, L_0x57e7b539d840, v0x57e7b536bf60_0, C4<1>, C4<1>;
L_0x7ef0924a1388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539d420 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a1388, C4<0>, C4<0>;
L_0x57e7b539dc20 .functor AND 1, L_0x57e7b539d420, v0x57e7b536bf60_0, C4<1>, C4<1>;
L_0x7ef0924a13d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539deb0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a13d0, C4<0>, C4<0>;
L_0x57e7b539df20 .functor AND 1, L_0x57e7b539deb0, v0x57e7b536bf60_0, C4<1>, C4<1>;
L_0x7ef0924a1460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539ea90 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a1460, C4<0>, C4<0>;
L_0x57e7b539eb50 .functor AND 1, L_0x57e7b539ea90, v0x57e7b536bd00_0, C4<1>, C4<1>;
L_0x57e7b539ed60 .functor BUFZ 32, L_0x57e7b53afa40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ef0924a14f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b539edd0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a14f0, C4<0>, C4<0>;
L_0x7ef0924a1658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b53afbd0 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a1658, C4<0>, C4<0>;
L_0x7ef0924a16a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x57e7b53afc90 .functor XNOR 1, o0x7ef0924f6118, L_0x7ef0924a16a0, C4<0>, C4<0>;
v0x57e7b536c260_0 .net/2u *"_ivl_0", 0 0, L_0x7ef0924a1100;  1 drivers
v0x57e7b536c360_0 .net/2u *"_ivl_102", 0 0, L_0x7ef0924a1658;  1 drivers
v0x57e7b536c440_0 .net *"_ivl_104", 0 0, L_0x57e7b53afbd0;  1 drivers
v0x57e7b536c510_0 .net/2u *"_ivl_106", 0 0, L_0x7ef0924a16a0;  1 drivers
v0x57e7b536c5f0_0 .net *"_ivl_108", 0 0, L_0x57e7b53afc90;  1 drivers
L_0x7ef0924a16e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57e7b536c6b0_0 .net/2u *"_ivl_110", 31 0, L_0x7ef0924a16e8;  1 drivers
v0x57e7b536c790_0 .net *"_ivl_112", 31 0, L_0x57e7b53afe20;  1 drivers
v0x57e7b536c870_0 .net/2u *"_ivl_14", 0 0, L_0x7ef0924a1148;  1 drivers
v0x57e7b536c950_0 .net *"_ivl_16", 0 0, L_0x57e7b539c6f0;  1 drivers
v0x57e7b536ca10_0 .net *"_ivl_19", 0 0, L_0x57e7b539c800;  1 drivers
v0x57e7b536cad0_0 .net *"_ivl_2", 0 0, L_0x57e7b539c0f0;  1 drivers
L_0x7ef0924a1190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b536cb90_0 .net/2u *"_ivl_20", 0 0, L_0x7ef0924a1190;  1 drivers
v0x57e7b536cc70_0 .net/2u *"_ivl_24", 0 0, L_0x7ef0924a11d8;  1 drivers
v0x57e7b536cd50_0 .net *"_ivl_26", 0 0, L_0x57e7b539caa0;  1 drivers
v0x57e7b536ce10_0 .net *"_ivl_29", 0 0, L_0x57e7b539cba0;  1 drivers
L_0x7ef0924a1220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b536ced0_0 .net/2u *"_ivl_30", 0 0, L_0x7ef0924a1220;  1 drivers
v0x57e7b536cfb0_0 .net/2u *"_ivl_34", 0 0, L_0x7ef0924a1268;  1 drivers
v0x57e7b536d1a0_0 .net *"_ivl_36", 0 0, L_0x57e7b539cda0;  1 drivers
v0x57e7b536d260_0 .net *"_ivl_39", 0 0, L_0x57e7b539cef0;  1 drivers
L_0x7ef0924a12b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b536d320_0 .net/2u *"_ivl_40", 0 0, L_0x7ef0924a12b0;  1 drivers
v0x57e7b536d400_0 .net/2u *"_ivl_46", 0 0, L_0x7ef0924a12f8;  1 drivers
v0x57e7b536d4e0_0 .net *"_ivl_48", 0 0, L_0x57e7b539d2f0;  1 drivers
v0x57e7b536d5a0_0 .net *"_ivl_5", 0 0, L_0x57e7b539c160;  1 drivers
v0x57e7b536d660_0 .net *"_ivl_51", 0 0, L_0x57e7b539d360;  1 drivers
v0x57e7b536d720_0 .net *"_ivl_53", 9 0, L_0x57e7b539d490;  1 drivers
v0x57e7b536d800_0 .net *"_ivl_55", 9 0, L_0x57e7b539d530;  1 drivers
v0x57e7b536d8e0_0 .net/2u *"_ivl_58", 0 0, L_0x7ef0924a1340;  1 drivers
v0x57e7b536d9c0_0 .net *"_ivl_60", 0 0, L_0x57e7b539d840;  1 drivers
v0x57e7b536da80_0 .net *"_ivl_63", 0 0, L_0x57e7b539d900;  1 drivers
v0x57e7b536db40_0 .net/2u *"_ivl_66", 0 0, L_0x7ef0924a1388;  1 drivers
v0x57e7b536dc20_0 .net *"_ivl_68", 0 0, L_0x57e7b539d420;  1 drivers
v0x57e7b536dce0_0 .net *"_ivl_7", 9 0, L_0x57e7b539c270;  1 drivers
v0x57e7b536ddc0_0 .net *"_ivl_71", 0 0, L_0x57e7b539dc20;  1 drivers
v0x57e7b536de80_0 .net/2u *"_ivl_74", 0 0, L_0x7ef0924a13d0;  1 drivers
v0x57e7b536df60_0 .net *"_ivl_76", 0 0, L_0x57e7b539deb0;  1 drivers
v0x57e7b536e020_0 .net *"_ivl_79", 0 0, L_0x57e7b539df20;  1 drivers
L_0x7ef0924a1418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b536e0e0_0 .net/2u *"_ivl_80", 0 0, L_0x7ef0924a1418;  1 drivers
v0x57e7b536e1c0_0 .net/2u *"_ivl_84", 0 0, L_0x7ef0924a1460;  1 drivers
v0x57e7b536e2a0_0 .net *"_ivl_86", 0 0, L_0x57e7b539ea90;  1 drivers
v0x57e7b536e360_0 .net *"_ivl_89", 0 0, L_0x57e7b539eb50;  1 drivers
v0x57e7b536e420_0 .net *"_ivl_9", 9 0, L_0x57e7b539c360;  1 drivers
L_0x7ef0924a14a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b536e500_0 .net/2u *"_ivl_90", 0 0, L_0x7ef0924a14a8;  1 drivers
v0x57e7b536e5e0_0 .net/2u *"_ivl_96", 0 0, L_0x7ef0924a14f0;  1 drivers
v0x57e7b536e6c0_0 .net *"_ivl_98", 0 0, L_0x57e7b539edd0;  1 drivers
o0x7ef0924eb768 .functor BUFZ 1, C4<z>; HiZ drive
v0x57e7b536e780_0 .net "clk", 0 0, o0x7ef0924eb768;  0 drivers
v0x57e7b536e820_0 .net "core_data_addr_M", 31 0, L_0x57e7b539b5c0;  1 drivers
v0x57e7b536e8e0_0 .net "core_instr_ID", 31 0, L_0x57e7b539d190;  1 drivers
v0x57e7b536e9a0_0 .net "core_mem_write_M", 0 0, L_0x57e7b539b6a0;  1 drivers
v0x57e7b536ea90_0 .net "core_pc_IF", 31 0, v0x57e7b535f170_0;  1 drivers
v0x57e7b536eb50_0 .net "core_read_data_M", 31 0, L_0x57e7b539ed60;  1 drivers
v0x57e7b536ec10_0 .net "core_write_data_M", 31 0, L_0x57e7b539b630;  1 drivers
v0x57e7b536ed20_0 .net "data_mem_ack_o", 0 0, v0x57e7b5366c60_0;  1 drivers
v0x57e7b536edc0_0 .net "data_mem_adr_i", 9 0, L_0x57e7b539d6b0;  1 drivers
v0x57e7b536ee60_0 .net "data_mem_cyc_i", 0 0, L_0x57e7b539dfe0;  1 drivers
v0x57e7b536ef00_0 .net "data_mem_dat_i", 31 0, L_0x57e7b539da40;  1 drivers
v0x57e7b536efa0_0 .net "data_mem_dat_o", 31 0, L_0x57e7b53afa40;  1 drivers
v0x57e7b536f070_0 .net "data_mem_stb_i", 0 0, L_0x57e7b539e890;  1 drivers
v0x57e7b536f140_0 .net "data_mem_we_i", 0 0, L_0x57e7b539dd70;  1 drivers
v0x57e7b536f210_0 .net "i_select_mem", 0 0, o0x7ef0924f6118;  0 drivers
o0x7ef0924f4f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x57e7b536f2b0_0 .net "i_start_rx", 0 0, o0x7ef0924f4f48;  0 drivers
o0x7ef0924f4f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x57e7b536f3a0_0 .net "i_uart_rx", 0 0, o0x7ef0924f4f18;  0 drivers
v0x57e7b536f490_0 .net "inst_mem_ack_o", 0 0, v0x57e7b5368000_0;  1 drivers
v0x57e7b536f530_0 .net "inst_mem_adr_i", 9 0, L_0x57e7b539c400;  1 drivers
v0x57e7b536f5d0_0 .net "inst_mem_cyc_i", 0 0, L_0x57e7b539d000;  1 drivers
v0x57e7b536f6a0_0 .net "inst_mem_dat_i", 31 0, L_0x57e7b539c5e0;  1 drivers
v0x57e7b536fb80_0 .net "inst_mem_dat_o", 31 0, L_0x57e7b53af500;  1 drivers
v0x57e7b536fc50_0 .net "inst_mem_stb_i", 0 0, L_0x57e7b539cc60;  1 drivers
v0x57e7b536fd20_0 .net "inst_mem_we_i", 0 0, L_0x57e7b539c8c0;  1 drivers
v0x57e7b536fdf0_0 .net "o_uart_tx", 0 0, v0x57e7b536ab00_0;  1 drivers
o0x7ef0924ed4a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x57e7b536fee0_0 .net "rst", 0 0, o0x7ef0924ed4a8;  0 drivers
v0x57e7b536ff80_0 .net "uart_wb_ack_i", 0 0, L_0x57e7b539ef50;  1 drivers
v0x57e7b5370020_0 .net "uart_wb_adr_o", 31 0, v0x57e7b536bb50_0;  1 drivers
v0x57e7b53700f0_0 .net "uart_wb_cyc_o", 0 0, v0x57e7b536bd00_0;  1 drivers
v0x57e7b53701c0_0 .net "uart_wb_dat_i", 31 0, L_0x57e7b53afff0;  1 drivers
v0x57e7b5370290_0 .net "uart_wb_dat_o", 31 0, v0x57e7b536be80_0;  1 drivers
v0x57e7b5370360_0 .net "uart_wb_stb_o", 0 0, v0x57e7b536bf60_0;  1 drivers
v0x57e7b5370430_0 .net "uart_wb_we_o", 0 0, v0x57e7b536c020_0;  1 drivers
L_0x57e7b539c270 .part v0x57e7b536bb50_0, 0, 10;
L_0x57e7b539c360 .part v0x57e7b535f170_0, 0, 10;
L_0x57e7b539c400 .functor MUXZ 10, L_0x57e7b539c360, L_0x57e7b539c270, L_0x57e7b539c160, C4<>;
L_0x57e7b539c8c0 .functor MUXZ 1, L_0x7ef0924a1190, v0x57e7b536c020_0, L_0x57e7b539c800, C4<>;
L_0x57e7b539cc60 .functor MUXZ 1, L_0x7ef0924a1220, v0x57e7b536bf60_0, L_0x57e7b539cba0, C4<>;
L_0x57e7b539d000 .functor MUXZ 1, L_0x7ef0924a12b0, v0x57e7b536bd00_0, L_0x57e7b539cef0, C4<>;
L_0x57e7b539d490 .part v0x57e7b536bb50_0, 0, 10;
L_0x57e7b539d530 .part L_0x57e7b539b5c0, 0, 10;
L_0x57e7b539d6b0 .functor MUXZ 10, L_0x57e7b539d530, L_0x57e7b539d490, L_0x57e7b539d360, C4<>;
L_0x57e7b539da40 .functor MUXZ 32, L_0x57e7b539b630, v0x57e7b536be80_0, L_0x57e7b539d900, C4<>;
L_0x57e7b539dd70 .functor MUXZ 1, L_0x57e7b539b6a0, v0x57e7b536c020_0, L_0x57e7b539dc20, C4<>;
L_0x57e7b539e890 .functor MUXZ 1, L_0x7ef0924a1418, v0x57e7b536bf60_0, L_0x57e7b539df20, C4<>;
L_0x57e7b539dfe0 .functor MUXZ 1, L_0x7ef0924a14a8, v0x57e7b536bd00_0, L_0x57e7b539eb50, C4<>;
L_0x57e7b539ef50 .functor MUXZ 1, L_0x57e7b539ef50, v0x57e7b5366c60_0, L_0x57e7b539edd0, C4<>;
L_0x57e7b53afe20 .functor MUXZ 32, L_0x7ef0924a16e8, L_0x57e7b53af500, L_0x57e7b53afc90, C4<>;
L_0x57e7b53afff0 .functor MUXZ 32, L_0x57e7b53afe20, L_0x57e7b53afa40, L_0x57e7b53afbd0, C4<>;
S_0x57e7b52f3c80 .scope module, "U_CORE" "core" 3 65, 4 20 0, S_0x57e7b5300730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_read_data_M";
    .port_info 4 /OUTPUT 32 "o_pc_IF";
    .port_info 5 /OUTPUT 1 "o_mem_write_M";
    .port_info 6 /OUTPUT 32 "o_data_addr_M";
    .port_info 7 /OUTPUT 32 "o_write_data_M";
P_0x57e7b52a3c20 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000100000>;
v0x57e7b53649e0_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b5364aa0_0 .net "i_instr_ID", 31 0, L_0x57e7b539d190;  alias, 1 drivers
v0x57e7b5364b60_0 .net "i_pc_src_EX", 0 0, L_0x57e7b5383d30;  1 drivers
v0x57e7b5364c00_0 .net "i_read_data_M", 31 0, L_0x57e7b539ed60;  alias, 1 drivers
v0x57e7b5364cf0_0 .net "o_addr_src_ID", 0 0, L_0x57e7b537d540;  1 drivers
v0x57e7b5364de0_0 .net "o_alu_ctrl_ID", 4 0, L_0x57e7b5383940;  1 drivers
v0x57e7b5364f30_0 .net "o_alu_src_ID", 0 0, L_0x57e7b537a1c0;  1 drivers
v0x57e7b5365060_0 .net "o_branch_EX", 0 0, v0x57e7b51731d0_0;  1 drivers
v0x57e7b5365100_0 .net "o_branch_ID", 0 0, L_0x57e7b5376e60;  1 drivers
v0x57e7b53652c0_0 .net "o_data_addr_M", 31 0, L_0x57e7b539b5c0;  alias, 1 drivers
v0x57e7b5365380_0 .net "o_fence_ID", 0 0, L_0x57e7b537dd30;  1 drivers
v0x57e7b5365420_0 .net "o_funct3", 2 0, L_0x57e7b5384090;  1 drivers
v0x57e7b53654c0_0 .net "o_funct_7_5", 0 0, L_0x57e7b5384130;  1 drivers
v0x57e7b5365560_0 .net "o_imm_src_ID", 2 0, L_0x57e7b537b320;  1 drivers
v0x57e7b5365620_0 .net "o_jump_EX", 0 0, v0x57e7b5173330_0;  1 drivers
v0x57e7b53656c0_0 .net "o_jump_ID", 0 0, L_0x57e7b5376b90;  1 drivers
v0x57e7b53657f0_0 .net "o_mem_write_ID", 0 0, L_0x57e7b5378950;  1 drivers
v0x57e7b5365890_0 .net "o_mem_write_M", 0 0, L_0x57e7b539b6a0;  alias, 1 drivers
v0x57e7b5365930_0 .net "o_op", 4 0, L_0x57e7b5383ff0;  1 drivers
v0x57e7b5365a60_0 .net "o_pc_IF", 31 0, v0x57e7b535f170_0;  alias, 1 drivers
v0x57e7b5365bb0_0 .net "o_reg_write_ID", 0 0, L_0x57e7b5378070;  1 drivers
v0x57e7b5365ce0_0 .net "o_result_src_ID", 1 0, L_0x57e7b5378ae0;  1 drivers
v0x57e7b5365e30_0 .net "o_write_data_M", 31 0, L_0x57e7b539b630;  alias, 1 drivers
v0x57e7b5365ef0_0 .net "o_zero", 0 0, v0x57e7b535bef0_0;  1 drivers
v0x57e7b5366020_0 .net "rst", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
S_0x57e7b52f4000 .scope module, "U_CONTROL_UNIT" "control_unit" 4 76, 5 23 0, S_0x57e7b52f3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /INPUT 1 "i_branch_EX";
    .port_info 4 /INPUT 1 "i_jump_EX";
    .port_info 5 /INPUT 1 "i_zero";
    .port_info 6 /OUTPUT 1 "i_pc_src_EX";
    .port_info 7 /OUTPUT 1 "o_jump_ID";
    .port_info 8 /OUTPUT 1 "o_branch_ID";
    .port_info 9 /OUTPUT 1 "o_reg_write_ID";
    .port_info 10 /OUTPUT 2 "o_result_src_ID";
    .port_info 11 /OUTPUT 1 "o_mem_write_ID";
    .port_info 12 /OUTPUT 1 "o_alu_src_ID";
    .port_info 13 /OUTPUT 3 "o_imm_src_ID";
    .port_info 14 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 15 /OUTPUT 1 "o_addr_src_ID";
    .port_info 16 /OUTPUT 1 "o_fence_ID";
L_0x57e7b5383c50 .functor AND 1, v0x57e7b535bef0_0, v0x57e7b51731d0_0, C4<1>, C4<1>;
L_0x57e7b5383cc0 .functor OR 1, L_0x57e7b5383c50, v0x57e7b5173330_0, C4<0>, C4<0>;
v0x57e7b52cc1e0_0 .net *"_ivl_1", 0 0, L_0x57e7b5383c50;  1 drivers
v0x57e7b52cc2c0_0 .net *"_ivl_3", 0 0, L_0x57e7b5383cc0;  1 drivers
L_0x7ef0924a0fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c93c0_0 .net/2u *"_ivl_4", 0 0, L_0x7ef0924a0fe0;  1 drivers
L_0x7ef0924a1028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c94b0_0 .net/2u *"_ivl_6", 0 0, L_0x7ef0924a1028;  1 drivers
v0x57e7b52c65a0_0 .net "alu_op", 1 0, L_0x57e7b537d120;  1 drivers
v0x57e7b52c66b0_0 .net "i_branch_EX", 0 0, v0x57e7b51731d0_0;  alias, 1 drivers
v0x57e7b52c3780_0 .net "i_funct_3", 2 0, L_0x57e7b5384090;  alias, 1 drivers
v0x57e7b52c3890_0 .net "i_funct_7_5", 0 0, L_0x57e7b5384130;  alias, 1 drivers
v0x57e7b52c0960_0 .net "i_jump_EX", 0 0, v0x57e7b5173330_0;  alias, 1 drivers
v0x57e7b52c0a20_0 .net "i_op", 4 0, L_0x57e7b5383ff0;  alias, 1 drivers
v0x57e7b52c0ae0_0 .net "i_pc_src_EX", 0 0, L_0x57e7b5383d30;  alias, 1 drivers
v0x57e7b52bdb40_0 .net "i_zero", 0 0, v0x57e7b535bef0_0;  alias, 1 drivers
v0x57e7b52bdc00_0 .net "o_addr_src_ID", 0 0, L_0x57e7b537d540;  alias, 1 drivers
v0x57e7b52bdca0_0 .net "o_alu_ctrl_ID", 4 0, L_0x57e7b5383940;  alias, 1 drivers
v0x57e7b52bad20_0 .net "o_alu_src_ID", 0 0, L_0x57e7b537a1c0;  alias, 1 drivers
v0x57e7b52badc0_0 .net "o_branch_ID", 0 0, L_0x57e7b5376e60;  alias, 1 drivers
v0x57e7b52bae60_0 .net "o_fence_ID", 0 0, L_0x57e7b537dd30;  alias, 1 drivers
v0x57e7b52b7f00_0 .net "o_imm_src_ID", 2 0, L_0x57e7b537b320;  alias, 1 drivers
v0x57e7b52b7fd0_0 .net "o_jump_ID", 0 0, L_0x57e7b5376b90;  alias, 1 drivers
v0x57e7b52b50e0_0 .net "o_mem_write_ID", 0 0, L_0x57e7b5378950;  alias, 1 drivers
v0x57e7b52b51b0_0 .net "o_reg_write_ID", 0 0, L_0x57e7b5378070;  alias, 1 drivers
v0x57e7b52b22c0_0 .net "o_result_src_ID", 1 0, L_0x57e7b5378ae0;  alias, 1 drivers
L_0x57e7b5383d30 .functor MUXZ 1, L_0x7ef0924a1028, L_0x7ef0924a0fe0, L_0x57e7b5383cc0, C4<>;
S_0x57e7b52f6aa0 .scope module, "U_ALU_DECODER" "alu_decoder" 5 92, 6 20 0, S_0x57e7b52f4000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_alu_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 4 /NODIR 0 "";
L_0x57e7b537e2b0 .functor AND 1, L_0x57e7b537e0d0, L_0x57e7b537e1c0, C4<1>, C4<1>;
L_0x57e7b537e5a0 .functor AND 1, L_0x57e7b537e3c0, L_0x57e7b537e4b0, C4<1>, C4<1>;
L_0x57e7b537e890 .functor AND 1, L_0x57e7b537e6b0, L_0x57e7b537e7a0, C4<1>, C4<1>;
L_0x57e7b537ebd0 .functor AND 1, L_0x57e7b537e9a0, L_0x57e7b537eae0, C4<1>, C4<1>;
L_0x57e7b537ef00 .functor AND 1, L_0x57e7b537ed10, L_0x57e7b537ee60, C4<1>, C4<1>;
L_0x7ef0924a06e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x57e7b537efc0 .functor XNOR 1, L_0x57e7b5384130, L_0x7ef0924a06e0, C4<0>, C4<0>;
L_0x57e7b537f080 .functor AND 1, L_0x57e7b537ef00, L_0x57e7b537efc0, C4<1>, C4<1>;
L_0x57e7b537f3e0 .functor AND 1, L_0x57e7b537f190, L_0x57e7b537f2f0, C4<1>, C4<1>;
L_0x57e7b537f280 .functor AND 1, L_0x57e7b537f540, L_0x57e7b537f6b0, C4<1>, C4<1>;
L_0x57e7b537fb70 .functor AND 1, L_0x57e7b537f8a0, L_0x57e7b537fa50, C4<1>, C4<1>;
L_0x7ef0924a09b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b537fce0 .functor XNOR 1, L_0x57e7b5384130, L_0x7ef0924a09b0, C4<0>, C4<0>;
L_0x57e7b537fd50 .functor AND 1, L_0x57e7b537fb70, L_0x57e7b537fce0, C4<1>, C4<1>;
L_0x57e7b53801b0 .functor AND 1, L_0x57e7b537fed0, L_0x57e7b5380090, C4<1>, C4<1>;
L_0x57e7b5380510 .functor AND 1, L_0x57e7b53802c0, L_0x57e7b537fff0, C4<1>, C4<1>;
L_0x57e7b537fe60 .functor AND 1, L_0x57e7b53806a0, L_0x57e7b5380880, C4<1>, C4<1>;
L_0x57e7b5380d50 .functor AND 1, L_0x57e7b5380a40, L_0x57e7b5380c30, C4<1>, C4<1>;
L_0x57e7b5381210 .functor AND 1, L_0x57e7b5380ef0, L_0x57e7b53810f0, C4<1>, C4<1>;
L_0x57e7b5381650 .functor AND 1, L_0x57e7b5381320, L_0x57e7b5381530, C4<1>, C4<1>;
L_0x7ef0924a0260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57e7b519f3d0_0 .net/2u *"_ivl_0", 1 0, L_0x7ef0924a0260;  1 drivers
L_0x7ef0924a0338 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x57e7b519cf60_0 .net/2u *"_ivl_10", 2 0, L_0x7ef0924a0338;  1 drivers
L_0x7ef0924a0968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x57e7b51a7020_0 .net/2u *"_ivl_100", 2 0, L_0x7ef0924a0968;  1 drivers
v0x57e7b51a6db0_0 .net *"_ivl_102", 0 0, L_0x57e7b537fa50;  1 drivers
v0x57e7b51ae620_0 .net *"_ivl_104", 0 0, L_0x57e7b537fb70;  1 drivers
v0x57e7b51ae950_0 .net/2u *"_ivl_106", 0 0, L_0x7ef0924a09b0;  1 drivers
v0x57e7b52c3ea0_0 .net *"_ivl_108", 0 0, L_0x57e7b537fce0;  1 drivers
v0x57e7b52c2fe0_0 .net *"_ivl_110", 0 0, L_0x57e7b537fd50;  1 drivers
L_0x7ef0924a09f8 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c1060_0 .net/2u *"_ivl_112", 4 0, L_0x7ef0924a09f8;  1 drivers
L_0x7ef0924a0a40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c01c0_0 .net/2u *"_ivl_114", 1 0, L_0x7ef0924a0a40;  1 drivers
v0x57e7b52be240_0 .net *"_ivl_116", 0 0, L_0x57e7b537fed0;  1 drivers
L_0x7ef0924a0a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52be300_0 .net/2u *"_ivl_118", 2 0, L_0x7ef0924a0a88;  1 drivers
v0x57e7b52bd3a0_0 .net *"_ivl_12", 0 0, L_0x57e7b537e1c0;  1 drivers
v0x57e7b52bd460_0 .net *"_ivl_120", 0 0, L_0x57e7b5380090;  1 drivers
v0x57e7b52bb420_0 .net *"_ivl_122", 0 0, L_0x57e7b53801b0;  1 drivers
L_0x7ef0924a0ad0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x57e7b52bb4e0_0 .net/2u *"_ivl_124", 4 0, L_0x7ef0924a0ad0;  1 drivers
L_0x7ef0924a0b18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ba580_0 .net/2u *"_ivl_126", 1 0, L_0x7ef0924a0b18;  1 drivers
v0x57e7b52b8600_0 .net *"_ivl_128", 0 0, L_0x57e7b53802c0;  1 drivers
L_0x7ef0924a0b60 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b86c0_0 .net/2u *"_ivl_130", 2 0, L_0x7ef0924a0b60;  1 drivers
v0x57e7b52b7760_0 .net *"_ivl_132", 0 0, L_0x57e7b537fff0;  1 drivers
v0x57e7b52b7820_0 .net *"_ivl_134", 0 0, L_0x57e7b5380510;  1 drivers
L_0x7ef0924a0ba8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b57e0_0 .net/2u *"_ivl_136", 4 0, L_0x7ef0924a0ba8;  1 drivers
L_0x7ef0924a0bf0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b4940_0 .net/2u *"_ivl_138", 1 0, L_0x7ef0924a0bf0;  1 drivers
v0x57e7b52b29c0_0 .net *"_ivl_14", 0 0, L_0x57e7b537e2b0;  1 drivers
v0x57e7b52b1b20_0 .net *"_ivl_140", 0 0, L_0x57e7b53806a0;  1 drivers
L_0x7ef0924a0c38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b1be0_0 .net/2u *"_ivl_142", 2 0, L_0x7ef0924a0c38;  1 drivers
v0x57e7b52afba0_0 .net *"_ivl_144", 0 0, L_0x57e7b5380880;  1 drivers
v0x57e7b52afc60_0 .net *"_ivl_146", 0 0, L_0x57e7b537fe60;  1 drivers
L_0x7ef0924a0c80 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52aed00_0 .net/2u *"_ivl_148", 4 0, L_0x7ef0924a0c80;  1 drivers
L_0x7ef0924a0cc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52acd80_0 .net/2u *"_ivl_150", 1 0, L_0x7ef0924a0cc8;  1 drivers
v0x57e7b52abee0_0 .net *"_ivl_152", 0 0, L_0x57e7b5380a40;  1 drivers
L_0x7ef0924a0d10 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x57e7b52abfa0_0 .net/2u *"_ivl_154", 2 0, L_0x7ef0924a0d10;  1 drivers
v0x57e7b52a9f60_0 .net *"_ivl_156", 0 0, L_0x57e7b5380c30;  1 drivers
v0x57e7b52aa020_0 .net *"_ivl_158", 0 0, L_0x57e7b5380d50;  1 drivers
L_0x7ef0924a0380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a90c0_0 .net/2u *"_ivl_16", 4 0, L_0x7ef0924a0380;  1 drivers
L_0x7ef0924a0d58 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a7140_0 .net/2u *"_ivl_160", 4 0, L_0x7ef0924a0d58;  1 drivers
L_0x7ef0924a0da0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a62a0_0 .net/2u *"_ivl_162", 1 0, L_0x7ef0924a0da0;  1 drivers
v0x57e7b52a4320_0 .net *"_ivl_164", 0 0, L_0x57e7b5380ef0;  1 drivers
L_0x7ef0924a0de8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a43e0_0 .net/2u *"_ivl_166", 2 0, L_0x7ef0924a0de8;  1 drivers
v0x57e7b52a3480_0 .net *"_ivl_168", 0 0, L_0x57e7b53810f0;  1 drivers
v0x57e7b52a3540_0 .net *"_ivl_170", 0 0, L_0x57e7b5381210;  1 drivers
L_0x7ef0924a0e30 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a1500_0 .net/2u *"_ivl_172", 4 0, L_0x7ef0924a0e30;  1 drivers
L_0x7ef0924a0e78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a08a0_0 .net/2u *"_ivl_174", 1 0, L_0x7ef0924a0e78;  1 drivers
v0x57e7b52a04f0_0 .net *"_ivl_176", 0 0, L_0x57e7b5381320;  1 drivers
L_0x7ef0924a0ec0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a05b0_0 .net/2u *"_ivl_178", 2 0, L_0x7ef0924a0ec0;  1 drivers
L_0x7ef0924a03c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b529e8f0_0 .net/2u *"_ivl_18", 1 0, L_0x7ef0924a03c8;  1 drivers
v0x57e7b5299d60_0 .net *"_ivl_180", 0 0, L_0x57e7b5381530;  1 drivers
v0x57e7b5299e20_0 .net *"_ivl_182", 0 0, L_0x57e7b5381650;  1 drivers
L_0x7ef0924a0f08 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x57e7b5299410_0 .net/2u *"_ivl_184", 4 0, L_0x7ef0924a0f08;  1 drivers
L_0x7ef0924a0f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x57e7b529a5e0_0 .net/2u *"_ivl_186", 1 0, L_0x7ef0924a0f50;  1 drivers
v0x57e7b529a1a0_0 .net *"_ivl_188", 0 0, L_0x57e7b5381800;  1 drivers
L_0x7ef0924a0f98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x57e7b529a260_0 .net/2u *"_ivl_190", 4 0, L_0x7ef0924a0f98;  1 drivers
o0x7ef0924e89d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x57e7b52972a0_0 name=_ivl_192
v0x57e7b5305380_0 .net *"_ivl_194", 4 0, L_0x57e7b5381a20;  1 drivers
v0x57e7b52da680_0 .net *"_ivl_196", 4 0, L_0x57e7b5381b90;  1 drivers
v0x57e7b52f0e60_0 .net *"_ivl_198", 4 0, L_0x57e7b5381e30;  1 drivers
v0x57e7b52f0f40_0 .net *"_ivl_2", 0 0, L_0x57e7b537e030;  1 drivers
v0x57e7b52ee3c0_0 .net *"_ivl_20", 0 0, L_0x57e7b537e3c0;  1 drivers
v0x57e7b52ee480_0 .net *"_ivl_200", 4 0, L_0x57e7b5381fc0;  1 drivers
v0x57e7b52ee040_0 .net *"_ivl_202", 4 0, L_0x57e7b5382270;  1 drivers
v0x57e7b52ee120_0 .net *"_ivl_204", 4 0, L_0x57e7b5382400;  1 drivers
v0x57e7b52eb5a0_0 .net *"_ivl_206", 4 0, L_0x57e7b53825d0;  1 drivers
v0x57e7b52eb680_0 .net *"_ivl_208", 4 0, L_0x57e7b5382760;  1 drivers
v0x57e7b52eb220_0 .net *"_ivl_210", 4 0, L_0x57e7b5382a30;  1 drivers
v0x57e7b52eb300_0 .net *"_ivl_212", 4 0, L_0x57e7b5382bc0;  1 drivers
v0x57e7b5109770_0 .net *"_ivl_214", 4 0, L_0x57e7b5382ea0;  1 drivers
v0x57e7b52e8780_0 .net *"_ivl_216", 4 0, L_0x57e7b5383030;  1 drivers
v0x57e7b52e8860_0 .net *"_ivl_218", 4 0, L_0x57e7b5383320;  1 drivers
L_0x7ef0924a0410 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e8400_0 .net/2u *"_ivl_22", 2 0, L_0x7ef0924a0410;  1 drivers
v0x57e7b52e84e0_0 .net *"_ivl_220", 4 0, L_0x57e7b53834b0;  1 drivers
v0x57e7b52e5960_0 .net *"_ivl_222", 4 0, L_0x57e7b53837b0;  1 drivers
v0x57e7b52e5a40_0 .net *"_ivl_24", 0 0, L_0x57e7b537e4b0;  1 drivers
v0x57e7b52e55e0_0 .net *"_ivl_26", 0 0, L_0x57e7b537e5a0;  1 drivers
L_0x7ef0924a0458 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e56a0_0 .net/2u *"_ivl_28", 4 0, L_0x7ef0924a0458;  1 drivers
L_0x7ef0924a04a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e2b40_0 .net/2u *"_ivl_30", 1 0, L_0x7ef0924a04a0;  1 drivers
v0x57e7b52e2c20_0 .net *"_ivl_32", 0 0, L_0x57e7b537e6b0;  1 drivers
L_0x7ef0924a04e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e27c0_0 .net/2u *"_ivl_34", 2 0, L_0x7ef0924a04e8;  1 drivers
v0x57e7b52e28a0_0 .net *"_ivl_36", 0 0, L_0x57e7b537e7a0;  1 drivers
v0x57e7b52dfd20_0 .net *"_ivl_38", 0 0, L_0x57e7b537e890;  1 drivers
L_0x7ef0924a02a8 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x57e7b52dfde0_0 .net/2u *"_ivl_4", 4 0, L_0x7ef0924a02a8;  1 drivers
L_0x7ef0924a0530 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x57e7b52df9a0_0 .net/2u *"_ivl_40", 4 0, L_0x7ef0924a0530;  1 drivers
L_0x7ef0924a0578 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52dfa80_0 .net/2u *"_ivl_42", 1 0, L_0x7ef0924a0578;  1 drivers
v0x57e7b52dcf00_0 .net *"_ivl_44", 0 0, L_0x57e7b537e9a0;  1 drivers
L_0x7ef0924a05c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x57e7b52dcfa0_0 .net/2u *"_ivl_46", 2 0, L_0x7ef0924a05c0;  1 drivers
v0x57e7b52dcb80_0 .net *"_ivl_48", 0 0, L_0x57e7b537eae0;  1 drivers
v0x57e7b52dcc40_0 .net *"_ivl_50", 0 0, L_0x57e7b537ebd0;  1 drivers
L_0x7ef0924a0608 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52da0e0_0 .net/2u *"_ivl_52", 4 0, L_0x7ef0924a0608;  1 drivers
L_0x7ef0924a0650 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52da1c0_0 .net/2u *"_ivl_54", 1 0, L_0x7ef0924a0650;  1 drivers
v0x57e7b52d9d60_0 .net *"_ivl_56", 0 0, L_0x57e7b537ed10;  1 drivers
L_0x7ef0924a0698 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52d9e00_0 .net/2u *"_ivl_58", 2 0, L_0x7ef0924a0698;  1 drivers
L_0x7ef0924a02f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52d72c0_0 .net/2u *"_ivl_6", 1 0, L_0x7ef0924a02f0;  1 drivers
v0x57e7b52d73a0_0 .net *"_ivl_60", 0 0, L_0x57e7b537ee60;  1 drivers
v0x57e7b52d6f40_0 .net *"_ivl_62", 0 0, L_0x57e7b537ef00;  1 drivers
v0x57e7b52d7020_0 .net/2u *"_ivl_64", 0 0, L_0x7ef0924a06e0;  1 drivers
v0x57e7b52d44a0_0 .net *"_ivl_66", 0 0, L_0x57e7b537efc0;  1 drivers
v0x57e7b52d4540_0 .net *"_ivl_68", 0 0, L_0x57e7b537f080;  1 drivers
L_0x7ef0924a0728 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x57e7b52d4120_0 .net/2u *"_ivl_70", 4 0, L_0x7ef0924a0728;  1 drivers
L_0x7ef0924a0770 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52d4200_0 .net/2u *"_ivl_72", 1 0, L_0x7ef0924a0770;  1 drivers
v0x57e7b52d1680_0 .net *"_ivl_74", 0 0, L_0x57e7b537f190;  1 drivers
L_0x7ef0924a07b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x57e7b52d1740_0 .net/2u *"_ivl_76", 2 0, L_0x7ef0924a07b8;  1 drivers
v0x57e7b52d1300_0 .net *"_ivl_78", 0 0, L_0x57e7b537f2f0;  1 drivers
v0x57e7b52d13a0_0 .net *"_ivl_8", 0 0, L_0x57e7b537e0d0;  1 drivers
v0x57e7b52ce860_0 .net *"_ivl_80", 0 0, L_0x57e7b537f3e0;  1 drivers
L_0x7ef0924a0800 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ce940_0 .net/2u *"_ivl_82", 4 0, L_0x7ef0924a0800;  1 drivers
L_0x7ef0924a0848 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ce4e0_0 .net/2u *"_ivl_84", 1 0, L_0x7ef0924a0848;  1 drivers
v0x57e7b52ce5c0_0 .net *"_ivl_86", 0 0, L_0x57e7b537f540;  1 drivers
L_0x7ef0924a0890 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x57e7b52cb6c0_0 .net/2u *"_ivl_88", 2 0, L_0x7ef0924a0890;  1 drivers
v0x57e7b52cb7a0_0 .net *"_ivl_90", 0 0, L_0x57e7b537f6b0;  1 drivers
v0x57e7b52c88a0_0 .net *"_ivl_92", 0 0, L_0x57e7b537f280;  1 drivers
L_0x7ef0924a08d8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c8960_0 .net/2u *"_ivl_94", 4 0, L_0x7ef0924a08d8;  1 drivers
L_0x7ef0924a0920 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c5a80_0 .net/2u *"_ivl_96", 1 0, L_0x7ef0924a0920;  1 drivers
v0x57e7b52c5b60_0 .net *"_ivl_98", 0 0, L_0x57e7b537f8a0;  1 drivers
v0x57e7b52c2c60_0 .net "i_alu_op", 1 0, L_0x57e7b537d120;  alias, 1 drivers
v0x57e7b52c2d40_0 .net "i_funct_3", 2 0, L_0x57e7b5384090;  alias, 1 drivers
v0x57e7b52bfe40_0 .net "i_funct_7_5", 0 0, L_0x57e7b5384130;  alias, 1 drivers
v0x57e7b52bff00_0 .net "o_alu_ctrl_ID", 4 0, L_0x57e7b5383940;  alias, 1 drivers
L_0x57e7b537e030 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0260;
L_0x57e7b537e0d0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a02f0;
L_0x57e7b537e1c0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0338;
L_0x57e7b537e3c0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a03c8;
L_0x57e7b537e4b0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0410;
L_0x57e7b537e6b0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a04a0;
L_0x57e7b537e7a0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a04e8;
L_0x57e7b537e9a0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0578;
L_0x57e7b537eae0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a05c0;
L_0x57e7b537ed10 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0650;
L_0x57e7b537ee60 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0698;
L_0x57e7b537f190 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0770;
L_0x57e7b537f2f0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a07b8;
L_0x57e7b537f540 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0848;
L_0x57e7b537f6b0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0890;
L_0x57e7b537f8a0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0920;
L_0x57e7b537fa50 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0968;
L_0x57e7b537fed0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0a40;
L_0x57e7b5380090 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0a88;
L_0x57e7b53802c0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0b18;
L_0x57e7b537fff0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0b60;
L_0x57e7b53806a0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0bf0;
L_0x57e7b5380880 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0c38;
L_0x57e7b5380a40 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0cc8;
L_0x57e7b5380c30 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0d10;
L_0x57e7b5380ef0 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0da0;
L_0x57e7b53810f0 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0de8;
L_0x57e7b5381320 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0e78;
L_0x57e7b5381530 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef0924a0ec0;
L_0x57e7b5381800 .cmp/eq 2, L_0x57e7b537d120, L_0x7ef0924a0f50;
L_0x57e7b5381a20 .functor MUXZ 5, o0x7ef0924e89d8, L_0x7ef0924a0f98, L_0x57e7b5381800, C4<>;
L_0x57e7b5381b90 .functor MUXZ 5, L_0x57e7b5381a20, L_0x7ef0924a0f08, L_0x57e7b5381650, C4<>;
L_0x57e7b5381e30 .functor MUXZ 5, L_0x57e7b5381b90, L_0x7ef0924a0e30, L_0x57e7b5381210, C4<>;
L_0x57e7b5381fc0 .functor MUXZ 5, L_0x57e7b5381e30, L_0x7ef0924a0d58, L_0x57e7b5380d50, C4<>;
L_0x57e7b5382270 .functor MUXZ 5, L_0x57e7b5381fc0, L_0x7ef0924a0c80, L_0x57e7b537fe60, C4<>;
L_0x57e7b5382400 .functor MUXZ 5, L_0x57e7b5382270, L_0x7ef0924a0ba8, L_0x57e7b5380510, C4<>;
L_0x57e7b53825d0 .functor MUXZ 5, L_0x57e7b5382400, L_0x7ef0924a0ad0, L_0x57e7b53801b0, C4<>;
L_0x57e7b5382760 .functor MUXZ 5, L_0x57e7b53825d0, L_0x7ef0924a09f8, L_0x57e7b537fd50, C4<>;
L_0x57e7b5382a30 .functor MUXZ 5, L_0x57e7b5382760, L_0x7ef0924a08d8, L_0x57e7b537f280, C4<>;
L_0x57e7b5382bc0 .functor MUXZ 5, L_0x57e7b5382a30, L_0x7ef0924a0800, L_0x57e7b537f3e0, C4<>;
L_0x57e7b5382ea0 .functor MUXZ 5, L_0x57e7b5382bc0, L_0x7ef0924a0728, L_0x57e7b537f080, C4<>;
L_0x57e7b5383030 .functor MUXZ 5, L_0x57e7b5382ea0, L_0x7ef0924a0608, L_0x57e7b537ebd0, C4<>;
L_0x57e7b5383320 .functor MUXZ 5, L_0x57e7b5383030, L_0x7ef0924a0530, L_0x57e7b537e890, C4<>;
L_0x57e7b53834b0 .functor MUXZ 5, L_0x57e7b5383320, L_0x7ef0924a0458, L_0x57e7b537e5a0, C4<>;
L_0x57e7b53837b0 .functor MUXZ 5, L_0x57e7b53834b0, L_0x7ef0924a0380, L_0x57e7b537e2b0, C4<>;
L_0x57e7b5383940 .functor MUXZ 5, L_0x57e7b53837b0, L_0x7ef0924a02a8, L_0x57e7b537e030, C4<>;
S_0x57e7b52f6e20 .scope module, "U_OP_DECODER" "op_decoder" 5 72, 7 21 0, S_0x57e7b52f4000;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 1 "o_jump_ID";
    .port_info 4 /OUTPUT 1 "o_branch_ID";
    .port_info 5 /OUTPUT 1 "o_reg_write_ID";
    .port_info 6 /OUTPUT 2 "o_result_src_ID";
    .port_info 7 /OUTPUT 1 "o_mem_write_ID";
    .port_info 8 /OUTPUT 1 "o_alu_src_ID";
    .port_info 9 /OUTPUT 3 "o_imm_src_ID";
    .port_info 10 /OUTPUT 2 "o_alu_op";
    .port_info 11 /OUTPUT 1 "o_addr_src_ID";
    .port_info 12 /OUTPUT 1 "o_fence_ID";
L_0x57e7b51b1580 .functor OR 1, L_0x57e7b5377020, L_0x57e7b5377110, C4<0>, C4<0>;
L_0x57e7b5333290 .functor OR 1, L_0x57e7b51b1580, L_0x57e7b53773f0, C4<0>, C4<0>;
L_0x57e7b5377670 .functor OR 1, L_0x57e7b5333290, L_0x57e7b5377530, C4<0>, C4<0>;
L_0x57e7b5377870 .functor OR 1, L_0x57e7b5377670, L_0x57e7b5377780, C4<0>, C4<0>;
L_0x57e7b5377b00 .functor OR 1, L_0x57e7b5377870, L_0x57e7b53779b0, C4<0>, C4<0>;
L_0x57e7b5377cb0 .functor OR 1, L_0x57e7b5377b00, L_0x57e7b5377bc0, C4<0>, C4<0>;
L_0x57e7b5377f60 .functor OR 1, L_0x57e7b5377cb0, L_0x57e7b5377e00, C4<0>, C4<0>;
L_0x57e7b5377ef0 .functor OR 1, L_0x57e7b5378f00, L_0x57e7b53790b0, C4<0>, C4<0>;
L_0x57e7b5379450 .functor OR 1, L_0x57e7b5377ef0, L_0x57e7b5379290, C4<0>, C4<0>;
L_0x57e7b5379650 .functor OR 1, L_0x57e7b5379450, L_0x57e7b5379560, C4<0>, C4<0>;
L_0x57e7b5379940 .functor OR 1, L_0x57e7b5379650, L_0x57e7b53797c0, C4<0>, C4<0>;
L_0x57e7b5379b40 .functor OR 1, L_0x57e7b5379940, L_0x57e7b5379a50, C4<0>, C4<0>;
L_0x57e7b537a0b0 .functor OR 1, L_0x57e7b5379b40, L_0x57e7b5379ed0, C4<0>, C4<0>;
L_0x57e7b537bdf0 .functor AND 1, L_0x57e7b537b6f0, L_0x57e7b537bba0, C4<1>, C4<1>;
L_0x7ef09249feb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x57e7b5379c50 .functor XNOR 1, L_0x57e7b5384130, L_0x7ef09249feb8, C4<0>, C4<0>;
L_0x57e7b537c0c0 .functor AND 1, L_0x57e7b537bf80, L_0x57e7b5379c50, C4<1>, C4<1>;
L_0x57e7b537c4c0 .functor AND 1, L_0x57e7b537c0c0, L_0x57e7b537c260, C4<1>, C4<1>;
L_0x57e7b537c930 .functor AND 1, L_0x57e7b537c5d0, L_0x57e7b537c6c0, C4<1>, C4<1>;
L_0x7ef09249f018 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ba200_0 .net/2u *"_ivl_0", 4 0, L_0x7ef09249f018;  1 drivers
L_0x7ef09249f0f0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ba2e0_0 .net/2u *"_ivl_10", 4 0, L_0x7ef09249f0f0;  1 drivers
v0x57e7b52b73e0_0 .net *"_ivl_100", 0 0, L_0x57e7b5378c70;  1 drivers
L_0x7ef09249f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b7480_0 .net/2u *"_ivl_102", 0 0, L_0x7ef09249f6d8;  1 drivers
L_0x7ef09249f720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b45c0_0 .net/2u *"_ivl_104", 0 0, L_0x7ef09249f720;  1 drivers
L_0x7ef09249f768 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b46a0_0 .net/2u *"_ivl_108", 4 0, L_0x7ef09249f768;  1 drivers
v0x57e7b52b17a0_0 .net *"_ivl_110", 0 0, L_0x57e7b5378f00;  1 drivers
L_0x7ef09249f7b0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b1860_0 .net/2u *"_ivl_112", 4 0, L_0x7ef09249f7b0;  1 drivers
v0x57e7b52ae980_0 .net *"_ivl_114", 0 0, L_0x57e7b53790b0;  1 drivers
v0x57e7b52aea40_0 .net *"_ivl_116", 0 0, L_0x57e7b5377ef0;  1 drivers
L_0x7ef09249f7f8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x57e7b52abb60_0 .net/2u *"_ivl_118", 4 0, L_0x7ef09249f7f8;  1 drivers
v0x57e7b52abc40_0 .net *"_ivl_12", 0 0, L_0x57e7b5376d20;  1 drivers
v0x57e7b52a8d40_0 .net *"_ivl_120", 0 0, L_0x57e7b5379290;  1 drivers
v0x57e7b52a8e00_0 .net *"_ivl_122", 0 0, L_0x57e7b5379450;  1 drivers
L_0x7ef09249f840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a5f20_0 .net/2u *"_ivl_124", 4 0, L_0x7ef09249f840;  1 drivers
v0x57e7b52a6000_0 .net *"_ivl_126", 0 0, L_0x57e7b5379560;  1 drivers
v0x57e7b52a3120_0 .net *"_ivl_128", 0 0, L_0x57e7b5379650;  1 drivers
L_0x7ef09249f888 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x57e7b5305090_0 .net/2u *"_ivl_130", 4 0, L_0x7ef09249f888;  1 drivers
v0x57e7b5305170_0 .net *"_ivl_132", 0 0, L_0x57e7b53797c0;  1 drivers
v0x57e7b5304ce0_0 .net *"_ivl_134", 0 0, L_0x57e7b5379940;  1 drivers
L_0x7ef09249f8d0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x57e7b5304dc0_0 .net/2u *"_ivl_136", 4 0, L_0x7ef09249f8d0;  1 drivers
v0x57e7b5304960_0 .net *"_ivl_138", 0 0, L_0x57e7b5379a50;  1 drivers
L_0x7ef09249f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b5304a20_0 .net/2u *"_ivl_14", 0 0, L_0x7ef09249f138;  1 drivers
v0x57e7b5315100_0 .net *"_ivl_140", 0 0, L_0x57e7b5379b40;  1 drivers
L_0x7ef09249f918 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x57e7b53151e0_0 .net/2u *"_ivl_142", 4 0, L_0x7ef09249f918;  1 drivers
v0x57e7b5317ca0_0 .net *"_ivl_144", 0 0, L_0x57e7b5379ed0;  1 drivers
v0x57e7b5317d60_0 .net *"_ivl_146", 0 0, L_0x57e7b537a0b0;  1 drivers
L_0x7ef09249f960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b52f62b0_0 .net/2u *"_ivl_148", 0 0, L_0x7ef09249f960;  1 drivers
L_0x7ef09249f9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b52f6390_0 .net/2u *"_ivl_150", 0 0, L_0x7ef09249f9a8;  1 drivers
L_0x7ef09249f9f0 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52f34b0_0 .net/2u *"_ivl_154", 4 0, L_0x7ef09249f9f0;  1 drivers
v0x57e7b52f0650_0 .net *"_ivl_156", 0 0, L_0x57e7b537a350;  1 drivers
L_0x7ef09249fa38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52f0710_0 .net/2u *"_ivl_158", 2 0, L_0x7ef09249fa38;  1 drivers
L_0x7ef09249f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ed830_0 .net/2u *"_ivl_16", 0 0, L_0x7ef09249f180;  1 drivers
L_0x7ef09249fa80 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ed910_0 .net/2u *"_ivl_160", 4 0, L_0x7ef09249fa80;  1 drivers
v0x57e7b52eaa10_0 .net *"_ivl_162", 0 0, L_0x57e7b537a540;  1 drivers
L_0x7ef09249fac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52eaad0_0 .net/2u *"_ivl_164", 2 0, L_0x7ef09249fac8;  1 drivers
L_0x7ef09249fb10 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e7bf0_0 .net/2u *"_ivl_166", 4 0, L_0x7ef09249fb10;  1 drivers
v0x57e7b52e7cd0_0 .net *"_ivl_168", 0 0, L_0x57e7b537a630;  1 drivers
L_0x7ef09249fb58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e4dd0_0 .net/2u *"_ivl_170", 2 0, L_0x7ef09249fb58;  1 drivers
L_0x7ef09249fba0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e4eb0_0 .net/2u *"_ivl_172", 4 0, L_0x7ef09249fba0;  1 drivers
v0x57e7b52e1fb0_0 .net *"_ivl_174", 0 0, L_0x57e7b537a830;  1 drivers
L_0x7ef09249fbe8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e2070_0 .net/2u *"_ivl_176", 2 0, L_0x7ef09249fbe8;  1 drivers
L_0x7ef09249fc30 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52df190_0 .net/2u *"_ivl_178", 4 0, L_0x7ef09249fc30;  1 drivers
v0x57e7b52df270_0 .net *"_ivl_180", 0 0, L_0x57e7b537a920;  1 drivers
L_0x7ef09249fc78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x57e7b52dc370_0 .net/2u *"_ivl_182", 2 0, L_0x7ef09249fc78;  1 drivers
L_0x7ef09249fcc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52dc450_0 .net/2u *"_ivl_184", 2 0, L_0x7ef09249fcc0;  1 drivers
v0x57e7b52d9550_0 .net *"_ivl_186", 2 0, L_0x57e7b537ab30;  1 drivers
v0x57e7b52d9610_0 .net *"_ivl_188", 2 0, L_0x57e7b537acf0;  1 drivers
v0x57e7b52d6730_0 .net *"_ivl_190", 2 0, L_0x57e7b537aec0;  1 drivers
v0x57e7b52d6810_0 .net *"_ivl_192", 2 0, L_0x57e7b537b050;  1 drivers
L_0x7ef09249fd08 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52d3930_0 .net/2u *"_ivl_196", 4 0, L_0x7ef09249fd08;  1 drivers
v0x57e7b52d3a10_0 .net *"_ivl_198", 0 0, L_0x57e7b537b4b0;  1 drivers
v0x57e7b52d0b10_0 .net *"_ivl_2", 0 0, L_0x57e7b5376a60;  1 drivers
L_0x7ef09249f1c8 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52d0bd0_0 .net/2u *"_ivl_20", 4 0, L_0x7ef09249f1c8;  1 drivers
L_0x7ef09249fd50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52cdcf0_0 .net/2u *"_ivl_200", 1 0, L_0x7ef09249fd50;  1 drivers
L_0x7ef09249fd98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52cddd0_0 .net/2u *"_ivl_202", 4 0, L_0x7ef09249fd98;  1 drivers
v0x57e7b52caef0_0 .net *"_ivl_204", 0 0, L_0x57e7b537b6f0;  1 drivers
L_0x7ef09249fde0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52cafb0_0 .net/2u *"_ivl_206", 2 0, L_0x7ef09249fde0;  1 drivers
v0x57e7b52c80d0_0 .net *"_ivl_208", 0 0, L_0x57e7b537bba0;  1 drivers
v0x57e7b52c8190_0 .net *"_ivl_210", 0 0, L_0x57e7b537bdf0;  1 drivers
L_0x7ef09249fe28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c52b0_0 .net/2u *"_ivl_212", 1 0, L_0x7ef09249fe28;  1 drivers
L_0x7ef09249fe70 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52c2450_0 .net/2u *"_ivl_214", 4 0, L_0x7ef09249fe70;  1 drivers
v0x57e7b52c2530_0 .net *"_ivl_216", 0 0, L_0x57e7b537bf80;  1 drivers
v0x57e7b52bf630_0 .net/2u *"_ivl_218", 0 0, L_0x7ef09249feb8;  1 drivers
v0x57e7b52bf710_0 .net *"_ivl_22", 0 0, L_0x57e7b5377020;  1 drivers
v0x57e7b510ee70_0 .net *"_ivl_220", 0 0, L_0x57e7b5379c50;  1 drivers
v0x57e7b52bc810_0 .net *"_ivl_222", 0 0, L_0x57e7b537c0c0;  1 drivers
L_0x7ef09249ff00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52bc8f0_0 .net/2u *"_ivl_224", 2 0, L_0x7ef09249ff00;  1 drivers
v0x57e7b52b99f0_0 .net *"_ivl_226", 0 0, L_0x57e7b537c260;  1 drivers
v0x57e7b52b9ab0_0 .net *"_ivl_228", 0 0, L_0x57e7b537c4c0;  1 drivers
L_0x7ef09249ff48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b6bd0_0 .net/2u *"_ivl_230", 1 0, L_0x7ef09249ff48;  1 drivers
L_0x7ef09249ff90 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b6cb0_0 .net/2u *"_ivl_232", 4 0, L_0x7ef09249ff90;  1 drivers
v0x57e7b52b3db0_0 .net *"_ivl_234", 0 0, L_0x57e7b537c5d0;  1 drivers
L_0x7ef09249ffd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b3e50_0 .net/2u *"_ivl_236", 2 0, L_0x7ef09249ffd8;  1 drivers
v0x57e7b52b0f90_0 .net *"_ivl_238", 0 0, L_0x57e7b537c6c0;  1 drivers
L_0x7ef09249f210 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52b1030_0 .net/2u *"_ivl_24", 4 0, L_0x7ef09249f210;  1 drivers
v0x57e7b52ae170_0 .net *"_ivl_240", 0 0, L_0x57e7b537c930;  1 drivers
L_0x7ef0924a0020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ae230_0 .net/2u *"_ivl_242", 1 0, L_0x7ef0924a0020;  1 drivers
L_0x7ef0924a0068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ab350_0 .net/2u *"_ivl_244", 1 0, L_0x7ef0924a0068;  1 drivers
v0x57e7b52ab430_0 .net *"_ivl_246", 1 0, L_0x57e7b537cae0;  1 drivers
v0x57e7b52a8550_0 .net *"_ivl_248", 1 0, L_0x57e7b537cc70;  1 drivers
v0x57e7b52a8630_0 .net *"_ivl_250", 1 0, L_0x57e7b537cf90;  1 drivers
L_0x7ef0924a00b0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a5750_0 .net/2u *"_ivl_254", 4 0, L_0x7ef0924a00b0;  1 drivers
v0x57e7b52a28f0_0 .net *"_ivl_256", 0 0, L_0x57e7b537d450;  1 drivers
L_0x7ef0924a00f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a29b0_0 .net/2u *"_ivl_258", 0 0, L_0x7ef0924a00f8;  1 drivers
v0x57e7b529fce0_0 .net *"_ivl_26", 0 0, L_0x57e7b5377110;  1 drivers
L_0x7ef0924a0140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b529fda0_0 .net/2u *"_ivl_260", 0 0, L_0x7ef0924a0140;  1 drivers
L_0x7ef0924a0188 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x57e7b5299850_0 .net/2u *"_ivl_264", 4 0, L_0x7ef0924a0188;  1 drivers
v0x57e7b5299930_0 .net *"_ivl_266", 0 0, L_0x57e7b537d830;  1 drivers
L_0x7ef0924a01d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b5290a10_0 .net/2u *"_ivl_268", 0 0, L_0x7ef0924a01d0;  1 drivers
L_0x7ef0924a0218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b5290af0_0 .net/2u *"_ivl_270", 0 0, L_0x7ef0924a0218;  1 drivers
v0x57e7b525efe0_0 .net *"_ivl_28", 0 0, L_0x57e7b51b1580;  1 drivers
L_0x7ef09249f258 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x57e7b525f0c0_0 .net/2u *"_ivl_30", 4 0, L_0x7ef09249f258;  1 drivers
v0x57e7b52548b0_0 .net *"_ivl_32", 0 0, L_0x57e7b53773f0;  1 drivers
v0x57e7b5254970_0 .net *"_ivl_34", 0 0, L_0x57e7b5333290;  1 drivers
L_0x7ef09249f2a0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x57e7b525be00_0 .net/2u *"_ivl_36", 4 0, L_0x7ef09249f2a0;  1 drivers
v0x57e7b525bee0_0 .net *"_ivl_38", 0 0, L_0x57e7b5377530;  1 drivers
L_0x7ef09249f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b5274160_0 .net/2u *"_ivl_4", 0 0, L_0x7ef09249f060;  1 drivers
v0x57e7b5274240_0 .net *"_ivl_40", 0 0, L_0x57e7b5377670;  1 drivers
L_0x7ef09249f2e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x57e7b5304520_0 .net/2u *"_ivl_42", 4 0, L_0x7ef09249f2e8;  1 drivers
v0x57e7b53045e0_0 .net *"_ivl_44", 0 0, L_0x57e7b5377780;  1 drivers
v0x57e7b52a6a90_0 .net *"_ivl_46", 0 0, L_0x57e7b5377870;  1 drivers
L_0x7ef09249f330 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a6b70_0 .net/2u *"_ivl_48", 4 0, L_0x7ef09249f330;  1 drivers
v0x57e7b52a3c70_0 .net *"_ivl_50", 0 0, L_0x57e7b53779b0;  1 drivers
v0x57e7b52a3d10_0 .net *"_ivl_52", 0 0, L_0x57e7b5377b00;  1 drivers
L_0x7ef09249f378 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52a0df0_0 .net/2u *"_ivl_54", 4 0, L_0x7ef09249f378;  1 drivers
v0x57e7b52a0ed0_0 .net *"_ivl_56", 0 0, L_0x57e7b5377bc0;  1 drivers
v0x57e7b52f7620_0 .net *"_ivl_58", 0 0, L_0x57e7b5377cb0;  1 drivers
L_0x7ef09249f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b52f7700_0 .net/2u *"_ivl_6", 0 0, L_0x7ef09249f0a8;  1 drivers
L_0x7ef09249f3c0 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x57e7b52f4800_0 .net/2u *"_ivl_60", 4 0, L_0x7ef09249f3c0;  1 drivers
v0x57e7b52f48e0_0 .net *"_ivl_62", 0 0, L_0x57e7b5377e00;  1 drivers
v0x57e7b52f19e0_0 .net *"_ivl_64", 0 0, L_0x57e7b5377f60;  1 drivers
L_0x7ef09249f408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57e7b52f1ac0_0 .net/2u *"_ivl_66", 0 0, L_0x7ef09249f408;  1 drivers
L_0x7ef09249f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b52eebc0_0 .net/2u *"_ivl_68", 0 0, L_0x7ef09249f450;  1 drivers
L_0x7ef09249f498 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x57e7b52eeca0_0 .net/2u *"_ivl_72", 4 0, L_0x7ef09249f498;  1 drivers
v0x57e7b52ebda0_0 .net *"_ivl_74", 0 0, L_0x57e7b5378310;  1 drivers
L_0x7ef09249f4e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57e7b52ebe60_0 .net/2u *"_ivl_76", 1 0, L_0x7ef09249f4e0;  1 drivers
L_0x7ef09249f528 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e8f80_0 .net/2u *"_ivl_78", 4 0, L_0x7ef09249f528;  1 drivers
v0x57e7b52e9060_0 .net *"_ivl_80", 0 0, L_0x57e7b5378480;  1 drivers
L_0x7ef09249f570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e6160_0 .net/2u *"_ivl_82", 1 0, L_0x7ef09249f570;  1 drivers
L_0x7ef09249f5b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e6240_0 .net/2u *"_ivl_84", 4 0, L_0x7ef09249f5b8;  1 drivers
v0x57e7b52e3340_0 .net *"_ivl_86", 0 0, L_0x57e7b5378570;  1 drivers
L_0x7ef09249f600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e3400_0 .net/2u *"_ivl_88", 1 0, L_0x7ef09249f600;  1 drivers
L_0x7ef09249f648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57e7b52e0520_0 .net/2u *"_ivl_90", 1 0, L_0x7ef09249f648;  1 drivers
v0x57e7b52e0600_0 .net *"_ivl_92", 1 0, L_0x57e7b53786f0;  1 drivers
v0x57e7b52dd700_0 .net *"_ivl_94", 1 0, L_0x57e7b53788b0;  1 drivers
L_0x7ef09249f690 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x57e7b52dd7e0_0 .net/2u *"_ivl_98", 4 0, L_0x7ef09249f690;  1 drivers
v0x57e7b52da8e0_0 .net "i_funct_3", 2 0, L_0x57e7b5384090;  alias, 1 drivers
v0x57e7b52da9a0_0 .net "i_funct_7_5", 0 0, L_0x57e7b5384130;  alias, 1 drivers
v0x57e7b52daa40_0 .net "i_op", 4 0, L_0x57e7b5383ff0;  alias, 1 drivers
v0x57e7b52d7ac0_0 .net "o_addr_src_ID", 0 0, L_0x57e7b537d540;  alias, 1 drivers
v0x57e7b52d7b80_0 .net "o_alu_op", 1 0, L_0x57e7b537d120;  alias, 1 drivers
v0x57e7b52d7c40_0 .net "o_alu_src_ID", 0 0, L_0x57e7b537a1c0;  alias, 1 drivers
v0x57e7b52d4ca0_0 .net "o_branch_ID", 0 0, L_0x57e7b5376e60;  alias, 1 drivers
v0x57e7b52d4d60_0 .net "o_fence_ID", 0 0, L_0x57e7b537dd30;  alias, 1 drivers
v0x57e7b52d4e20_0 .net "o_imm_src_ID", 2 0, L_0x57e7b537b320;  alias, 1 drivers
v0x57e7b52d1e80_0 .net "o_jump_ID", 0 0, L_0x57e7b5376b90;  alias, 1 drivers
v0x57e7b52d1f40_0 .net "o_mem_write_ID", 0 0, L_0x57e7b5378950;  alias, 1 drivers
v0x57e7b52d2000_0 .net "o_reg_write_ID", 0 0, L_0x57e7b5378070;  alias, 1 drivers
v0x57e7b52cf060_0 .net "o_result_src_ID", 1 0, L_0x57e7b5378ae0;  alias, 1 drivers
L_0x57e7b5376a60 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f018;
L_0x57e7b5376b90 .functor MUXZ 1, L_0x7ef09249f0a8, L_0x7ef09249f060, L_0x57e7b5376a60, C4<>;
L_0x57e7b5376d20 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f0f0;
L_0x57e7b5376e60 .functor MUXZ 1, L_0x7ef09249f180, L_0x7ef09249f138, L_0x57e7b5376d20, C4<>;
L_0x57e7b5377020 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f1c8;
L_0x57e7b5377110 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f210;
L_0x57e7b53773f0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f258;
L_0x57e7b5377530 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f2a0;
L_0x57e7b5377780 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f2e8;
L_0x57e7b53779b0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f330;
L_0x57e7b5377bc0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f378;
L_0x57e7b5377e00 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f3c0;
L_0x57e7b5378070 .functor MUXZ 1, L_0x7ef09249f450, L_0x7ef09249f408, L_0x57e7b5377f60, C4<>;
L_0x57e7b5378310 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f498;
L_0x57e7b5378480 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f528;
L_0x57e7b5378570 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f5b8;
L_0x57e7b53786f0 .functor MUXZ 2, L_0x7ef09249f648, L_0x7ef09249f600, L_0x57e7b5378570, C4<>;
L_0x57e7b53788b0 .functor MUXZ 2, L_0x57e7b53786f0, L_0x7ef09249f570, L_0x57e7b5378480, C4<>;
L_0x57e7b5378ae0 .functor MUXZ 2, L_0x57e7b53788b0, L_0x7ef09249f4e0, L_0x57e7b5378310, C4<>;
L_0x57e7b5378c70 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f690;
L_0x57e7b5378950 .functor MUXZ 1, L_0x7ef09249f720, L_0x7ef09249f6d8, L_0x57e7b5378c70, C4<>;
L_0x57e7b5378f00 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f768;
L_0x57e7b53790b0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f7b0;
L_0x57e7b5379290 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f7f8;
L_0x57e7b5379560 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f840;
L_0x57e7b53797c0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f888;
L_0x57e7b5379a50 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f8d0;
L_0x57e7b5379ed0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f918;
L_0x57e7b537a1c0 .functor MUXZ 1, L_0x7ef09249f9a8, L_0x7ef09249f960, L_0x57e7b537a0b0, C4<>;
L_0x57e7b537a350 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249f9f0;
L_0x57e7b537a540 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249fa80;
L_0x57e7b537a630 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249fb10;
L_0x57e7b537a830 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249fba0;
L_0x57e7b537a920 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249fc30;
L_0x57e7b537ab30 .functor MUXZ 3, L_0x7ef09249fcc0, L_0x7ef09249fc78, L_0x57e7b537a920, C4<>;
L_0x57e7b537acf0 .functor MUXZ 3, L_0x57e7b537ab30, L_0x7ef09249fbe8, L_0x57e7b537a830, C4<>;
L_0x57e7b537aec0 .functor MUXZ 3, L_0x57e7b537acf0, L_0x7ef09249fb58, L_0x57e7b537a630, C4<>;
L_0x57e7b537b050 .functor MUXZ 3, L_0x57e7b537aec0, L_0x7ef09249fac8, L_0x57e7b537a540, C4<>;
L_0x57e7b537b320 .functor MUXZ 3, L_0x57e7b537b050, L_0x7ef09249fa38, L_0x57e7b537a350, C4<>;
L_0x57e7b537b4b0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249fd08;
L_0x57e7b537b6f0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249fd98;
L_0x57e7b537bba0 .cmp/ne 3, L_0x57e7b5384090, L_0x7ef09249fde0;
L_0x57e7b537bf80 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249fe70;
L_0x57e7b537c260 .cmp/eq 3, L_0x57e7b5384090, L_0x7ef09249ff00;
L_0x57e7b537c5d0 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef09249ff90;
L_0x57e7b537c6c0 .cmp/ne 3, L_0x57e7b5384090, L_0x7ef09249ffd8;
L_0x57e7b537cae0 .functor MUXZ 2, L_0x7ef0924a0068, L_0x7ef0924a0020, L_0x57e7b537c930, C4<>;
L_0x57e7b537cc70 .functor MUXZ 2, L_0x57e7b537cae0, L_0x7ef09249ff48, L_0x57e7b537c4c0, C4<>;
L_0x57e7b537cf90 .functor MUXZ 2, L_0x57e7b537cc70, L_0x7ef09249fe28, L_0x57e7b537bdf0, C4<>;
L_0x57e7b537d120 .functor MUXZ 2, L_0x57e7b537cf90, L_0x7ef09249fd50, L_0x57e7b537b4b0, C4<>;
L_0x57e7b537d450 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef0924a00b0;
L_0x57e7b537d540 .functor MUXZ 1, L_0x7ef0924a0140, L_0x7ef0924a00f8, L_0x57e7b537d450, C4<>;
L_0x57e7b537d830 .cmp/eq 5, L_0x57e7b5383ff0, L_0x7ef0924a0188;
L_0x57e7b537dd30 .functor MUXZ 1, L_0x7ef0924a0218, L_0x7ef0924a01d0, L_0x57e7b537d830, C4<>;
S_0x57e7b52914b0 .scope module, "U_DATAPATH" "datapath" 4 99, 8 30 0, S_0x57e7b52f3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_jump_ID";
    .port_info 4 /INPUT 1 "i_branch_ID";
    .port_info 5 /INPUT 1 "i_reg_write_ID";
    .port_info 6 /INPUT 2 "i_result_src_ID";
    .port_info 7 /INPUT 1 "i_mem_write_ID";
    .port_info 8 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 9 /INPUT 1 "i_alu_src_ID";
    .port_info 10 /INPUT 1 "i_addr_src_ID";
    .port_info 11 /INPUT 3 "i_imm_src_ID";
    .port_info 12 /INPUT 1 "i_fence_ID";
    .port_info 13 /INPUT 32 "i_instr_IF";
    .port_info 14 /INPUT 32 "i_read_data_M";
    .port_info 15 /OUTPUT 1 "o_jump_EX";
    .port_info 16 /OUTPUT 1 "o_branch_EX";
    .port_info 17 /OUTPUT 1 "o_zero";
    .port_info 18 /OUTPUT 1 "o_mem_write_M";
    .port_info 19 /OUTPUT 32 "o_write_data_M";
    .port_info 20 /OUTPUT 32 "o_data_addr_M";
    .port_info 21 /OUTPUT 5 "o_op";
    .port_info 22 /OUTPUT 3 "o_funct3";
    .port_info 23 /OUTPUT 1 "o_funct_7_5";
    .port_info 24 /OUTPUT 32 "o_pc_IF";
P_0x57e7b52baf00 .param/l "DATA_WIDTH" 0 8 30, +C4<00000000000000000000000000100000>;
L_0x57e7b539b5c0 .functor BUFZ 32, v0x57e7b5116440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x57e7b539b630 .functor BUFZ 32, v0x57e7b512c340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x57e7b539b6a0 .functor BUFZ 1, v0x57e7b5116520_0, C4<0>, C4<0>, C4<0>;
v0x57e7b5360790_0 .net "alu_ctrl_EX", 4 0, v0x57e7b516a5e0_0;  1 drivers
v0x57e7b5360870_0 .net "alu_result_EX", 31 0, v0x57e7b535be30_0;  1 drivers
v0x57e7b5360930_0 .net "alu_result_M", 31 0, v0x57e7b5116440_0;  1 drivers
v0x57e7b53609d0_0 .net "alu_result_WB", 31 0, v0x57e7b51c3c00_0;  1 drivers
v0x57e7b5360ae0_0 .net "alu_src_EX", 0 0, v0x57e7b5173110_0;  1 drivers
v0x57e7b5360bd0_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b5360d80_0 .net "flush_EX", 0 0, L_0x57e7b539bff0;  1 drivers
v0x57e7b5360e70_0 .net "flush_ID", 0 0, L_0x57e7b539bf80;  1 drivers
v0x57e7b5360f60_0 .net "forward_rs1_EX", 1 0, v0x57e7b5150600_0;  1 drivers
v0x57e7b5361020_0 .net "forward_rs2_EX", 1 0, v0x57e7b51506e0_0;  1 drivers
v0x57e7b53610e0_0 .net "i_addr_src_ID", 0 0, L_0x57e7b537d540;  alias, 1 drivers
v0x57e7b5361180_0 .net "i_alu_ctrl_ID", 4 0, L_0x57e7b5383940;  alias, 1 drivers
v0x57e7b5361240_0 .net "i_alu_src_ID", 0 0, L_0x57e7b537a1c0;  alias, 1 drivers
v0x57e7b53612e0_0 .net "i_branch_ID", 0 0, L_0x57e7b5376e60;  alias, 1 drivers
v0x57e7b5361380_0 .net "i_fence_ID", 0 0, L_0x57e7b537dd30;  alias, 1 drivers
v0x57e7b5361470_0 .net "i_imm_src_ID", 2 0, L_0x57e7b537b320;  alias, 1 drivers
v0x57e7b53615c0_0 .net "i_instr_IF", 31 0, L_0x57e7b539d190;  alias, 1 drivers
v0x57e7b5361790_0 .net "i_jump_ID", 0 0, L_0x57e7b5376b90;  alias, 1 drivers
v0x57e7b5361830_0 .net "i_mem_write_ID", 0 0, L_0x57e7b5378950;  alias, 1 drivers
v0x57e7b53618d0_0 .net "i_pc_src_EX", 0 0, L_0x57e7b5383d30;  alias, 1 drivers
v0x57e7b5361970_0 .net "i_read_data_M", 31 0, L_0x57e7b539ed60;  alias, 1 drivers
v0x57e7b5361a10_0 .net "i_reg_write_ID", 0 0, L_0x57e7b5378070;  alias, 1 drivers
v0x57e7b5361ab0_0 .net "i_result_src_ID", 1 0, L_0x57e7b5378ae0;  alias, 1 drivers
v0x57e7b5361b50_0 .net "imm_ex_ID", 31 0, v0x57e7b51ae310_0;  1 drivers
v0x57e7b5361c10_0 .net "imm_ext_EX", 31 0, v0x57e7b5173270_0;  1 drivers
v0x57e7b5361d60_0 .net "instr_ID", 31 0, v0x57e7b5190650_0;  1 drivers
v0x57e7b5361e20_0 .net "mem_write_EX", 0 0, v0x57e7b51733d0_0;  1 drivers
v0x57e7b5361ec0_0 .net "mem_write_M", 0 0, v0x57e7b5116520_0;  1 drivers
v0x57e7b5361f60_0 .net "o_branch_EX", 0 0, v0x57e7b51731d0_0;  alias, 1 drivers
v0x57e7b5362000_0 .net "o_data_addr_M", 31 0, L_0x57e7b539b5c0;  alias, 1 drivers
v0x57e7b53620c0_0 .net "o_funct3", 2 0, L_0x57e7b5384090;  alias, 1 drivers
v0x57e7b5362210_0 .net "o_funct_7_5", 0 0, L_0x57e7b5384130;  alias, 1 drivers
v0x57e7b5362340_0 .net "o_jump_EX", 0 0, v0x57e7b5173330_0;  alias, 1 drivers
v0x57e7b53623e0_0 .net "o_mem_write_M", 0 0, L_0x57e7b539b6a0;  alias, 1 drivers
v0x57e7b53624a0_0 .net "o_op", 4 0, L_0x57e7b5383ff0;  alias, 1 drivers
v0x57e7b5362560_0 .net "o_pc_IF", 31 0, v0x57e7b535f170_0;  alias, 1 drivers
v0x57e7b5362620_0 .net "o_write_data_M", 31 0, L_0x57e7b539b630;  alias, 1 drivers
v0x57e7b5362700_0 .net "o_zero", 0 0, v0x57e7b535bef0_0;  alias, 1 drivers
v0x57e7b53627a0_0 .net "pc_EX", 31 0, v0x57e7b5173470_0;  1 drivers
v0x57e7b5362860_0 .net "pc_ID", 31 0, v0x57e7b5196860_0;  1 drivers
v0x57e7b5362920_0 .net "pc_plus4_WB", 31 0, v0x57e7b519c800_0;  1 drivers
v0x57e7b53629e0_0 .net "pc_target_EX", 31 0, L_0x57e7b53843b0;  1 drivers
v0x57e7b5362aa0_0 .net "pc_target_M", 31 0, v0x57e7b51166c0_0;  1 drivers
v0x57e7b5362bb0_0 .net "pc_target_WB", 31 0, v0x57e7b519c8e0_0;  1 drivers
v0x57e7b5362c70_0 .net "pcplus4_EX", 31 0, v0x57e7b5173510_0;  1 drivers
v0x57e7b5362d60_0 .net "pcplus4_ID", 31 0, v0x57e7b5196950_0;  1 drivers
v0x57e7b5362e70_0 .net "pcplus4_IF", 31 0, L_0x57e7b5383ee0;  1 drivers
v0x57e7b5362f30_0 .net "pcplus4_M", 31 0, v0x57e7b51165e0_0;  1 drivers
v0x57e7b5363040_0 .net "rd_EX", 3 0, v0x57e7b51816d0_0;  1 drivers
v0x57e7b5363100_0 .net "rd_ID", 3 0, L_0x57e7b53841d0;  1 drivers
v0x57e7b5363210_0 .net "rd_M", 3 0, v0x57e7b51167a0_0;  1 drivers
v0x57e7b53632d0_0 .net "rd_WB", 3 0, v0x57e7b519c9c0_0;  1 drivers
v0x57e7b5363420_0 .net "read_data_WB", 31 0, v0x57e7b519ca80_0;  1 drivers
v0x57e7b53634e0_0 .net "reg_write_EX", 0 0, v0x57e7b51817c0_0;  1 drivers
v0x57e7b53635d0_0 .net "reg_write_M", 0 0, v0x57e7b512c1a0_0;  1 drivers
v0x57e7b5363670_0 .net "reg_write_WB", 0 0, v0x57e7b519cb40_0;  1 drivers
v0x57e7b53637a0_0 .net "result_WB", 31 0, v0x57e7b5360670_0;  1 drivers
v0x57e7b5363860_0 .net "result_src_EX", 1 0, v0x57e7b5181860_0;  1 drivers
v0x57e7b5363920_0 .net "result_src_M", 1 0, v0x57e7b512c260_0;  1 drivers
v0x57e7b53639e0_0 .net "result_src_WB", 1 0, v0x57e7b519cbe0_0;  1 drivers
v0x57e7b5363af0_0 .net "rs1Addr_EX", 3 0, v0x57e7b5181950_0;  1 drivers
v0x57e7b5363c00_0 .net "rs1Addr_ID", 3 0, L_0x57e7b5384270;  1 drivers
v0x57e7b5363cc0_0 .net "rs1_EX", 31 0, v0x57e7b5181a10_0;  1 drivers
v0x57e7b5363d80_0 .net "rs1_ID", 31 0, v0x57e7b5336c70_0;  1 drivers
v0x57e7b5363e40_0 .net "rs2Addr_EX", 3 0, v0x57e7b5181ad0_0;  1 drivers
v0x57e7b5363f50_0 .net "rs2Addr_ID", 3 0, L_0x57e7b5384310;  1 drivers
v0x57e7b5364010_0 .net "rs2_EX", 31 0, v0x57e7b51830b0_0;  1 drivers
v0x57e7b53640d0_0 .net "rs2_ID", 31 0, v0x57e7b5336d30_0;  1 drivers
v0x57e7b5364190_0 .net "rst", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b53642c0_0 .net "stall_ID", 0 0, L_0x57e7b539bf10;  1 drivers
v0x57e7b5364360_0 .net "stall_IF", 0 0, L_0x57e7b539be10;  1 drivers
v0x57e7b5364400_0 .net "write_data_EX", 31 0, v0x57e7b5338c50_0;  1 drivers
v0x57e7b5364550_0 .net "write_data_M", 31 0, v0x57e7b512c340_0;  1 drivers
S_0x57e7b5291850 .scope module, "U_EX_MEM" "ex_mem" 8 241, 9 21 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_EX";
    .port_info 2 /INPUT 32 "i_write_data_EX";
    .port_info 3 /INPUT 32 "i_pc_plus4_EX";
    .port_info 4 /INPUT 4 "i_rd_EX";
    .port_info 5 /INPUT 1 "i_reg_write_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 1 "i_mem_write_EX";
    .port_info 8 /INPUT 32 "i_pc_target_EX";
    .port_info 9 /OUTPUT 32 "o_alu_result_M";
    .port_info 10 /OUTPUT 32 "o_write_data_M";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_M";
    .port_info 12 /OUTPUT 4 "o_rd_M";
    .port_info 13 /OUTPUT 1 "o_reg_write_M";
    .port_info 14 /OUTPUT 2 "o_result_src_M";
    .port_info 15 /OUTPUT 1 "o_mem_write_M";
    .port_info 16 /OUTPUT 32 "o_pc_target_M";
P_0x57e7b513b1d0 .param/l "DATA_WIDTH" 0 9 21, +C4<00000000000000000000000000100000>;
P_0x57e7b513b210 .param/l "REG_WIDTH" 0 9 22, +C4<00000000000000000000000000000100>;
v0x57e7b52af570_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b52ac680_0 .net "i_alu_result_EX", 31 0, v0x57e7b535be30_0;  alias, 1 drivers
v0x57e7b52ac760_0 .net "i_mem_write_EX", 0 0, v0x57e7b51733d0_0;  alias, 1 drivers
v0x57e7b52a9860_0 .net "i_pc_plus4_EX", 31 0, v0x57e7b5173510_0;  alias, 1 drivers
v0x57e7b52a9940_0 .net "i_pc_target_EX", 31 0, L_0x57e7b53843b0;  alias, 1 drivers
v0x57e7b50f17b0_0 .net "i_rd_EX", 3 0, v0x57e7b51816d0_0;  alias, 1 drivers
v0x57e7b50f1870_0 .net "i_reg_write_EX", 0 0, v0x57e7b51817c0_0;  alias, 1 drivers
v0x57e7b50f1930_0 .net "i_result_src_EX", 1 0, v0x57e7b5181860_0;  alias, 1 drivers
v0x57e7b50f1a10_0 .net "i_write_data_EX", 31 0, v0x57e7b5338c50_0;  alias, 1 drivers
v0x57e7b5116440_0 .var "o_alu_result_M", 31 0;
v0x57e7b5116520_0 .var "o_mem_write_M", 0 0;
v0x57e7b51165e0_0 .var "o_pc_plus4_M", 31 0;
v0x57e7b51166c0_0 .var "o_pc_target_M", 31 0;
v0x57e7b51167a0_0 .var "o_rd_M", 3 0;
v0x57e7b512c1a0_0 .var "o_reg_write_M", 0 0;
v0x57e7b512c260_0 .var "o_result_src_M", 1 0;
v0x57e7b512c340_0 .var "o_write_data_M", 31 0;
E_0x57e7b50ed6c0 .event posedge, v0x57e7b52af570_0;
S_0x57e7b51328e0 .scope module, "U_HAZARD_UNIT" "hazard_unit" 8 295, 10 21 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_rs1Addr_ID";
    .port_info 1 /INPUT 4 "i_rs2Addr_ID";
    .port_info 2 /INPUT 4 "i_rdAddr_EX";
    .port_info 3 /INPUT 4 "i_rs1Addr_EX";
    .port_info 4 /INPUT 4 "i_rs2Addr_EX";
    .port_info 5 /INPUT 1 "i_pcSrc_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 4 "i_rdAddr_M";
    .port_info 8 /INPUT 1 "i_reg_write_M";
    .port_info 9 /INPUT 4 "i_rdAddr_WB";
    .port_info 10 /INPUT 1 "i_reg_write_WB";
    .port_info 11 /OUTPUT 1 "o_stall_IF";
    .port_info 12 /OUTPUT 1 "o_stall_ID";
    .port_info 13 /OUTPUT 1 "o_flush_EX";
    .port_info 14 /OUTPUT 1 "o_flush_ID";
    .port_info 15 /OUTPUT 2 "o_forward_rs1_EX";
    .port_info 16 /OUTPUT 2 "o_forward_rs2_EX";
P_0x57e7b5132a70 .param/l "REG_WIDTH" 0 10 21, +C4<00000000000000000000000000000100>;
L_0x57e7b539bb10 .functor OR 2, L_0x57e7b539b840, L_0x57e7b539b9d0, C4<00>, C4<00>;
L_0x57e7b539bc20 .functor AND 2, v0x57e7b5181860_0, L_0x57e7b539bb10, C4<11>, C4<11>;
L_0x57e7b539be10 .functor BUFZ 1, L_0x57e7b539bd20, C4<0>, C4<0>, C4<0>;
L_0x57e7b539bf10 .functor BUFZ 1, L_0x57e7b539bd20, C4<0>, C4<0>, C4<0>;
L_0x57e7b539bf80 .functor BUFZ 1, L_0x57e7b5383d30, C4<0>, C4<0>, C4<0>;
L_0x57e7b539bff0 .functor OR 1, L_0x57e7b539bd20, L_0x57e7b5383d30, C4<0>, C4<0>;
v0x57e7b5132b70_0 .net *"_ivl_0", 0 0, L_0x57e7b539b710;  1 drivers
L_0x7ef0924a10b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b5132c50_0 .net *"_ivl_11", 0 0, L_0x7ef0924a10b8;  1 drivers
v0x57e7b5138740_0 .net *"_ivl_12", 1 0, L_0x57e7b539bb10;  1 drivers
v0x57e7b5138830_0 .net *"_ivl_14", 1 0, L_0x57e7b539bc20;  1 drivers
v0x57e7b5138910_0 .net *"_ivl_2", 1 0, L_0x57e7b539b840;  1 drivers
L_0x7ef0924a1070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57e7b5138a40_0 .net *"_ivl_5", 0 0, L_0x7ef0924a1070;  1 drivers
v0x57e7b5138b20_0 .net *"_ivl_6", 0 0, L_0x57e7b539b930;  1 drivers
v0x57e7b513a310_0 .net *"_ivl_8", 1 0, L_0x57e7b539b9d0;  1 drivers
v0x57e7b513a3d0_0 .net "i_pcSrc_EX", 0 0, L_0x57e7b5383d30;  alias, 1 drivers
v0x57e7b513a470_0 .net "i_rdAddr_EX", 3 0, v0x57e7b51816d0_0;  alias, 1 drivers
v0x57e7b513a540_0 .net "i_rdAddr_M", 3 0, v0x57e7b51167a0_0;  alias, 1 drivers
v0x57e7b513a610_0 .net "i_rdAddr_WB", 3 0, v0x57e7b519c9c0_0;  alias, 1 drivers
v0x57e7b513a6d0_0 .net "i_reg_write_M", 0 0, v0x57e7b512c1a0_0;  alias, 1 drivers
v0x57e7b5142ef0_0 .net "i_reg_write_WB", 0 0, v0x57e7b519cb40_0;  alias, 1 drivers
v0x57e7b5142f90_0 .net "i_result_src_EX", 1 0, v0x57e7b5181860_0;  alias, 1 drivers
v0x57e7b5143050_0 .net "i_rs1Addr_EX", 3 0, v0x57e7b5181950_0;  alias, 1 drivers
v0x57e7b5143110_0 .net "i_rs1Addr_ID", 3 0, L_0x57e7b5384270;  alias, 1 drivers
v0x57e7b5143300_0 .net "i_rs2Addr_EX", 3 0, v0x57e7b5181ad0_0;  alias, 1 drivers
v0x57e7b5150300_0 .net "i_rs2Addr_ID", 3 0, L_0x57e7b5384310;  alias, 1 drivers
v0x57e7b51503c0_0 .net "load_hazard_detect", 0 0, L_0x57e7b539bd20;  1 drivers
v0x57e7b5150480_0 .net "o_flush_EX", 0 0, L_0x57e7b539bff0;  alias, 1 drivers
v0x57e7b5150540_0 .net "o_flush_ID", 0 0, L_0x57e7b539bf80;  alias, 1 drivers
v0x57e7b5150600_0 .var "o_forward_rs1_EX", 1 0;
v0x57e7b51506e0_0 .var "o_forward_rs2_EX", 1 0;
v0x57e7b5154be0_0 .net "o_stall_ID", 0 0, L_0x57e7b539bf10;  alias, 1 drivers
v0x57e7b5154ca0_0 .net "o_stall_IF", 0 0, L_0x57e7b539be10;  alias, 1 drivers
E_0x57e7b50edd70/0 .event edge, v0x57e7b5143300_0, v0x57e7b51167a0_0, v0x57e7b512c1a0_0, v0x57e7b513a610_0;
E_0x57e7b50edd70/1 .event edge, v0x57e7b5142ef0_0;
E_0x57e7b50edd70 .event/or E_0x57e7b50edd70/0, E_0x57e7b50edd70/1;
E_0x57e7b50d80b0/0 .event edge, v0x57e7b5143050_0, v0x57e7b51167a0_0, v0x57e7b512c1a0_0, v0x57e7b513a610_0;
E_0x57e7b50d80b0/1 .event edge, v0x57e7b5142ef0_0;
E_0x57e7b50d80b0 .event/or E_0x57e7b50d80b0/0, E_0x57e7b50d80b0/1;
L_0x57e7b539b710 .cmp/eq 4, L_0x57e7b5384270, v0x57e7b51816d0_0;
L_0x57e7b539b840 .concat [ 1 1 0 0], L_0x57e7b539b710, L_0x7ef0924a1070;
L_0x57e7b539b930 .cmp/eq 4, L_0x57e7b5384310, v0x57e7b51816d0_0;
L_0x57e7b539b9d0 .concat [ 1 1 0 0], L_0x57e7b539b930, L_0x7ef0924a10b8;
L_0x57e7b539bd20 .part L_0x57e7b539bc20, 0, 1;
S_0x57e7b515a230 .scope module, "U_ID_EX" "id_ex" 8 187, 11 21 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "i_rd_ID";
    .port_info 2 /INPUT 32 "i_rs1_ID";
    .port_info 3 /INPUT 32 "i_rs2_ID";
    .port_info 4 /INPUT 32 "i_imm_ex_ID";
    .port_info 5 /INPUT 4 "i_rs1Addr_ID";
    .port_info 6 /INPUT 4 "i_rs2Addr_ID";
    .port_info 7 /INPUT 32 "i_pc_ID";
    .port_info 8 /INPUT 32 "i_pc_plus4_ID";
    .port_info 9 /INPUT 1 "i_jump_ID";
    .port_info 10 /INPUT 1 "i_branch_ID";
    .port_info 11 /INPUT 1 "i_reg_write_ID";
    .port_info 12 /INPUT 2 "i_result_src_ID";
    .port_info 13 /INPUT 1 "i_mem_write_ID";
    .port_info 14 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 15 /INPUT 1 "i_alu_src_ID";
    .port_info 16 /INPUT 1 "i_clear";
    .port_info 17 /OUTPUT 4 "o_rd_EX";
    .port_info 18 /OUTPUT 32 "o_rs1_EX";
    .port_info 19 /OUTPUT 32 "o_rs2_EX";
    .port_info 20 /OUTPUT 32 "o_imm_ex_EX";
    .port_info 21 /OUTPUT 4 "o_rs1Addr_EX";
    .port_info 22 /OUTPUT 4 "o_rs2Addr_EX";
    .port_info 23 /OUTPUT 32 "o_pc_EX";
    .port_info 24 /OUTPUT 32 "o_pc_plus4_EX";
    .port_info 25 /OUTPUT 1 "o_jump_EX";
    .port_info 26 /OUTPUT 1 "o_branch_EX";
    .port_info 27 /OUTPUT 1 "o_reg_write_EX";
    .port_info 28 /OUTPUT 2 "o_result_src_EX";
    .port_info 29 /OUTPUT 1 "o_mem_write_EX";
    .port_info 30 /OUTPUT 5 "o_alu_ctrl_EX";
    .port_info 31 /OUTPUT 1 "o_alu_src_EX";
P_0x57e7b510a0d0 .param/l "DATA_WIDTH" 0 11 21, +C4<00000000000000000000000000100000>;
P_0x57e7b510a110 .param/l "REG_WIDTH" 0 11 22, +C4<00000000000000000000000000000100>;
v0x57e7b51605e0_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b51606b0_0 .net "i_alu_ctrl_ID", 4 0, L_0x57e7b5383940;  alias, 1 drivers
v0x57e7b515a600_0 .net "i_alu_src_ID", 0 0, L_0x57e7b537a1c0;  alias, 1 drivers
v0x57e7b5154f80_0 .net "i_branch_ID", 0 0, L_0x57e7b5376e60;  alias, 1 drivers
v0x57e7b5161fb0_0 .net "i_clear", 0 0, L_0x57e7b539bff0;  alias, 1 drivers
v0x57e7b51620a0_0 .net "i_imm_ex_ID", 31 0, v0x57e7b51ae310_0;  alias, 1 drivers
v0x57e7b5162140_0 .net "i_jump_ID", 0 0, L_0x57e7b5376b90;  alias, 1 drivers
v0x57e7b5162230_0 .net "i_mem_write_ID", 0 0, L_0x57e7b5378950;  alias, 1 drivers
v0x57e7b5162320_0 .net "i_pc_ID", 31 0, v0x57e7b5196860_0;  alias, 1 drivers
v0x57e7b5164bc0_0 .net "i_pc_plus4_ID", 31 0, v0x57e7b5196950_0;  alias, 1 drivers
v0x57e7b5164ca0_0 .net "i_rd_ID", 3 0, L_0x57e7b53841d0;  alias, 1 drivers
v0x57e7b5164d80_0 .net "i_reg_write_ID", 0 0, L_0x57e7b5378070;  alias, 1 drivers
v0x57e7b5164e20_0 .net "i_result_src_ID", 1 0, L_0x57e7b5378ae0;  alias, 1 drivers
v0x57e7b5164f30_0 .net "i_rs1Addr_ID", 3 0, L_0x57e7b5384270;  alias, 1 drivers
v0x57e7b516a290_0 .net "i_rs1_ID", 31 0, v0x57e7b5336c70_0;  alias, 1 drivers
v0x57e7b516a350_0 .net "i_rs2Addr_ID", 3 0, L_0x57e7b5384310;  alias, 1 drivers
v0x57e7b516a410_0 .net "i_rs2_ID", 31 0, v0x57e7b5336d30_0;  alias, 1 drivers
v0x57e7b516a5e0_0 .var "o_alu_ctrl_EX", 4 0;
v0x57e7b5173110_0 .var "o_alu_src_EX", 0 0;
v0x57e7b51731d0_0 .var "o_branch_EX", 0 0;
v0x57e7b5173270_0 .var "o_imm_ex_EX", 31 0;
v0x57e7b5173330_0 .var "o_jump_EX", 0 0;
v0x57e7b51733d0_0 .var "o_mem_write_EX", 0 0;
v0x57e7b5173470_0 .var "o_pc_EX", 31 0;
v0x57e7b5173510_0 .var "o_pc_plus4_EX", 31 0;
v0x57e7b51816d0_0 .var "o_rd_EX", 3 0;
v0x57e7b51817c0_0 .var "o_reg_write_EX", 0 0;
v0x57e7b5181860_0 .var "o_result_src_EX", 1 0;
v0x57e7b5181950_0 .var "o_rs1Addr_EX", 3 0;
v0x57e7b5181a10_0 .var "o_rs1_EX", 31 0;
v0x57e7b5181ad0_0 .var "o_rs2Addr_EX", 3 0;
v0x57e7b51830b0_0 .var "o_rs2_EX", 31 0;
S_0x57e7b5189880 .scope module, "U_IF_ID" "if_id" 8 154, 12 21 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_flush_ID";
    .port_info 2 /INPUT 1 "i_stall_ID";
    .port_info 3 /INPUT 32 "i_pc_IF";
    .port_info 4 /OUTPUT 32 "o_pc_ID";
    .port_info 5 /INPUT 32 "i_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pcplus4_ID";
    .port_info 7 /INPUT 32 "i_instr_IF";
    .port_info 8 /OUTPUT 32 "o_instr_ID";
P_0x57e7b52f49a0 .param/l "DATA_WIDTH" 0 12 21, +C4<00000000000000000000000000100000>;
P_0x57e7b52f49e0 .param/l "REG_WIDTH" 0 12 22, +C4<00000000000000000000000000000100>;
v0x57e7b5189c40_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b5190250_0 .net "i_flush_ID", 0 0, L_0x57e7b539bf80;  alias, 1 drivers
v0x57e7b51902f0_0 .net "i_instr_IF", 31 0, L_0x57e7b539d190;  alias, 1 drivers
v0x57e7b51903c0_0 .net "i_pc_IF", 31 0, v0x57e7b535f170_0;  alias, 1 drivers
v0x57e7b5190480_0 .net "i_pcplus4_IF", 31 0, L_0x57e7b5383ee0;  alias, 1 drivers
v0x57e7b51905b0_0 .net "i_stall_ID", 0 0, L_0x57e7b539bf10;  alias, 1 drivers
v0x57e7b5190650_0 .var "o_instr_ID", 31 0;
v0x57e7b5196860_0 .var "o_pc_ID", 31 0;
v0x57e7b5196950_0 .var "o_pcplus4_ID", 31 0;
S_0x57e7b5196b20 .scope module, "U_MEM_WB" "mem_wb" 8 267, 13 21 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_M";
    .port_info 2 /INPUT 32 "i_read_data_M";
    .port_info 3 /INPUT 32 "i_pc_target_M";
    .port_info 4 /INPUT 32 "i_pc_plus4_M";
    .port_info 5 /INPUT 4 "i_rd_M";
    .port_info 6 /INPUT 1 "i_reg_write_M";
    .port_info 7 /INPUT 2 "i_result_src_M";
    .port_info 8 /OUTPUT 32 "o_alu_result_WB";
    .port_info 9 /OUTPUT 32 "o_read_data_WB";
    .port_info 10 /OUTPUT 32 "o_pc_target_WB";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_WB";
    .port_info 12 /OUTPUT 4 "o_rd_WB";
    .port_info 13 /OUTPUT 1 "o_reg_write_WB";
    .port_info 14 /OUTPUT 2 "o_result_src_WB";
P_0x57e7b52b80a0 .param/l "DATA_WIDTH" 0 13 21, +C4<00000000000000000000000000100000>;
P_0x57e7b52b80e0 .param/l "REG_WIDTH" 0 13 22, +C4<00000000000000000000000000000100>;
v0x57e7b5198fd0_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b5199070_0 .net "i_alu_result_M", 31 0, v0x57e7b5116440_0;  alias, 1 drivers
v0x57e7b5199140_0 .net "i_pc_plus4_M", 31 0, v0x57e7b51165e0_0;  alias, 1 drivers
v0x57e7b5199240_0 .net "i_pc_target_M", 31 0, v0x57e7b51166c0_0;  alias, 1 drivers
v0x57e7b51c3850_0 .net "i_rd_M", 3 0, v0x57e7b51167a0_0;  alias, 1 drivers
v0x57e7b51c3990_0 .net "i_read_data_M", 31 0, L_0x57e7b539ed60;  alias, 1 drivers
v0x57e7b51c3a50_0 .net "i_reg_write_M", 0 0, v0x57e7b512c1a0_0;  alias, 1 drivers
v0x57e7b51c3b40_0 .net "i_result_src_M", 1 0, v0x57e7b512c260_0;  alias, 1 drivers
v0x57e7b51c3c00_0 .var "o_alu_result_WB", 31 0;
v0x57e7b519c800_0 .var "o_pc_plus4_WB", 31 0;
v0x57e7b519c8e0_0 .var "o_pc_target_WB", 31 0;
v0x57e7b519c9c0_0 .var "o_rd_WB", 3 0;
v0x57e7b519ca80_0 .var "o_read_data_WB", 31 0;
v0x57e7b519cb40_0 .var "o_reg_write_WB", 0 0;
v0x57e7b519cbe0_0 .var "o_result_src_WB", 1 0;
S_0x57e7b51a6750 .scope module, "U_STAGE_DECODE" "stage_decode" 8 167, 14 24 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 1 "i_write_en_WB";
    .port_info 6 /INPUT 3 "i_imm_src_ID";
    .port_info 7 /OUTPUT 5 "o_op";
    .port_info 8 /OUTPUT 3 "o_funct3";
    .port_info 9 /OUTPUT 1 "o_funct_7_5";
    .port_info 10 /OUTPUT 4 "o_rd_ID";
    .port_info 11 /OUTPUT 32 "o_rs1_ID";
    .port_info 12 /OUTPUT 32 "o_rs2_ID";
    .port_info 13 /OUTPUT 4 "o_rs1Addr_ID";
    .port_info 14 /OUTPUT 4 "o_rs2Addr_ID";
    .port_info 15 /OUTPUT 32 "o_imm_ex_ID";
v0x57e7b5336f70_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b5337030_0 .net "i_data_WB", 31 0, v0x57e7b5360670_0;  alias, 1 drivers
v0x57e7b53370f0_0 .net "i_imm_src_ID", 2 0, L_0x57e7b537b320;  alias, 1 drivers
v0x57e7b53371c0_0 .net "i_instr_ID", 31 0, v0x57e7b5190650_0;  alias, 1 drivers
v0x57e7b5337260_0 .net "i_rd_WB", 3 0, v0x57e7b519c9c0_0;  alias, 1 drivers
v0x57e7b5337370_0 .net "i_rst_ID", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b5337410_0 .net "i_write_en_WB", 0 0, v0x57e7b519cb40_0;  alias, 1 drivers
v0x57e7b53374b0_0 .net "o_funct3", 2 0, L_0x57e7b5384090;  alias, 1 drivers
v0x57e7b5337550_0 .net "o_funct_7_5", 0 0, L_0x57e7b5384130;  alias, 1 drivers
v0x57e7b5337680_0 .net "o_imm_ex_ID", 31 0, v0x57e7b51ae310_0;  alias, 1 drivers
v0x57e7b5337740_0 .net "o_op", 4 0, L_0x57e7b5383ff0;  alias, 1 drivers
v0x57e7b5337850_0 .net "o_rd_ID", 3 0, L_0x57e7b53841d0;  alias, 1 drivers
v0x57e7b5337910_0 .net "o_rs1Addr_ID", 3 0, L_0x57e7b5384270;  alias, 1 drivers
v0x57e7b5337a00_0 .net "o_rs1_ID", 31 0, v0x57e7b5336c70_0;  alias, 1 drivers
v0x57e7b5337b10_0 .net "o_rs2Addr_ID", 3 0, L_0x57e7b5384310;  alias, 1 drivers
v0x57e7b5337c20_0 .net "o_rs2_ID", 31 0, v0x57e7b5336d30_0;  alias, 1 drivers
L_0x57e7b5383f50 .part v0x57e7b5190650_0, 7, 25;
L_0x57e7b5383ff0 .part v0x57e7b5190650_0, 2, 5;
L_0x57e7b5384090 .part v0x57e7b5190650_0, 12, 3;
L_0x57e7b5384130 .part v0x57e7b5190650_0, 30, 1;
L_0x57e7b53841d0 .part v0x57e7b5190650_0, 7, 4;
L_0x57e7b5384270 .part v0x57e7b5190650_0, 15, 4;
L_0x57e7b5384310 .part v0x57e7b5190650_0, 20, 4;
S_0x57e7b51a6a70 .scope module, "U_EXTEND_UNIT" "extend_unit" 14 76, 15 24 0, S_0x57e7b51a6750;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "i_imm_ID";
    .port_info 1 /INPUT 3 "i_imm_src_ID";
    .port_info 2 /OUTPUT 32 "o_imm_ex_ID";
v0x57e7b51ae100_0 .net "i_imm_ID", 24 0, L_0x57e7b5383f50;  1 drivers
v0x57e7b51ae200_0 .net "i_imm_src_ID", 2 0, L_0x57e7b537b320;  alias, 1 drivers
v0x57e7b51ae310_0 .var "o_imm_ex_ID", 31 0;
E_0x57e7b5333ea0 .event edge, v0x57e7b51ae100_0, v0x57e7b52d4e20_0;
S_0x57e7b50b3cf0 .scope module, "U_REGISTER_FILE" "register_file" 14 86, 16 21 0, S_0x57e7b51a6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 1 "i_write_en_WB";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 32 "i_instr_ID";
    .port_info 6 /OUTPUT 32 "o_rs1_ID";
    .port_info 7 /OUTPUT 32 "o_rs2_ID";
P_0x57e7b50b3ed0 .param/l "DATA_WIDTH" 0 16 22, +C4<00000000000000000000000000100000>;
P_0x57e7b50b3f10 .param/l "INDEX_WIDTH" 0 16 24, +C4<00000000000000000000000000000100>;
P_0x57e7b50b3f50 .param/l "NUM_REGS" 0 16 23, +C4<00000000000000000000000000010000>;
v0x57e7b5336730_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b53367f0_0 .net "i_data_WB", 31 0, v0x57e7b5360670_0;  alias, 1 drivers
v0x57e7b53368d0_0 .net "i_instr_ID", 31 0, v0x57e7b5190650_0;  alias, 1 drivers
v0x57e7b53369d0_0 .net "i_rd_WB", 3 0, v0x57e7b519c9c0_0;  alias, 1 drivers
v0x57e7b5336a70_0 .net "i_rst_ID", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b5336b80_0 .net "i_write_en_WB", 0 0, v0x57e7b519cb40_0;  alias, 1 drivers
v0x57e7b5336c70_0 .var "o_rs1_ID", 31 0;
v0x57e7b5336d30_0 .var "o_rs2_ID", 31 0;
v0x57e7b5336dd0 .array "registers", 0 15, 31 0;
E_0x57e7b5333ee0 .event negedge, v0x57e7b52af570_0;
S_0x57e7b5336500 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 16 61, 16 61 0, S_0x57e7b50b3cf0;
 .timescale 0 0;
v0x57e7b5336690_0 .var/i "i", 31 0;
S_0x57e7b5337fc0 .scope module, "U_STAGE_EXECUTE" "stage_execute" 8 223, 17 21 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rd1_EX";
    .port_info 1 /INPUT 32 "i_rd2_EX";
    .port_info 2 /INPUT 32 "i_pc_EX";
    .port_info 3 /INPUT 32 "i_imm_ext_EX";
    .port_info 4 /INPUT 1 "i_alu_src_EX";
    .port_info 5 /INPUT 32 "i_result_WB";
    .port_info 6 /INPUT 32 "i_alu_result_M";
    .port_info 7 /INPUT 2 "i_forward_rs1_EX";
    .port_info 8 /INPUT 2 "i_forward_rs2_EX";
    .port_info 9 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 10 /OUTPUT 1 "o_equal_EX";
    .port_info 11 /OUTPUT 32 "o_alu_result_EX";
    .port_info 12 /OUTPUT 32 "o_write_data_EX";
    .port_info 13 /OUTPUT 32 "o_pc_target_EX";
P_0x57e7b52e34e0 .param/l "DATA_WIDTH" 0 17 21, +C4<00000000000000000000000000100000>;
P_0x57e7b52e3520 .param/l "REG_WIDTH" 0 17 22, +C4<00000000000000000000000000000100>;
v0x57e7b535d880_0 .net "i_alu_ctrl_EX", 4 0, v0x57e7b516a5e0_0;  alias, 1 drivers
v0x57e7b535d990_0 .net "i_alu_result_M", 31 0, v0x57e7b5116440_0;  alias, 1 drivers
v0x57e7b535da50_0 .net "i_alu_src_EX", 0 0, v0x57e7b5173110_0;  alias, 1 drivers
v0x57e7b535daf0_0 .net "i_forward_rs1_EX", 1 0, v0x57e7b5150600_0;  alias, 1 drivers
v0x57e7b535dbe0_0 .net "i_forward_rs2_EX", 1 0, v0x57e7b51506e0_0;  alias, 1 drivers
v0x57e7b535dd40_0 .net "i_imm_ext_EX", 31 0, v0x57e7b5173270_0;  alias, 1 drivers
v0x57e7b535de00_0 .net "i_pc_EX", 31 0, v0x57e7b5173470_0;  alias, 1 drivers
v0x57e7b535df10_0 .net "i_rd1_EX", 31 0, v0x57e7b5181a10_0;  alias, 1 drivers
v0x57e7b535e020_0 .net "i_rd2_EX", 31 0, v0x57e7b51830b0_0;  alias, 1 drivers
v0x57e7b535e170_0 .net "i_result_WB", 31 0, v0x57e7b5360670_0;  alias, 1 drivers
v0x57e7b535e2c0_0 .net "o_alu_result_EX", 31 0, v0x57e7b535be30_0;  alias, 1 drivers
v0x57e7b535e380_0 .net "o_equal_EX", 0 0, v0x57e7b535bef0_0;  alias, 1 drivers
v0x57e7b535e470_0 .net "o_pc_target_EX", 31 0, L_0x57e7b53843b0;  alias, 1 drivers
v0x57e7b535e580_0 .net "o_write_data_EX", 31 0, v0x57e7b5338c50_0;  alias, 1 drivers
v0x57e7b535e640_0 .net "srcA_EX", 31 0, v0x57e7b535d050_0;  1 drivers
v0x57e7b535e700_0 .net "srcB_EX", 31 0, L_0x57e7b539b400;  1 drivers
S_0x57e7b5338430 .scope module, "U2_MUX_4X1" "mux_4x1" 17 96, 18 20 0, S_0x57e7b5337fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x57e7b53387a0_0 .net "i_a", 31 0, v0x57e7b51830b0_0;  alias, 1 drivers
v0x57e7b5338880_0 .net "i_b", 31 0, v0x57e7b5360670_0;  alias, 1 drivers
v0x57e7b5338970_0 .net "i_c", 31 0, v0x57e7b5116440_0;  alias, 1 drivers
o0x7ef0924ed958 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57e7b5338a60_0 .net "i_d", 31 0, o0x7ef0924ed958;  0 drivers
v0x57e7b5338b40_0 .net "i_sel", 1 0, v0x57e7b51506e0_0;  alias, 1 drivers
v0x57e7b5338c50_0 .var "o_mux", 31 0;
E_0x57e7b5338710/0 .event edge, v0x57e7b51506e0_0, v0x57e7b51830b0_0, v0x57e7b53367f0_0, v0x57e7b5116440_0;
E_0x57e7b5338710/1 .event edge, v0x57e7b5338a60_0;
E_0x57e7b5338710 .event/or E_0x57e7b5338710/0, E_0x57e7b5338710/1;
S_0x57e7b5338dd0 .scope module, "U_ALU" "alu" 17 80, 19 20 0, S_0x57e7b5337fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 1 /INPUT 32 "i_rd1_EX";
    .port_info 2 /INPUT 32 "i_rd2_EX";
    .port_info 3 /OUTPUT 32 "o_alu_result_EX";
    .port_info 4 /OUTPUT 1 "o_equal_EX";
P_0x57e7b5338fd0 .param/l "ADD" 1 19 44, C4<00011>;
P_0x57e7b5339010 .param/l "AND" 1 19 41, C4<00000>;
P_0x57e7b5339050 .param/l "AUIPC" 1 19 58, C4<10001>;
P_0x57e7b5339090 .param/l "BEQ" 1 19 51, C4<01010>;
P_0x57e7b53390d0 .param/l "BGE" 1 19 55, C4<01110>;
P_0x57e7b5339110 .param/l "BGEU" 1 19 56, C4<01111>;
P_0x57e7b5339150 .param/l "BLT" 1 19 53, C4<01100>;
P_0x57e7b5339190 .param/l "BLTU" 1 19 54, C4<01101>;
P_0x57e7b53391d0 .param/l "BNE" 1 19 52, C4<01011>;
P_0x57e7b5339210 .param/l "EBREAK" 1 19 61, C4<10100>;
P_0x57e7b5339250 .param/l "ECALL" 1 19 60, C4<10011>;
P_0x57e7b5339290 .param/l "FENCE" 1 19 59, C4<10010>;
P_0x57e7b53392d0 .param/l "LUI" 1 19 57, C4<10000>;
P_0x57e7b5339310 .param/l "OR" 1 19 42, C4<00001>;
P_0x57e7b5339350 .param/l "SLL" 1 19 46, C4<00101>;
P_0x57e7b5339390 .param/l "SLT" 1 19 48, C4<00111>;
P_0x57e7b53393d0 .param/l "SLTU" 1 19 49, C4<01000>;
P_0x57e7b5339410 .param/l "SRA" 1 19 50, C4<01001>;
P_0x57e7b5339450 .param/l "SRL" 1 19 47, C4<00110>;
P_0x57e7b5339490 .param/l "SUB" 1 19 45, C4<00100>;
P_0x57e7b53394d0 .param/l "WIDTH" 0 19 21, +C4<00000000000000000000000000100000>;
P_0x57e7b5339510 .param/l "XOR" 1 19 43, C4<00010>;
L_0x57e7b5384450 .functor NOT 32, L_0x57e7b539b400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x57e7b535b8f0_0 .net "adder_result", 31 0, L_0x57e7b539b2f0;  1 drivers
v0x57e7b535b9d0_0 .var "cin", 0 0;
v0x57e7b535bac0_0 .net "i_alu_ctrl_EX", 4 0, v0x57e7b516a5e0_0;  alias, 1 drivers
v0x57e7b535bb90_0 .net "i_rd1_EX", 31 0, v0x57e7b535d050_0;  alias, 1 drivers
v0x57e7b535bc60_0 .net "i_rd2_EX", 31 0, L_0x57e7b539b400;  alias, 1 drivers
v0x57e7b535bd50_0 .net "not_i_rd2_EX", 31 0, L_0x57e7b5384450;  1 drivers
v0x57e7b535be30_0 .var "o_alu_result_EX", 31 0;
v0x57e7b535bef0_0 .var "o_equal_EX", 0 0;
v0x57e7b535bfc0_0 .var "rd2_operand", 31 0;
E_0x57e7b5338630/0 .event edge, v0x57e7b516a5e0_0, v0x57e7b535b330_0, v0x57e7b535bc60_0, v0x57e7b535b760_0;
E_0x57e7b5338630/1 .event edge, v0x57e7b535bd50_0;
E_0x57e7b5338630 .event/or E_0x57e7b5338630/0, E_0x57e7b5338630/1;
S_0x57e7b5339f10 .scope module, "U_ADDER" "adder" 19 80, 20 20 0, S_0x57e7b5338dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x57e7b533a110 .param/l "WIDTH" 0 20 21, +C4<00000000000000000000000000100000>;
L_0x57e7b539b2f0 .functor BUFZ 32, L_0x57e7b5399f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7ef0924f32c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x57e7b535b230_0 name=_ivl_226
v0x57e7b535b330_0 .net "a", 31 0, v0x57e7b535d050_0;  alias, 1 drivers
v0x57e7b535b410_0 .net "b", 31 0, v0x57e7b535bfc0_0;  1 drivers
v0x57e7b535b4d0_0 .net "carry", 31 0, L_0x57e7b53b0250;  1 drivers
v0x57e7b535b5b0_0 .net "cin", 0 0, v0x57e7b535b9d0_0;  1 drivers
v0x57e7b535b6a0_0 .net "internal_sum", 31 0, L_0x57e7b5399f30;  1 drivers
v0x57e7b535b760_0 .net "sum", 31 0, L_0x57e7b539b2f0;  alias, 1 drivers
L_0x57e7b53848b0 .part v0x57e7b535d050_0, 0, 1;
L_0x57e7b5384a70 .part v0x57e7b535bfc0_0, 0, 1;
L_0x57e7b5385090 .part v0x57e7b535d050_0, 1, 1;
L_0x57e7b53851c0 .part v0x57e7b535bfc0_0, 1, 1;
L_0x57e7b53852f0 .part L_0x57e7b53b0250, 0, 1;
L_0x57e7b5385900 .part v0x57e7b535d050_0, 2, 1;
L_0x57e7b5385a70 .part v0x57e7b535bfc0_0, 2, 1;
L_0x57e7b5385c30 .part L_0x57e7b53b0250, 1, 1;
L_0x57e7b5386250 .part v0x57e7b535d050_0, 3, 1;
L_0x57e7b5386380 .part v0x57e7b535bfc0_0, 3, 1;
L_0x57e7b5386510 .part L_0x57e7b53b0250, 2, 1;
L_0x57e7b5386ad0 .part v0x57e7b535d050_0, 4, 1;
L_0x57e7b5386c70 .part v0x57e7b535bfc0_0, 4, 1;
L_0x57e7b5386d10 .part L_0x57e7b53b0250, 3, 1;
L_0x57e7b5387370 .part v0x57e7b535d050_0, 5, 1;
L_0x57e7b53874a0 .part v0x57e7b535bfc0_0, 5, 1;
L_0x57e7b5387660 .part L_0x57e7b53b0250, 4, 1;
L_0x57e7b5387c70 .part v0x57e7b535d050_0, 6, 1;
L_0x57e7b5387e40 .part v0x57e7b535bfc0_0, 6, 1;
L_0x57e7b5387ee0 .part L_0x57e7b53b0250, 5, 1;
L_0x57e7b5387da0 .part v0x57e7b535d050_0, 7, 1;
L_0x57e7b53885a0 .part v0x57e7b535bfc0_0, 7, 1;
L_0x57e7b5388790 .part L_0x57e7b53b0250, 6, 1;
L_0x57e7b5388da0 .part v0x57e7b535d050_0, 8, 1;
L_0x57e7b5388fa0 .part v0x57e7b535bfc0_0, 8, 1;
L_0x57e7b53890d0 .part L_0x57e7b53b0250, 7, 1;
L_0x57e7b53898d0 .part v0x57e7b535d050_0, 9, 1;
L_0x57e7b5389970 .part v0x57e7b535bfc0_0, 9, 1;
L_0x57e7b5389b90 .part L_0x57e7b53b0250, 8, 1;
L_0x57e7b538a1a0 .part v0x57e7b535d050_0, 10, 1;
L_0x57e7b538a3d0 .part v0x57e7b535bfc0_0, 10, 1;
L_0x57e7b538a500 .part L_0x57e7b53b0250, 9, 1;
L_0x57e7b538ac20 .part v0x57e7b535d050_0, 11, 1;
L_0x57e7b538ad50 .part v0x57e7b535bfc0_0, 11, 1;
L_0x57e7b538afa0 .part L_0x57e7b53b0250, 10, 1;
L_0x57e7b538b5e0 .part v0x57e7b535d050_0, 12, 1;
L_0x57e7b538ae80 .part v0x57e7b535bfc0_0, 12, 1;
L_0x57e7b538bae0 .part L_0x57e7b53b0250, 11, 1;
L_0x57e7b538c1f0 .part v0x57e7b535d050_0, 13, 1;
L_0x57e7b538c320 .part v0x57e7b535bfc0_0, 13, 1;
L_0x57e7b538c5a0 .part L_0x57e7b53b0250, 12, 1;
L_0x57e7b538cc10 .part v0x57e7b535d050_0, 14, 1;
L_0x57e7b538cea0 .part v0x57e7b535bfc0_0, 14, 1;
L_0x57e7b538d1e0 .part L_0x57e7b53b0250, 13, 1;
L_0x57e7b538d9c0 .part v0x57e7b535d050_0, 15, 1;
L_0x57e7b538daf0 .part v0x57e7b535bfc0_0, 15, 1;
L_0x57e7b538dda0 .part L_0x57e7b53b0250, 14, 1;
L_0x57e7b538e410 .part v0x57e7b535d050_0, 16, 1;
L_0x57e7b538e6d0 .part v0x57e7b535bfc0_0, 16, 1;
L_0x57e7b538e800 .part L_0x57e7b53b0250, 15, 1;
L_0x57e7b538f220 .part v0x57e7b535d050_0, 17, 1;
L_0x57e7b538f350 .part v0x57e7b535bfc0_0, 17, 1;
L_0x57e7b538f630 .part L_0x57e7b53b0250, 16, 1;
L_0x57e7b538fca0 .part v0x57e7b535d050_0, 18, 1;
L_0x57e7b538ff90 .part v0x57e7b535bfc0_0, 18, 1;
L_0x57e7b53900c0 .part L_0x57e7b53b0250, 17, 1;
L_0x57e7b5390900 .part v0x57e7b535d050_0, 19, 1;
L_0x57e7b5390a30 .part v0x57e7b535bfc0_0, 19, 1;
L_0x57e7b5390d40 .part L_0x57e7b53b0250, 18, 1;
L_0x57e7b53913b0 .part v0x57e7b535d050_0, 20, 1;
L_0x57e7b53916d0 .part v0x57e7b535bfc0_0, 20, 1;
L_0x57e7b5391800 .part L_0x57e7b53b0250, 19, 1;
L_0x57e7b5392070 .part v0x57e7b535d050_0, 21, 1;
L_0x57e7b53921a0 .part v0x57e7b535bfc0_0, 21, 1;
L_0x57e7b53924e0 .part L_0x57e7b53b0250, 20, 1;
L_0x57e7b5392b50 .part v0x57e7b535d050_0, 22, 1;
L_0x57e7b5392ea0 .part v0x57e7b535bfc0_0, 22, 1;
L_0x57e7b5392fd0 .part L_0x57e7b53b0250, 21, 1;
L_0x57e7b5393870 .part v0x57e7b535d050_0, 23, 1;
L_0x57e7b53939a0 .part v0x57e7b535bfc0_0, 23, 1;
L_0x57e7b5393d10 .part L_0x57e7b53b0250, 22, 1;
L_0x57e7b5394380 .part v0x57e7b535d050_0, 24, 1;
L_0x57e7b5394700 .part v0x57e7b535bfc0_0, 24, 1;
L_0x57e7b5394830 .part L_0x57e7b53b0250, 23, 1;
L_0x57e7b5395100 .part v0x57e7b535d050_0, 25, 1;
L_0x57e7b5395230 .part v0x57e7b535bfc0_0, 25, 1;
L_0x57e7b53955d0 .part L_0x57e7b53b0250, 24, 1;
L_0x57e7b5395c40 .part v0x57e7b535d050_0, 26, 1;
L_0x57e7b5395ff0 .part v0x57e7b535bfc0_0, 26, 1;
L_0x57e7b5396120 .part L_0x57e7b53b0250, 25, 1;
L_0x57e7b5396a20 .part v0x57e7b535d050_0, 27, 1;
L_0x57e7b5396b50 .part v0x57e7b535bfc0_0, 27, 1;
L_0x57e7b5396f20 .part L_0x57e7b53b0250, 26, 1;
L_0x57e7b5397590 .part v0x57e7b535d050_0, 28, 1;
L_0x57e7b5397d80 .part v0x57e7b535bfc0_0, 28, 1;
L_0x57e7b5397eb0 .part L_0x57e7b53b0250, 27, 1;
L_0x57e7b53985e0 .part v0x57e7b535d050_0, 29, 1;
L_0x57e7b5398710 .part v0x57e7b535bfc0_0, 29, 1;
L_0x57e7b5398b10 .part L_0x57e7b53b0250, 28, 1;
L_0x57e7b53991c0 .part v0x57e7b535d050_0, 30, 1;
L_0x57e7b53995d0 .part v0x57e7b535bfc0_0, 30, 1;
L_0x57e7b5399b10 .part L_0x57e7b53b0250, 29, 1;
LS_0x57e7b5399f30_0_0 .concat8 [ 1 1 1 1], L_0x57e7b5384530, L_0x57e7b5384c10, L_0x57e7b5385490, L_0x57e7b5385e20;
LS_0x57e7b5399f30_0_4 .concat8 [ 1 1 1 1], L_0x57e7b53866b0, L_0x57e7b5386f50, L_0x57e7b5387800, L_0x57e7b53880a0;
LS_0x57e7b5399f30_0_8 .concat8 [ 1 1 1 1], L_0x57e7b5388930, L_0x57e7b5389460, L_0x57e7b5389d30, L_0x57e7b538a7b0;
LS_0x57e7b5399f30_0_12 .concat8 [ 1 1 1 1], L_0x57e7b538b140, L_0x57e7b538bd50, L_0x57e7b538c740, L_0x57e7b538d4f0;
LS_0x57e7b5399f30_0_16 .concat8 [ 1 1 1 1], L_0x57e7b538df40, L_0x57e7b538ed50, L_0x57e7b538f7d0, L_0x57e7b5390430;
LS_0x57e7b5399f30_0_20 .concat8 [ 1 1 1 1], L_0x57e7b5390ee0, L_0x57e7b5391ba0, L_0x57e7b5392680, L_0x57e7b53933a0;
LS_0x57e7b5399f30_0_24 .concat8 [ 1 1 1 1], L_0x57e7b5393eb0, L_0x57e7b5394c30, L_0x57e7b5395770, L_0x57e7b5396550;
LS_0x57e7b5399f30_0_28 .concat8 [ 1 1 1 1], L_0x57e7b53970c0, L_0x57e7b53982a0, L_0x57e7b5398cb0, L_0x57e7b539b190;
LS_0x57e7b5399f30_1_0 .concat8 [ 4 4 4 4], LS_0x57e7b5399f30_0_0, LS_0x57e7b5399f30_0_4, LS_0x57e7b5399f30_0_8, LS_0x57e7b5399f30_0_12;
LS_0x57e7b5399f30_1_4 .concat8 [ 4 4 4 4], LS_0x57e7b5399f30_0_16, LS_0x57e7b5399f30_0_20, LS_0x57e7b5399f30_0_24, LS_0x57e7b5399f30_0_28;
L_0x57e7b5399f30 .concat8 [ 16 16 0 0], LS_0x57e7b5399f30_1_0, LS_0x57e7b5399f30_1_4;
L_0x57e7b539a890 .part v0x57e7b535d050_0, 31, 1;
L_0x57e7b539ac30 .part v0x57e7b535bfc0_0, 31, 1;
L_0x57e7b539ade0 .part L_0x57e7b53b0250, 30, 1;
LS_0x57e7b53b0250_0_0 .concat [ 1 1 1 1], L_0x57e7b53847f0, L_0x57e7b5384f80, L_0x57e7b53857f0, L_0x57e7b5386140;
LS_0x57e7b53b0250_0_4 .concat [ 1 1 1 1], L_0x57e7b53869c0, L_0x57e7b5387260, L_0x57e7b5387b60, L_0x57e7b5388400;
LS_0x57e7b53b0250_0_8 .concat [ 1 1 1 1], L_0x57e7b5388c90, L_0x57e7b53897c0, L_0x57e7b538a090, L_0x57e7b538ab10;
LS_0x57e7b53b0250_0_12 .concat [ 1 1 1 1], L_0x57e7b538b4d0, L_0x57e7b538c0e0, L_0x57e7b538cb00, L_0x57e7b538d8b0;
LS_0x57e7b53b0250_0_16 .concat [ 1 1 1 1], L_0x57e7b538e300, L_0x57e7b538f110, L_0x57e7b538fb90, L_0x57e7b53907f0;
LS_0x57e7b53b0250_0_20 .concat [ 1 1 1 1], L_0x57e7b53912a0, L_0x57e7b5391f60, L_0x57e7b5392a40, L_0x57e7b5393760;
LS_0x57e7b53b0250_0_24 .concat [ 1 1 1 1], L_0x57e7b5394270, L_0x57e7b5394ff0, L_0x57e7b5395b30, L_0x57e7b5396910;
LS_0x57e7b53b0250_0_28 .concat [ 1 1 1 1], L_0x57e7b5397480, L_0x57e7b53984d0, L_0x57e7b53990b0, o0x7ef0924f32c8;
LS_0x57e7b53b0250_1_0 .concat [ 4 4 4 4], LS_0x57e7b53b0250_0_0, LS_0x57e7b53b0250_0_4, LS_0x57e7b53b0250_0_8, LS_0x57e7b53b0250_0_12;
LS_0x57e7b53b0250_1_4 .concat [ 4 4 4 4], LS_0x57e7b53b0250_0_16, LS_0x57e7b53b0250_0_20, LS_0x57e7b53b0250_0_24, LS_0x57e7b53b0250_0_28;
L_0x57e7b53b0250 .concat [ 16 16 0 0], LS_0x57e7b53b0250_1_0, LS_0x57e7b53b0250_1_4;
S_0x57e7b533a1e0 .scope generate, "genblk1[0]" "genblk1[0]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b533a400 .param/l "i" 0 20 34, +C4<00>;
S_0x57e7b533a4e0 .scope generate, "genblk2" "genblk2" 20 35, 20 35 0, S_0x57e7b533a1e0;
 .timescale 0 0;
S_0x57e7b533a6c0 .scope module, "FA0" "full_adder" 20 36, 21 20 0, S_0x57e7b533a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b53844c0 .functor XOR 1, L_0x57e7b53848b0, L_0x57e7b5384a70, C4<0>, C4<0>;
L_0x57e7b5384530 .functor XOR 1, L_0x57e7b53844c0, v0x57e7b535b9d0_0, C4<0>, C4<0>;
L_0x57e7b53845a0 .functor AND 1, L_0x57e7b53848b0, L_0x57e7b5384a70, C4<1>, C4<1>;
L_0x57e7b5384610 .functor AND 1, L_0x57e7b5384a70, v0x57e7b535b9d0_0, C4<1>, C4<1>;
L_0x57e7b5384710 .functor OR 1, L_0x57e7b53845a0, L_0x57e7b5384610, C4<0>, C4<0>;
L_0x57e7b5384780 .functor AND 1, L_0x57e7b53848b0, v0x57e7b535b9d0_0, C4<1>, C4<1>;
L_0x57e7b53847f0 .functor OR 1, L_0x57e7b5384710, L_0x57e7b5384780, C4<0>, C4<0>;
v0x57e7b533a970_0 .net *"_ivl_0", 0 0, L_0x57e7b53844c0;  1 drivers
v0x57e7b533aa70_0 .net *"_ivl_10", 0 0, L_0x57e7b5384780;  1 drivers
v0x57e7b533ab50_0 .net *"_ivl_4", 0 0, L_0x57e7b53845a0;  1 drivers
v0x57e7b533ac40_0 .net *"_ivl_6", 0 0, L_0x57e7b5384610;  1 drivers
v0x57e7b533ad20_0 .net *"_ivl_8", 0 0, L_0x57e7b5384710;  1 drivers
v0x57e7b533ae50_0 .net "a", 0 0, L_0x57e7b53848b0;  1 drivers
v0x57e7b533af10_0 .net "b", 0 0, L_0x57e7b5384a70;  1 drivers
v0x57e7b533afd0_0 .net "cin", 0 0, v0x57e7b535b9d0_0;  alias, 1 drivers
v0x57e7b533b090_0 .net "cout", 0 0, L_0x57e7b53847f0;  1 drivers
v0x57e7b533b150_0 .net "sum", 0 0, L_0x57e7b5384530;  1 drivers
S_0x57e7b533b2b0 .scope generate, "genblk1[1]" "genblk1[1]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b533b480 .param/l "i" 0 20 34, +C4<01>;
S_0x57e7b533b540 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b533b2b0;
 .timescale 0 0;
S_0x57e7b533b720 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b533b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5384ba0 .functor XOR 1, L_0x57e7b5385090, L_0x57e7b53851c0, C4<0>, C4<0>;
L_0x57e7b5384c10 .functor XOR 1, L_0x57e7b5384ba0, L_0x57e7b53852f0, C4<0>, C4<0>;
L_0x57e7b5384c80 .functor AND 1, L_0x57e7b5385090, L_0x57e7b53851c0, C4<1>, C4<1>;
L_0x57e7b5384d40 .functor AND 1, L_0x57e7b53851c0, L_0x57e7b53852f0, C4<1>, C4<1>;
L_0x57e7b5384e00 .functor OR 1, L_0x57e7b5384c80, L_0x57e7b5384d40, C4<0>, C4<0>;
L_0x57e7b5384f10 .functor AND 1, L_0x57e7b5385090, L_0x57e7b53852f0, C4<1>, C4<1>;
L_0x57e7b5384f80 .functor OR 1, L_0x57e7b5384e00, L_0x57e7b5384f10, C4<0>, C4<0>;
v0x57e7b533b9a0_0 .net *"_ivl_0", 0 0, L_0x57e7b5384ba0;  1 drivers
v0x57e7b533baa0_0 .net *"_ivl_10", 0 0, L_0x57e7b5384f10;  1 drivers
v0x57e7b533bb80_0 .net *"_ivl_4", 0 0, L_0x57e7b5384c80;  1 drivers
v0x57e7b533bc70_0 .net *"_ivl_6", 0 0, L_0x57e7b5384d40;  1 drivers
v0x57e7b533bd50_0 .net *"_ivl_8", 0 0, L_0x57e7b5384e00;  1 drivers
v0x57e7b533be80_0 .net "a", 0 0, L_0x57e7b5385090;  1 drivers
v0x57e7b533bf40_0 .net "b", 0 0, L_0x57e7b53851c0;  1 drivers
v0x57e7b533c000_0 .net "cin", 0 0, L_0x57e7b53852f0;  1 drivers
v0x57e7b533c0c0_0 .net "cout", 0 0, L_0x57e7b5384f80;  1 drivers
v0x57e7b533c210_0 .net "sum", 0 0, L_0x57e7b5384c10;  1 drivers
S_0x57e7b533c370 .scope generate, "genblk1[2]" "genblk1[2]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b533c520 .param/l "i" 0 20 34, +C4<010>;
S_0x57e7b533c5e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b533c370;
 .timescale 0 0;
S_0x57e7b533c7c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b533c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5385420 .functor XOR 1, L_0x57e7b5385900, L_0x57e7b5385a70, C4<0>, C4<0>;
L_0x57e7b5385490 .functor XOR 1, L_0x57e7b5385420, L_0x57e7b5385c30, C4<0>, C4<0>;
L_0x57e7b5385500 .functor AND 1, L_0x57e7b5385900, L_0x57e7b5385a70, C4<1>, C4<1>;
L_0x57e7b5385570 .functor AND 1, L_0x57e7b5385a70, L_0x57e7b5385c30, C4<1>, C4<1>;
L_0x57e7b5385630 .functor OR 1, L_0x57e7b5385500, L_0x57e7b5385570, C4<0>, C4<0>;
L_0x57e7b5385740 .functor AND 1, L_0x57e7b5385900, L_0x57e7b5385c30, C4<1>, C4<1>;
L_0x57e7b53857f0 .functor OR 1, L_0x57e7b5385630, L_0x57e7b5385740, C4<0>, C4<0>;
v0x57e7b533ca70_0 .net *"_ivl_0", 0 0, L_0x57e7b5385420;  1 drivers
v0x57e7b533cb70_0 .net *"_ivl_10", 0 0, L_0x57e7b5385740;  1 drivers
v0x57e7b533cc50_0 .net *"_ivl_4", 0 0, L_0x57e7b5385500;  1 drivers
v0x57e7b533cd40_0 .net *"_ivl_6", 0 0, L_0x57e7b5385570;  1 drivers
v0x57e7b533ce20_0 .net *"_ivl_8", 0 0, L_0x57e7b5385630;  1 drivers
v0x57e7b533cf50_0 .net "a", 0 0, L_0x57e7b5385900;  1 drivers
v0x57e7b533d010_0 .net "b", 0 0, L_0x57e7b5385a70;  1 drivers
v0x57e7b533d0d0_0 .net "cin", 0 0, L_0x57e7b5385c30;  1 drivers
v0x57e7b533d190_0 .net "cout", 0 0, L_0x57e7b53857f0;  1 drivers
v0x57e7b533d2e0_0 .net "sum", 0 0, L_0x57e7b5385490;  1 drivers
S_0x57e7b533d440 .scope generate, "genblk1[3]" "genblk1[3]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b533d5f0 .param/l "i" 0 20 34, +C4<011>;
S_0x57e7b533d6d0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b533d440;
 .timescale 0 0;
S_0x57e7b533d8b0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b533d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5385db0 .functor XOR 1, L_0x57e7b5386250, L_0x57e7b5386380, C4<0>, C4<0>;
L_0x57e7b5385e20 .functor XOR 1, L_0x57e7b5385db0, L_0x57e7b5386510, C4<0>, C4<0>;
L_0x57e7b5385e90 .functor AND 1, L_0x57e7b5386250, L_0x57e7b5386380, C4<1>, C4<1>;
L_0x57e7b5385f00 .functor AND 1, L_0x57e7b5386380, L_0x57e7b5386510, C4<1>, C4<1>;
L_0x57e7b5385fc0 .functor OR 1, L_0x57e7b5385e90, L_0x57e7b5385f00, C4<0>, C4<0>;
L_0x57e7b53860d0 .functor AND 1, L_0x57e7b5386250, L_0x57e7b5386510, C4<1>, C4<1>;
L_0x57e7b5386140 .functor OR 1, L_0x57e7b5385fc0, L_0x57e7b53860d0, C4<0>, C4<0>;
v0x57e7b533db30_0 .net *"_ivl_0", 0 0, L_0x57e7b5385db0;  1 drivers
v0x57e7b533dc30_0 .net *"_ivl_10", 0 0, L_0x57e7b53860d0;  1 drivers
v0x57e7b533dd10_0 .net *"_ivl_4", 0 0, L_0x57e7b5385e90;  1 drivers
v0x57e7b533de00_0 .net *"_ivl_6", 0 0, L_0x57e7b5385f00;  1 drivers
v0x57e7b533dee0_0 .net *"_ivl_8", 0 0, L_0x57e7b5385fc0;  1 drivers
v0x57e7b533e010_0 .net "a", 0 0, L_0x57e7b5386250;  1 drivers
v0x57e7b533e0d0_0 .net "b", 0 0, L_0x57e7b5386380;  1 drivers
v0x57e7b533e190_0 .net "cin", 0 0, L_0x57e7b5386510;  1 drivers
v0x57e7b533e250_0 .net "cout", 0 0, L_0x57e7b5386140;  1 drivers
v0x57e7b533e3a0_0 .net "sum", 0 0, L_0x57e7b5385e20;  1 drivers
S_0x57e7b533e500 .scope generate, "genblk1[4]" "genblk1[4]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b533e700 .param/l "i" 0 20 34, +C4<0100>;
S_0x57e7b533e7e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b533e500;
 .timescale 0 0;
S_0x57e7b533e9c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b533e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5386640 .functor XOR 1, L_0x57e7b5386ad0, L_0x57e7b5386c70, C4<0>, C4<0>;
L_0x57e7b53866b0 .functor XOR 1, L_0x57e7b5386640, L_0x57e7b5386d10, C4<0>, C4<0>;
L_0x57e7b5386720 .functor AND 1, L_0x57e7b5386ad0, L_0x57e7b5386c70, C4<1>, C4<1>;
L_0x57e7b5386790 .functor AND 1, L_0x57e7b5386c70, L_0x57e7b5386d10, C4<1>, C4<1>;
L_0x57e7b5386800 .functor OR 1, L_0x57e7b5386720, L_0x57e7b5386790, C4<0>, C4<0>;
L_0x57e7b5386910 .functor AND 1, L_0x57e7b5386ad0, L_0x57e7b5386d10, C4<1>, C4<1>;
L_0x57e7b53869c0 .functor OR 1, L_0x57e7b5386800, L_0x57e7b5386910, C4<0>, C4<0>;
v0x57e7b533ec40_0 .net *"_ivl_0", 0 0, L_0x57e7b5386640;  1 drivers
v0x57e7b533ed40_0 .net *"_ivl_10", 0 0, L_0x57e7b5386910;  1 drivers
v0x57e7b533ee20_0 .net *"_ivl_4", 0 0, L_0x57e7b5386720;  1 drivers
v0x57e7b533eee0_0 .net *"_ivl_6", 0 0, L_0x57e7b5386790;  1 drivers
v0x57e7b533efc0_0 .net *"_ivl_8", 0 0, L_0x57e7b5386800;  1 drivers
v0x57e7b533f0f0_0 .net "a", 0 0, L_0x57e7b5386ad0;  1 drivers
v0x57e7b533f1b0_0 .net "b", 0 0, L_0x57e7b5386c70;  1 drivers
v0x57e7b533f270_0 .net "cin", 0 0, L_0x57e7b5386d10;  1 drivers
v0x57e7b533f330_0 .net "cout", 0 0, L_0x57e7b53869c0;  1 drivers
v0x57e7b533f480_0 .net "sum", 0 0, L_0x57e7b53866b0;  1 drivers
S_0x57e7b533f5e0 .scope generate, "genblk1[5]" "genblk1[5]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b533f790 .param/l "i" 0 20 34, +C4<0101>;
S_0x57e7b533f870 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b533f5e0;
 .timescale 0 0;
S_0x57e7b533fa50 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b533f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5386c00 .functor XOR 1, L_0x57e7b5387370, L_0x57e7b53874a0, C4<0>, C4<0>;
L_0x57e7b5386f50 .functor XOR 1, L_0x57e7b5386c00, L_0x57e7b5387660, C4<0>, C4<0>;
L_0x57e7b5386fc0 .functor AND 1, L_0x57e7b5387370, L_0x57e7b53874a0, C4<1>, C4<1>;
L_0x57e7b5387030 .functor AND 1, L_0x57e7b53874a0, L_0x57e7b5387660, C4<1>, C4<1>;
L_0x57e7b53870a0 .functor OR 1, L_0x57e7b5386fc0, L_0x57e7b5387030, C4<0>, C4<0>;
L_0x57e7b53871b0 .functor AND 1, L_0x57e7b5387370, L_0x57e7b5387660, C4<1>, C4<1>;
L_0x57e7b5387260 .functor OR 1, L_0x57e7b53870a0, L_0x57e7b53871b0, C4<0>, C4<0>;
v0x57e7b533fcd0_0 .net *"_ivl_0", 0 0, L_0x57e7b5386c00;  1 drivers
v0x57e7b533fdd0_0 .net *"_ivl_10", 0 0, L_0x57e7b53871b0;  1 drivers
v0x57e7b533feb0_0 .net *"_ivl_4", 0 0, L_0x57e7b5386fc0;  1 drivers
v0x57e7b533ffa0_0 .net *"_ivl_6", 0 0, L_0x57e7b5387030;  1 drivers
v0x57e7b5340080_0 .net *"_ivl_8", 0 0, L_0x57e7b53870a0;  1 drivers
v0x57e7b53401b0_0 .net "a", 0 0, L_0x57e7b5387370;  1 drivers
v0x57e7b5340270_0 .net "b", 0 0, L_0x57e7b53874a0;  1 drivers
v0x57e7b5340330_0 .net "cin", 0 0, L_0x57e7b5387660;  1 drivers
v0x57e7b53403f0_0 .net "cout", 0 0, L_0x57e7b5387260;  1 drivers
v0x57e7b5340540_0 .net "sum", 0 0, L_0x57e7b5386f50;  1 drivers
S_0x57e7b53406a0 .scope generate, "genblk1[6]" "genblk1[6]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5340850 .param/l "i" 0 20 34, +C4<0110>;
S_0x57e7b5340930 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b53406a0;
 .timescale 0 0;
S_0x57e7b5340b10 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5340930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5387790 .functor XOR 1, L_0x57e7b5387c70, L_0x57e7b5387e40, C4<0>, C4<0>;
L_0x57e7b5387800 .functor XOR 1, L_0x57e7b5387790, L_0x57e7b5387ee0, C4<0>, C4<0>;
L_0x57e7b5387870 .functor AND 1, L_0x57e7b5387c70, L_0x57e7b5387e40, C4<1>, C4<1>;
L_0x57e7b53878e0 .functor AND 1, L_0x57e7b5387e40, L_0x57e7b5387ee0, C4<1>, C4<1>;
L_0x57e7b53879a0 .functor OR 1, L_0x57e7b5387870, L_0x57e7b53878e0, C4<0>, C4<0>;
L_0x57e7b5387ab0 .functor AND 1, L_0x57e7b5387c70, L_0x57e7b5387ee0, C4<1>, C4<1>;
L_0x57e7b5387b60 .functor OR 1, L_0x57e7b53879a0, L_0x57e7b5387ab0, C4<0>, C4<0>;
v0x57e7b5340d90_0 .net *"_ivl_0", 0 0, L_0x57e7b5387790;  1 drivers
v0x57e7b5340e90_0 .net *"_ivl_10", 0 0, L_0x57e7b5387ab0;  1 drivers
v0x57e7b5340f70_0 .net *"_ivl_4", 0 0, L_0x57e7b5387870;  1 drivers
v0x57e7b5341060_0 .net *"_ivl_6", 0 0, L_0x57e7b53878e0;  1 drivers
v0x57e7b5341140_0 .net *"_ivl_8", 0 0, L_0x57e7b53879a0;  1 drivers
v0x57e7b5341270_0 .net "a", 0 0, L_0x57e7b5387c70;  1 drivers
v0x57e7b5341330_0 .net "b", 0 0, L_0x57e7b5387e40;  1 drivers
v0x57e7b53413f0_0 .net "cin", 0 0, L_0x57e7b5387ee0;  1 drivers
v0x57e7b53414b0_0 .net "cout", 0 0, L_0x57e7b5387b60;  1 drivers
v0x57e7b5341600_0 .net "sum", 0 0, L_0x57e7b5387800;  1 drivers
S_0x57e7b5341760 .scope generate, "genblk1[7]" "genblk1[7]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5341910 .param/l "i" 0 20 34, +C4<0111>;
S_0x57e7b53419f0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5341760;
 .timescale 0 0;
S_0x57e7b5341bd0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b53419f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5388030 .functor XOR 1, L_0x57e7b5387da0, L_0x57e7b53885a0, C4<0>, C4<0>;
L_0x57e7b53880a0 .functor XOR 1, L_0x57e7b5388030, L_0x57e7b5388790, C4<0>, C4<0>;
L_0x57e7b5388110 .functor AND 1, L_0x57e7b5387da0, L_0x57e7b53885a0, C4<1>, C4<1>;
L_0x57e7b5388180 .functor AND 1, L_0x57e7b53885a0, L_0x57e7b5388790, C4<1>, C4<1>;
L_0x57e7b5388240 .functor OR 1, L_0x57e7b5388110, L_0x57e7b5388180, C4<0>, C4<0>;
L_0x57e7b5388350 .functor AND 1, L_0x57e7b5387da0, L_0x57e7b5388790, C4<1>, C4<1>;
L_0x57e7b5388400 .functor OR 1, L_0x57e7b5388240, L_0x57e7b5388350, C4<0>, C4<0>;
v0x57e7b5341e50_0 .net *"_ivl_0", 0 0, L_0x57e7b5388030;  1 drivers
v0x57e7b5341f50_0 .net *"_ivl_10", 0 0, L_0x57e7b5388350;  1 drivers
v0x57e7b5342030_0 .net *"_ivl_4", 0 0, L_0x57e7b5388110;  1 drivers
v0x57e7b5342120_0 .net *"_ivl_6", 0 0, L_0x57e7b5388180;  1 drivers
v0x57e7b5342200_0 .net *"_ivl_8", 0 0, L_0x57e7b5388240;  1 drivers
v0x57e7b5342330_0 .net "a", 0 0, L_0x57e7b5387da0;  1 drivers
v0x57e7b53423f0_0 .net "b", 0 0, L_0x57e7b53885a0;  1 drivers
v0x57e7b53424b0_0 .net "cin", 0 0, L_0x57e7b5388790;  1 drivers
v0x57e7b5342570_0 .net "cout", 0 0, L_0x57e7b5388400;  1 drivers
v0x57e7b53426c0_0 .net "sum", 0 0, L_0x57e7b53880a0;  1 drivers
S_0x57e7b5342820 .scope generate, "genblk1[8]" "genblk1[8]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b533e6b0 .param/l "i" 0 20 34, +C4<01000>;
S_0x57e7b5342af0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5342820;
 .timescale 0 0;
S_0x57e7b5342cd0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5342af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b53888c0 .functor XOR 1, L_0x57e7b5388da0, L_0x57e7b5388fa0, C4<0>, C4<0>;
L_0x57e7b5388930 .functor XOR 1, L_0x57e7b53888c0, L_0x57e7b53890d0, C4<0>, C4<0>;
L_0x57e7b53889a0 .functor AND 1, L_0x57e7b5388da0, L_0x57e7b5388fa0, C4<1>, C4<1>;
L_0x57e7b5388a10 .functor AND 1, L_0x57e7b5388fa0, L_0x57e7b53890d0, C4<1>, C4<1>;
L_0x57e7b5388ad0 .functor OR 1, L_0x57e7b53889a0, L_0x57e7b5388a10, C4<0>, C4<0>;
L_0x57e7b5388be0 .functor AND 1, L_0x57e7b5388da0, L_0x57e7b53890d0, C4<1>, C4<1>;
L_0x57e7b5388c90 .functor OR 1, L_0x57e7b5388ad0, L_0x57e7b5388be0, C4<0>, C4<0>;
v0x57e7b5342f50_0 .net *"_ivl_0", 0 0, L_0x57e7b53888c0;  1 drivers
v0x57e7b5343050_0 .net *"_ivl_10", 0 0, L_0x57e7b5388be0;  1 drivers
v0x57e7b5343130_0 .net *"_ivl_4", 0 0, L_0x57e7b53889a0;  1 drivers
v0x57e7b5343220_0 .net *"_ivl_6", 0 0, L_0x57e7b5388a10;  1 drivers
v0x57e7b5343300_0 .net *"_ivl_8", 0 0, L_0x57e7b5388ad0;  1 drivers
v0x57e7b5343430_0 .net "a", 0 0, L_0x57e7b5388da0;  1 drivers
v0x57e7b53434f0_0 .net "b", 0 0, L_0x57e7b5388fa0;  1 drivers
v0x57e7b53435b0_0 .net "cin", 0 0, L_0x57e7b53890d0;  1 drivers
v0x57e7b5343670_0 .net "cout", 0 0, L_0x57e7b5388c90;  1 drivers
v0x57e7b53437c0_0 .net "sum", 0 0, L_0x57e7b5388930;  1 drivers
S_0x57e7b5343920 .scope generate, "genblk1[9]" "genblk1[9]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5343ad0 .param/l "i" 0 20 34, +C4<01001>;
S_0x57e7b5343bb0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5343920;
 .timescale 0 0;
S_0x57e7b5343d90 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5343bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b53893f0 .functor XOR 1, L_0x57e7b53898d0, L_0x57e7b5389970, C4<0>, C4<0>;
L_0x57e7b5389460 .functor XOR 1, L_0x57e7b53893f0, L_0x57e7b5389b90, C4<0>, C4<0>;
L_0x57e7b53894d0 .functor AND 1, L_0x57e7b53898d0, L_0x57e7b5389970, C4<1>, C4<1>;
L_0x57e7b5389540 .functor AND 1, L_0x57e7b5389970, L_0x57e7b5389b90, C4<1>, C4<1>;
L_0x57e7b5389600 .functor OR 1, L_0x57e7b53894d0, L_0x57e7b5389540, C4<0>, C4<0>;
L_0x57e7b5389710 .functor AND 1, L_0x57e7b53898d0, L_0x57e7b5389b90, C4<1>, C4<1>;
L_0x57e7b53897c0 .functor OR 1, L_0x57e7b5389600, L_0x57e7b5389710, C4<0>, C4<0>;
v0x57e7b5344010_0 .net *"_ivl_0", 0 0, L_0x57e7b53893f0;  1 drivers
v0x57e7b5344110_0 .net *"_ivl_10", 0 0, L_0x57e7b5389710;  1 drivers
v0x57e7b53441f0_0 .net *"_ivl_4", 0 0, L_0x57e7b53894d0;  1 drivers
v0x57e7b53442e0_0 .net *"_ivl_6", 0 0, L_0x57e7b5389540;  1 drivers
v0x57e7b53443c0_0 .net *"_ivl_8", 0 0, L_0x57e7b5389600;  1 drivers
v0x57e7b53444f0_0 .net "a", 0 0, L_0x57e7b53898d0;  1 drivers
v0x57e7b53445b0_0 .net "b", 0 0, L_0x57e7b5389970;  1 drivers
v0x57e7b5344670_0 .net "cin", 0 0, L_0x57e7b5389b90;  1 drivers
v0x57e7b5344730_0 .net "cout", 0 0, L_0x57e7b53897c0;  1 drivers
v0x57e7b5344880_0 .net "sum", 0 0, L_0x57e7b5389460;  1 drivers
S_0x57e7b53449e0 .scope generate, "genblk1[10]" "genblk1[10]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5344b90 .param/l "i" 0 20 34, +C4<01010>;
S_0x57e7b5344c70 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b53449e0;
 .timescale 0 0;
S_0x57e7b5344e50 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5344c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5389cc0 .functor XOR 1, L_0x57e7b538a1a0, L_0x57e7b538a3d0, C4<0>, C4<0>;
L_0x57e7b5389d30 .functor XOR 1, L_0x57e7b5389cc0, L_0x57e7b538a500, C4<0>, C4<0>;
L_0x57e7b5389da0 .functor AND 1, L_0x57e7b538a1a0, L_0x57e7b538a3d0, C4<1>, C4<1>;
L_0x57e7b5389e10 .functor AND 1, L_0x57e7b538a3d0, L_0x57e7b538a500, C4<1>, C4<1>;
L_0x57e7b5389ed0 .functor OR 1, L_0x57e7b5389da0, L_0x57e7b5389e10, C4<0>, C4<0>;
L_0x57e7b5389fe0 .functor AND 1, L_0x57e7b538a1a0, L_0x57e7b538a500, C4<1>, C4<1>;
L_0x57e7b538a090 .functor OR 1, L_0x57e7b5389ed0, L_0x57e7b5389fe0, C4<0>, C4<0>;
v0x57e7b53450d0_0 .net *"_ivl_0", 0 0, L_0x57e7b5389cc0;  1 drivers
v0x57e7b53451d0_0 .net *"_ivl_10", 0 0, L_0x57e7b5389fe0;  1 drivers
v0x57e7b53452b0_0 .net *"_ivl_4", 0 0, L_0x57e7b5389da0;  1 drivers
v0x57e7b53453a0_0 .net *"_ivl_6", 0 0, L_0x57e7b5389e10;  1 drivers
v0x57e7b5345480_0 .net *"_ivl_8", 0 0, L_0x57e7b5389ed0;  1 drivers
v0x57e7b53455b0_0 .net "a", 0 0, L_0x57e7b538a1a0;  1 drivers
v0x57e7b5345670_0 .net "b", 0 0, L_0x57e7b538a3d0;  1 drivers
v0x57e7b5345730_0 .net "cin", 0 0, L_0x57e7b538a500;  1 drivers
v0x57e7b53457f0_0 .net "cout", 0 0, L_0x57e7b538a090;  1 drivers
v0x57e7b5345940_0 .net "sum", 0 0, L_0x57e7b5389d30;  1 drivers
S_0x57e7b5345aa0 .scope generate, "genblk1[11]" "genblk1[11]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5345c50 .param/l "i" 0 20 34, +C4<01011>;
S_0x57e7b5345d30 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5345aa0;
 .timescale 0 0;
S_0x57e7b5345f10 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5345d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538a740 .functor XOR 1, L_0x57e7b538ac20, L_0x57e7b538ad50, C4<0>, C4<0>;
L_0x57e7b538a7b0 .functor XOR 1, L_0x57e7b538a740, L_0x57e7b538afa0, C4<0>, C4<0>;
L_0x57e7b538a820 .functor AND 1, L_0x57e7b538ac20, L_0x57e7b538ad50, C4<1>, C4<1>;
L_0x57e7b538a890 .functor AND 1, L_0x57e7b538ad50, L_0x57e7b538afa0, C4<1>, C4<1>;
L_0x57e7b538a950 .functor OR 1, L_0x57e7b538a820, L_0x57e7b538a890, C4<0>, C4<0>;
L_0x57e7b538aa60 .functor AND 1, L_0x57e7b538ac20, L_0x57e7b538afa0, C4<1>, C4<1>;
L_0x57e7b538ab10 .functor OR 1, L_0x57e7b538a950, L_0x57e7b538aa60, C4<0>, C4<0>;
v0x57e7b5346190_0 .net *"_ivl_0", 0 0, L_0x57e7b538a740;  1 drivers
v0x57e7b5346290_0 .net *"_ivl_10", 0 0, L_0x57e7b538aa60;  1 drivers
v0x57e7b5346370_0 .net *"_ivl_4", 0 0, L_0x57e7b538a820;  1 drivers
v0x57e7b5346460_0 .net *"_ivl_6", 0 0, L_0x57e7b538a890;  1 drivers
v0x57e7b5346540_0 .net *"_ivl_8", 0 0, L_0x57e7b538a950;  1 drivers
v0x57e7b5346670_0 .net "a", 0 0, L_0x57e7b538ac20;  1 drivers
v0x57e7b5346730_0 .net "b", 0 0, L_0x57e7b538ad50;  1 drivers
v0x57e7b53467f0_0 .net "cin", 0 0, L_0x57e7b538afa0;  1 drivers
v0x57e7b53468b0_0 .net "cout", 0 0, L_0x57e7b538ab10;  1 drivers
v0x57e7b5346a00_0 .net "sum", 0 0, L_0x57e7b538a7b0;  1 drivers
S_0x57e7b5346b60 .scope generate, "genblk1[12]" "genblk1[12]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5346d10 .param/l "i" 0 20 34, +C4<01100>;
S_0x57e7b5346df0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5346b60;
 .timescale 0 0;
S_0x57e7b5346fd0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5346df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538b0d0 .functor XOR 1, L_0x57e7b538b5e0, L_0x57e7b538ae80, C4<0>, C4<0>;
L_0x57e7b538b140 .functor XOR 1, L_0x57e7b538b0d0, L_0x57e7b538bae0, C4<0>, C4<0>;
L_0x57e7b538b1b0 .functor AND 1, L_0x57e7b538b5e0, L_0x57e7b538ae80, C4<1>, C4<1>;
L_0x57e7b538b220 .functor AND 1, L_0x57e7b538ae80, L_0x57e7b538bae0, C4<1>, C4<1>;
L_0x57e7b538b310 .functor OR 1, L_0x57e7b538b1b0, L_0x57e7b538b220, C4<0>, C4<0>;
L_0x57e7b538b420 .functor AND 1, L_0x57e7b538b5e0, L_0x57e7b538bae0, C4<1>, C4<1>;
L_0x57e7b538b4d0 .functor OR 1, L_0x57e7b538b310, L_0x57e7b538b420, C4<0>, C4<0>;
v0x57e7b5347250_0 .net *"_ivl_0", 0 0, L_0x57e7b538b0d0;  1 drivers
v0x57e7b5347350_0 .net *"_ivl_10", 0 0, L_0x57e7b538b420;  1 drivers
v0x57e7b5347430_0 .net *"_ivl_4", 0 0, L_0x57e7b538b1b0;  1 drivers
v0x57e7b5347520_0 .net *"_ivl_6", 0 0, L_0x57e7b538b220;  1 drivers
v0x57e7b5347600_0 .net *"_ivl_8", 0 0, L_0x57e7b538b310;  1 drivers
v0x57e7b5347730_0 .net "a", 0 0, L_0x57e7b538b5e0;  1 drivers
v0x57e7b53477f0_0 .net "b", 0 0, L_0x57e7b538ae80;  1 drivers
v0x57e7b53478b0_0 .net "cin", 0 0, L_0x57e7b538bae0;  1 drivers
v0x57e7b5347970_0 .net "cout", 0 0, L_0x57e7b538b4d0;  1 drivers
v0x57e7b5347ac0_0 .net "sum", 0 0, L_0x57e7b538b140;  1 drivers
S_0x57e7b5347c20 .scope generate, "genblk1[13]" "genblk1[13]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5347dd0 .param/l "i" 0 20 34, +C4<01101>;
S_0x57e7b5347eb0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5347c20;
 .timescale 0 0;
S_0x57e7b5348090 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5347eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538af20 .functor XOR 1, L_0x57e7b538c1f0, L_0x57e7b538c320, C4<0>, C4<0>;
L_0x57e7b538bd50 .functor XOR 1, L_0x57e7b538af20, L_0x57e7b538c5a0, C4<0>, C4<0>;
L_0x57e7b538bdc0 .functor AND 1, L_0x57e7b538c1f0, L_0x57e7b538c320, C4<1>, C4<1>;
L_0x57e7b538be30 .functor AND 1, L_0x57e7b538c320, L_0x57e7b538c5a0, C4<1>, C4<1>;
L_0x57e7b538bf20 .functor OR 1, L_0x57e7b538bdc0, L_0x57e7b538be30, C4<0>, C4<0>;
L_0x57e7b538c030 .functor AND 1, L_0x57e7b538c1f0, L_0x57e7b538c5a0, C4<1>, C4<1>;
L_0x57e7b538c0e0 .functor OR 1, L_0x57e7b538bf20, L_0x57e7b538c030, C4<0>, C4<0>;
v0x57e7b5348310_0 .net *"_ivl_0", 0 0, L_0x57e7b538af20;  1 drivers
v0x57e7b5348410_0 .net *"_ivl_10", 0 0, L_0x57e7b538c030;  1 drivers
v0x57e7b53484f0_0 .net *"_ivl_4", 0 0, L_0x57e7b538bdc0;  1 drivers
v0x57e7b53485e0_0 .net *"_ivl_6", 0 0, L_0x57e7b538be30;  1 drivers
v0x57e7b53486c0_0 .net *"_ivl_8", 0 0, L_0x57e7b538bf20;  1 drivers
v0x57e7b53487f0_0 .net "a", 0 0, L_0x57e7b538c1f0;  1 drivers
v0x57e7b53488b0_0 .net "b", 0 0, L_0x57e7b538c320;  1 drivers
v0x57e7b5348970_0 .net "cin", 0 0, L_0x57e7b538c5a0;  1 drivers
v0x57e7b5348a30_0 .net "cout", 0 0, L_0x57e7b538c0e0;  1 drivers
v0x57e7b5348b80_0 .net "sum", 0 0, L_0x57e7b538bd50;  1 drivers
S_0x57e7b5348ce0 .scope generate, "genblk1[14]" "genblk1[14]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5348e90 .param/l "i" 0 20 34, +C4<01110>;
S_0x57e7b5348f70 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5348ce0;
 .timescale 0 0;
S_0x57e7b5349150 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5348f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538c6d0 .functor XOR 1, L_0x57e7b538cc10, L_0x57e7b538cea0, C4<0>, C4<0>;
L_0x57e7b538c740 .functor XOR 1, L_0x57e7b538c6d0, L_0x57e7b538d1e0, C4<0>, C4<0>;
L_0x57e7b538c7b0 .functor AND 1, L_0x57e7b538cc10, L_0x57e7b538cea0, C4<1>, C4<1>;
L_0x57e7b538c850 .functor AND 1, L_0x57e7b538cea0, L_0x57e7b538d1e0, C4<1>, C4<1>;
L_0x57e7b538c940 .functor OR 1, L_0x57e7b538c7b0, L_0x57e7b538c850, C4<0>, C4<0>;
L_0x57e7b538ca50 .functor AND 1, L_0x57e7b538cc10, L_0x57e7b538d1e0, C4<1>, C4<1>;
L_0x57e7b538cb00 .functor OR 1, L_0x57e7b538c940, L_0x57e7b538ca50, C4<0>, C4<0>;
v0x57e7b53493d0_0 .net *"_ivl_0", 0 0, L_0x57e7b538c6d0;  1 drivers
v0x57e7b53494d0_0 .net *"_ivl_10", 0 0, L_0x57e7b538ca50;  1 drivers
v0x57e7b53495b0_0 .net *"_ivl_4", 0 0, L_0x57e7b538c7b0;  1 drivers
v0x57e7b53496a0_0 .net *"_ivl_6", 0 0, L_0x57e7b538c850;  1 drivers
v0x57e7b5349780_0 .net *"_ivl_8", 0 0, L_0x57e7b538c940;  1 drivers
v0x57e7b53498b0_0 .net "a", 0 0, L_0x57e7b538cc10;  1 drivers
v0x57e7b5349970_0 .net "b", 0 0, L_0x57e7b538cea0;  1 drivers
v0x57e7b5349a30_0 .net "cin", 0 0, L_0x57e7b538d1e0;  1 drivers
v0x57e7b5349af0_0 .net "cout", 0 0, L_0x57e7b538cb00;  1 drivers
v0x57e7b5349c40_0 .net "sum", 0 0, L_0x57e7b538c740;  1 drivers
S_0x57e7b5349da0 .scope generate, "genblk1[15]" "genblk1[15]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5349f50 .param/l "i" 0 20 34, +C4<01111>;
S_0x57e7b534a030 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5349da0;
 .timescale 0 0;
S_0x57e7b534a210 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b534a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538d480 .functor XOR 1, L_0x57e7b538d9c0, L_0x57e7b538daf0, C4<0>, C4<0>;
L_0x57e7b538d4f0 .functor XOR 1, L_0x57e7b538d480, L_0x57e7b538dda0, C4<0>, C4<0>;
L_0x57e7b538d560 .functor AND 1, L_0x57e7b538d9c0, L_0x57e7b538daf0, C4<1>, C4<1>;
L_0x57e7b538d600 .functor AND 1, L_0x57e7b538daf0, L_0x57e7b538dda0, C4<1>, C4<1>;
L_0x57e7b538d6f0 .functor OR 1, L_0x57e7b538d560, L_0x57e7b538d600, C4<0>, C4<0>;
L_0x57e7b538d800 .functor AND 1, L_0x57e7b538d9c0, L_0x57e7b538dda0, C4<1>, C4<1>;
L_0x57e7b538d8b0 .functor OR 1, L_0x57e7b538d6f0, L_0x57e7b538d800, C4<0>, C4<0>;
v0x57e7b534a490_0 .net *"_ivl_0", 0 0, L_0x57e7b538d480;  1 drivers
v0x57e7b534a590_0 .net *"_ivl_10", 0 0, L_0x57e7b538d800;  1 drivers
v0x57e7b534a670_0 .net *"_ivl_4", 0 0, L_0x57e7b538d560;  1 drivers
v0x57e7b534a760_0 .net *"_ivl_6", 0 0, L_0x57e7b538d600;  1 drivers
v0x57e7b534a840_0 .net *"_ivl_8", 0 0, L_0x57e7b538d6f0;  1 drivers
v0x57e7b534a970_0 .net "a", 0 0, L_0x57e7b538d9c0;  1 drivers
v0x57e7b534aa30_0 .net "b", 0 0, L_0x57e7b538daf0;  1 drivers
v0x57e7b534aaf0_0 .net "cin", 0 0, L_0x57e7b538dda0;  1 drivers
v0x57e7b534abb0_0 .net "cout", 0 0, L_0x57e7b538d8b0;  1 drivers
v0x57e7b534ad00_0 .net "sum", 0 0, L_0x57e7b538d4f0;  1 drivers
S_0x57e7b534ae60 .scope generate, "genblk1[16]" "genblk1[16]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b534b010 .param/l "i" 0 20 34, +C4<010000>;
S_0x57e7b534b0f0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b534ae60;
 .timescale 0 0;
S_0x57e7b534b2d0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b534b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538ded0 .functor XOR 1, L_0x57e7b538e410, L_0x57e7b538e6d0, C4<0>, C4<0>;
L_0x57e7b538df40 .functor XOR 1, L_0x57e7b538ded0, L_0x57e7b538e800, C4<0>, C4<0>;
L_0x57e7b538dfb0 .functor AND 1, L_0x57e7b538e410, L_0x57e7b538e6d0, C4<1>, C4<1>;
L_0x57e7b538e050 .functor AND 1, L_0x57e7b538e6d0, L_0x57e7b538e800, C4<1>, C4<1>;
L_0x57e7b538e140 .functor OR 1, L_0x57e7b538dfb0, L_0x57e7b538e050, C4<0>, C4<0>;
L_0x57e7b538e250 .functor AND 1, L_0x57e7b538e410, L_0x57e7b538e800, C4<1>, C4<1>;
L_0x57e7b538e300 .functor OR 1, L_0x57e7b538e140, L_0x57e7b538e250, C4<0>, C4<0>;
v0x57e7b534b550_0 .net *"_ivl_0", 0 0, L_0x57e7b538ded0;  1 drivers
v0x57e7b534b650_0 .net *"_ivl_10", 0 0, L_0x57e7b538e250;  1 drivers
v0x57e7b534b730_0 .net *"_ivl_4", 0 0, L_0x57e7b538dfb0;  1 drivers
v0x57e7b534b820_0 .net *"_ivl_6", 0 0, L_0x57e7b538e050;  1 drivers
v0x57e7b534b900_0 .net *"_ivl_8", 0 0, L_0x57e7b538e140;  1 drivers
v0x57e7b534ba30_0 .net "a", 0 0, L_0x57e7b538e410;  1 drivers
v0x57e7b534baf0_0 .net "b", 0 0, L_0x57e7b538e6d0;  1 drivers
v0x57e7b534bbb0_0 .net "cin", 0 0, L_0x57e7b538e800;  1 drivers
v0x57e7b534bc70_0 .net "cout", 0 0, L_0x57e7b538e300;  1 drivers
v0x57e7b534bd30_0 .net "sum", 0 0, L_0x57e7b538df40;  1 drivers
S_0x57e7b534be90 .scope generate, "genblk1[17]" "genblk1[17]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b534c040 .param/l "i" 0 20 34, +C4<010001>;
S_0x57e7b534c120 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b534be90;
 .timescale 0 0;
S_0x57e7b534c300 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b534c120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538ece0 .functor XOR 1, L_0x57e7b538f220, L_0x57e7b538f350, C4<0>, C4<0>;
L_0x57e7b538ed50 .functor XOR 1, L_0x57e7b538ece0, L_0x57e7b538f630, C4<0>, C4<0>;
L_0x57e7b538edc0 .functor AND 1, L_0x57e7b538f220, L_0x57e7b538f350, C4<1>, C4<1>;
L_0x57e7b538ee60 .functor AND 1, L_0x57e7b538f350, L_0x57e7b538f630, C4<1>, C4<1>;
L_0x57e7b538ef50 .functor OR 1, L_0x57e7b538edc0, L_0x57e7b538ee60, C4<0>, C4<0>;
L_0x57e7b538f060 .functor AND 1, L_0x57e7b538f220, L_0x57e7b538f630, C4<1>, C4<1>;
L_0x57e7b538f110 .functor OR 1, L_0x57e7b538ef50, L_0x57e7b538f060, C4<0>, C4<0>;
v0x57e7b534c580_0 .net *"_ivl_0", 0 0, L_0x57e7b538ece0;  1 drivers
v0x57e7b534c680_0 .net *"_ivl_10", 0 0, L_0x57e7b538f060;  1 drivers
v0x57e7b534c760_0 .net *"_ivl_4", 0 0, L_0x57e7b538edc0;  1 drivers
v0x57e7b534c850_0 .net *"_ivl_6", 0 0, L_0x57e7b538ee60;  1 drivers
v0x57e7b534c930_0 .net *"_ivl_8", 0 0, L_0x57e7b538ef50;  1 drivers
v0x57e7b534ca60_0 .net "a", 0 0, L_0x57e7b538f220;  1 drivers
v0x57e7b534cb20_0 .net "b", 0 0, L_0x57e7b538f350;  1 drivers
v0x57e7b534cbe0_0 .net "cin", 0 0, L_0x57e7b538f630;  1 drivers
v0x57e7b534cca0_0 .net "cout", 0 0, L_0x57e7b538f110;  1 drivers
v0x57e7b534cdf0_0 .net "sum", 0 0, L_0x57e7b538ed50;  1 drivers
S_0x57e7b534cf50 .scope generate, "genblk1[18]" "genblk1[18]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b534d100 .param/l "i" 0 20 34, +C4<010010>;
S_0x57e7b534d1e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b534cf50;
 .timescale 0 0;
S_0x57e7b534d3c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b534d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b538f760 .functor XOR 1, L_0x57e7b538fca0, L_0x57e7b538ff90, C4<0>, C4<0>;
L_0x57e7b538f7d0 .functor XOR 1, L_0x57e7b538f760, L_0x57e7b53900c0, C4<0>, C4<0>;
L_0x57e7b538f840 .functor AND 1, L_0x57e7b538fca0, L_0x57e7b538ff90, C4<1>, C4<1>;
L_0x57e7b538f8e0 .functor AND 1, L_0x57e7b538ff90, L_0x57e7b53900c0, C4<1>, C4<1>;
L_0x57e7b538f9d0 .functor OR 1, L_0x57e7b538f840, L_0x57e7b538f8e0, C4<0>, C4<0>;
L_0x57e7b538fae0 .functor AND 1, L_0x57e7b538fca0, L_0x57e7b53900c0, C4<1>, C4<1>;
L_0x57e7b538fb90 .functor OR 1, L_0x57e7b538f9d0, L_0x57e7b538fae0, C4<0>, C4<0>;
v0x57e7b534d640_0 .net *"_ivl_0", 0 0, L_0x57e7b538f760;  1 drivers
v0x57e7b534d740_0 .net *"_ivl_10", 0 0, L_0x57e7b538fae0;  1 drivers
v0x57e7b534d820_0 .net *"_ivl_4", 0 0, L_0x57e7b538f840;  1 drivers
v0x57e7b534d910_0 .net *"_ivl_6", 0 0, L_0x57e7b538f8e0;  1 drivers
v0x57e7b534d9f0_0 .net *"_ivl_8", 0 0, L_0x57e7b538f9d0;  1 drivers
v0x57e7b534db20_0 .net "a", 0 0, L_0x57e7b538fca0;  1 drivers
v0x57e7b534dbe0_0 .net "b", 0 0, L_0x57e7b538ff90;  1 drivers
v0x57e7b534dca0_0 .net "cin", 0 0, L_0x57e7b53900c0;  1 drivers
v0x57e7b534dd60_0 .net "cout", 0 0, L_0x57e7b538fb90;  1 drivers
v0x57e7b534deb0_0 .net "sum", 0 0, L_0x57e7b538f7d0;  1 drivers
S_0x57e7b534e010 .scope generate, "genblk1[19]" "genblk1[19]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b534e1c0 .param/l "i" 0 20 34, +C4<010011>;
S_0x57e7b534e2a0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b534e010;
 .timescale 0 0;
S_0x57e7b534e480 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b534e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b53903c0 .functor XOR 1, L_0x57e7b5390900, L_0x57e7b5390a30, C4<0>, C4<0>;
L_0x57e7b5390430 .functor XOR 1, L_0x57e7b53903c0, L_0x57e7b5390d40, C4<0>, C4<0>;
L_0x57e7b53904a0 .functor AND 1, L_0x57e7b5390900, L_0x57e7b5390a30, C4<1>, C4<1>;
L_0x57e7b5390540 .functor AND 1, L_0x57e7b5390a30, L_0x57e7b5390d40, C4<1>, C4<1>;
L_0x57e7b5390630 .functor OR 1, L_0x57e7b53904a0, L_0x57e7b5390540, C4<0>, C4<0>;
L_0x57e7b5390740 .functor AND 1, L_0x57e7b5390900, L_0x57e7b5390d40, C4<1>, C4<1>;
L_0x57e7b53907f0 .functor OR 1, L_0x57e7b5390630, L_0x57e7b5390740, C4<0>, C4<0>;
v0x57e7b534e700_0 .net *"_ivl_0", 0 0, L_0x57e7b53903c0;  1 drivers
v0x57e7b534e800_0 .net *"_ivl_10", 0 0, L_0x57e7b5390740;  1 drivers
v0x57e7b534e8e0_0 .net *"_ivl_4", 0 0, L_0x57e7b53904a0;  1 drivers
v0x57e7b534e9d0_0 .net *"_ivl_6", 0 0, L_0x57e7b5390540;  1 drivers
v0x57e7b534eab0_0 .net *"_ivl_8", 0 0, L_0x57e7b5390630;  1 drivers
v0x57e7b534ebe0_0 .net "a", 0 0, L_0x57e7b5390900;  1 drivers
v0x57e7b534eca0_0 .net "b", 0 0, L_0x57e7b5390a30;  1 drivers
v0x57e7b534ed60_0 .net "cin", 0 0, L_0x57e7b5390d40;  1 drivers
v0x57e7b534ee20_0 .net "cout", 0 0, L_0x57e7b53907f0;  1 drivers
v0x57e7b534ef70_0 .net "sum", 0 0, L_0x57e7b5390430;  1 drivers
S_0x57e7b534f0d0 .scope generate, "genblk1[20]" "genblk1[20]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b534f280 .param/l "i" 0 20 34, +C4<010100>;
S_0x57e7b534f360 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b534f0d0;
 .timescale 0 0;
S_0x57e7b534f540 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b534f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5390e70 .functor XOR 1, L_0x57e7b53913b0, L_0x57e7b53916d0, C4<0>, C4<0>;
L_0x57e7b5390ee0 .functor XOR 1, L_0x57e7b5390e70, L_0x57e7b5391800, C4<0>, C4<0>;
L_0x57e7b5390f50 .functor AND 1, L_0x57e7b53913b0, L_0x57e7b53916d0, C4<1>, C4<1>;
L_0x57e7b5390ff0 .functor AND 1, L_0x57e7b53916d0, L_0x57e7b5391800, C4<1>, C4<1>;
L_0x57e7b53910e0 .functor OR 1, L_0x57e7b5390f50, L_0x57e7b5390ff0, C4<0>, C4<0>;
L_0x57e7b53911f0 .functor AND 1, L_0x57e7b53913b0, L_0x57e7b5391800, C4<1>, C4<1>;
L_0x57e7b53912a0 .functor OR 1, L_0x57e7b53910e0, L_0x57e7b53911f0, C4<0>, C4<0>;
v0x57e7b534f7c0_0 .net *"_ivl_0", 0 0, L_0x57e7b5390e70;  1 drivers
v0x57e7b534f8c0_0 .net *"_ivl_10", 0 0, L_0x57e7b53911f0;  1 drivers
v0x57e7b534f9a0_0 .net *"_ivl_4", 0 0, L_0x57e7b5390f50;  1 drivers
v0x57e7b534fa90_0 .net *"_ivl_6", 0 0, L_0x57e7b5390ff0;  1 drivers
v0x57e7b534fb70_0 .net *"_ivl_8", 0 0, L_0x57e7b53910e0;  1 drivers
v0x57e7b534fca0_0 .net "a", 0 0, L_0x57e7b53913b0;  1 drivers
v0x57e7b534fd60_0 .net "b", 0 0, L_0x57e7b53916d0;  1 drivers
v0x57e7b534fe20_0 .net "cin", 0 0, L_0x57e7b5391800;  1 drivers
v0x57e7b534fee0_0 .net "cout", 0 0, L_0x57e7b53912a0;  1 drivers
v0x57e7b5350030_0 .net "sum", 0 0, L_0x57e7b5390ee0;  1 drivers
S_0x57e7b5350190 .scope generate, "genblk1[21]" "genblk1[21]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5350340 .param/l "i" 0 20 34, +C4<010101>;
S_0x57e7b5350420 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5350190;
 .timescale 0 0;
S_0x57e7b5350600 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5350420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5391b30 .functor XOR 1, L_0x57e7b5392070, L_0x57e7b53921a0, C4<0>, C4<0>;
L_0x57e7b5391ba0 .functor XOR 1, L_0x57e7b5391b30, L_0x57e7b53924e0, C4<0>, C4<0>;
L_0x57e7b5391c10 .functor AND 1, L_0x57e7b5392070, L_0x57e7b53921a0, C4<1>, C4<1>;
L_0x57e7b5391cb0 .functor AND 1, L_0x57e7b53921a0, L_0x57e7b53924e0, C4<1>, C4<1>;
L_0x57e7b5391da0 .functor OR 1, L_0x57e7b5391c10, L_0x57e7b5391cb0, C4<0>, C4<0>;
L_0x57e7b5391eb0 .functor AND 1, L_0x57e7b5392070, L_0x57e7b53924e0, C4<1>, C4<1>;
L_0x57e7b5391f60 .functor OR 1, L_0x57e7b5391da0, L_0x57e7b5391eb0, C4<0>, C4<0>;
v0x57e7b5350880_0 .net *"_ivl_0", 0 0, L_0x57e7b5391b30;  1 drivers
v0x57e7b5350980_0 .net *"_ivl_10", 0 0, L_0x57e7b5391eb0;  1 drivers
v0x57e7b5350a60_0 .net *"_ivl_4", 0 0, L_0x57e7b5391c10;  1 drivers
v0x57e7b5350b50_0 .net *"_ivl_6", 0 0, L_0x57e7b5391cb0;  1 drivers
v0x57e7b5350c30_0 .net *"_ivl_8", 0 0, L_0x57e7b5391da0;  1 drivers
v0x57e7b5350d60_0 .net "a", 0 0, L_0x57e7b5392070;  1 drivers
v0x57e7b5350e20_0 .net "b", 0 0, L_0x57e7b53921a0;  1 drivers
v0x57e7b5350ee0_0 .net "cin", 0 0, L_0x57e7b53924e0;  1 drivers
v0x57e7b5350fa0_0 .net "cout", 0 0, L_0x57e7b5391f60;  1 drivers
v0x57e7b53510f0_0 .net "sum", 0 0, L_0x57e7b5391ba0;  1 drivers
S_0x57e7b5351250 .scope generate, "genblk1[22]" "genblk1[22]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5351400 .param/l "i" 0 20 34, +C4<010110>;
S_0x57e7b53514e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5351250;
 .timescale 0 0;
S_0x57e7b53516c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b53514e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5392610 .functor XOR 1, L_0x57e7b5392b50, L_0x57e7b5392ea0, C4<0>, C4<0>;
L_0x57e7b5392680 .functor XOR 1, L_0x57e7b5392610, L_0x57e7b5392fd0, C4<0>, C4<0>;
L_0x57e7b53926f0 .functor AND 1, L_0x57e7b5392b50, L_0x57e7b5392ea0, C4<1>, C4<1>;
L_0x57e7b5392790 .functor AND 1, L_0x57e7b5392ea0, L_0x57e7b5392fd0, C4<1>, C4<1>;
L_0x57e7b5392880 .functor OR 1, L_0x57e7b53926f0, L_0x57e7b5392790, C4<0>, C4<0>;
L_0x57e7b5392990 .functor AND 1, L_0x57e7b5392b50, L_0x57e7b5392fd0, C4<1>, C4<1>;
L_0x57e7b5392a40 .functor OR 1, L_0x57e7b5392880, L_0x57e7b5392990, C4<0>, C4<0>;
v0x57e7b5351940_0 .net *"_ivl_0", 0 0, L_0x57e7b5392610;  1 drivers
v0x57e7b5351a40_0 .net *"_ivl_10", 0 0, L_0x57e7b5392990;  1 drivers
v0x57e7b5351b20_0 .net *"_ivl_4", 0 0, L_0x57e7b53926f0;  1 drivers
v0x57e7b5351c10_0 .net *"_ivl_6", 0 0, L_0x57e7b5392790;  1 drivers
v0x57e7b5351cf0_0 .net *"_ivl_8", 0 0, L_0x57e7b5392880;  1 drivers
v0x57e7b5351e20_0 .net "a", 0 0, L_0x57e7b5392b50;  1 drivers
v0x57e7b5351ee0_0 .net "b", 0 0, L_0x57e7b5392ea0;  1 drivers
v0x57e7b5351fa0_0 .net "cin", 0 0, L_0x57e7b5392fd0;  1 drivers
v0x57e7b5352060_0 .net "cout", 0 0, L_0x57e7b5392a40;  1 drivers
v0x57e7b53521b0_0 .net "sum", 0 0, L_0x57e7b5392680;  1 drivers
S_0x57e7b5352310 .scope generate, "genblk1[23]" "genblk1[23]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b53524c0 .param/l "i" 0 20 34, +C4<010111>;
S_0x57e7b53525a0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5352310;
 .timescale 0 0;
S_0x57e7b5352780 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b53525a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5393330 .functor XOR 1, L_0x57e7b5393870, L_0x57e7b53939a0, C4<0>, C4<0>;
L_0x57e7b53933a0 .functor XOR 1, L_0x57e7b5393330, L_0x57e7b5393d10, C4<0>, C4<0>;
L_0x57e7b5393410 .functor AND 1, L_0x57e7b5393870, L_0x57e7b53939a0, C4<1>, C4<1>;
L_0x57e7b53934b0 .functor AND 1, L_0x57e7b53939a0, L_0x57e7b5393d10, C4<1>, C4<1>;
L_0x57e7b53935a0 .functor OR 1, L_0x57e7b5393410, L_0x57e7b53934b0, C4<0>, C4<0>;
L_0x57e7b53936b0 .functor AND 1, L_0x57e7b5393870, L_0x57e7b5393d10, C4<1>, C4<1>;
L_0x57e7b5393760 .functor OR 1, L_0x57e7b53935a0, L_0x57e7b53936b0, C4<0>, C4<0>;
v0x57e7b5352a00_0 .net *"_ivl_0", 0 0, L_0x57e7b5393330;  1 drivers
v0x57e7b5352b00_0 .net *"_ivl_10", 0 0, L_0x57e7b53936b0;  1 drivers
v0x57e7b5352be0_0 .net *"_ivl_4", 0 0, L_0x57e7b5393410;  1 drivers
v0x57e7b5352cd0_0 .net *"_ivl_6", 0 0, L_0x57e7b53934b0;  1 drivers
v0x57e7b5352db0_0 .net *"_ivl_8", 0 0, L_0x57e7b53935a0;  1 drivers
v0x57e7b5352ee0_0 .net "a", 0 0, L_0x57e7b5393870;  1 drivers
v0x57e7b5352fa0_0 .net "b", 0 0, L_0x57e7b53939a0;  1 drivers
v0x57e7b5353060_0 .net "cin", 0 0, L_0x57e7b5393d10;  1 drivers
v0x57e7b5353120_0 .net "cout", 0 0, L_0x57e7b5393760;  1 drivers
v0x57e7b5353270_0 .net "sum", 0 0, L_0x57e7b53933a0;  1 drivers
S_0x57e7b53533d0 .scope generate, "genblk1[24]" "genblk1[24]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5353580 .param/l "i" 0 20 34, +C4<011000>;
S_0x57e7b5353660 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b53533d0;
 .timescale 0 0;
S_0x57e7b5353840 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5353660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5393e40 .functor XOR 1, L_0x57e7b5394380, L_0x57e7b5394700, C4<0>, C4<0>;
L_0x57e7b5393eb0 .functor XOR 1, L_0x57e7b5393e40, L_0x57e7b5394830, C4<0>, C4<0>;
L_0x57e7b5393f20 .functor AND 1, L_0x57e7b5394380, L_0x57e7b5394700, C4<1>, C4<1>;
L_0x57e7b5393fc0 .functor AND 1, L_0x57e7b5394700, L_0x57e7b5394830, C4<1>, C4<1>;
L_0x57e7b53940b0 .functor OR 1, L_0x57e7b5393f20, L_0x57e7b5393fc0, C4<0>, C4<0>;
L_0x57e7b53941c0 .functor AND 1, L_0x57e7b5394380, L_0x57e7b5394830, C4<1>, C4<1>;
L_0x57e7b5394270 .functor OR 1, L_0x57e7b53940b0, L_0x57e7b53941c0, C4<0>, C4<0>;
v0x57e7b5353ac0_0 .net *"_ivl_0", 0 0, L_0x57e7b5393e40;  1 drivers
v0x57e7b5353bc0_0 .net *"_ivl_10", 0 0, L_0x57e7b53941c0;  1 drivers
v0x57e7b5353ca0_0 .net *"_ivl_4", 0 0, L_0x57e7b5393f20;  1 drivers
v0x57e7b5353d90_0 .net *"_ivl_6", 0 0, L_0x57e7b5393fc0;  1 drivers
v0x57e7b5353e70_0 .net *"_ivl_8", 0 0, L_0x57e7b53940b0;  1 drivers
v0x57e7b5353fa0_0 .net "a", 0 0, L_0x57e7b5394380;  1 drivers
v0x57e7b5354060_0 .net "b", 0 0, L_0x57e7b5394700;  1 drivers
v0x57e7b5354120_0 .net "cin", 0 0, L_0x57e7b5394830;  1 drivers
v0x57e7b53541e0_0 .net "cout", 0 0, L_0x57e7b5394270;  1 drivers
v0x57e7b5354330_0 .net "sum", 0 0, L_0x57e7b5393eb0;  1 drivers
S_0x57e7b5354490 .scope generate, "genblk1[25]" "genblk1[25]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5354640 .param/l "i" 0 20 34, +C4<011001>;
S_0x57e7b5354720 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5354490;
 .timescale 0 0;
S_0x57e7b5354900 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5354720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5394bc0 .functor XOR 1, L_0x57e7b5395100, L_0x57e7b5395230, C4<0>, C4<0>;
L_0x57e7b5394c30 .functor XOR 1, L_0x57e7b5394bc0, L_0x57e7b53955d0, C4<0>, C4<0>;
L_0x57e7b5394ca0 .functor AND 1, L_0x57e7b5395100, L_0x57e7b5395230, C4<1>, C4<1>;
L_0x57e7b5394d40 .functor AND 1, L_0x57e7b5395230, L_0x57e7b53955d0, C4<1>, C4<1>;
L_0x57e7b5394e30 .functor OR 1, L_0x57e7b5394ca0, L_0x57e7b5394d40, C4<0>, C4<0>;
L_0x57e7b5394f40 .functor AND 1, L_0x57e7b5395100, L_0x57e7b53955d0, C4<1>, C4<1>;
L_0x57e7b5394ff0 .functor OR 1, L_0x57e7b5394e30, L_0x57e7b5394f40, C4<0>, C4<0>;
v0x57e7b5354b80_0 .net *"_ivl_0", 0 0, L_0x57e7b5394bc0;  1 drivers
v0x57e7b5354c80_0 .net *"_ivl_10", 0 0, L_0x57e7b5394f40;  1 drivers
v0x57e7b5354d60_0 .net *"_ivl_4", 0 0, L_0x57e7b5394ca0;  1 drivers
v0x57e7b5354e50_0 .net *"_ivl_6", 0 0, L_0x57e7b5394d40;  1 drivers
v0x57e7b5354f30_0 .net *"_ivl_8", 0 0, L_0x57e7b5394e30;  1 drivers
v0x57e7b5355060_0 .net "a", 0 0, L_0x57e7b5395100;  1 drivers
v0x57e7b5355120_0 .net "b", 0 0, L_0x57e7b5395230;  1 drivers
v0x57e7b53551e0_0 .net "cin", 0 0, L_0x57e7b53955d0;  1 drivers
v0x57e7b53552a0_0 .net "cout", 0 0, L_0x57e7b5394ff0;  1 drivers
v0x57e7b53553f0_0 .net "sum", 0 0, L_0x57e7b5394c30;  1 drivers
S_0x57e7b5355550 .scope generate, "genblk1[26]" "genblk1[26]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5355700 .param/l "i" 0 20 34, +C4<011010>;
S_0x57e7b53557e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5355550;
 .timescale 0 0;
S_0x57e7b53559c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b53557e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5395700 .functor XOR 1, L_0x57e7b5395c40, L_0x57e7b5395ff0, C4<0>, C4<0>;
L_0x57e7b5395770 .functor XOR 1, L_0x57e7b5395700, L_0x57e7b5396120, C4<0>, C4<0>;
L_0x57e7b53957e0 .functor AND 1, L_0x57e7b5395c40, L_0x57e7b5395ff0, C4<1>, C4<1>;
L_0x57e7b5395880 .functor AND 1, L_0x57e7b5395ff0, L_0x57e7b5396120, C4<1>, C4<1>;
L_0x57e7b5395970 .functor OR 1, L_0x57e7b53957e0, L_0x57e7b5395880, C4<0>, C4<0>;
L_0x57e7b5395a80 .functor AND 1, L_0x57e7b5395c40, L_0x57e7b5396120, C4<1>, C4<1>;
L_0x57e7b5395b30 .functor OR 1, L_0x57e7b5395970, L_0x57e7b5395a80, C4<0>, C4<0>;
v0x57e7b5355c40_0 .net *"_ivl_0", 0 0, L_0x57e7b5395700;  1 drivers
v0x57e7b5355d40_0 .net *"_ivl_10", 0 0, L_0x57e7b5395a80;  1 drivers
v0x57e7b5355e20_0 .net *"_ivl_4", 0 0, L_0x57e7b53957e0;  1 drivers
v0x57e7b5355f10_0 .net *"_ivl_6", 0 0, L_0x57e7b5395880;  1 drivers
v0x57e7b5355ff0_0 .net *"_ivl_8", 0 0, L_0x57e7b5395970;  1 drivers
v0x57e7b5356120_0 .net "a", 0 0, L_0x57e7b5395c40;  1 drivers
v0x57e7b53561e0_0 .net "b", 0 0, L_0x57e7b5395ff0;  1 drivers
v0x57e7b53562a0_0 .net "cin", 0 0, L_0x57e7b5396120;  1 drivers
v0x57e7b5356360_0 .net "cout", 0 0, L_0x57e7b5395b30;  1 drivers
v0x57e7b53564b0_0 .net "sum", 0 0, L_0x57e7b5395770;  1 drivers
S_0x57e7b5356610 .scope generate, "genblk1[27]" "genblk1[27]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b53567c0 .param/l "i" 0 20 34, +C4<011011>;
S_0x57e7b53568a0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5356610;
 .timescale 0 0;
S_0x57e7b5356a80 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b53568a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b53964e0 .functor XOR 1, L_0x57e7b5396a20, L_0x57e7b5396b50, C4<0>, C4<0>;
L_0x57e7b5396550 .functor XOR 1, L_0x57e7b53964e0, L_0x57e7b5396f20, C4<0>, C4<0>;
L_0x57e7b53965c0 .functor AND 1, L_0x57e7b5396a20, L_0x57e7b5396b50, C4<1>, C4<1>;
L_0x57e7b5396660 .functor AND 1, L_0x57e7b5396b50, L_0x57e7b5396f20, C4<1>, C4<1>;
L_0x57e7b5396750 .functor OR 1, L_0x57e7b53965c0, L_0x57e7b5396660, C4<0>, C4<0>;
L_0x57e7b5396860 .functor AND 1, L_0x57e7b5396a20, L_0x57e7b5396f20, C4<1>, C4<1>;
L_0x57e7b5396910 .functor OR 1, L_0x57e7b5396750, L_0x57e7b5396860, C4<0>, C4<0>;
v0x57e7b5356d00_0 .net *"_ivl_0", 0 0, L_0x57e7b53964e0;  1 drivers
v0x57e7b5356e00_0 .net *"_ivl_10", 0 0, L_0x57e7b5396860;  1 drivers
v0x57e7b5356ee0_0 .net *"_ivl_4", 0 0, L_0x57e7b53965c0;  1 drivers
v0x57e7b5356fd0_0 .net *"_ivl_6", 0 0, L_0x57e7b5396660;  1 drivers
v0x57e7b53570b0_0 .net *"_ivl_8", 0 0, L_0x57e7b5396750;  1 drivers
v0x57e7b53571e0_0 .net "a", 0 0, L_0x57e7b5396a20;  1 drivers
v0x57e7b53572a0_0 .net "b", 0 0, L_0x57e7b5396b50;  1 drivers
v0x57e7b5357360_0 .net "cin", 0 0, L_0x57e7b5396f20;  1 drivers
v0x57e7b5357420_0 .net "cout", 0 0, L_0x57e7b5396910;  1 drivers
v0x57e7b5357570_0 .net "sum", 0 0, L_0x57e7b5396550;  1 drivers
S_0x57e7b53576d0 .scope generate, "genblk1[28]" "genblk1[28]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5357880 .param/l "i" 0 20 34, +C4<011100>;
S_0x57e7b5357960 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b53576d0;
 .timescale 0 0;
S_0x57e7b5357b40 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5357960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5397050 .functor XOR 1, L_0x57e7b5397590, L_0x57e7b5397d80, C4<0>, C4<0>;
L_0x57e7b53970c0 .functor XOR 1, L_0x57e7b5397050, L_0x57e7b5397eb0, C4<0>, C4<0>;
L_0x57e7b5397130 .functor AND 1, L_0x57e7b5397590, L_0x57e7b5397d80, C4<1>, C4<1>;
L_0x57e7b53971d0 .functor AND 1, L_0x57e7b5397d80, L_0x57e7b5397eb0, C4<1>, C4<1>;
L_0x57e7b53972c0 .functor OR 1, L_0x57e7b5397130, L_0x57e7b53971d0, C4<0>, C4<0>;
L_0x57e7b53973d0 .functor AND 1, L_0x57e7b5397590, L_0x57e7b5397eb0, C4<1>, C4<1>;
L_0x57e7b5397480 .functor OR 1, L_0x57e7b53972c0, L_0x57e7b53973d0, C4<0>, C4<0>;
v0x57e7b5357dc0_0 .net *"_ivl_0", 0 0, L_0x57e7b5397050;  1 drivers
v0x57e7b5357ec0_0 .net *"_ivl_10", 0 0, L_0x57e7b53973d0;  1 drivers
v0x57e7b5357fa0_0 .net *"_ivl_4", 0 0, L_0x57e7b5397130;  1 drivers
v0x57e7b5358090_0 .net *"_ivl_6", 0 0, L_0x57e7b53971d0;  1 drivers
v0x57e7b5358170_0 .net *"_ivl_8", 0 0, L_0x57e7b53972c0;  1 drivers
v0x57e7b53582a0_0 .net "a", 0 0, L_0x57e7b5397590;  1 drivers
v0x57e7b5358360_0 .net "b", 0 0, L_0x57e7b5397d80;  1 drivers
v0x57e7b5358420_0 .net "cin", 0 0, L_0x57e7b5397eb0;  1 drivers
v0x57e7b53584e0_0 .net "cout", 0 0, L_0x57e7b5397480;  1 drivers
v0x57e7b5358630_0 .net "sum", 0 0, L_0x57e7b53970c0;  1 drivers
S_0x57e7b5358790 .scope generate, "genblk1[29]" "genblk1[29]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5358940 .param/l "i" 0 20 34, +C4<011101>;
S_0x57e7b5358a20 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5358790;
 .timescale 0 0;
S_0x57e7b5358c00 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5358a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b52994d0 .functor XOR 1, L_0x57e7b53985e0, L_0x57e7b5398710, C4<0>, C4<0>;
L_0x57e7b53982a0 .functor XOR 1, L_0x57e7b52994d0, L_0x57e7b5398b10, C4<0>, C4<0>;
L_0x57e7b5398310 .functor AND 1, L_0x57e7b53985e0, L_0x57e7b5398710, C4<1>, C4<1>;
L_0x57e7b5398380 .functor AND 1, L_0x57e7b5398710, L_0x57e7b5398b10, C4<1>, C4<1>;
L_0x57e7b53983f0 .functor OR 1, L_0x57e7b5398310, L_0x57e7b5398380, C4<0>, C4<0>;
L_0x57e7b5398460 .functor AND 1, L_0x57e7b53985e0, L_0x57e7b5398b10, C4<1>, C4<1>;
L_0x57e7b53984d0 .functor OR 1, L_0x57e7b53983f0, L_0x57e7b5398460, C4<0>, C4<0>;
v0x57e7b5358e80_0 .net *"_ivl_0", 0 0, L_0x57e7b52994d0;  1 drivers
v0x57e7b5358f80_0 .net *"_ivl_10", 0 0, L_0x57e7b5398460;  1 drivers
v0x57e7b5359060_0 .net *"_ivl_4", 0 0, L_0x57e7b5398310;  1 drivers
v0x57e7b5359150_0 .net *"_ivl_6", 0 0, L_0x57e7b5398380;  1 drivers
v0x57e7b5359230_0 .net *"_ivl_8", 0 0, L_0x57e7b53983f0;  1 drivers
v0x57e7b5359360_0 .net "a", 0 0, L_0x57e7b53985e0;  1 drivers
v0x57e7b5359420_0 .net "b", 0 0, L_0x57e7b5398710;  1 drivers
v0x57e7b53594e0_0 .net "cin", 0 0, L_0x57e7b5398b10;  1 drivers
v0x57e7b53595a0_0 .net "cout", 0 0, L_0x57e7b53984d0;  1 drivers
v0x57e7b53596f0_0 .net "sum", 0 0, L_0x57e7b53982a0;  1 drivers
S_0x57e7b5359850 .scope generate, "genblk1[30]" "genblk1[30]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b5359a00 .param/l "i" 0 20 34, +C4<011110>;
S_0x57e7b5359ae0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x57e7b5359850;
 .timescale 0 0;
S_0x57e7b5359cc0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x57e7b5359ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x57e7b5398c40 .functor XOR 1, L_0x57e7b53991c0, L_0x57e7b53995d0, C4<0>, C4<0>;
L_0x57e7b5398cb0 .functor XOR 1, L_0x57e7b5398c40, L_0x57e7b5399b10, C4<0>, C4<0>;
L_0x57e7b5398d50 .functor AND 1, L_0x57e7b53991c0, L_0x57e7b53995d0, C4<1>, C4<1>;
L_0x57e7b5398e40 .functor AND 1, L_0x57e7b53995d0, L_0x57e7b5399b10, C4<1>, C4<1>;
L_0x57e7b5398f30 .functor OR 1, L_0x57e7b5398d50, L_0x57e7b5398e40, C4<0>, C4<0>;
L_0x57e7b5399040 .functor AND 1, L_0x57e7b53991c0, L_0x57e7b5399b10, C4<1>, C4<1>;
L_0x57e7b53990b0 .functor OR 1, L_0x57e7b5398f30, L_0x57e7b5399040, C4<0>, C4<0>;
v0x57e7b5359f40_0 .net *"_ivl_0", 0 0, L_0x57e7b5398c40;  1 drivers
v0x57e7b535a040_0 .net *"_ivl_10", 0 0, L_0x57e7b5399040;  1 drivers
v0x57e7b535a120_0 .net *"_ivl_4", 0 0, L_0x57e7b5398d50;  1 drivers
v0x57e7b535a210_0 .net *"_ivl_6", 0 0, L_0x57e7b5398e40;  1 drivers
v0x57e7b535a2f0_0 .net *"_ivl_8", 0 0, L_0x57e7b5398f30;  1 drivers
v0x57e7b535a420_0 .net "a", 0 0, L_0x57e7b53991c0;  1 drivers
v0x57e7b535a4e0_0 .net "b", 0 0, L_0x57e7b53995d0;  1 drivers
v0x57e7b535a5a0_0 .net "cin", 0 0, L_0x57e7b5399b10;  1 drivers
v0x57e7b535a660_0 .net "cout", 0 0, L_0x57e7b53990b0;  1 drivers
v0x57e7b535a7b0_0 .net "sum", 0 0, L_0x57e7b5398cb0;  1 drivers
S_0x57e7b535a910 .scope generate, "genblk1[31]" "genblk1[31]" 20 34, 20 34 0, S_0x57e7b5339f10;
 .timescale 0 0;
P_0x57e7b535aac0 .param/l "i" 0 20 34, +C4<011111>;
S_0x57e7b535aba0 .scope generate, "genblk4" "genblk4" 20 45, 20 45 0, S_0x57e7b535a910;
 .timescale 0 0;
L_0x57e7b539acd0 .functor XOR 1, L_0x57e7b539a890, L_0x57e7b539ac30, C4<0>, C4<0>;
L_0x57e7b539b190 .functor XOR 1, L_0x57e7b539acd0, L_0x57e7b539ade0, C4<0>, C4<0>;
v0x57e7b535ad80_0 .net *"_ivl_0", 0 0, L_0x57e7b539a890;  1 drivers
v0x57e7b535ae80_0 .net *"_ivl_1", 0 0, L_0x57e7b539ac30;  1 drivers
v0x57e7b535af60_0 .net *"_ivl_2", 0 0, L_0x57e7b539acd0;  1 drivers
v0x57e7b535b020_0 .net *"_ivl_4", 0 0, L_0x57e7b539ade0;  1 drivers
v0x57e7b535b100_0 .net *"_ivl_5", 0 0, L_0x57e7b539b190;  1 drivers
S_0x57e7b535c1b0 .scope module, "U_MUX_2X1" "mux_2x1" 17 104, 22 1 0, S_0x57e7b5337fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /OUTPUT 32 "o_mux";
P_0x57e7b535c340 .param/l "DATA_WIDTH" 0 22 1, +C4<00000000000000000000000000100000>;
v0x57e7b535c4d0_0 .net "i_a", 31 0, v0x57e7b5338c50_0;  alias, 1 drivers
v0x57e7b535c5e0_0 .net "i_b", 31 0, v0x57e7b5173270_0;  alias, 1 drivers
v0x57e7b535c6a0_0 .net "i_sel", 0 0, v0x57e7b5173110_0;  alias, 1 drivers
v0x57e7b535c7a0_0 .net "o_mux", 31 0, L_0x57e7b539b400;  alias, 1 drivers
L_0x57e7b539b400 .functor MUXZ 32, v0x57e7b5338c50_0, v0x57e7b5173270_0, v0x57e7b5173110_0, C4<>;
S_0x57e7b535c8c0 .scope module, "U_MUX_4X1" "mux_4x1" 17 88, 18 20 0, S_0x57e7b5337fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x57e7b535cc10_0 .net "i_a", 31 0, v0x57e7b5181a10_0;  alias, 1 drivers
v0x57e7b535ccf0_0 .net "i_b", 31 0, v0x57e7b5360670_0;  alias, 1 drivers
v0x57e7b535cd90_0 .net "i_c", 31 0, v0x57e7b5116440_0;  alias, 1 drivers
o0x7ef0924f36b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57e7b535ce60_0 .net "i_d", 31 0, o0x7ef0924f36b8;  0 drivers
v0x57e7b535cf40_0 .net "i_sel", 1 0, v0x57e7b5150600_0;  alias, 1 drivers
v0x57e7b535d050_0 .var "o_mux", 31 0;
E_0x57e7b535cb80/0 .event edge, v0x57e7b5150600_0, v0x57e7b5181a10_0, v0x57e7b53367f0_0, v0x57e7b5116440_0;
E_0x57e7b535cb80/1 .event edge, v0x57e7b535ce60_0;
E_0x57e7b535cb80 .event/or E_0x57e7b535cb80/0, E_0x57e7b535cb80/1;
S_0x57e7b535d240 .scope module, "U_PC_TARGET" "pc_target" 17 72, 23 21 0, S_0x57e7b5337fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc_EX";
    .port_info 1 /INPUT 32 "i_imm_ext_EX";
    .port_info 2 /OUTPUT 32 "o_pc_target_EX";
P_0x57e7b535d470 .param/l "WIDTH" 0 23 22, +C4<00000000000000000000000000100000>;
v0x57e7b535d580_0 .net "i_imm_ext_EX", 31 0, v0x57e7b5173270_0;  alias, 1 drivers
v0x57e7b535d6b0_0 .net "i_pc_EX", 31 0, v0x57e7b5173470_0;  alias, 1 drivers
v0x57e7b535d770_0 .net "o_pc_target_EX", 31 0, L_0x57e7b53843b0;  alias, 1 drivers
L_0x57e7b53843b0 .arith/sum 32, v0x57e7b5173470_0, v0x57e7b5173270_0;
S_0x57e7b535ea50 .scope module, "U_STAGE_FETCH" "stage_fetch" 8 143, 24 23 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
v0x57e7b535fa50_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b535fb10_0 .net "i_en_IF", 0 0, L_0x57e7b539be10;  alias, 1 drivers
v0x57e7b535fbd0_0 .net "i_pc_src_EX", 0 0, L_0x57e7b5383d30;  alias, 1 drivers
v0x57e7b535fc70_0 .net "i_pc_target_EX", 31 0, L_0x57e7b53843b0;  alias, 1 drivers
v0x57e7b535fda0_0 .net "i_rst_IF", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b535fe40_0 .net "o_pc_IF", 31 0, v0x57e7b535f170_0;  alias, 1 drivers
v0x57e7b535ff30_0 .net "o_pcplus4_IF", 31 0, L_0x57e7b5383ee0;  alias, 1 drivers
S_0x57e7b535ece0 .scope module, "U_NEXT_PC" "next_pc" 24 56, 25 21 0, S_0x57e7b535ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
L_0x57e7b5383ee0 .functor BUFZ 32, v0x57e7b535f870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x57e7b535f0b0_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b535f170_0 .var "current_pc", 31 0;
v0x57e7b535f250_0 .net "i_en_IF", 0 0, L_0x57e7b539be10;  alias, 1 drivers
v0x57e7b535f2f0_0 .net "i_pc_src_EX", 0 0, L_0x57e7b5383d30;  alias, 1 drivers
v0x57e7b535f3e0_0 .net "i_pc_target_EX", 31 0, L_0x57e7b53843b0;  alias, 1 drivers
v0x57e7b535f4d0_0 .net "i_rst_IF", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b535f5c0_0 .var "muxed_input", 31 0;
v0x57e7b535f680_0 .net "o_pc_IF", 31 0, v0x57e7b535f170_0;  alias, 1 drivers
v0x57e7b535f740_0 .net "o_pcplus4_IF", 31 0, L_0x57e7b5383ee0;  alias, 1 drivers
v0x57e7b535f870_0 .var "pc_plus_4", 31 0;
E_0x57e7b535efd0 .event posedge, v0x57e7b5336a70_0, v0x57e7b52af570_0;
E_0x57e7b535f050 .event edge, v0x57e7b52c0ae0_0, v0x57e7b535f870_0, v0x57e7b52a9940_0;
S_0x57e7b5360120 .scope module, "U_STAGE_WRITE_BACK" "stage_write_back" 8 286, 26 20 0, S_0x57e7b52914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_result_src_WB";
    .port_info 1 /INPUT 32 "i_alu_result_WB";
    .port_info 2 /INPUT 32 "i_result_data_WB";
    .port_info 3 /INPUT 32 "i_pcplus4_WB";
    .port_info 4 /OUTPUT 32 "o_result_WB";
v0x57e7b53603b0_0 .net "i_alu_result_WB", 31 0, v0x57e7b51c3c00_0;  alias, 1 drivers
v0x57e7b5360490_0 .net "i_pcplus4_WB", 31 0, v0x57e7b519c800_0;  alias, 1 drivers
v0x57e7b5360530_0 .net "i_result_data_WB", 31 0, v0x57e7b519ca80_0;  alias, 1 drivers
v0x57e7b53605d0_0 .net "i_result_src_WB", 1 0, v0x57e7b519cbe0_0;  alias, 1 drivers
v0x57e7b5360670_0 .var "o_result_WB", 31 0;
E_0x57e7b535caa0 .event edge, v0x57e7b519c800_0, v0x57e7b519ca80_0, v0x57e7b51c3c00_0, v0x57e7b519cbe0_0;
S_0x57e7b53661a0 .scope module, "U_DATA_MEM" "mem" 3 157, 27 20 0, S_0x57e7b5300730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x57e7b52af4a0 .param/l "ADDR_WIDTH" 0 27 20, +C4<00000000000000000000000000001010>;
P_0x57e7b52af4e0 .param/l "DATA_WIDTH" 0 27 20, +C4<00000000000000000000000000100000>;
P_0x57e7b52af520 .param/l "MEM_SIZE" 0 27 20, +C4<00000000000000000000000000000100>;
L_0x57e7b53af640 .functor AND 1, L_0x57e7b539dfe0, L_0x57e7b539e890, C4<1>, C4<1>;
L_0x57e7b53af750 .functor AND 1, L_0x57e7b53af640, L_0x57e7b53af6b0, C4<1>, C4<1>;
v0x57e7b53664c0_0 .net *"_ivl_1", 0 0, L_0x57e7b53af640;  1 drivers
L_0x7ef0924a15c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57e7b5366580_0 .net *"_ivl_11", 1 0, L_0x7ef0924a15c8;  1 drivers
L_0x7ef0924a1610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57e7b5366660_0 .net/2u *"_ivl_12", 31 0, L_0x7ef0924a1610;  1 drivers
v0x57e7b5366720_0 .net *"_ivl_3", 0 0, L_0x57e7b53af6b0;  1 drivers
v0x57e7b53667e0_0 .net *"_ivl_5", 0 0, L_0x57e7b53af750;  1 drivers
v0x57e7b53668a0_0 .net *"_ivl_6", 31 0, L_0x57e7b53af860;  1 drivers
v0x57e7b5366980_0 .net *"_ivl_8", 11 0, L_0x57e7b53af900;  1 drivers
v0x57e7b5366a60_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b5366b00 .array "mem", 1023 0, 31 0;
v0x57e7b5366bc0_0 .net "rst", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b5366c60_0 .var "wb_ack_o", 0 0;
v0x57e7b5366d20_0 .net "wb_adr_i", 9 0, L_0x57e7b539d6b0;  alias, 1 drivers
v0x57e7b5366e00_0 .net "wb_cyc_i", 0 0, L_0x57e7b539dfe0;  alias, 1 drivers
v0x57e7b5366ec0_0 .net "wb_dat_i", 31 0, L_0x57e7b539da40;  alias, 1 drivers
v0x57e7b5366fa0_0 .net "wb_dat_o", 31 0, L_0x57e7b53afa40;  alias, 1 drivers
v0x57e7b5367080_0 .net "wb_stb_i", 0 0, L_0x57e7b539e890;  alias, 1 drivers
v0x57e7b5367140_0 .net "wb_we_i", 0 0, L_0x57e7b539dd70;  alias, 1 drivers
L_0x57e7b53af6b0 .reduce/nor L_0x57e7b539dd70;
L_0x57e7b53af860 .array/port v0x57e7b5366b00, L_0x57e7b53af900;
L_0x57e7b53af900 .concat [ 10 2 0 0], L_0x57e7b539d6b0, L_0x7ef0924a15c8;
L_0x57e7b53afa40 .functor MUXZ 32, L_0x7ef0924a1610, L_0x57e7b53af860, L_0x57e7b53af750, C4<>;
S_0x57e7b5367430 .scope module, "U_INST_MEM" "mem" 3 138, 27 20 0, S_0x57e7b5300730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x57e7b53675c0 .param/l "ADDR_WIDTH" 0 27 20, +C4<00000000000000000000000000001010>;
P_0x57e7b5367600 .param/l "DATA_WIDTH" 0 27 20, +C4<00000000000000000000000000100000>;
P_0x57e7b5367640 .param/l "MEM_SIZE" 0 27 20, +C4<00000000000000000000000000000100>;
L_0x57e7b539e930 .functor AND 1, L_0x57e7b539d000, L_0x57e7b539cc60, C4<1>, C4<1>;
L_0x57e7b539f200 .functor AND 1, L_0x57e7b539e930, L_0x57e7b539f160, C4<1>, C4<1>;
v0x57e7b5367860_0 .net *"_ivl_1", 0 0, L_0x57e7b539e930;  1 drivers
L_0x7ef0924a1538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57e7b5367920_0 .net *"_ivl_11", 1 0, L_0x7ef0924a1538;  1 drivers
L_0x7ef0924a1580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57e7b5367a00_0 .net/2u *"_ivl_12", 31 0, L_0x7ef0924a1580;  1 drivers
v0x57e7b5367ac0_0 .net *"_ivl_3", 0 0, L_0x57e7b539f160;  1 drivers
v0x57e7b5367b80_0 .net *"_ivl_5", 0 0, L_0x57e7b539f200;  1 drivers
v0x57e7b5367c40_0 .net *"_ivl_6", 31 0, L_0x57e7b539f310;  1 drivers
v0x57e7b5367d20_0 .net *"_ivl_8", 11 0, L_0x57e7b539f3b0;  1 drivers
v0x57e7b5367e00_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b5367ea0 .array "mem", 1023 0, 31 0;
v0x57e7b5367f60_0 .net "rst", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b5368000_0 .var "wb_ack_o", 0 0;
v0x57e7b53680c0_0 .net "wb_adr_i", 9 0, L_0x57e7b539c400;  alias, 1 drivers
v0x57e7b53681a0_0 .net "wb_cyc_i", 0 0, L_0x57e7b539d000;  alias, 1 drivers
v0x57e7b5368260_0 .net "wb_dat_i", 31 0, L_0x57e7b539c5e0;  alias, 1 drivers
v0x57e7b5368340_0 .net "wb_dat_o", 31 0, L_0x57e7b53af500;  alias, 1 drivers
v0x57e7b5368420_0 .net "wb_stb_i", 0 0, L_0x57e7b539cc60;  alias, 1 drivers
v0x57e7b53684e0_0 .net "wb_we_i", 0 0, L_0x57e7b539c8c0;  alias, 1 drivers
L_0x57e7b539f160 .reduce/nor L_0x57e7b539c8c0;
L_0x57e7b539f310 .array/port v0x57e7b5367ea0, L_0x57e7b539f3b0;
L_0x57e7b539f3b0 .concat [ 10 2 0 0], L_0x57e7b539c400, L_0x7ef0924a1538;
L_0x57e7b53af500 .functor MUXZ 32, L_0x7ef0924a1580, L_0x57e7b539f310, L_0x57e7b539f200, C4<>;
S_0x57e7b53687d0 .scope module, "U_UART_WB_BRIDGE" "uart_wbs_bridge" 3 45, 28 1 0, S_0x57e7b5300730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 32 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x57e7b5368960 .param/l "ADDR_WIDTH" 0 28 3, +C4<00000000000000000000000000100000>;
P_0x57e7b53689a0 .param/l "BAUD_RATE" 0 28 4, +C4<00000000000000000010010110000000>;
P_0x57e7b53689e0 .param/l "CLOCK_FREQ" 0 28 5, +C4<00000010111110101111000010000000>;
P_0x57e7b5368a20 .param/l "CMD_READ" 0 28 6, C4<00000001>;
P_0x57e7b5368a60 .param/l "CMD_WRITE" 0 28 7, C4<10101010>;
P_0x57e7b5368aa0 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x57e7b5368ae0 .param/l "IDLE" 1 28 88, C4<000>;
P_0x57e7b5368b20 .param/l "READ_ADDR" 1 28 89, C4<010>;
P_0x57e7b5368b60 .param/l "READ_DATA" 1 28 90, C4<011>;
P_0x57e7b5368ba0 .param/l "SEND_DATA" 1 28 93, C4<110>;
P_0x57e7b5368be0 .param/l "WB_READ" 1 28 92, C4<101>;
P_0x57e7b5368c20 .param/l "WB_WRITE" 1 28 91, C4<100>;
v0x57e7b536af00_0 .var "addr_reg", 31 0;
v0x57e7b536b000_0 .var "byte_count", 3 0;
v0x57e7b536b0e0_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b536b180_0 .var "cmd_reg", 7 0;
v0x57e7b536b240_0 .var "data_reg", 31 0;
v0x57e7b536b320_0 .net "i_start_rx", 0 0, o0x7ef0924f4f48;  alias, 0 drivers
v0x57e7b536b3c0_0 .net "i_uart_rx", 0 0, o0x7ef0924f4f18;  alias, 0 drivers
v0x57e7b536b460_0 .net "o_uart_tx", 0 0, v0x57e7b536ab00_0;  alias, 1 drivers
v0x57e7b536b500_0 .net "rst", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b536b630_0 .var "state", 2 0;
v0x57e7b536b6d0_0 .net "uart_rx_data", 7 0, v0x57e7b5369ae0_0;  1 drivers
v0x57e7b536b770_0 .net "uart_rx_valid", 0 0, v0x57e7b5369bc0_0;  1 drivers
v0x57e7b536b840_0 .var "uart_tx_data", 7 0;
v0x57e7b536b910_0 .net "uart_tx_ready", 0 0, v0x57e7b536aa40_0;  1 drivers
v0x57e7b536b9e0_0 .var "uart_tx_valid", 0 0;
v0x57e7b536bab0_0 .net "wb_ack_i", 0 0, L_0x57e7b539ef50;  alias, 1 drivers
v0x57e7b536bb50_0 .var "wb_adr_o", 31 0;
v0x57e7b536bd00_0 .var "wb_cyc_o", 0 0;
v0x57e7b536bda0_0 .net "wb_dat_i", 31 0, L_0x57e7b53afff0;  alias, 1 drivers
v0x57e7b536be80_0 .var "wb_dat_o", 31 0;
v0x57e7b536bf60_0 .var "wb_stb_o", 0 0;
v0x57e7b536c020_0 .var "wb_we_o", 0 0;
S_0x57e7b5369280 .scope module, "uart_rx_inst" "uart_receiver" 28 38, 29 1 0, S_0x57e7b53687d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /INPUT 1 "i_start_rx";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_data_valid";
P_0x57e7b5369410 .param/l "BAUD_RATE" 0 29 2, +C4<00000000000000000010010110000000>;
P_0x57e7b5369450 .param/l "BIT_TIME" 1 29 16, +C4<00000000000000000001010001011000>;
P_0x57e7b5369490 .param/l "CLOCK_FREQ" 0 29 3, +C4<00000010111110101111000010000000>;
P_0x57e7b53694d0 .param/l "HALF_BIT_TIME" 1 29 17, +C4<00000000000000000000101000101100>;
v0x57e7b5369700_0 .var "bit_index", 3 0;
v0x57e7b5369800_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b53698c0_0 .var "clock_count", 15 0;
v0x57e7b5369960_0 .net "i_rx", 0 0, o0x7ef0924f4f18;  alias, 0 drivers
v0x57e7b5369a20_0 .net "i_start_rx", 0 0, o0x7ef0924f4f48;  alias, 0 drivers
v0x57e7b5369ae0_0 .var "o_data", 7 0;
v0x57e7b5369bc0_0 .var "o_data_valid", 0 0;
v0x57e7b5369c80_0 .var "receiving", 0 0;
v0x57e7b5369d40_0 .net "rst", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b5369ef0_0 .var "rx_sync_1", 0 0;
v0x57e7b5369fb0_0 .var "rx_sync_2", 0 0;
v0x57e7b536a070_0 .var "shift_reg", 7 0;
S_0x57e7b536a250 .scope module, "uart_tx_inst" "uart_transmitter" 28 51, 30 1 0, S_0x57e7b53687d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_data_valid";
    .port_info 4 /OUTPUT 1 "o_tx";
    .port_info 5 /OUTPUT 1 "o_ready";
P_0x57e7b536a400 .param/l "BAUD_RATE" 0 30 2, +C4<00000000000000000010010110000000>;
P_0x57e7b536a440 .param/l "BIT_TIME" 1 30 13, +C4<00000000000000000001010001011000>;
P_0x57e7b536a480 .param/l "CLOCK_FREQ" 0 30 3, +C4<00000010111110101111000010000000>;
v0x57e7b536a660_0 .var "bit_index", 3 0;
v0x57e7b536a740_0 .net "clk", 0 0, o0x7ef0924eb768;  alias, 0 drivers
v0x57e7b536a800_0 .var "clock_count", 15 0;
v0x57e7b536a8a0_0 .net "i_data", 7 0, v0x57e7b536b840_0;  1 drivers
v0x57e7b536a980_0 .net "i_data_valid", 0 0, v0x57e7b536b9e0_0;  1 drivers
v0x57e7b536aa40_0 .var "o_ready", 0 0;
v0x57e7b536ab00_0 .var "o_tx", 0 0;
v0x57e7b536abc0_0 .net "rst", 0 0, o0x7ef0924ed4a8;  alias, 0 drivers
v0x57e7b536ac60_0 .var "shift_reg", 9 0;
v0x57e7b536ad40_0 .var "transmitting", 0 0;
S_0x57e7b52f11e0 .scope module, "tb_uart_wbs_bridge" "tb_uart_wbs_bridge" 31 3;
 .timescale -9 -12;
P_0x57e7b531c7d0 .param/l "ADDR_WIDTH" 0 31 7, +C4<00000000000000000000000000010000>;
P_0x57e7b531c810 .param/real "BAUD_RATE" 0 31 8, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x57e7b531c850 .param/real "BIT_PERIOD" 1 31 18, Cr<m4000000000000000gfc2>; value=1.00000
P_0x57e7b531c890 .param/real "CLK_PERIOD" 0 31 11, Cr<m6666666666666800gfbe>; value=0.100000
P_0x57e7b531c8d0 .param/real "CLOCK_FREQ" 0 31 9, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x57e7b531c910 .param/l "CMD_READ" 1 31 13, C4<00000001>;
P_0x57e7b531c950 .param/l "CMD_WRITE" 1 31 14, C4<11111111>;
P_0x57e7b531c990 .param/l "DATA_WIDTH" 0 31 6, +C4<00000000000000000000000000100000>;
P_0x57e7b531c9d0 .param/real "WAIT_BETWEEN_UART_SEND_BYTE" 1 31 19, Cr<m5000000000000000gfc5>; value=10.0000
P_0x57e7b531ca10 .param/l "WAIT_BETWEEN_UART_SEND_CMD" 1 31 20, +C4<00000000000000000000000000110010>;
v0x57e7b5375b20_0 .var "clk", 0 0;
v0x57e7b5375be0_0 .var "i_start_rx", 0 0;
v0x57e7b5375cf0_0 .var "i_uart_rx", 0 0;
v0x57e7b5375de0 .array "memory", 65535 0, 31 0;
v0x57e7b5375e80_0 .net "o_uart_tx", 0 0, v0x57e7b53742a0_0;  1 drivers
v0x57e7b5375fc0_0 .var "rst", 0 0;
v0x57e7b5376060_0 .var "test_passed", 0 0;
v0x57e7b5376100_0 .var/i "uart_rx_ptr", 31 0;
v0x57e7b53761e0_0 .var/i "uart_tx_ptr", 31 0;
v0x57e7b53762c0_0 .var "wb_ack_i", 0 0;
v0x57e7b5376360_0 .net "wb_adr_o", 15 0, v0x57e7b5375410_0;  1 drivers
v0x57e7b5376400_0 .net "wb_cyc_o", 0 0, v0x57e7b53755c0_0;  1 drivers
v0x57e7b53764a0_0 .var "wb_dat_i", 31 0;
v0x57e7b5376570_0 .net "wb_dat_o", 31 0, v0x57e7b5375740_0;  1 drivers
v0x57e7b5376640_0 .net "wb_stb_o", 0 0, v0x57e7b5375820_0;  1 drivers
v0x57e7b5376710_0 .net "wb_we_o", 0 0, v0x57e7b53758e0_0;  1 drivers
v0x57e7b53767e0_0 .var "write_address", 15 0;
v0x57e7b5376990_0 .var "write_data", 31 0;
S_0x57e7b5370500 .scope task, "test_read_from_memory" "test_read_from_memory" 31 181, 31 181 0, S_0x57e7b52f11e0;
 .timescale -9 -12;
v0x57e7b5370700_0 .var "address", 15 0;
v0x57e7b53707a0_0 .var "received_data", 31 0;
E_0x57e7b50edaa0 .event edge, v0x57e7b5374ef0_0;
TD_tb_uart_wbs_bridge.test_read_from_memory ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x57e7b5371870_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x57e7b5371540;
    %join;
    %vpi_call/w 31 187 "$display", "Sent CMD_READ Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x57e7b5370700_0;
    %pad/u 32;
    %store/vec4 v0x57e7b5371d10_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x57e7b5371dd0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x57e7b5371950;
    %join;
    %vpi_call/w 31 193 "$display", "Sent Address: 0x%0h", v0x57e7b5370700_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x57e7b5374ef0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x57e7b50edaa0;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x57e7b5370700_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5375de0, 4;
    %store/vec4 v0x57e7b53764a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b53762c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b53762c0_0, 0, 1;
    %alloc S_0x57e7b5371090;
    %fork TD_tb_uart_wbs_bridge.uart_receive_word, S_0x57e7b5371090;
    %join;
    %load/vec4 v0x57e7b5371370_0;
    %store/vec4 v0x57e7b53707a0_0, 0, 32;
    %free S_0x57e7b5371090;
    %vpi_call/w 31 208 "$display", "Received Data: 0x%0h", v0x57e7b53707a0_0 {0 0 0};
    %load/vec4 v0x57e7b53707a0_0;
    %load/vec4 v0x57e7b5370700_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5375de0, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %load/vec4 v0x57e7b5370700_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5375de0, 4;
    %vpi_call/w 31 213 "$display", "ERROR: Data mismatch! Expected 0x%08X, Got 0x%08X", S<0,vec4,u32>, v0x57e7b53707a0_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b5376060_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 31 217 "$display", "Data read matches memory content." {0 0 0};
T_0.3 ;
    %end;
S_0x57e7b5370880 .scope task, "test_write_to_memory" "test_write_to_memory" 31 152, 31 152 0, S_0x57e7b52f11e0;
 .timescale -9 -12;
v0x57e7b5370a80_0 .var "address", 15 0;
v0x57e7b5370b60_0 .var "data", 31 0;
TD_tb_uart_wbs_bridge.test_write_to_memory ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x57e7b5371870_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x57e7b5371540;
    %join;
    %vpi_call/w 31 156 "$display", "Sent CMD_WRITE Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x57e7b5370a80_0;
    %pad/u 32;
    %store/vec4 v0x57e7b5371d10_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x57e7b5371dd0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x57e7b5371950;
    %join;
    %vpi_call/w 31 161 "$display", "Sent Address: 0x%0h", v0x57e7b5370a80_0 {0 0 0};
    %load/vec4 v0x57e7b5370b60_0;
    %store/vec4 v0x57e7b5371d10_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x57e7b5371dd0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x57e7b5371950;
    %join;
    %vpi_call/w 31 165 "$display", "Sent Data: 0x%0h", v0x57e7b5370b60_0 {0 0 0};
    %vpi_call/w 31 168 "$display", "uut.state=%b", v0x57e7b5374ef0_0 {0 0 0};
T_1.4 ;
    %load/vec4 v0x57e7b5374ef0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_0x57e7b50edaa0;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b53762c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b53762c0_0, 0, 1;
    %load/vec4 v0x57e7b5370b60_0;
    %load/vec4 v0x57e7b5370a80_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x57e7b5375de0, 4, 0;
    %vpi_call/w 31 176 "$display", "Memory at Address 0x%0h updated with Data 0x%0h", v0x57e7b5370a80_0, v0x57e7b5370b60_0 {0 0 0};
    %end;
S_0x57e7b5370c40 .scope task, "uart_capture_byte" "uart_capture_byte" 31 295, 31 295 0, S_0x57e7b52f11e0;
 .timescale -9 -12;
v0x57e7b5370eb0_0 .var/i "bit_idx", 31 0;
v0x57e7b5370fb0_0 .var "data", 7 0;
E_0x57e7b5370e50 .event edge, v0x57e7b53742a0_0;
TD_tb_uart_wbs_bridge.uart_capture_byte ;
T_2.6 ;
    %load/vec4 v0x57e7b5375e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_0x57e7b5370e50;
    %jmp T_2.6;
T_2.7 ;
    %delay 500, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b5370eb0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x57e7b5370eb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.9, 5;
    %delay 1000, 0;
    %load/vec4 v0x57e7b5375e80_0;
    %ix/getv/s 4, v0x57e7b5370eb0_0;
    %store/vec4 v0x57e7b5370fb0_0, 4, 1;
    %load/vec4 v0x57e7b5370eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57e7b5370eb0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %delay 1000, 0;
    %end;
S_0x57e7b5371090 .scope autotask, "uart_receive_word" "uart_receive_word" 31 261, 31 261 0, S_0x57e7b52f11e0;
 .timescale -9 -12;
v0x57e7b5371270_0 .var/i "byte_count", 31 0;
v0x57e7b5371370_0 .var "data", 31 0;
v0x57e7b5371450_0 .var "received_byte", 7 0;
TD_tb_uart_wbs_bridge.uart_receive_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b5371370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b5371270_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x57e7b5371270_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.11, 5;
    %fork TD_tb_uart_wbs_bridge.uart_capture_byte, S_0x57e7b5370c40;
    %join;
    %load/vec4 v0x57e7b5370fb0_0;
    %store/vec4 v0x57e7b5371450_0, 0, 8;
    %load/vec4 v0x57e7b5371370_0;
    %load/vec4 v0x57e7b5371450_0;
    %pad/u 32;
    %load/vec4 v0x57e7b5371270_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x57e7b5371370_0, 0, 32;
    %load/vec4 v0x57e7b5371270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57e7b5371270_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
S_0x57e7b5371540 .scope task, "uart_send_byte" "uart_send_byte" 31 223, 31 223 0, S_0x57e7b52f11e0;
 .timescale -9 -12;
v0x57e7b5371770_0 .var/i "bit_idx", 31 0;
v0x57e7b5371870_0 .var "data", 7 0;
TD_tb_uart_wbs_bridge.uart_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b5375cf0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b5371770_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x57e7b5371770_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x57e7b5371870_0;
    %load/vec4 v0x57e7b5371770_0;
    %part/s 1;
    %store/vec4 v0x57e7b5375cf0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x57e7b5371770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57e7b5371770_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b5375cf0_0, 0, 1;
    %delay 1000, 0;
    %delay 10000, 0;
    %end;
S_0x57e7b5371950 .scope task, "uart_send_word" "uart_send_word" 31 249, 31 249 0, S_0x57e7b52f11e0;
 .timescale -9 -12;
v0x57e7b5371b30_0 .var/i "byte_count", 31 0;
v0x57e7b5371c30_0 .var "byte_data", 7 0;
v0x57e7b5371d10_0 .var "data", 31 0;
v0x57e7b5371dd0_0 .var/i "width", 31 0;
TD_tb_uart_wbs_bridge.uart_send_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b5371b30_0, 0, 32;
T_5.14 ;
    %load/vec4 v0x57e7b5371b30_0;
    %load/vec4 v0x57e7b5371dd0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_5.15, 5;
    %load/vec4 v0x57e7b5371d10_0;
    %load/vec4 v0x57e7b5371b30_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x57e7b5371c30_0, 0, 8;
    %load/vec4 v0x57e7b5371c30_0;
    %store/vec4 v0x57e7b5371870_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x57e7b5371540;
    %join;
    %load/vec4 v0x57e7b5371b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57e7b5371b30_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %end;
S_0x57e7b5371eb0 .scope module, "uut" "uart_wbs_bridge" 31 53, 28 1 0, S_0x57e7b52f11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 16 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x57e7b5372090 .param/l "ADDR_WIDTH" 0 28 3, +C4<00000000000000000000000000010000>;
P_0x57e7b53720d0 .param/real "BAUD_RATE" 0 28 4, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x57e7b5372110 .param/real "CLOCK_FREQ" 0 28 5, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x57e7b5372150 .param/l "CMD_READ" 0 28 6, C4<00000001>;
P_0x57e7b5372190 .param/l "CMD_WRITE" 0 28 7, C4<11111111>;
P_0x57e7b53721d0 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x57e7b5372210 .param/l "IDLE" 1 28 88, C4<000>;
P_0x57e7b5372250 .param/l "READ_ADDR" 1 28 89, C4<010>;
P_0x57e7b5372290 .param/l "READ_DATA" 1 28 90, C4<011>;
P_0x57e7b53722d0 .param/l "SEND_DATA" 1 28 93, C4<110>;
P_0x57e7b5372310 .param/l "WB_READ" 1 28 92, C4<101>;
P_0x57e7b5372350 .param/l "WB_WRITE" 1 28 91, C4<100>;
v0x57e7b5374710_0 .var "addr_reg", 15 0;
v0x57e7b5374810_0 .var "byte_count", 3 0;
v0x57e7b53748f0_0 .net "clk", 0 0, v0x57e7b5375b20_0;  1 drivers
v0x57e7b53749c0_0 .var "cmd_reg", 7 0;
v0x57e7b5374a80_0 .var "data_reg", 31 0;
v0x57e7b5374bb0_0 .net "i_start_rx", 0 0, v0x57e7b5375be0_0;  1 drivers
v0x57e7b5374c50_0 .net "i_uart_rx", 0 0, v0x57e7b5375cf0_0;  1 drivers
v0x57e7b5374cf0_0 .net "o_uart_tx", 0 0, v0x57e7b53742a0_0;  alias, 1 drivers
v0x57e7b5374dc0_0 .net "rst", 0 0, v0x57e7b5375fc0_0;  1 drivers
v0x57e7b5374ef0_0 .var "state", 2 0;
v0x57e7b5374f90_0 .net "uart_rx_data", 7 0, v0x57e7b5373310_0;  1 drivers
v0x57e7b5375030_0 .net "uart_rx_valid", 0 0, v0x57e7b53733f0_0;  1 drivers
v0x57e7b5375100_0 .var "uart_tx_data", 7 0;
v0x57e7b53751d0_0 .net "uart_tx_ready", 0 0, v0x57e7b53741e0_0;  1 drivers
v0x57e7b53752a0_0 .var "uart_tx_valid", 0 0;
v0x57e7b5375370_0 .net "wb_ack_i", 0 0, v0x57e7b53762c0_0;  1 drivers
v0x57e7b5375410_0 .var "wb_adr_o", 15 0;
v0x57e7b53755c0_0 .var "wb_cyc_o", 0 0;
v0x57e7b5375660_0 .net "wb_dat_i", 31 0, v0x57e7b53764a0_0;  1 drivers
v0x57e7b5375740_0 .var "wb_dat_o", 31 0;
v0x57e7b5375820_0 .var "wb_stb_o", 0 0;
v0x57e7b53758e0_0 .var "wb_we_o", 0 0;
S_0x57e7b5372a10 .scope module, "uart_rx_inst" "uart_receiver" 28 38, 29 1 0, S_0x57e7b5371eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /INPUT 1 "i_start_rx";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_data_valid";
P_0x57e7b536d050 .param/real "BAUD_RATE" 0 29 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x57e7b536d090 .param/real "BIT_TIME" 1 29 16, Cr<m5000000000000000gfc5>; value=10.0000
P_0x57e7b536d0d0 .param/real "CLOCK_FREQ" 0 29 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x57e7b536d110 .param/real "HALF_BIT_TIME" 1 29 17, Cr<m5000000000000000gfc4>; value=5.00000
v0x57e7b5372e90_0 .var "bit_index", 3 0;
v0x57e7b5372f90_0 .net "clk", 0 0, v0x57e7b5375b20_0;  alias, 1 drivers
v0x57e7b5373050_0 .var "clock_count", 15 0;
v0x57e7b5373140_0 .net "i_rx", 0 0, v0x57e7b5375cf0_0;  alias, 1 drivers
v0x57e7b5373200_0 .net "i_start_rx", 0 0, v0x57e7b5375be0_0;  alias, 1 drivers
v0x57e7b5373310_0 .var "o_data", 7 0;
v0x57e7b53733f0_0 .var "o_data_valid", 0 0;
v0x57e7b53734b0_0 .var "receiving", 0 0;
v0x57e7b5373570_0 .net "rst", 0 0, v0x57e7b5375fc0_0;  alias, 1 drivers
v0x57e7b5373630_0 .var "rx_sync_1", 0 0;
v0x57e7b53736f0_0 .var "rx_sync_2", 0 0;
v0x57e7b53737b0_0 .var "shift_reg", 7 0;
E_0x57e7b5372e10 .event posedge, v0x57e7b5373570_0, v0x57e7b5372f90_0;
S_0x57e7b5373990 .scope module, "uart_tx_inst" "uart_transmitter" 28 51, 30 1 0, S_0x57e7b5371eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_data_valid";
    .port_info 4 /OUTPUT 1 "o_tx";
    .port_info 5 /OUTPUT 1 "o_ready";
P_0x57e7b5373b40 .param/real "BAUD_RATE" 0 30 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x57e7b5373b80 .param/real "BIT_TIME" 1 30 13, Cr<m5000000000000000gfc5>; value=10.0000
P_0x57e7b5373bc0 .param/real "CLOCK_FREQ" 0 30 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
v0x57e7b5373da0_0 .var "bit_index", 3 0;
v0x57e7b5373e80_0 .net "clk", 0 0, v0x57e7b5375b20_0;  alias, 1 drivers
v0x57e7b5373f40_0 .var "clock_count", 15 0;
v0x57e7b5374010_0 .net "i_data", 7 0, v0x57e7b5375100_0;  1 drivers
v0x57e7b53740d0_0 .net "i_data_valid", 0 0, v0x57e7b53752a0_0;  1 drivers
v0x57e7b53741e0_0 .var "o_ready", 0 0;
v0x57e7b53742a0_0 .var "o_tx", 0 0;
v0x57e7b5374360_0 .net "rst", 0 0, v0x57e7b5375fc0_0;  alias, 1 drivers
v0x57e7b5374400_0 .var "shift_reg", 9 0;
v0x57e7b5374550_0 .var "transmitting", 0 0;
    .scope S_0x57e7b5369280;
T_6 ;
    %wait E_0x57e7b535efd0;
    %load/vec4 v0x57e7b5369d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5369ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5369fb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x57e7b5369960_0;
    %assign/vec4 v0x57e7b5369ef0_0, 0;
    %load/vec4 v0x57e7b5369ef0_0;
    %assign/vec4 v0x57e7b5369fb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x57e7b5369280;
T_7 ;
    %wait E_0x57e7b535efd0;
    %load/vec4 v0x57e7b5369d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5369700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b53698c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b536a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5369c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5369bc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b5369ae0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5369bc0_0, 0;
    %load/vec4 v0x57e7b5369c80_0;
    %nor/r;
    %load/vec4 v0x57e7b5369a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5369700_0, 0;
    %pushi/vec4 2604, 0, 16;
    %assign/vec4 v0x57e7b53698c0_0, 0;
    %load/vec4 v0x57e7b5369fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5369c80_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5369c80_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x57e7b5369c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x57e7b53698c0_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b53698c0_0, 0;
    %load/vec4 v0x57e7b5369700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x57e7b5369700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5369700_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x57e7b5369700_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0x57e7b5369fb0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x57e7b5369700_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x57e7b536a070_0, 4, 5;
    %load/vec4 v0x57e7b5369700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5369700_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5369c80_0, 0;
    %load/vec4 v0x57e7b536a070_0;
    %assign/vec4 v0x57e7b5369ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5369bc0_0, 0;
T_7.13 ;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x57e7b53698c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x57e7b53698c0_0, 0;
T_7.9 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x57e7b536a250;
T_8 ;
    %wait E_0x57e7b535efd0;
    %load/vec4 v0x57e7b536abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536ab00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b536a660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b536a800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536aa40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x57e7b536ac60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x57e7b536ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x57e7b536a800_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b536a800_0, 0;
    %load/vec4 v0x57e7b536a660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b536a660_0, 0;
    %load/vec4 v0x57e7b536a660_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_8.6, 5;
    %load/vec4 v0x57e7b536ac60_0;
    %load/vec4 v0x57e7b536a660_0;
    %part/u 1;
    %assign/vec4 v0x57e7b536ab00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536aa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536ab00_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x57e7b536a800_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x57e7b536a800_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x57e7b536a980_0;
    %load/vec4 v0x57e7b536aa40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x57e7b536a8a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536ac60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x57e7b536a660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536ad40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536aa40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b536a800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536ab00_0, 0;
T_8.8 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57e7b53687d0;
T_9 ;
    %wait E_0x57e7b535efd0;
    %load/vec4 v0x57e7b536b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536c020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b536bb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b536be80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b536b180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b536af00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b536b240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b536b000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536b9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b536b840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x57e7b536b630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536c020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536b9e0_0, 0;
    %load/vec4 v0x57e7b536b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x57e7b536b6d0_0;
    %assign/vec4 v0x57e7b536b180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b536b000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b536af00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b536b240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b536b840_0, 0;
    %load/vec4 v0x57e7b536b6d0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x57e7b536b6d0_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
T_9.15 ;
T_9.13 ;
T_9.10 ;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x57e7b536b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x57e7b536af00_0;
    %load/vec4 v0x57e7b536b6d0_0;
    %pad/u 32;
    %load/vec4 v0x57e7b536b000_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x57e7b536af00_0, 0;
    %load/vec4 v0x57e7b536b000_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b536b000_0, 0;
    %load/vec4 v0x57e7b536b180_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_9.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x57e7b536b180_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.22, 4;
    %load/vec4 v0x57e7b536af00_0;
    %assign/vec4 v0x57e7b536bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536c020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536bf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536bd00_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
T_9.23 ;
T_9.21 ;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x57e7b536b000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b536b000_0, 0;
T_9.19 ;
T_9.16 ;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x57e7b536b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v0x57e7b536b240_0;
    %load/vec4 v0x57e7b536b6d0_0;
    %pad/u 32;
    %load/vec4 v0x57e7b536b000_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x57e7b536b240_0, 0;
    %load/vec4 v0x57e7b536b000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b536b000_0, 0;
    %load/vec4 v0x57e7b536b000_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v0x57e7b536af00_0;
    %assign/vec4 v0x57e7b536bb50_0, 0;
    %load/vec4 v0x57e7b536b6d0_0;
    %load/vec4 v0x57e7b536b240_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x57e7b536be80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536c020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536bf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536bd00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
T_9.26 ;
T_9.24 ;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x57e7b536bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536c020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
T_9.28 ;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x57e7b536bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536c020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b536b000_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
T_9.30 ;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x57e7b536b910_0;
    %load/vec4 v0x57e7b536b9e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v0x57e7b536bda0_0;
    %load/vec4 v0x57e7b536b000_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x57e7b536b840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b536b9e0_0, 0;
    %load/vec4 v0x57e7b536b000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b536b000_0, 0;
    %load/vec4 v0x57e7b536b000_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536b9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b536b630_0, 0;
T_9.34 ;
    %jmp T_9.33;
T_9.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b536b9e0_0, 0;
T_9.33 ;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x57e7b535ece0;
T_10 ;
    %wait E_0x57e7b535f050;
    %load/vec4 v0x57e7b535f2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x57e7b535f870_0;
    %store/vec4 v0x57e7b535f5c0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x57e7b535f3e0_0;
    %store/vec4 v0x57e7b535f5c0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x57e7b535ece0;
T_11 ;
    %wait E_0x57e7b535efd0;
    %load/vec4 v0x57e7b535f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b535f170_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x57e7b535f870_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x57e7b535f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x57e7b535f5c0_0;
    %assign/vec4 v0x57e7b535f170_0, 0;
    %load/vec4 v0x57e7b535f5c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x57e7b535f870_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x57e7b5189880;
T_12 ;
    %wait E_0x57e7b50ed6c0;
    %load/vec4 v0x57e7b5190250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x57e7b5196950_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x57e7b5196860_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x57e7b5190650_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x57e7b51905b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x57e7b5190480_0;
    %assign/vec4 v0x57e7b5196950_0, 0;
    %load/vec4 v0x57e7b51903c0_0;
    %assign/vec4 v0x57e7b5196860_0, 0;
    %load/vec4 v0x57e7b51902f0_0;
    %assign/vec4 v0x57e7b5190650_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x57e7b51a6a70;
T_13 ;
    %wait E_0x57e7b5333ea0;
    %load/vec4 v0x57e7b51ae200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b51ae310_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57e7b51ae310_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57e7b51ae310_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x57e7b51ae310_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x57e7b51ae310_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x57e7b51ae100_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57e7b51ae310_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x57e7b50b3cf0;
T_14 ;
    %wait E_0x57e7b50ed6c0;
    %load/vec4 v0x57e7b5336a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_1, S_0x57e7b5336500;
    %jmp t_0;
    .scope S_0x57e7b5336500;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b5336690_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x57e7b5336690_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x57e7b5336690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57e7b5336dd0, 0, 4;
    %load/vec4 v0x57e7b5336690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57e7b5336690_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x57e7b50b3cf0;
t_0 %join;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x57e7b5336b80_0;
    %load/vec4 v0x57e7b53369d0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x57e7b53367f0_0;
    %load/vec4 v0x57e7b53369d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57e7b5336dd0, 0, 4;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x57e7b50b3cf0;
T_15 ;
    %wait E_0x57e7b5333ee0;
    %load/vec4 v0x57e7b53368d0_0;
    %parti/s 4, 15, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5336dd0, 4;
    %assign/vec4 v0x57e7b5336c70_0, 0;
    %load/vec4 v0x57e7b53368d0_0;
    %parti/s 4, 20, 6;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5336dd0, 4;
    %assign/vec4 v0x57e7b5336d30_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x57e7b515a230;
T_16 ;
    %wait E_0x57e7b50ed6c0;
    %load/vec4 v0x57e7b5161fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x57e7b51816d0_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x57e7b5181a10_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x57e7b51830b0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x57e7b5173270_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x57e7b5181950_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x57e7b5181ad0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x57e7b5173470_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x57e7b5173510_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x57e7b5173330_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x57e7b51731d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x57e7b51817c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x57e7b5181860_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x57e7b51733d0_0, 0;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v0x57e7b516a5e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x57e7b5173110_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x57e7b5164ca0_0;
    %assign/vec4 v0x57e7b51816d0_0, 0;
    %load/vec4 v0x57e7b516a290_0;
    %assign/vec4 v0x57e7b5181a10_0, 0;
    %load/vec4 v0x57e7b516a410_0;
    %assign/vec4 v0x57e7b51830b0_0, 0;
    %load/vec4 v0x57e7b51620a0_0;
    %assign/vec4 v0x57e7b5173270_0, 0;
    %load/vec4 v0x57e7b5164f30_0;
    %assign/vec4 v0x57e7b5181950_0, 0;
    %load/vec4 v0x57e7b516a350_0;
    %assign/vec4 v0x57e7b5181ad0_0, 0;
    %load/vec4 v0x57e7b5162320_0;
    %assign/vec4 v0x57e7b5173470_0, 0;
    %load/vec4 v0x57e7b5164bc0_0;
    %assign/vec4 v0x57e7b5173510_0, 0;
    %load/vec4 v0x57e7b5162140_0;
    %assign/vec4 v0x57e7b5173330_0, 0;
    %load/vec4 v0x57e7b5154f80_0;
    %assign/vec4 v0x57e7b51731d0_0, 0;
    %load/vec4 v0x57e7b5164d80_0;
    %assign/vec4 v0x57e7b51817c0_0, 0;
    %load/vec4 v0x57e7b5164e20_0;
    %assign/vec4 v0x57e7b5181860_0, 0;
    %load/vec4 v0x57e7b5162230_0;
    %assign/vec4 v0x57e7b51733d0_0, 0;
    %load/vec4 v0x57e7b51606b0_0;
    %assign/vec4 v0x57e7b516a5e0_0, 0;
    %load/vec4 v0x57e7b515a600_0;
    %assign/vec4 v0x57e7b5173110_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x57e7b5338dd0;
T_17 ;
    %wait E_0x57e7b5338630;
    %load/vec4 v0x57e7b535bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %load/vec4 v0x57e7b535bc60_0;
    %assign/vec4 v0x57e7b535bfc0_0, 0;
    %jmp T_17.22;
T_17.0 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %and;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.1 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %or;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.2 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %xor;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b535b9d0_0, 0, 1;
    %load/vec4 v0x57e7b535bc60_0;
    %assign/vec4 v0x57e7b535bfc0_0, 0;
    %load/vec4 v0x57e7b535b8f0_0;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b535b9d0_0, 0, 1;
    %load/vec4 v0x57e7b535bd50_0;
    %assign/vec4 v0x57e7b535bfc0_0, 0;
    %load/vec4 v0x57e7b535b8f0_0;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.5 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.6 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.7 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.8 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.9 ;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.10 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.11 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.12 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.13 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bb90_0;
    %load/vec4 v0x57e7b535bc60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.14 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bc60_0;
    %load/vec4 v0x57e7b535bb90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.15 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %load/vec4 v0x57e7b535bc60_0;
    %load/vec4 v0x57e7b535bb90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.16 ;
    %load/vec4 v0x57e7b535bc60_0;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.17 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.19 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.20 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x57e7b535be30_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x57e7b535bef0_0, 0, 1;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x57e7b535c8c0;
T_18 ;
    %wait E_0x57e7b535cb80;
    %load/vec4 v0x57e7b535cf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x57e7b535cc10_0;
    %assign/vec4 v0x57e7b535d050_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x57e7b535ccf0_0;
    %assign/vec4 v0x57e7b535d050_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x57e7b535cd90_0;
    %assign/vec4 v0x57e7b535d050_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x57e7b535ce60_0;
    %assign/vec4 v0x57e7b535d050_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x57e7b5338430;
T_19 ;
    %wait E_0x57e7b5338710;
    %load/vec4 v0x57e7b5338b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x57e7b53387a0_0;
    %assign/vec4 v0x57e7b5338c50_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x57e7b5338880_0;
    %assign/vec4 v0x57e7b5338c50_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x57e7b5338970_0;
    %assign/vec4 v0x57e7b5338c50_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x57e7b5338a60_0;
    %assign/vec4 v0x57e7b5338c50_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x57e7b5291850;
T_20 ;
    %wait E_0x57e7b50ed6c0;
    %load/vec4 v0x57e7b52ac680_0;
    %assign/vec4 v0x57e7b5116440_0, 0;
    %load/vec4 v0x57e7b50f1a10_0;
    %assign/vec4 v0x57e7b512c340_0, 0;
    %load/vec4 v0x57e7b52a9860_0;
    %assign/vec4 v0x57e7b51165e0_0, 0;
    %load/vec4 v0x57e7b50f17b0_0;
    %assign/vec4 v0x57e7b51167a0_0, 0;
    %load/vec4 v0x57e7b50f1870_0;
    %assign/vec4 v0x57e7b512c1a0_0, 0;
    %load/vec4 v0x57e7b50f1930_0;
    %assign/vec4 v0x57e7b512c260_0, 0;
    %load/vec4 v0x57e7b52ac760_0;
    %assign/vec4 v0x57e7b5116520_0, 0;
    %load/vec4 v0x57e7b52a9940_0;
    %assign/vec4 v0x57e7b51166c0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x57e7b5196b20;
T_21 ;
    %wait E_0x57e7b50ed6c0;
    %load/vec4 v0x57e7b5199070_0;
    %assign/vec4 v0x57e7b51c3c00_0, 0;
    %load/vec4 v0x57e7b51c3990_0;
    %assign/vec4 v0x57e7b519ca80_0, 0;
    %load/vec4 v0x57e7b5199240_0;
    %assign/vec4 v0x57e7b519c8e0_0, 0;
    %load/vec4 v0x57e7b5199140_0;
    %assign/vec4 v0x57e7b519c800_0, 0;
    %load/vec4 v0x57e7b51c3850_0;
    %assign/vec4 v0x57e7b519c9c0_0, 0;
    %load/vec4 v0x57e7b51c3a50_0;
    %assign/vec4 v0x57e7b519cb40_0, 0;
    %load/vec4 v0x57e7b51c3b40_0;
    %assign/vec4 v0x57e7b519cbe0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x57e7b5360120;
T_22 ;
    %wait E_0x57e7b535caa0;
    %load/vec4 v0x57e7b53605d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x57e7b5360670_0, 0, 32;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x57e7b53603b0_0;
    %store/vec4 v0x57e7b5360670_0, 0, 32;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x57e7b5360490_0;
    %store/vec4 v0x57e7b5360670_0, 0, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x57e7b5360530_0;
    %store/vec4 v0x57e7b5360670_0, 0, 32;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x57e7b51328e0;
T_23 ;
    %wait E_0x57e7b50d80b0;
    %load/vec4 v0x57e7b5143050_0;
    %load/vec4 v0x57e7b513a540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x57e7b513a6d0_0;
    %and;
    %load/vec4 v0x57e7b5143050_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x57e7b5150600_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x57e7b5143050_0;
    %load/vec4 v0x57e7b513a610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x57e7b5142ef0_0;
    %and;
    %load/vec4 v0x57e7b5143050_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x57e7b5150600_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57e7b5150600_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x57e7b51328e0;
T_24 ;
    %wait E_0x57e7b50edd70;
    %load/vec4 v0x57e7b5143300_0;
    %load/vec4 v0x57e7b513a540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x57e7b513a6d0_0;
    %and;
    %load/vec4 v0x57e7b5143300_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x57e7b51506e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x57e7b5143300_0;
    %load/vec4 v0x57e7b513a610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x57e7b5142ef0_0;
    %and;
    %load/vec4 v0x57e7b5143300_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x57e7b51506e0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57e7b51506e0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x57e7b5367430;
T_25 ;
    %wait E_0x57e7b50ed6c0;
    %load/vec4 v0x57e7b5367f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5368000_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x57e7b53681a0_0;
    %load/vec4 v0x57e7b5368420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5368000_0, 0;
    %load/vec4 v0x57e7b53684e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x57e7b5368260_0;
    %load/vec4 v0x57e7b53680c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57e7b5367ea0, 0, 4;
T_25.4 ;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5368000_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x57e7b53661a0;
T_26 ;
    %wait E_0x57e7b50ed6c0;
    %load/vec4 v0x57e7b5366bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5366c60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x57e7b5366e00_0;
    %load/vec4 v0x57e7b5367080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5366c60_0, 0;
    %load/vec4 v0x57e7b5367140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x57e7b5366ec0_0;
    %load/vec4 v0x57e7b5366d20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57e7b5366b00, 0, 4;
T_26.4 ;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5366c60_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x57e7b5372a10;
T_27 ;
    %wait E_0x57e7b5372e10;
    %load/vec4 v0x57e7b5373570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5373630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53736f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x57e7b5373140_0;
    %assign/vec4 v0x57e7b5373630_0, 0;
    %load/vec4 v0x57e7b5373630_0;
    %assign/vec4 v0x57e7b53736f0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x57e7b5372a10;
T_28 ;
    %wait E_0x57e7b5372e10;
    %load/vec4 v0x57e7b5373570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5372e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5373050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b53737b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53734b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53733f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b5373310_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53733f0_0, 0;
    %load/vec4 v0x57e7b53734b0_0;
    %nor/r;
    %load/vec4 v0x57e7b5373200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5372e90_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x57e7b5373050_0, 0;
    %load/vec4 v0x57e7b53736f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53734b0_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53734b0_0, 0;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x57e7b53734b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x57e7b5373050_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5373050_0, 0;
    %load/vec4 v0x57e7b5372e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %load/vec4 v0x57e7b5372e90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5372e90_0, 0;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x57e7b5372e90_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_28.12, 5;
    %load/vec4 v0x57e7b53736f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x57e7b5372e90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x57e7b53737b0_0, 4, 5;
    %load/vec4 v0x57e7b5372e90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5372e90_0, 0;
    %jmp T_28.13;
T_28.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53734b0_0, 0;
    %load/vec4 v0x57e7b53737b0_0;
    %assign/vec4 v0x57e7b5373310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53733f0_0, 0;
T_28.13 ;
T_28.11 ;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x57e7b5373050_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x57e7b5373050_0, 0;
T_28.9 ;
T_28.6 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x57e7b5373990;
T_29 ;
    %wait E_0x57e7b5372e10;
    %load/vec4 v0x57e7b5374360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53742a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5373da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5373f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5374550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53741e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x57e7b5374400_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x57e7b5374550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x57e7b5373f40_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5373f40_0, 0;
    %load/vec4 v0x57e7b5373da0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5373da0_0, 0;
    %load/vec4 v0x57e7b5373da0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_29.6, 5;
    %load/vec4 v0x57e7b5374400_0;
    %load/vec4 v0x57e7b5373da0_0;
    %part/u 1;
    %assign/vec4 v0x57e7b53742a0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5374550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53741e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53742a0_0, 0;
T_29.7 ;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x57e7b5373f40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x57e7b5373f40_0, 0;
T_29.5 ;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x57e7b53740d0_0;
    %load/vec4 v0x57e7b53741e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x57e7b5374010_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5374400_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x57e7b5373da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5374550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53741e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5373f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53742a0_0, 0;
T_29.8 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x57e7b5371eb0;
T_30 ;
    %wait E_0x57e7b5372e10;
    %load/vec4 v0x57e7b5374dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53755c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5375820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53758e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5375410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b5375740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b53749c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5374710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b5374a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5374810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53752a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b5375100_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x57e7b5374ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
    %jmp T_30.9;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53755c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5375820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53758e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53752a0_0, 0;
    %load/vec4 v0x57e7b5375030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0x57e7b5374f90_0;
    %assign/vec4 v0x57e7b53749c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5374810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57e7b5374710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57e7b5374a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57e7b5375100_0, 0;
    %load/vec4 v0x57e7b5374f90_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_30.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x57e7b5374f90_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_30.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
T_30.15 ;
T_30.13 ;
T_30.10 ;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v0x57e7b5375030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %load/vec4 v0x57e7b5374710_0;
    %load/vec4 v0x57e7b5374f90_0;
    %pad/u 16;
    %load/vec4 v0x57e7b5374810_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x57e7b5374710_0, 0;
    %load/vec4 v0x57e7b5374810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5374810_0, 0;
    %load/vec4 v0x57e7b53749c0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_30.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x57e7b53749c0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_30.22, 4;
    %load/vec4 v0x57e7b5374710_0;
    %assign/vec4 v0x57e7b5375410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53758e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5375820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53755c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
    %jmp T_30.23;
T_30.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
T_30.23 ;
T_30.21 ;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x57e7b5374810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5374810_0, 0;
T_30.19 ;
T_30.16 ;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v0x57e7b5375030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0x57e7b5374a80_0;
    %load/vec4 v0x57e7b5374f90_0;
    %pad/u 32;
    %load/vec4 v0x57e7b5374810_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x57e7b5374a80_0, 0;
    %load/vec4 v0x57e7b5374810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5374810_0, 0;
    %load/vec4 v0x57e7b5374810_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_30.26, 4;
    %load/vec4 v0x57e7b5374710_0;
    %assign/vec4 v0x57e7b5375410_0, 0;
    %load/vec4 v0x57e7b5374f90_0;
    %load/vec4 v0x57e7b5374a80_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x57e7b5375740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53758e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b5375820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53755c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
T_30.26 ;
T_30.24 ;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v0x57e7b5375370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5375820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53755c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53758e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
T_30.28 ;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v0x57e7b5375370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b5375820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53755c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53758e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57e7b5374810_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
T_30.30 ;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v0x57e7b53751d0_0;
    %load/vec4 v0x57e7b53752a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %load/vec4 v0x57e7b5375660_0;
    %load/vec4 v0x57e7b5374810_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x57e7b5375100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e7b53752a0_0, 0;
    %load/vec4 v0x57e7b5374810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57e7b5374810_0, 0;
    %load/vec4 v0x57e7b5374810_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53752a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57e7b5374ef0_0, 0;
T_30.34 ;
    %jmp T_30.33;
T_30.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e7b53752a0_0, 0;
T_30.33 ;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x57e7b52f11e0;
T_31 ;
    %vpi_call/w 31 82 "$dumpfile", "uart_wbs_bridge.vcd" {0 0 0};
    %vpi_call/w 31 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57e7b52f11e0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x57e7b52f11e0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b5375b20_0, 0, 1;
T_32.0 ;
    %delay 50, 0;
    %load/vec4 v0x57e7b5375b20_0;
    %inv;
    %store/vec4 v0x57e7b5375b20_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x57e7b52f11e0;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b5375fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b5375be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b5375cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b53762c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b53764a0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b5375fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b5375be0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x57e7b52f11e0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e7b5376060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b53761e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57e7b5376100_0, 0, 32;
    %pushi/vec4 47889, 0, 16;
    %store/vec4 v0x57e7b53767e0_0, 0, 16;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x57e7b5376990_0, 0, 32;
    %vpi_call/w 31 116 "$display", "Starting uart_wbs_bridge Testbench..." {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 31 120 "$display", "\012Test 1: Writing Data to Memory..." {0 0 0};
    %load/vec4 v0x57e7b53767e0_0;
    %store/vec4 v0x57e7b5370a80_0, 0, 16;
    %load/vec4 v0x57e7b5376990_0;
    %store/vec4 v0x57e7b5370b60_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.test_write_to_memory, S_0x57e7b5370880;
    %join;
    %delay 100000, 0;
    %vpi_call/w 31 126 "$display", "\012Test 2: Reading Data from Memory..." {0 0 0};
    %load/vec4 v0x57e7b53767e0_0;
    %store/vec4 v0x57e7b5370700_0, 0, 16;
    %fork TD_tb_uart_wbs_bridge.test_read_from_memory, S_0x57e7b5370500;
    %join;
    %load/vec4 v0x57e7b53767e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5375de0, 4;
    %load/vec4 v0x57e7b5376990_0;
    %cmp/ne;
    %jmp/0xz  T_34.0, 6;
    %load/vec4 v0x57e7b53767e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5375de0, 4;
    %vpi_call/w 31 131 "$display", "ERROR: Data mismatch! Expected 0x%08h, Got 0x%08X", v0x57e7b5376990_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e7b5376060_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x57e7b53767e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x57e7b5375de0, 4;
    %vpi_call/w 31 135 "$display", "Ok: Expected 0x%08h, Got 0x%08X", v0x57e7b5376990_0, S<0,vec4,u32> {1 0 0};
T_34.1 ;
    %load/vec4 v0x57e7b5376060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %vpi_call/w 31 140 "$display", "\012All tests PASSED!" {0 0 0};
    %jmp T_34.3;
T_34.2 ;
    %vpi_call/w 31 142 "$display", "\012Some tests FAILED." {0 0 0};
T_34.3 ;
    %delay 100000, 0;
    %vpi_call/w 31 145 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/osiris_i/osiris_i.v";
    "../rtl/osiris_i/core.v";
    "../rtl/osiris_i/control_unit.v";
    "../rtl/osiris_i/alu_decoder.v";
    "../rtl/osiris_i/op_decoder.v";
    "../rtl/osiris_i/datapath.v";
    "../rtl/osiris_i/ex_mem.v";
    "../rtl/osiris_i/hazard_unit.v";
    "../rtl/osiris_i/id_ex.v";
    "../rtl/osiris_i/if_id.v";
    "../rtl/osiris_i/mem_wb.v";
    "../rtl/osiris_i/stage_decode.v";
    "../rtl/osiris_i/extend_unit.v";
    "../rtl/osiris_i/register_file.v";
    "../rtl/osiris_i/stage_execute.v";
    "../rtl/osiris_i/mux_4x1.v";
    "../rtl/osiris_i/alu.v";
    "../rtl/osiris_i/adder.v";
    "../rtl/osiris_i/full_adder.v";
    "../rtl/osiris_i/mux_2x1.v";
    "../rtl/osiris_i/pc_target.v";
    "../rtl/osiris_i/stage_fetch.v";
    "../rtl/osiris_i/next_pc.v";
    "../rtl/osiris_i/stage_write_back.v";
    "../rtl/osiris_i/mem.v";
    "../rtl/osiris_i/uart_wbs_bridge.v";
    "../rtl/osiris_i/uart_receiver.v";
    "../rtl/osiris_i/uart_transmitter.v";
    "tb_uart_wbs_bridge.v";
