
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


WARNING: Unable to find common Xilinx tools. Automatic updates and 
         license management will be disabled.


****** Vivado v2015.1_sda (64-bit)
  **** SW Build 1244246 on Sat May 30 07:18:05 MDT 2015
  **** IP Build 1236664 on Wed May 20 22:57:03 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1_sda
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/constrs_1/imports/audio_lab/zed_audio_constraints.xdc]
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/constrs_1/imports/audio_lab/zed_audio_constraints.xdc]
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/zed_audio_constraints.xdc]
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/zed_audio_constraints.xdc]
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 36 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1427.203 ; gain = 435.238 ; free physical = 1797 ; free virtual = 5877
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1430.211 ; gain = 2.984 ; free physical = 1776 ; free virtual = 5870
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 9 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13419c7e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1959.719 ; gain = 0.000 ; free physical = 1310 ; free virtual = 5429

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 432 cells.
Phase 2 Constant Propagation | Checksum: 1a2880b8d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1959.719 ; gain = 0.000 ; free physical = 1309 ; free virtual = 5428

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fadd_32ns_32ns_32_5_full_dsp_U33/voicerec_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fptrunc_64ns_32_1_U35/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fptrunc_64ns_32_1_U35/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fptrunc_64ns_32_1_U35/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/voicerec_fptrunc_64ns_32_1_U46/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/voicerec_fptrunc_64ns_32_1_U46/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/voicerec_fptrunc_64ns_32_1_U46/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_preprocessSound_fu_147/voicerec_dcmp_64ns_64ns_1_1_U1/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_preprocessSound_fu_147/voicerec_dcmp_64ns_64ns_1_1_U1/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_preprocessSound_fu_147/voicerec_dcmp_64ns_64ns_1_1_U1/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_preprocessSound_fu_147/voicerec_dcmp_64ns_64ns_1_1_U1/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dcmp_64ns_64ns_1_1_U23/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dcmp_64ns_64ns_1_1_U23/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dcmp_64ns_64ns_1_1_U23/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dcmp_64ns_64ns_1_1_U23/voicerec_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_faddfsub_32ns_32ns_32_5_full_dsp_U14/voicerec_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_fptrunc_64ns_32_1_U18/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_fptrunc_64ns_32_1_U18/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_fptrunc_64ns_32_1_U18/voicerec_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 14070 unconnected nets.
INFO: [Opt 31-11] Eliminated 2671 unconnected cells.
Phase 3 Sweep | Checksum: 1bfca3795

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1959.719 ; gain = 0.000 ; free physical = 1309 ; free virtual = 5428

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1959.719 ; gain = 0.000 ; free physical = 1309 ; free virtual = 5428
Ending Logic Optimization Task | Checksum: 1bfca3795

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1959.719 ; gain = 0.000 ; free physical = 1309 ; free virtual = 5428
Implement Debug Cores | Checksum: 1434b23e2
Logic Optimization | Checksum: 1434b23e2

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 0 Total Ports: 134
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 15be0d4db

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2104.961 ; gain = 0.000 ; free physical = 1137 ; free virtual = 5261
Ending Power Optimization Task | Checksum: 15be0d4db

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2104.961 ; gain = 145.242 ; free physical = 1137 ; free virtual = 5261
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2104.961 ; gain = 677.758 ; free physical = 1137 ; free virtual = 5261
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1135 ; free virtual = 5261
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2144.977 ; gain = 40.016 ; free physical = 1124 ; free virtual = 5260
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: dc972b16

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1118 ; free virtual = 5258

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1118 ; free virtual = 5258
INFO: [Opt 31-138] Pushed 4 inverter(s) to 36 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1117 ; free virtual = 5258

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 95b44746

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1117 ; free virtual = 5258
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 95b44746

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5257

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 95b44746

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5257

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e91270ad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5257
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7979bc8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5257

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 291e1b049

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2144.977 ; gain = 0.000 ; free physical = 1110 ; free virtual = 5257
Phase 2.2.1 Place Init Design | Checksum: 265aa9778

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2190.371 ; gain = 45.395 ; free physical = 1022 ; free virtual = 5170
Phase 2.2 Build Placer Netlist Model | Checksum: 265aa9778

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2190.371 ; gain = 45.395 ; free physical = 1022 ; free virtual = 5170

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 265aa9778

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2190.371 ; gain = 45.395 ; free physical = 1022 ; free virtual = 5170
Phase 2.3 Constrain Clocks/Macros | Checksum: 265aa9778

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2190.371 ; gain = 45.395 ; free physical = 1022 ; free virtual = 5170
Phase 2 Placer Initialization | Checksum: 265aa9778

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2190.371 ; gain = 45.395 ; free physical = 1022 ; free virtual = 5170

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19c3403f5

Time (s): cpu = 00:01:58 ; elapsed = 00:01:11 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 983 ; free virtual = 5136

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19c3403f5

Time (s): cpu = 00:01:59 ; elapsed = 00:01:11 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 983 ; free virtual = 5136

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1541de7f1

Time (s): cpu = 00:02:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5136

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 117003bbb

Time (s): cpu = 00:02:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5136

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 117003bbb

Time (s): cpu = 00:02:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5136

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1e98ec342

Time (s): cpu = 00:02:30 ; elapsed = 00:01:25 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 983 ; free virtual = 5137

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 222e10dbd

Time (s): cpu = 00:02:30 ; elapsed = 00:01:26 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 983 ; free virtual = 5137

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 15cb3bc2c

Time (s): cpu = 00:02:41 ; elapsed = 00:01:36 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 15cb3bc2c

Time (s): cpu = 00:02:41 ; elapsed = 00:01:36 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15cb3bc2c

Time (s): cpu = 00:02:42 ; elapsed = 00:01:36 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15cb3bc2c

Time (s): cpu = 00:02:42 ; elapsed = 00:01:36 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Phase 4.6 Small Shape Detail Placement | Checksum: 15cb3bc2c

Time (s): cpu = 00:02:42 ; elapsed = 00:01:36 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 15cb3bc2c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:38 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Phase 4 Detail Placement | Checksum: 15cb3bc2c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:39 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d708576a

Time (s): cpu = 00:02:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1d708576a

Time (s): cpu = 00:02:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 19342c422

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 19342c422

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Phase 5.2.2 Post Placement Optimization | Checksum: 19342c422

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Phase 5.2 Post Commit Optimization | Checksum: 19342c422

Time (s): cpu = 00:03:15 ; elapsed = 00:01:58 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 19342c422

Time (s): cpu = 00:03:16 ; elapsed = 00:01:58 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 19342c422

Time (s): cpu = 00:03:16 ; elapsed = 00:01:58 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 19342c422

Time (s): cpu = 00:03:16 ; elapsed = 00:01:59 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Phase 5.5 Placer Reporting | Checksum: 19342c422

Time (s): cpu = 00:03:16 ; elapsed = 00:01:59 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: cc11eda9

Time (s): cpu = 00:03:16 ; elapsed = 00:01:59 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Phase 5 Post Placement Optimization and Clean-Up | Checksum: cc11eda9

Time (s): cpu = 00:03:16 ; elapsed = 00:01:59 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Ending Placer Task | Checksum: a2489aaa

Time (s): cpu = 00:03:16 ; elapsed = 00:01:59 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:22 ; elapsed = 00:02:09 . Memory (MB): peak = 2250.070 ; gain = 105.094 ; free physical = 982 ; free virtual = 5137
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 925 ; free virtual = 5133
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 965 ; free virtual = 5136
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 966 ; free virtual = 5137
report_utilization: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 966 ; free virtual = 5137
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 966 ; free virtual = 5137
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1380a0478

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 964 ; free virtual = 5136

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1380a0478

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 963 ; free virtual = 5136

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1380a0478

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2250.070 ; gain = 0.000 ; free physical = 948 ; free virtual = 5122
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c9bf6cab

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 2296.996 ; gain = 46.926 ; free physical = 886 ; free virtual = 5061
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.573  | TNS=0.000  | WHS=-0.358 | THS=-425.754|

Phase 2 Router Initialization | Checksum: 1f41fabf8

Time (s): cpu = 00:01:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 852 ; free virtual = 5027

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28f448e04

Time (s): cpu = 00:01:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 851 ; free virtual = 5026

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4280
 Number of Nodes with overlaps = 730
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c3520775

Time (s): cpu = 00:02:45 ; elapsed = 00:01:20 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 845 ; free virtual = 5025
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.390  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26c884cdc

Time (s): cpu = 00:02:46 ; elapsed = 00:01:20 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5024

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ffd977ec

Time (s): cpu = 00:02:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.390  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ef40d8ef

Time (s): cpu = 00:02:49 ; elapsed = 00:01:22 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025
Phase 4 Rip-up And Reroute | Checksum: ef40d8ef

Time (s): cpu = 00:02:49 ; elapsed = 00:01:22 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fb55bbe0

Time (s): cpu = 00:02:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.390  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: fb55bbe0

Time (s): cpu = 00:02:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fb55bbe0

Time (s): cpu = 00:02:54 ; elapsed = 00:01:24 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025
Phase 5 Delay and Skew Optimization | Checksum: fb55bbe0

Time (s): cpu = 00:02:54 ; elapsed = 00:01:24 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 14c8fe414

Time (s): cpu = 00:03:00 ; elapsed = 00:01:27 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.390  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 149ec27c4

Time (s): cpu = 00:03:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.09035 %
  Global Horizontal Routing Utilization  = 9.99104 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1206df240

Time (s): cpu = 00:03:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1206df240

Time (s): cpu = 00:03:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5025

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 154b1a0dc

Time (s): cpu = 00:03:05 ; elapsed = 00:01:31 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5024

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.390  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 154b1a0dc

Time (s): cpu = 00:03:05 ; elapsed = 00:01:31 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5024
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:05 ; elapsed = 00:01:31 . Memory (MB): peak = 2311.988 ; gain = 61.918 ; free physical = 844 ; free virtual = 5024

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:11 ; elapsed = 00:01:41 . Memory (MB): peak = 2311.992 ; gain = 61.922 ; free physical = 844 ; free virtual = 5024
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2342.000 ; gain = 0.000 ; free physical = 771 ; free virtual = 5022
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2342.000 ; gain = 30.008 ; free physical = 824 ; free virtual = 5023
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.000 ; gain = 0.000 ; free physical = 823 ; free virtual = 5022
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2342.000 ; gain = 0.000 ; free physical = 822 ; free virtual = 5022
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2348.012 ; gain = 6.012 ; free physical = 804 ; free virtual = 5005
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC 23-20] Rule violation (DSPS-11) Invalid OPMODEREG and CARRYINSEL combination - DSP48E1 instance system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
ERROR: [DRC 23-20] Rule violation (DSPS-11) Invalid OPMODEREG and CARRYINSEL combination - DSP48E1 instance system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
ERROR: [DRC 23-20] Rule violation (DSPS-11) Invalid OPMODEREG and CARRYINSEL combination - DSP48E1 instance system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dadd_64ns_64ns_64_5_full_dsp_U37/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dadd_64ns_64ns_64_5_full_dsp_U37/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dadd_64ns_64ns_64_5_full_dsp_U37/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fadd_32ns_32ns_32_5_full_dsp_U33/voicerec_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fadd_32ns_32ns_32_5_full_dsp_U33/voicerec_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fmul_32ns_32ns_32_4_max_dsp_U34/voicerec_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fmul_32ns_32ns_32_4_max_dsp_U34/voicerec_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_fmul_32ns_32ns_32_4_max_dsp_U34/voicerec_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dadddsub_64ns_64ns_64_5_full_dsp_U4/voicerec_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dadddsub_64ns_64ns_64_5_full_dsp_U4/voicerec_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dadddsub_64ns_64ns_64_5_full_dsp_U4/voicerec_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dadddsub_64ns_64ns_64_5_full_dsp_U5/voicerec_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dadddsub_64ns_64ns_64_5_full_dsp_U5/voicerec_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dadddsub_64ns_64ns_64_5_full_dsp_U5/voicerec_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U6/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U6/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U6/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U6/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U7/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U7/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U7/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U7/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U8/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U8/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U8/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U8/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U9/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U9/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U9/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/grp_voicerec_FFT_fu_417/voicerec_dmul_64ns_64ns_64_6_max_dsp_U9/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dadd_64ns_64ns_64_5_full_dsp_U20/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dadd_64ns_64ns_64_5_full_dsp_U20/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dadd_64ns_64ns_64_5_full_dsp_U20/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U21/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U21/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U21/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U21/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U22/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U22/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U22/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_dmul_64ns_64ns_64_6_max_dsp_U22/voicerec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_faddfsub_32ns_32ns_32_5_full_dsp_U14/voicerec_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_faddfsub_32ns_32ns_32_5_full_dsp_U14/voicerec_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_fmul_32ns_32ns_32_4_max_dsp_U15/voicerec_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_fmul_32ns_32ns_32_4_max_dsp_U15/voicerec_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_processChunk_fu_106/voicerec_fmul_32ns_32ns_32_4_max_dsp_U15/voicerec_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dadd_64ns_64ns_64_5_full_dsp_U37/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dadd_64ns_64ns_64_5_full_dsp_U37/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dadd_64ns_64ns_64_5_full_dsp_U37/voicerec_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 3 Errors, 184 Warnings, 144 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2372.008 ; gain = 23.996 ; free physical = 758 ; free virtual = 4959
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 00:28:10 2015...
