# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lhnRISC621_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v 
# -- Compiling module lhnRISC621_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(193): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(199): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(207): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(213): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	lhnRISC621_v
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v 
# -- Compiling module lhn_ir2assembly_v
# 
# Top level modules:
# 	lhn_ir2assembly_v
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v 
# -- Compiling module lhn_mm
# 
# Top level modules:
# 	lhn_mm
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v 
# -- Compiling module FPGA_Top_Wrapper
# 
# Top level modules:
# 	FPGA_Top_Wrapper
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:54 on Dec 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v 
# -- Compiling module lhnRISC621_v_tb
# 
# Top level modules:
# 	lhnRISC621_v_tb
# End time: 11:45:54 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lhnRISC621_v_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lhnRISC621_v_tb 
# Start time: 11:45:55 on Dec 02,2022
# Loading work.lhnRISC621_v_tb
# Loading work.FPGA_Top_Wrapper
# Loading work.lhnRISC621_v
# Loading work.lhn_cache_2w_v
# Loading work.lhn_CAM_v
# Loading work.lhn_mm
# Loading altera_mf_ver.altsyncram
# Loading work.lhn_cache_v
# Loading work.lhn_3to8_dec
# Loading work.lhn_ir2assembly_v
# Loading work.lhn_pll_3_v
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_0/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_0/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_3/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_3/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "lab11_core1.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read lab11_core1.mif.
# ** Warning: (vsim-7) Failed to open readmem file "lab11_core1.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "lab11_core2.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read lab11_core2.mif.
# ** Warning: (vsim-7) Failed to open readmem file "lab11_core2.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhnRISC621_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# first array inputted
# 
# 
# ------------------------------------------------------------
# 
# 
# ------------------------------------------------------------
# second array inputted
# 
# 
# ------------------------------------------------------------
# Checking multiplication?
# 
# 
# ------------------------------------------------------------
# Checking result?
# 
# 
# ------------------------------------------------------------
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v(65)
#    Time: 675540 ns  Iteration: 1  Instance: /lhnRISC621_v_tb
# Break in Module lhnRISC621_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v line 65
do wave.do
restart
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_0/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_0/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v(70): [PCDPC] - Port size (10) does not match connection size (14) for port 'address'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_3/my_cache/my_ram File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v(71): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_3/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "lab11_core1.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read lab11_core1.mif.
# ** Warning: (vsim-7) Failed to open readmem file "lab11_core1.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_1/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "lab11_core2.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read lab11_core2.mif.
# ** Warning: (vsim-7) Failed to open readmem file "lab11_core2.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/risc_inst_2/my_cache/my_ram/altsyncram_component/m_default/altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhnRISC621_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# first array inputted
# 
# 
# ------------------------------------------------------------
# 
# 
# ------------------------------------------------------------
# second array inputted
# 
# 
# ------------------------------------------------------------
# Checking multiplication?
# 
# 
# ------------------------------------------------------------
# Checking result?
# 
# 
# ------------------------------------------------------------
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v(65)
#    Time: 675540 ns  Iteration: 1  Instance: /lhnRISC621_v_tb
# Break in Module lhnRISC621_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v line 65
