Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Fri Jun 08 22:20:13 2018
| Host             : DESKTOP-LARRY running 64-bit major release  (build 9200)
| Command          : report_power -file mipsfpga_test2_wrapper_power_routed.rpt -pb mipsfpga_test2_wrapper_power_summary_routed.pb
| Design           : mipsfpga_test2_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.999 |
| Dynamic (W)              | 0.890 |
| Device Static (W)        | 0.109 |
| Total Off-Chip Power (W) | 0.633 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 80.4  |
| Junction Temperature (C) | 29.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.050 |       52 |       --- |             --- |
| Slice Logic              |     0.030 |    52509 |       --- |             --- |
|   LUT as Logic           |     0.027 |    21053 |     63400 |           33.21 |
|   Register               |     0.002 |    21644 |    126800 |           17.07 |
|   LUT as Distributed RAM |     0.001 |      944 |     19000 |            4.97 |
|   CARRY4                 |    <0.001 |      388 |     15850 |            2.45 |
|   F7/F8 Muxes            |    <0.001 |      495 |     63400 |            0.78 |
|   LUT as Shift Register  |    <0.001 |      533 |     19000 |            2.81 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |     2381 |       --- |             --- |
| Signals                  |     0.045 |    40512 |       --- |             --- |
| Block RAM                |     0.017 |     28.5 |       135 |           21.11 |
| MMCM                     |     0.000 |        1 |         6 |           16.67 |
| PLL                      |     0.092 |        2 |         6 |           33.33 |
| I/O                      |     0.541 |      110 |       210 |           52.38 |
| PHASER                   |     0.110 |        1 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     0.999 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.190 |       0.172 |      0.019 |
| Vccaux    |       1.800 |     0.166 |       0.148 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.596 |       0.592 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                                           | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK100MHZ                                                                                                                                                   | CLK100MHZ                                                                                                                                                                                                                                                        |            10.0 |
| clk_out1_mipsfpga_test2_clk_wiz_0_0                                                                                                                         | mipsfpga_test2_i/clk_wiz_0/inst/clk_out1_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |            20.0 |
| clk_out1_mipsfpga_test2_clk_wiz_0_0_1                                                                                                                       | mipsfpga_test2_i/clk_wiz_0/inst/clk_out1_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |            20.0 |
| clk_out2_mipsfpga_test2_clk_wiz_0_0                                                                                                                         | mipsfpga_test2_i/clk_wiz_0/inst/clk_out2_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |             5.0 |
| clk_out2_mipsfpga_test2_clk_wiz_0_0_1                                                                                                                       | mipsfpga_test2_i/clk_wiz_0/inst/clk_out2_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |             5.0 |
| clk_out3_mipsfpga_test2_clk_wiz_0_0                                                                                                                         | mipsfpga_test2_i/clk_wiz_0/inst/clk_out3_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |            40.0 |
| clk_out3_mipsfpga_test2_clk_wiz_0_0_1                                                                                                                       | mipsfpga_test2_i/clk_wiz_0/inst/clk_out3_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |            40.0 |
| clk_pll_i                                                                                                                                                   | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clk_pll_i_1                                                                                                                                                 | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_mipsfpga_test2_clk_wiz_0_0                                                                                                                         | mipsfpga_test2_i/clk_wiz_0/inst/clkfbout_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |            10.0 |
| clkfbout_mipsfpga_test2_clk_wiz_0_0_1                                                                                                                       | mipsfpga_test2_i/clk_wiz_0/inst/clkfbout_mipsfpga_test2_clk_wiz_0_0                                                                                                                                                                                              |            10.0 |
| freq_refclk                                                                                                                                                 | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| freq_refclk_1                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                              | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_2                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_3                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                  | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| mem_refclk_1                                                                                                                                                | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk                                                                                                                                                 | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clk_4                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_5                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_6                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_7                                                                                                                                               | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                              | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_4                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_5                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_6                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_7                                                                                                                                            | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                                | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clk3_out_1                                                                                                                                              | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                                | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| pll_clkfbout_1                                                                                                                                              | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                  | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sync_pulse_1                                                                                                                                                | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clk_pin                                                                                                                                                 | CLK100MHZ                                                                                                                                                                                                                                                        |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | mipsfpga_test2_i/mig_7series_0/u_mipsfpga_test2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             3.1 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| mipsfpga_test2_wrapper                                                                                |     0.890 |
|   mipsfpga_test2_i                                                                                    |     0.873 |
|     MIPS_MicroAptiv_UP_0                                                                              |     0.061 |
|       inst                                                                                            |     0.061 |
|         m14k_top_i                                                                                    |     0.061 |
|           cpu                                                                                         |     0.061 |
|             core                                                                                      |     0.045 |
|               biu                                                                                     |     0.004 |
|                 _HADDR_31_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _HBURST_2_0_                                                                          |    <0.001 |
|                 _HSIZE_2_0_                                                                           |    <0.001 |
|                 _HTRANS_1_0_                                                                          |    <0.001 |
|                 _HWDATA_31_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _HWRITE                                                                               |    <0.001 |
|                 _addr_atomic_rd_reg                                                                   |    <0.001 |
|                 _addr_atomic_wr_reg                                                                   |    <0.001 |
|                 _addr_reg_3_2_                                                                        |    <0.001 |
|                 _biu_be_ej_3_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _biu_dbe_reg                                                                          |    <0.001 |
|                 _biu_eaaccess                                                                         |    <0.001 |
|                 _biu_ibe_reg                                                                          |    <0.001 |
|                 _daddr_reg_35_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _daddr_w_37_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _dburst_prev                                                                          |    <0.001 |
|                 _dcached_reg                                                                          |    <0.001 |
|                 _dcc_ev_force_move_reg                                                                |    <0.001 |
|                 _dcc_exaddr_sel_reg                                                                   |    <0.001 |
|                 _dreq_a_st0_reg                                                                       |    <0.001 |
|                 _dreq_d_st0_reg                                                                       |    <0.001 |
|                 _dreq_d_st1_reg                                                                       |    <0.001 |
|                 _dreq_d_st2_reg                                                                       |    <0.001 |
|                 _dreq_d_st3_reg                                                                       |    <0.001 |
|                 _dreq_st0_reg                                                                         |    <0.001 |
|                 _dreq_st1_reg                                                                         |    <0.001 |
|                 _dreq_st2_reg                                                                         |    <0.001 |
|                 _dreq_val_reg                                                                         |    <0.001 |
|                 _dtrans_nxt_reg                                                                       |    <0.001 |
|                 _dword_nxt_reg_1_0_                                                                   |    <0.001 |
|                 _ea_ireq                                                                              |    <0.001 |
|                 _ea_read                                                                              |    <0.001 |
|                 _early_idle                                                                           |    <0.001 |
|                 _flush_front                                                                          |    <0.001 |
|                 _flush_wrb_reg                                                                        |    <0.001 |
|                 _greset_n                                                                             |    <0.001 |
|                 _greset_reg                                                                           |    <0.001 |
|                 _haddr_3_2_reg_1_0_                                                                   |    <0.001 |
|                 _haddr_3_2_reg_reg_1_0_                                                               |    <0.001 |
|                 _hrdata_reg_31_0_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _hready_reg                                                                           |    <0.001 |
|                 _hresp_reg                                                                            |    <0.001 |
|                 _hresp_reg_reg                                                                        |    <0.001 |
|                 _htrans_idle_reg                                                                      |    <0.001 |
|                 _iburst_prev                                                                          |    <0.001 |
|                 _ireq_a_st0_reg                                                                       |    <0.001 |
|                 _ireq_a_st3_reg                                                                       |    <0.001 |
|                 _ireq_d_st0_reg                                                                       |    <0.001 |
|                 _ireq_d_st1_reg                                                                       |    <0.001 |
|                 _ireq_d_st3_reg                                                                       |    <0.001 |
|                 _ireq_st0_reg                                                                         |    <0.001 |
|                 _ireq_st1_reg                                                                         |    <0.001 |
|                 _ireq_st2_reg                                                                         |    <0.001 |
|                 _ireq_val_reg                                                                         |    <0.001 |
|                 _itrans_nxt_reg                                                                       |    <0.001 |
|                 _iword_nxt_reg_1_0_                                                                   |    <0.001 |
|                 _last_addr                                                                            |    <0.001 |
|                 _lock_hold                                                                            |    <0.001 |
|                 _lock_hold_reg                                                                        |    <0.001 |
|                 _opcode_fetch                                                                         |    <0.001 |
|                 _raw_ld_wr_buf_data_reg_15_0_                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _rd_pend_reg                                                                          |    <0.001 |
|                 _read_lock_hold                                                                       |    <0.001 |
|                 _split_wr_w0                                                                          |    <0.001 |
|                 _split_wr_w1                                                                          |    <0.001 |
|                 _split_wr_w2                                                                          |    <0.001 |
|                 _split_wr_w3                                                                          |    <0.001 |
|                 _st_alloc_pairn                                                                       |    <0.001 |
|                 _st_hit_wrb_reg                                                                       |    <0.001 |
|                 _sync_core                                                                            |    <0.001 |
|                 _sync_hold                                                                            |    <0.001 |
|                 _sync_reg                                                                             |    <0.001 |
|                 _sync_retain                                                                          |    <0.001 |
|                 _uncached_store_reg                                                                   |    <0.001 |
|                 _wr_buf_addr_match_reg                                                                |    <0.001 |
|                 _wr_buf_b2eb_reg_31_0_                                                                |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wr_buf_b_reg_127_0_                                                                  |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wr_buf_f_127_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wr_buf_tag_b_reg_31_0_                                                               |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wr_buf_tag_f_reg_31_0_                                                               |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wr_buf_vld_b_reg_15_0_                                                               |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wr_buf_vld_f_reg_15_0_                                                               |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wrb_htrans_nxt_reg                                                                   |    <0.001 |
|                 _wrb_wd_cnt_1_0_                                                                      |    <0.001 |
|                 _wreq_d_done_sync_qf                                                                  |    <0.001 |
|                 _wreq_redo_single_std0                                                                |    <0.001 |
|                 _wreq_redo_single_std0_reg                                                            |    <0.001 |
|                 _wreq_redo_single_std_d_0_reg                                                         |    <0.001 |
|                 _wreq_sta0_redo                                                                       |    <0.001 |
|                 _wreq_sta0_reg                                                                        |    <0.001 |
|                 _wreq_sta1_reg                                                                        |    <0.001 |
|                 _wreq_sta2_reg                                                                        |    <0.001 |
|                 _wreq_sta3_reg                                                                        |    <0.001 |
|                 _wreq_stas0_reg                                                                       |    <0.001 |
|                 _wreq_stas1_reg                                                                       |    <0.001 |
|                 _wreq_stas2_reg                                                                       |    <0.001 |
|                 _wreq_stas3_reg                                                                       |    <0.001 |
|                 _wreq_std0_reg                                                                        |    <0.001 |
|                 _wreq_std1_reg                                                                        |    <0.001 |
|                 _wreq_std2_reg                                                                        |    <0.001 |
|                 _wreq_std3_reg                                                                        |    <0.001 |
|                 _wreq_std_d_0_reg                                                                     |    <0.001 |
|                 _wreq_std_d_1_reg                                                                     |    <0.001 |
|                 _wreq_std_d_2_reg                                                                     |    <0.001 |
|                 _wreq_std_d_3_reg                                                                     |    <0.001 |
|                 _wreq_stds0_reg                                                                       |    <0.001 |
|                 _wreq_stds1_reg                                                                       |    <0.001 |
|                 _wreq_stds2_reg                                                                       |    <0.001 |
|                 _wreq_stds3_reg                                                                       |    <0.001 |
|                 _wreq_stds_d_0_reg                                                                    |    <0.001 |
|                 _wreq_stds_d_1_reg                                                                    |    <0.001 |
|                 _wreq_stds_d_2_reg                                                                    |    <0.001 |
|                 _wreq_stds_d_3_reg                                                                    |    <0.001 |
|                 _wtmagicl_prev                                                                        |    <0.001 |
|                 _wtmagicl_prev_reg                                                                    |    <0.001 |
|                 _wtmagicl_raw                                                                         |    <0.001 |
|                 _ww                                                                                   |    <0.001 |
|               cpz                                                                                     |     0.002 |
|                 _arch_llbit                                                                           |    <0.001 |
|                 _badva_31_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _badva_s_31_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _bds_x                                                                                |    <0.001 |
|                 _cause_14_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _cause_h_11_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _causeip_5_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _causeip_7_6_                                                                         |    <0.001 |
|                 _cdexc_type_h_6_0_                                                                    |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _cdmmbase_31_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _cntxt_31_23_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _compare_31_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _config0w_9_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _config1w_13_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _count_inc                                                                            |    <0.001 |
|                 _countb0_7_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _countb1_7_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _countb2_7_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _countb3_7_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _cpz_datalo_31_0_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _cpz_halt                                                                             |    <0.001 |
|                 _cpz_hwrena_29_cpz_hwrena_3_0                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _cpz_mmutype                                                                          |    <0.001 |
|                 _cpz_setdbep                                                                          |    <0.001 |
|                 _cpz_setibep                                                                          |    <0.001 |
|                 _cpz_taglo_17_10_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _cpz_taglo_1_1_                                                                       |    <0.001 |
|                 _cpz_taglo_25_18_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _cpz_taglo_2_2_                                                                       |    <0.001 |
|                 _cpz_taglo_3_3_                                                                       |    <0.001 |
|                 _cpz_taglo_9_4_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _cpz_timerint                                                                         |    <0.001 |
|                 _debug_27_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _depc_31_0_                                                                           |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _desave_31_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _dexc_type_h_4_0_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _ebase_29_12_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _epc_31_0_                                                                            |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _epc_m_31_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _epc_w_31_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _errctl_11_8_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _errctl_3_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _errctl_7_4_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _errpc_31_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _hold_compare_ld                                                                      |    <0.001 |
|                 _hold_count_ld                                                                        |    <0.001 |
|                 _icc_icopld_d                                                                         |    <0.001 |
|                 _ie_pipe_out_5_0_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _int_pend_ed_7_0_int_vector_ed_5_0_int_offset_ed_17_1_int_ss_ed_3_0_int_gid_ed_2_0    |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _intctl_17_8_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _intctl_4_0_                                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _ll_w                                                                                 |    <0.001 |
|                 _lladdr_27_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _lladdr_s_27_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _m_pipe_out_3_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _mpc_nonseq_ed                                                                        |    <0.001 |
|                 _nestepc_31_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _r_doze                                                                               |    <0.001 |
|                 _r_nest_erl                                                                           |    <0.001 |
|                 _r_nest_exl                                                                           |    <0.001 |
|                 _raw_cpz_goodnight                                                                    |    <0.001 |
|                 _status_25_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _status_cond_reg                                                                      |    <0.001 |
|                 _status_int_srs_view_ipl_31_0_                                                        |    <0.001 |
|                 _userlocal_31_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _view_ipl_9_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _view_ripl_1_0_                                                                       |    <0.001 |
|                 _wakeup_reg                                                                           |    <0.001 |
|                 cpz_pc                                                                                |    <0.001 |
|                   _badva_pm_31_11_                                                                    |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _br_m                                                                               |    <0.001 |
|                   _br_w                                                                               |    <0.001 |
|                   _br_w_qual                                                                          |    <0.001 |
|                   _cause_s_pm_4_0_                                                                    |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _cpz_cause_pci                                                                      |    <0.001 |
|                   _dqual_49                                                                           |    <0.001 |
|                   _iqual_49                                                                           |    <0.001 |
|                   _jimm_m                                                                             |    <0.001 |
|                   _jimm_w                                                                             |    <0.001 |
|                   _jimm_w_qual                                                                        |    <0.001 |
|                   _jreg31_m                                                                           |    <0.001 |
|                   _jreg31_w                                                                           |    <0.001 |
|                   _jreg31_w_qual                                                                      |    <0.001 |
|                   _jreg31non_m                                                                        |    <0.001 |
|                   _jreg31non_w                                                                        |    <0.001 |
|                   _jreg31non_w_qual                                                                   |    <0.001 |
|                   _ld_w                                                                               |    <0.001 |
|                   _ld_w_qual                                                                          |    <0.001 |
|                   _mmu_asid_pm_7_0_                                                                   |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _mpc_ret_w                                                                          |    <0.001 |
|                   _muldiv_m                                                                           |    <0.001 |
|                   _muldiv_w                                                                           |    <0.001 |
|                   _muldiv_w_qual                                                                      |    <0.001 |
|                   _nop_w_qual                                                                         |    <0.001 |
|                   _pc_atomic_disqualify_d                                                             |    <0.001 |
|                   _pc_cnt0_evt5_idd                                                                   |    <0.001 |
|                   _pc_cnt0_evt7_idd                                                                   |    <0.001 |
|                   _pc_cnt0_evt8_mdd                                                                   |    <0.001 |
|                   _pc_cnt1_evt5_idd                                                                   |    <0.001 |
|                   _pc_cnt1_evt7_idd                                                                   |    <0.001 |
|                   _pc_cnt1_evt8_mdd                                                                   |    <0.001 |
|                   _sc_w                                                                               |    <0.001 |
|                   _sc_w_qual                                                                          |    <0.001 |
|                   _scfail_m                                                                           |    <0.001 |
|                   _scfail_w                                                                           |    <0.001 |
|                   _scfail_w_qual                                                                      |    <0.001 |
|                   _st_w                                                                               |    <0.001 |
|                   _st_w_qual                                                                          |    <0.001 |
|                   _status32_reg_4_1_                                                                  |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _ucld_w                                                                             |    <0.001 |
|                   _ucld_w_qual                                                                        |    <0.001 |
|                   _ucst_w                                                                             |    <0.001 |
|                   _ucst_w_qual                                                                        |    <0.001 |
|                   alu_cp0_pc0                                                                         |    <0.001 |
|                     _any_tc_enabled                                                                   |    <0.001 |
|                     _cntgate                                                                          |    <0.001 |
|                     _pc_cnt_evt_reg_255_0_                                                            |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         register_inst                                                                 |    <0.001 |
|                     _pc_cnt_reg_31_0_                                                                 |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _pc_ctl_evt_reg_7_0_                                                              |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         register_inst                                                                 |    <0.001 |
|                     _pc_ctl_rega_10_0_                                                                |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _pc_en_mask_xx                                                                    |    <0.001 |
|                   alu_cp0_pc1                                                                         |    <0.001 |
|                     _any_tc_enabled                                                                   |    <0.001 |
|                     _cntgate                                                                          |    <0.001 |
|                     _pc_cnt_evt_reg_255_0_                                                            |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         register_inst                                                                 |    <0.001 |
|                     _pc_cnt_reg_31_0_                                                                 |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _pc_ctl_evt_reg_7_0_                                                              |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         register_inst                                                                 |    <0.001 |
|                     _pc_ctl_rega_10_0_                                                                |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _pc_ctl_regb_2_0_                                                                 |    <0.001 |
|                     _pc_en_mask_xx                                                                    |    <0.001 |
|               dcc                                                                                     |     0.004 |
|                 _advance_m_reg                                                                        |    <0.001 |
|                 _block_hit_fb_reg                                                                     |    <0.001 |
|                 _block_hit_way_reg_3_0_                                                               |    <0.001 |
|                 _cache_hit_reg                                                                        |    <0.001 |
|                 _cacheread_m                                                                          |    <0.001 |
|                 _cachewrite_m                                                                         |    <0.001 |
|                 _dcc_copsync_m                                                                        |    <0.001 |
|                 _dcc_data_raw_31_0_                                                                   |    <0.001 |
|                 _dcc_dcopld_md                                                                        |    <0.001 |
|                 _dcc_ddata_m_reg_31_0_                                                                |    <0.001 |
|                 _dcc_dmiss_m_ev_reg                                                                   |    <0.001 |
|                 _dcc_dval_m_19_2_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _dcc_ev                                                                               |    <0.001 |
|                 _dcc_lscacheread_m                                                                    |    <0.001 |
|                 _dcc_newdaddr                                                                         |    <0.001 |
|                 _dcc_pm_dcmiss_pc                                                                     |    <0.001 |
|                 _dcc_tagaddr_reg_13_4_                                                                |    <0.001 |
|                 _dcc_trstb_reg                                                                        |    <0.001 |
|                 _dcc_twstb_reg                                                                        |    <0.001 |
|                 _dcc_wsrstb_reg                                                                       |    <0.001 |
|                 _dccop_m_reg                                                                          |    <0.001 |
|                 _dccop_w                                                                              |    <0.001 |
|                 _dccop_w_ev                                                                           |    <0.001 |
|                 _dcop_access_m_reg                                                                    |    <0.001 |
|                 _dcop_d_dsp_write_pend                                                                |    <0.001 |
|                 _dcop_done                                                                            |    <0.001 |
|                 _dcop_fill_pending                                                                    |    <0.001 |
|                 _dcop_hit_nolru_reg                                                                   |    <0.001 |
|                 _dcop_lock_write_reg                                                                  |    <0.001 |
|                 _dcop_pref_hit                                                                        |    <0.001 |
|                 _dcop_pref_hit_reg                                                                    |    <0.001 |
|                 _dcop_read_reg_reg                                                                    |    <0.001 |
|                 _dcop_ready_reg                                                                       |    <0.001 |
|                 _dcop_wrafterws_ev                                                                    |    <0.001 |
|                 _dcop_write_reg                                                                       |    <0.001 |
|                 _dcop_ws_valid                                                                        |    <0.001 |
|                 _dcop_wway_reg_3_0_                                                                   |    <0.001 |
|                 _dstore_m_reg                                                                         |    <0.001 |
|                 _dstore_presc_m_reg                                                                   |    <0.001 |
|                 _dsync_m_reg                                                                          |    <0.001 |
|                 _ej_dvastrobe_sync                                                                    |    <0.001 |
|                 _ej_loadstore_md                                                                      |    <0.001 |
|                 _ev_dirty_start_reg                                                                   |    <0.001 |
|                 _ev_dirtyway_reg                                                                      |    <0.001 |
|                 _ev_dirtyway_reg_reg                                                                  |    <0.001 |
|                 _ev_fbhit_fill_reg                                                                    |    <0.001 |
|                 _ev_fbhit_justfilled                                                                  |    <0.001 |
|                 _ev_fbhit_reg                                                                         |    <0.001 |
|                 _ev_fbhit_sel_pre_reg                                                                 |    <0.001 |
|                 _ev_fbhitb_reg                                                                        |    <0.001 |
|                 _ev_fbmatch_b_reg                                                                     |    <0.001 |
|                 _ev_hitback_fb                                                                        |    <0.001 |
|                 _ev_rdreq_seen                                                                        |    <0.001 |
|                 _ev_sb_hit_reg_3_0_                                                                   |    <0.001 |
|                 _ev_tagaddr_reg_13_4_                                                                 |    <0.001 |
|                 _ev_way_on_reg                                                                        |    <0.001 |
|                 _ev_way_reg_3_0_                                                                      |    <0.001 |
|                 _ev_word_0_0_                                                                         |    <0.001 |
|                 _ev_word_1_1_                                                                         |    <0.001 |
|                 _ev_word_reg_1_0_                                                                     |    <0.001 |
|                 _fandl_read_reg                                                                       |    <0.001 |
|                 _fb_fill_mark_dirty                                                                   |    <0.001 |
|                 _fb_wb_idx_match_reg                                                                  |    <0.001 |
|                 _fill_cop_data_31_0_                                                                  |    <0.001 |
|                 _fxexc_e_reg                                                                          |    <0.001 |
|                 _held_hit_reg                                                                         |    <0.001 |
|                 _hold_dmiss_n                                                                         |    <0.001 |
|                 _idx_match_fb_b_reg                                                                   |    <0.001 |
|                 _idx_match_fb_repl_reg                                                                |    <0.001 |
|                 _imm_cop_prefndg_reg                                                                  |    <0.001 |
|                 _kill_sc_m                                                                            |    <0.001 |
|                 _killable_m_reg                                                                       |    <0.001 |
|                 _killedmiss_w                                                                         |    <0.001 |
|                 _lsbe_md_3_0_                                                                         |    <0.001 |
|                 _mmu_rawdtexc_reg                                                                     |    <0.001 |
|                 _new_addr_sync                                                                        |    <0.001 |
|                 _no_way_reg                                                                           |    <0.001 |
|                 _other_req                                                                            |    <0.001 |
|                 _pdva_load                                                                            |    <0.001 |
|                 _pre_flush_sb                                                                         |    <0.001 |
|                 _precise_dbe                                                                          |    <0.001 |
|                 _prefetch                                                                             |    <0.001 |
|                 _prefnudge_reg                                                                        |    <0.001 |
|                 _raw_dccop_m                                                                          |    <0.001 |
|                 _raw_dcop_access_m                                                                    |    <0.001 |
|                 _raw_dcop_read_reg                                                                    |    <0.001 |
|                 _raw_dstore_pre_m                                                                     |    <0.001 |
|                 _raw_dsync_m                                                                          |    <0.001 |
|                 _rd_req_enable                                                                        |    <0.001 |
|                 _rdreq_sync                                                                           |    <0.001 |
|                 _repl_way_reg_3_0_                                                                    |    <0.001 |
|                 _repl_wway_reg_3_0_                                                                   |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _req_out_reg                                                                          |    <0.001 |
|                 _sb_valid_bits_3_0_                                                                   |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _st_alloc_rd_sent                                                                     |    <0.001 |
|                 _stalled_m                                                                            |    <0.001 |
|                 _store_alloc_flush_reg                                                                |    <0.001 |
|                 _store_alloc_hit_fb                                                                   |    <0.001 |
|                 _store_allocate_reg                                                                   |    <0.001 |
|                 _store_way_reg_3_0_                                                                   |    <0.001 |
|                 _storebuff_data_reg_31_0_                                                             |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _storebuff_idx_19_2_                                                                  |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _storebuff_tag_31_10_                                                                 |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _storewrite_m                                                                         |    <0.001 |
|                 _sync_not_done_reg                                                                    |    <0.001 |
|                 _sync_req_sync                                                                        |    <0.001 |
|                 _unavail_3_0_                                                                         |    <0.001 |
|                 _valid_d_access                                                                       |    <0.001 |
|                 _wb_noavail_reg                                                                       |    <0.001 |
|                 _wb_reg                                                                               |    <0.001 |
|                 _wr_req_enable                                                                        |    <0.001 |
|                 _write_thru_reg                                                                       |    <0.001 |
|                 _ws_en_3_0_                                                                           |    <0.001 |
|                 _wt_req_w                                                                             |    <0.001 |
|                 _wt_wa_req_w                                                                          |    <0.001 |
|                 _wway_reg_3_0_                                                                        |    <0.001 |
|                 datamux                                                                               |    <0.001 |
|                 fb                                                                                    |     0.002 |
|                   _back_dirty_bits_reg_15_0_                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _bus_err_line                                                                       |    <0.001 |
|                   _bus_err_line_b                                                                     |    <0.001 |
|                   _dmiss_index_19_4_                                                                  |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _dmiss_replinf_12_10_                                                               |    <0.001 |
|                   _dmiss_replinf_9_6_                                                                 |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _dmiss_tag_31_10_                                                                   |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _dval_m_reg_3_2_                                                                    |    <0.001 |
|                   _ex_be_reg_3_0_                                                                     |    <0.001 |
|                   _fb_active_entry_reg                                                                |    <0.001 |
|                   _fb_data0_31_0_                                                                     |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data1_31_0_                                                                     |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data2_31_0_                                                                     |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data3_31_0_                                                                     |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back0_15_8_                                                                |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back0_23_16_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back0_31_24_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back0_7_0_                                                                 |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back1_15_8_                                                                |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back1_23_16_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back1_31_24_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back1_7_0_                                                                 |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back2_15_8_                                                                |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back2_23_16_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back2_31_24_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back2_7_0_                                                                 |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back3_15_8_                                                                |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back3_23_16_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back3_31_24_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_data_back3_7_0_                                                                 |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_dirty_b_reg                                                                     |    <0.001 |
|                   _fb_dirty_reg                                                                       |    <0.001 |
|                   _fb_index_19_4_                                                                     |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_index_back_19_4_                                                                |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_replinf0_reg                                                                    |    <0.001 |
|                   _fb_tag_back_h_31_10_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_tag_h_31_10_                                                                    |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _fb_trans_btof_reg                                                                  |    <0.001 |
|                   _front_dirty_bits_reg_15_0_                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _last_word_received                                                                 |    <0.001 |
|                   _ld_mtag_reg                                                                        |    <0.001 |
|                   _ld_tag_reg                                                                         |    <0.001 |
|                   _raw_fb_replinf_12_0_                                                               |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _raw_fb_replinf_back_12_0_                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _raw_fb_tag_l_3_0_                                                                  |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _raw_fb_tag_l_back_3_0_                                                             |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _raw_fill_dword_reg_3_0_                                                            |    <0.001 |
|                   _rd_req_sent_reg                                                                    |    <0.001 |
|                   _sb_to_fb_dirty_reg_15_0_                                                           |    <0.001 |
|                   _sb_to_fb_stb_reg                                                                   |    <0.001 |
|                   _update_fb_back                                                                     |    <0.001 |
|                   _valid_word_here_reg_3_0_                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                 tagmux                                                                                |    <0.001 |
|               edp                                                                                     |     0.006 |
|                 _adder_res_m_31_0_                                                                    |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _alu_e_31_0_                                                                          |    <0.001 |
|                 _asp_nodsp_m_31_0_                                                                    |    <0.001 |
|                 _atomic_store_stall_rddata_back_reg                                                   |    <0.001 |
|                 _atomic_word_w_reg_31_0_                                                              |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _bbus_imm_e_31_0_                                                                     |    <0.001 |
|                 _car30_m                                                                              |    <0.001 |
|                 _car31_m                                                                              |    <0.001 |
|                 _edp_alu_m_31_0_                                                                      |    <0.001 |
|                 _edp_bbus_e_31_0_                                                                     |    <0.001 |
|                 _edp_dva_e_31_0_                                                                      |    <0.001 |
|                 _edp_epc_e_31_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _edp_iva_i_31_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _edp_iva_p_n_31_0_                                                                    |    <0.001 |
|                 _edp_ldcpdata_w_31_0_                                                                 |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _edp_res_w_31_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _ld_or_cp_m_31_0_                                                                     |    <0.001 |
|                 _logic_ain_e_31_0_                                                                    |    <0.001 |
|                 _logic_bin_e_31_0_                                                                    |    <0.001 |
|                 _logic_out_e_31_0_                                                                    |    <0.001 |
|                 _pc_hold_31_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _prealu_m_31_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _pro31_m                                                                              |    <0.001 |
|                 _shf_rot_m_31_0_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _wrdata_w_int_31_0_                                                                   |     0.001 |
|                 misc                                                                                  |    <0.001 |
|                   _res_m_31_0_                                                                        |    <0.001 |
|               ejt                                                                                     |     0.003 |
|                 ejt_area                                                                              |    <0.001 |
|                   _EJ_SRstE                                                                           |    <0.001 |
|                   _dase                                                                               |    <0.001 |
|                   _dasq                                                                               |    <0.001 |
|                   _dint                                                                               |    <0.001 |
|                   _ej_rdvec                                                                           |    <0.001 |
|                   _ejt_dcrinte                                                                        |    <0.001 |
|                   _ejt_dcrnmie                                                                        |    <0.001 |
|                   _ejt_eadata_ej_31_0_                                                                |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _pc_im                                                                              |    <0.001 |
|                   _pc_noasid                                                                          |    <0.001 |
|                   _pc_sync_period_2_0_                                                                |    <0.001 |
|                   _pcse                                                                               |    <0.001 |
|                   _pre_done                                                                           |    <0.001 |
|                   _rdvec_29_7_                                                                        |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rdvec_6                                                                            |    <0.001 |
|                 ejt_brk                                                                               |    <0.001 |
|                   _asid_sup                                                                           |    <0.001 |
|                   _dbits_w_0                                                                          |    <0.001 |
|                   _dbits_w_1                                                                          |    <0.001 |
|                   _dbld_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _dbs_bs                                                                             |    <0.001 |
|                   _ibits_e_1_0_                                                                       |    <0.001 |
|                   _ibits_i_1_0_                                                                       |    <0.001 |
|                   _ibits_m_1_0_                                                                       |    <0.001 |
|                   _ibits_w_1_0_                                                                       |    <0.001 |
|                   _ibs_bs_1_0_                                                                        |    <0.001 |
|                   _pwrsave_en                                                                         |    <0.001 |
|                   ejt_dbrk0                                                                           |    <0.001 |
|                     _dba_31_0_                                                                        |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _dbasid_asid_7_0_                                                                 |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0      |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _dbm_31_0_                                                                        |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _dbv_31_0_                                                                        |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                   ejt_ibrk0                                                                           |    <0.001 |
|                     _iba_31_0_                                                                        |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _ibasid_asid_7_0_                                                                 |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _ibc_asiduse                                                                      |    <0.001 |
|                     _ibc_be                                                                           |    <0.001 |
|                     _ibc_te                                                                           |    <0.001 |
|                     _ibm_31_0_                                                                        |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                   ejt_ibrk1                                                                           |    <0.001 |
|                     _iba_31_0_                                                                        |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _ibasid_asid_7_0_                                                                 |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _ibc_asiduse                                                                      |    <0.001 |
|                     _ibc_be                                                                           |    <0.001 |
|                     _ibc_te                                                                           |    <0.001 |
|                     _ibm_31_0_                                                                        |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                 ejt_tap                                                                               |     0.003 |
|                   _EJ_PerRst                                                                          |    <0.001 |
|                   _EJ_PrRst                                                                           |    <0.001 |
|                   _b_prev                                                                             |    <0.001 |
|                   _ej_dm_delay                                                                        |    <0.001 |
|                   _ej_perrst_pre                                                                      |    <0.001 |
|                   _ej_proben                                                                          |    <0.001 |
|                   _ej_proben_pre                                                                      |    <0.001 |
|                   _ej_probtrap                                                                        |    <0.001 |
|                   _ej_probtrap_pre                                                                    |    <0.001 |
|                   _ej_prrst_pre                                                                       |    <0.001 |
|                   _ej_tapejtagbrk_pre                                                                 |    <0.001 |
|                   _ej_tapejtagbrk_sync                                                                |    <0.001 |
|                   _paacc_real                                                                         |    <0.001 |
|                   _padone_pulse_pre                                                                   |    <0.001 |
|                   _padone_real_sync                                                                   |    <0.001 |
|                   _padone_real_sync_pre                                                               |    <0.001 |
|                   ejt_tck                                                                             |     0.003 |
|                     _EJ_TDO                                                                           |    <0.001 |
|                     _brkst                                                                            |    <0.001 |
|                     _bypass_reg                                                                       |    <0.001 |
|                     _doze                                                                             |    <0.001 |
|                     _ejtagboot                                                                        |    <0.001 |
|                     _ejtagbrk_pre                                                                     |    <0.001 |
|                     _ejtagbrk_read                                                                    |    <0.001 |
|                     _fastdata_reg                                                                     |    <0.001 |
|                     _halt                                                                             |    <0.001 |
|                     _inst_reg0_0_0_                                                                   |    <0.001 |
|                     _inst_reg41_4_1_                                                                  |    <0.001 |
|                     _pa_addr_reg_31_0_                                                                |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _pa_data_reg_31_0_                                                                |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _pa_data_reg_done_31_0_                                                           |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _padone_real                                                                      |    <0.001 |
|                     _perrst_pre                                                                       |    <0.001 |
|                     _perrst_read                                                                      |    <0.001 |
|                     _pracc                                                                            |    <0.001 |
|                     _proben_pre                                                                       |    <0.001 |
|                     _proben_read                                                                      |    <0.001 |
|                     _probtrap_pre                                                                     |    <0.001 |
|                     _probtrap_read                                                                    |    <0.001 |
|                     _prrst_pre                                                                        |    <0.001 |
|                     _prrst_read                                                                       |    <0.001 |
|                     _reset_ff1                                                                        |    <0.001 |
|                     _reset_ff2                                                                        |    <0.001 |
|                     _reset_tck                                                                        |    <0.001 |
|                     _reset_tck_pre                                                                    |    <0.001 |
|                     _reset_unsync                                                                     |    <0.001 |
|                     _reset_unsynca                                                                    |    <0.001 |
|                     _rocc                                                                             |    <0.001 |
|                     _rocc_pre                                                                         |    <0.001 |
|                     _saved_spracc_for_fastdata                                                        |     0.000 |
|                     _shift_through_reg_31_0_                                                          |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                     _tap_ctrl_3_0_                                                                    |     0.002 |
|               icc                                                                                     |     0.002 |
|                 _biu_datain_reg_31_0_                                                                 |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _biu_datawd_reg_1_0_                                                                  |    <0.001 |
|                 _biu_idataval_reg                                                                     |    <0.001 |
|                 _biu_lastwd_reg                                                                       |    <0.001 |
|                 _buffer_data_reg                                                                      |    <0.001 |
|                 _cache_hit_md                                                                         |    <0.001 |
|                 _cache_hit_reg                                                                        |    <0.001 |
|                 _cache_hit_way_md_3_0_                                                                |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _clear_valid                                                                          |    <0.001 |
|                 _cpz_updated                                                                          |    <0.001 |
|                 _dcached_reg                                                                          |    <0.001 |
|                 _dpah_reg_31_10_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _enable_ireq                                                                          |    <0.001 |
|                 _fandl_read_reg2                                                                      |    <0.001 |
|                 _fb_data0_31_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _fb_data1_31_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _fb_data2_31_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _fb_data3_31_0_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _fb_index_19_4_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _fb_repl_inf_last_reg                                                                 |    <0.001 |
|                 _fb_taghi_31_10_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _fb_taglo_3_0_                                                                        |    <0.001 |
|                 _hit_pre_fetch_md                                                                     |    <0.001 |
|                 _hold_cpz_updated                                                                     |    <0.001 |
|                 _hold_imiss_n                                                                         |    <0.001 |
|                 _hold_tag_invalid                                                                     |    <0.001 |
|                 _hold_tag_updated                                                                     |    <0.001 |
|                 _ibe_line                                                                             |    <0.001 |
|                 _icache_read_i                                                                        |    <0.001 |
|                 _icache_write_i                                                                       |    <0.001 |
|                 _icc_imiss_reg                                                                        |    <0.001 |
|                 _icc_trstb_reg                                                                        |    <0.001 |
|                 _icc_wsrstb_reg                                                                       |    <0.001 |
|                 _icop_done                                                                            |    <0.001 |
|                 _icop_enable_reg                                                                      |    <0.001 |
|                 _icop_fill_hit                                                                        |    <0.001 |
|                 _icop_fill_pend_reg                                                                   |    <0.001 |
|                 _icop_read_reg2                                                                       |    <0.001 |
|                 _icop_use_idx                                                                         |    <0.001 |
|                 _icop_wway_reg_3_0_                                                                   |    <0.001 |
|                 _idx_match_fb_reg                                                                     |    <0.001 |
|                 _ifill_done_reg                                                                       |    <0.001 |
|                 _in_i_stage                                                                           |    <0.001 |
|                 _irepl_way_reg_3_0_                                                                   |    <0.001 |
|                 _ireq                                                                                 |    <0.001 |
|                 _ireq_out_reg                                                                         |    <0.001 |
|                 _ival_i_19_1_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _ld_tag_reg                                                                           |    <0.001 |
|                 _line_sel_md_3_0_                                                                     |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _lock_md_3_0_                                                                         |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _miss_idx_19_2_                                                                       |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _miss_repl_inf_15_10_                                                                 |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _miss_repl_inf_9_5_                                                                   |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _miss_tag_31_10_                                                                      |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|                 _mpc_sequential_md                                                                    |    <0.001 |
|                 _no_way_reg                                                                           |    <0.001 |
|                 _pre_ins_fetch_addr_4_4_                                                              |    <0.001 |
|                 _precise_ibe                                                                          |    <0.001 |
|                 _raw_fb_repl_inf_12_0_                                                                |    <0.001 |
|                 _raw_fill_wd_reg_3_0_                                                                 |    <0.001 |
|                 _raw_icop_read_reg                                                                    |    <0.001 |
|                 _tag_invalid                                                                          |    <0.001 |
|                 _tag_updated                                                                          |    <0.001 |
|                 _unavail_3_0_                                                                         |    <0.001 |
|                 _valid_md_3_0_                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _way_select_in_reg_47_0_                                                              |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     register_inst                                                                     |    <0.001 |
|               mdunit                                                                                  |     0.002 |
|                 mdl_ctl                                                                               |     0.001 |
|                   _cmd_m_4_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _divdnt_sgn                                                                         |    <0.001 |
|                   _loop_cnt_4_0_                                                                      |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _uc_reg_out_20_0_                                                                   |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                 mdl_dp                                                                                |     0.001 |
|                   _dm_31_0_                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _hi_31_0_                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _lo_31_0_                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _qp_31_0_                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _rp_31_0_                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   mdl_add                                                                             |    <0.001 |
|               mmu                                                                                     |     0.010 |
|                 mmuc                                                                                  |    <0.001 |
|                   _dcachem_reg_2_0_                                                                   |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _ipah_icachem_reg_31_8_                                                             |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _mmu_dva_m_31_0_                                                                    |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _mmu_dva_mapped_m_31_29_                                                            |    <0.001 |
|                   _raw_run_ied                                                                        |    <0.001 |
|                 tlb_cpy                                                                               |     0.001 |
|                   _enhi_29_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _enhi_s_31_11_                                                                      |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _enlo0_31_4_                                                                        |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _enlo1_31_4_                                                                        |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _index_4_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _index_5_5_                                                                         |    <0.001 |
|                   _lfsr_9_0_                                                                          |    <0.001 |
|                   _pagegrainbits_3_0_                                                                 |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _pagemask_cp0_9_0_                                                                  |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _random_4_0_                                                                        |    <0.001 |
|                   _tlb_read_d                                                                         |    <0.001 |
|                   _wired_4_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                 tlb_ctl                                                                               |    <0.001 |
|                   _cp0write_md                                                                        |    <0.001 |
|                   _dtinv_m                                                                            |    <0.001 |
|                   _dtlb_exc                                                                           |    <0.001 |
|                   _dtlb_ri_exc                                                                        |    <0.001 |
|                   _dtmack_md                                                                          |    <0.001 |
|                   _dtmod_m                                                                            |    <0.001 |
|                   _dtpm_strobed                                                                       |    <0.001 |
|                   _dtrefill_m                                                                         |    <0.001 |
|                   _fx_cp0_probe_noe_ed                                                                |    <0.001 |
|                   _fxcp0read_noe_ed                                                                   |    <0.001 |
|                   _fxcp0write_noe_ed                                                                  |    <0.001 |
|                   _fxexc_ed                                                                           |    <0.001 |
|                   _holditmack_i                                                                       |    <0.001 |
|                   _itinv_i                                                                            |    <0.001 |
|                   _itlb_exc                                                                           |    <0.001 |
|                   _itlb_xi_exc                                                                        |    <0.001 |
|                   _itmack_id                                                                          |    <0.001 |
|                   _itmack_idd                                                                         |    <0.001 |
|                   _itrefill_i                                                                         |    <0.001 |
|                   _ixphold_4_0_                                                                       |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _mmu_pm_dthit                                                                       |    <0.001 |
|                   _mmu_tlbbusy                                                                        |    <0.001 |
|                   _mmu_tlbshutdown                                                                    |    <0.001 |
|                   _raw_cp0_probe_m                                                                    |    <0.001 |
|                   _raw_cp0_read_m                                                                     |    <0.001 |
|                   _rawcp0write_m                                                                      |    <0.001 |
|                   _sel_enhi_m                                                                         |    <0.001 |
|                   _tlb_wr_1                                                                           |    <0.001 |
|                 tlb_dtlb                                                                              |    <0.001 |
|                   utlb                                                                                |    <0.001 |
|                     _lru1_1_0_                                                                        |    <0.001 |
|                     _lru2_1_0_                                                                        |    <0.001 |
|                     _lru3_1_0_                                                                        |    <0.001 |
|                     utlbentry0                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                     utlbentry1                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                     utlbentry2                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                     utlbentry3                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                 tlb_itlb                                                                              |    <0.001 |
|                   utlb                                                                                |    <0.001 |
|                     _lru1_1_0_                                                                        |    <0.001 |
|                     _lru2_1_0_                                                                        |    <0.001 |
|                     _lru3_1_0_                                                                        |    <0.001 |
|                     utlbentry0                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                     utlbentry1                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                     utlbentry2                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                     utlbentry3                                                                        |    <0.001 |
|                       _asid_or_global                                                                 |    <0.001 |
|                       _utlb_val                                                                       |    <0.001 |
|                       _utlbentry_pipe_out                                                             |    <0.001 |
|                         cregister                                                                     |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                       dataregister                                                                    |    <0.001 |
|                 tlbarray                                                                              |     0.006 |
|                   _cmp_str                                                                            |    <0.001 |
|                   _gpm_en                                                                             |    <0.001 |
|                   _index_dis_bus_3_0_                                                                 |    <0.001 |
|                   _index_reg_1_0_                                                                     |     0.001 |
|                   _rd_str1_3_0_                                                                       |    <0.001 |
|                   _tag_rd_str_3_0_                                                                    |    <0.001 |
|                   tlb0to15                                                                            |     0.005 |
|                     tlbentries0to3                                                                    |     0.001 |
|                       tlbentry0                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry1                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry2                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry3                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                     tlbentries12to15                                                                  |     0.001 |
|                       tlbentry0                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry1                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry2                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry3                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                     tlbentries4to7                                                                    |     0.001 |
|                       tlbentry0                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry1                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry2                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry3                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                     tlbentries8to11                                                                   |     0.001 |
|                       tlbentry0                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry1                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry2                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                       tlbentry3                                                                       |    <0.001 |
|                         _data0                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _data1                                                                        |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|                         _jtlb1entry_pipe_out                                                          |    <0.001 |
|                           cregister                                                                   |    <0.001 |
|                             cregister                                                                 |    <0.001 |
|               mpc                                                                                     |     0.008 |
|                 mpc_ctl                                                                               |     0.004 |
|                   _alu_sel_m                                                                          |    <0.001 |
|                   _busty_ed_2_0_                                                                      |    <0.001 |
|                   _coptype_md_3_0_                                                                    |    <0.001 |
|                   _hold_invalid_all                                                                   |    <0.001 |
|                   _hold_squash_i                                                                      |    <0.001 |
|                   _hold_valid_e                                                                       |    <0.001 |
|                   _hold_valid_noe_e                                                                   |    <0.001 |
|                   _icopaccess_md                                                                      |    <0.001 |
|                   _idx_cop_ed                                                                         |    <0.001 |
|                   _ie_pipe_out_50_0_                                                                  |     0.002 |
|                     cregister                                                                         |     0.002 |
|                       cregister                                                                       |     0.002 |
|                   _irval_e2m                                                                          |    <0.001 |
|                   _m_pipe_out_46_0_                                                                   |     0.001 |
|                     cregister                                                                         |     0.001 |
|                       cregister                                                                       |     0.001 |
|                   _mmu_itmack_i_atomic                                                                |    <0.001 |
|                   _mpc_alu_w                                                                          |    <0.001 |
|                   _mpc_alu_w_pre                                                                      |    <0.001 |
|                   _mpc_atomic_bit_dest_m_2_0_                                                         |    <0.001 |
|                   _mpc_atomic_bit_dest_w_2_0_                                                         |    <0.001 |
|                   _mpc_atomic_clrorset_m                                                              |    <0.001 |
|                   _mpc_atomic_clrorset_w                                                              |    <0.001 |
|                   _mpc_atomic_e_reg                                                                   |    <0.001 |
|                   _mpc_atomic_m                                                                       |    <0.001 |
|                   _mpc_atomic_store_w                                                                 |    <0.001 |
|                   _mpc_atomic_w                                                                       |    <0.001 |
|                   _mpc_cfc1_fr_m                                                                      |    <0.001 |
|                   _mpc_ctc1_fr0_m                                                                     |    <0.001 |
|                   _mpc_ctc1_fr1_m                                                                     |    <0.001 |
|                   _mpc_g_cp0move_m                                                                    |    <0.001 |
|                   _mpc_lnksel_m_countdown_1_0_                                                        |    <0.001 |
|                   _mpc_lsdc1_m                                                                        |    <0.001 |
|                   _mpc_lsdc1_w                                                                        |    <0.001 |
|                   _mpc_newiaddr_raw                                                                   |    <0.001 |
|                   _mpc_newiaddr_raw_reg                                                               |    <0.001 |
|                   _mpc_newiaddr_reg                                                                   |    <0.001 |
|                   _mpc_nonseq_e_d                                                                     |    <0.001 |
|                   _mpc_pm_complete                                                                    |    <0.001 |
|                   _mpc_pref_m                                                                         |    <0.001 |
|                   _mpc_pref_w                                                                         |    <0.001 |
|                   _mpc_scop1_m                                                                        |    <0.001 |
|                   _mpc_sdc1_w                                                                         |    <0.001 |
|                   _mpc_udisel_m                                                                       |    <0.001 |
|                   _mpc_wr_view_ipl_m                                                                  |    <0.001 |
|                   _mr0d_m                                                                             |    <0.001 |
|                   _newiaddr_lsdc1                                                                     |    <0.001 |
|                   _oldsc_e                                                                            |    <0.001 |
|                   _pr0d_w                                                                             |    <0.001 |
|                   _pref_w_pre                                                                         |    <0.001 |
|                   _raw_fixupi                                                                         |    <0.001 |
|                   _raw_icopaccess_m                                                                   |    <0.001 |
|                   _rfinit_count_4_0_                                                                  |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _scop2_m                                                                            |    <0.001 |
|                   _scop2_w                                                                            |    <0.001 |
|                   _see_auexc                                                                          |    <0.001 |
|                   _sst_squash_e                                                                       |    <0.001 |
|                   _w_pipe_out_5_0_                                                                    |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _wr_dspc_m                                                                          |    <0.001 |
|                 mpc_dec                                                                               |     0.004 |
|                   _int_ir_e_31_0_                                                                     |     0.004 |
|                     cregister                                                                         |     0.004 |
|                       cregister                                                                       |     0.004 |
|                   _mpc_lnksel_e_countdown_1_0_                                                        |    <0.001 |
|                 mpc_exc                                                                               |    <0.001 |
|                   _atomic_w_reg                                                                       |    <0.001 |
|                   _auexc_reg                                                                          |    <0.001 |
|                   _clear_pend_id                                                                      |    <0.001 |
|                   _cont_pf_phase1                                                                     |    <0.001 |
|                   _debug_rdvec                                                                        |    <0.001 |
|                   _detect_int_reg                                                                     |    <0.001 |
|                   _ej_loadstorem_reg                                                                  |    <0.001 |
|                   _exc_type_reg_5_0_                                                                  |    <0.001 |
|                   _hold_first_det_int                                                                 |    <0.001 |
|                   _hold_hwintn_reg                                                                    |    <0.001 |
|                   _hold_int_pref_phase1                                                               |    <0.001 |
|                   _hold_pf_phase1_nosquash_i                                                          |    <0.001 |
|                   _int_vect                                                                           |    <0.001 |
|                   _istage_exc_reg                                                                     |    <0.001 |
|                   _mpc_auexc_x                                                                        |    <0.001 |
|                   _mpc_hold_int_pref_phase1_val                                                       |    <0.001 |
|                   _mpc_int_pf_phase1_reg                                                              |    <0.001 |
|                   _mpc_pexc_i                                                                         |    <0.001 |
|                   _mpc_pexc_m                                                                         |    <0.001 |
|                   _mpc_pexc_w                                                                         |    <0.001 |
|                   _mpc_run_id                                                                         |    <0.001 |
|                   _mpc_sdbreak_m_raw_reg                                                              |    <0.001 |
|                   _new_exc_chain_id                                                                   |    <0.001 |
|                   _new_exc_id                                                                         |    <0.001 |
|                   _old_reset                                                                          |    <0.001 |
|                   _pclear_pend_e_1_0_                                                                 |    <0.001 |
|                   _pclear_pend_m_1_0_                                                                 |    <0.001 |
|                   _pclear_pend_w_1_0_                                                                 |    <0.001 |
|                   _pend_dbe_reg                                                                       |    <0.001 |
|                   _pend_exc_reg                                                                       |    <0.001 |
|                   _pend_ibe_reg                                                                       |    <0.001 |
|                   _pexc_x                                                                             |    <0.001 |
|                   _poss_pend_exc_reg                                                                  |    <0.001 |
|                   _pre_evec_sel_reg_4_0_                                                              |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       register_inst                                                                   |    <0.001 |
|                   _raw_debug_vect_1_0_                                                                |    <0.001 |
|                   _raw_pexc_e                                                                         |    <0.001 |
|                   _sarop_m                                                                            |    <0.001 |
|                   _seen_run_id                                                                        |    <0.001 |
|                   _set_pend_exc_reg                                                                   |    <0.001 |
|                   _set_pf_phase1_nosquash_reg                                                         |    <0.001 |
|                   _ssdi_e                                                                             |    <0.001 |
|                   _ssdi_id                                                                            |    <0.001 |
|                   _ssdi_m                                                                             |    <0.001 |
|                   _ssexc_id                                                                           |    <0.001 |
|                   _tlb_refill_vec_n                                                                   |    <0.001 |
|                   _trap_in_m                                                                          |    <0.001 |
|                   _trap_type_m                                                                        |    <0.001 |
|               rf                                                                                      |     0.003 |
|                 _src_a_srs_3_0_src_a_reg_4_0                                                          |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 _src_b_srs_3_0                                                                        |    <0.001 |
|                   cregister                                                                           |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                 rf_reg0                                                                               |     0.002 |
|                   _rf10_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf11_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf12_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf13_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf14_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf15_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf16_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf17_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf18_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf19_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf1_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf20_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf21_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf22_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf23_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf24_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf25_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf26_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf27_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf28_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf29_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf2_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf30_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf31_31_0_                                                                         |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf3_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf4_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf5_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf6_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf7_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf8_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|                   _rf9_31_0_                                                                          |    <0.001 |
|                     cregister                                                                         |    <0.001 |
|                       cregister                                                                       |    <0.001 |
|               siu                                                                                     |    <0.001 |
|                 _cdreset                                                                              |    <0.001 |
|                 _siu_coldreset                                                                        |    <0.001 |
|                 _siu_softreset                                                                        |    <0.001 |
|                 _wmreset                                                                              |    <0.001 |
|                 intsync                                                                               |    <0.001 |
|                   _siu_int_7_0_                                                                       |    <0.001 |
|                   _siu_int_pre_7_0_                                                                   |    <0.001 |
|             dcache                                                                                    |     0.009 |
|               dataram                                                                                 |     0.005 |
|                 ram__data_inst0                                                                       |    <0.001 |
|                 ram__data_inst1                                                                       |    <0.001 |
|                 ram__data_inst2                                                                       |    <0.001 |
|                 ram__data_inst3                                                                       |    <0.001 |
|                 ram__data_inst4                                                                       |    <0.001 |
|                 ram__data_inst5                                                                       |    <0.001 |
|                 ram__data_inst6                                                                       |    <0.001 |
|                 ram__data_inst7                                                                       |    <0.001 |
|               tagram                                                                                  |     0.003 |
|                 ram__tag_inst0                                                                        |    <0.001 |
|                 ram__tag_inst1                                                                        |    <0.001 |
|                 ram__tag_inst2                                                                        |    <0.001 |
|                 ram__tag_inst3                                                                        |    <0.001 |
|               wsram                                                                                   |     0.002 |
|                 d_wsram___inst0                                                                       |    <0.001 |
|                 d_wsram___inst1                                                                       |    <0.001 |
|                 d_wsram___inst2                                                                       |    <0.001 |
|             icache                                                                                    |     0.007 |
|               dataram                                                                                 |     0.005 |
|                 ram__data_inst0                                                                       |    <0.001 |
|                 ram__data_inst1                                                                       |    <0.001 |
|                 ram__data_inst2                                                                       |    <0.001 |
|                 ram__data_inst3                                                                       |    <0.001 |
|                 ram__data_inst4                                                                       |    <0.001 |
|                 ram__data_inst5                                                                       |    <0.001 |
|                 ram__data_inst6                                                                       |    <0.001 |
|                 ram__data_inst7                                                                       |    <0.001 |
|               tagram                                                                                  |     0.003 |
|                 ram__tag_inst0                                                                        |    <0.001 |
|                 ram__tag_inst1                                                                        |    <0.001 |
|                 ram__tag_inst2                                                                        |    <0.001 |
|                 ram__tag_inst3                                                                        |    <0.001 |
|     PWM_w_Int_1                                                                                       |    <0.001 |
|       inst                                                                                            |    <0.001 |
|         PWM_inst                                                                                      |    <0.001 |
|         PWM_w_Int_v1_0_S00_AXI_inst                                                                   |    <0.001 |
|     ahblite_axi_bridge_0                                                                              |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AHBLITE_AXI_CONTROL                                                                           |    <0.001 |
|         AHB_DATA_COUNTER                                                                              |    <0.001 |
|           AHB_SAMPLE_CNT_MODULE                                                                       |    <0.001 |
|         AHB_IF                                                                                        |    <0.001 |
|         AXI_RCHANNEL                                                                                  |    <0.001 |
|         AXI_WCHANNEL                                                                                  |    <0.001 |
|           AXI_WRITE_CNT_MODULE                                                                        |    <0.001 |
|         TIME_OUT                                                                                      |    <0.001 |
|           GEN_WDT.WDT_COUNTER_MODULE                                                                  |    <0.001 |
|     axi_bram_ctrl_1                                                                                   |     0.001 |
|       U0                                                                                              |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                    |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                                         |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                                        |    <0.001 |
|             I_RD_CHNL                                                                                 |    <0.001 |
|               I_WRAP_BRST                                                                             |    <0.001 |
|             I_WR_CHNL                                                                                 |    <0.001 |
|               I_WRAP_BRST                                                                             |    <0.001 |
|     axi_gpio_0                                                                                        |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|     axi_interconnect_0                                                                                |     0.027 |
|       m00_couplers                                                                                    |     0.004 |
|         auto_ds                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |     0.002 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|         auto_pc                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.002 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|                 b_pipe                                                                                |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       m01_couplers                                                                                    |     0.005 |
|         auto_cc                                                                                       |     0.005 |
|           inst                                                                                        |     0.005 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                               |     0.005 |
|               inst_fifo_gen                                                                           |     0.005 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                               |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                            |    <0.001 |
|                         RAM_reg_0_15_60_61                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                               |     0.001 |
|                   grf.rf                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                            |    <0.001 |
|                         RAM_reg_0_15_60_65                                                            |    <0.001 |
|                         RAM_reg_0_15_66_67                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                              |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                            |    <0.001 |
|                         RAM_reg_0_15_60_61                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                              |     0.001 |
|                   grf.rf                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                            |    <0.001 |
|                         RAM_reg_0_15_60_65                                                            |    <0.001 |
|                         RAM_reg_0_15_66_71                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                         RAM_reg_0_15_72_72                                                            |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                              |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                      |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.rfwft                                                                       |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_2                                                              |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|       m02_couplers                                                                                    |     0.002 |
|         auto_ds                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |     0.002 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|       m03_couplers                                                                                    |     0.003 |
|         auto_ds                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |     0.002 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|         auto_pc                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.001 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|                 b_pipe                                                                                |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       m04_couplers                                                                                    |     0.003 |
|         auto_ds                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |     0.002 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|         auto_pc                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.002 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|                 b_pipe                                                                                |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       m05_couplers                                                                                    |     0.003 |
|         auto_ds                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |     0.002 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.rfwft                                                               |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm                                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                    |    <0.001 |
|                                 RAM_reg_0_31_24_25                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|         auto_pc                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.001 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|                 b_pipe                                                                                |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       s00_couplers                                                                                    |     0.002 |
|         auto_us                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                  |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                          |    <0.001 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|                 gen_id_queue.id_queue                                                                 |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|                 gen_id_queue.id_queue                                                                 |    <0.001 |
|               si_register_slice_inst                                                                  |    <0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|       s01_couplers                                                                                    |     0.001 |
|         auto_us                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                  |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                          |    <0.001 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|               si_register_slice_inst                                                                  |    <0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|       xbar                                                                                            |     0.004 |
|         inst                                                                                          |     0.004 |
|           gen_samd.crossbar_samd                                                                      |     0.004 |
|             addr_arbiter_ar                                                                           |    <0.001 |
|             addr_arbiter_aw                                                                           |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                        |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                          |    <0.001 |
|               b_pipe                                                                                  |    <0.001 |
|               r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                          |    <0.001 |
|               b_pipe                                                                                  |    <0.001 |
|               r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                          |    <0.001 |
|               b_pipe                                                                                  |    <0.001 |
|               r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                          |    <0.001 |
|               b_pipe                                                                                  |    <0.001 |
|               r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[4].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                          |    <0.001 |
|               b_pipe                                                                                  |    <0.001 |
|               r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[5].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                          |    <0.001 |
|               b_pipe                                                                                  |    <0.001 |
|               r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[6].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                          |    <0.001 |
|               b_pipe                                                                                  |    <0.001 |
|               r_pipe                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                           |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                          |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                            |    <0.001 |
|               wrouter_aw_fifo                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                        |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                           |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                          |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                            |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                            |    <0.001 |
|               wrouter_aw_fifo                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                        |    <0.001 |
|             splitter_aw_mi                                                                            |    <0.001 |
|     axi_tft_0                                                                                         |     0.003 |
|       U0                                                                                              |     0.003 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         AXI_MASTER_BURST_I                                                                            |    <0.001 |
|           I_CMD_STATUS_MODULE                                                                         |    <0.001 |
|           I_RD_LLINK_ADAPTER                                                                          |    <0.001 |
|           I_RD_WR_CNTRL_MODULE                                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|             I_MSTR_PCC                                                                                |    <0.001 |
|             I_RD_DATA_CNTL                                                                            |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|             I_READ_STREAM_SKID_BUF                                                                    |    <0.001 |
|             I_WRITE_MMAP_SKID_BUF                                                                     |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|           I_RESET_MODULE                                                                              |    <0.001 |
|         TFT_CTRL_I                                                                                    |     0.002 |
|           BASE_ADDR_SYNC                                                                              |    <0.001 |
|           GET_LINE_SYNC                                                                               |    <0.001 |
|           HSYNC_U2                                                                                    |    <0.001 |
|           I2C_DONE_SYNC                                                                               |    <0.001 |
|           LINE_BUFFER_U4                                                                              |    <0.001 |
|             RAM                                                                                       |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                          |    <0.001 |
|                 inst_fifo_gen                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                        |    <0.001 |
|                     grf.rf                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gr1.rfwft                                                                     |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                           c0                                                                          |    <0.001 |
|                           c1                                                                          |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                           c1                                                                          |    <0.001 |
|                           c2                                                                          |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                      |    <0.001 |
|                           inst_blk_mem_gen                                                            |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                             |    <0.001 |
|                               valid.cstr                                                              |    <0.001 |
|                                 ramloop[0].ram.r                                                      |    <0.001 |
|                                   prim_noinit.ram                                                     |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|           SLAVE_REG_U6                                                                                |    <0.001 |
|           TFT_IF_U5                                                                                   |    <0.001 |
|           TFT_ON_MAXI_SYNC                                                                            |    <0.001 |
|           TFT_ON_TFT_SYNC                                                                             |    <0.001 |
|           VSYNC_U3                                                                                    |    <0.001 |
|           V_BP_SYNC                                                                                   |    <0.001 |
|           V_INTR_SYNC                                                                                 |    <0.001 |
|           V_P_SYNC                                                                                    |    <0.001 |
|     axi_uart16550_0                                                                                   |     0.001 |
|       U0                                                                                              |     0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         XUART_I_1                                                                                     |     0.001 |
|           IPIC_IF_I_1                                                                                 |    <0.001 |
|           UART16550_I_1                                                                               |     0.001 |
|             GENERATING_FIFOS.rx_fifo_block_1                                                          |    <0.001 |
|               rx_fifo_control_1                                                                       |    <0.001 |
|               srl_fifo_rbu_f_i1                                                                       |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                                                          |    <0.001 |
|               srl_fifo_rbu_f_i1                                                                       |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|             rx16550_1                                                                                 |    <0.001 |
|             tx16550_1                                                                                 |    <0.001 |
|             xuart_tx_load_sm_1                                                                        |    <0.001 |
|     blk_mem_gen_1                                                                                     |     0.002 |
|       U0                                                                                              |     0.002 |
|         inst_blk_mem_gen                                                                              |     0.002 |
|           gnativebmg.native_blk_mem_gen                                                               |     0.002 |
|             valid.cstr                                                                                |     0.002 |
|               bindec_a.bindec_inst_a                                                                  |    <0.001 |
|               has_mux_a.A                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[10].ram.r                                                                       |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[11].ram.r                                                                       |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[12].ram.r                                                                       |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[13].ram.r                                                                       |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[14].ram.r                                                                       |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[1].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[2].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[3].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[4].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[5].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[6].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[7].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[8].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|               ramloop[9].ram.r                                                                        |    <0.001 |
|                 prim_init.ram                                                                         |    <0.001 |
|     clk_wiz_0                                                                                         |     0.092 |
|       inst                                                                                            |     0.092 |
|     mig_7series_0                                                                                     |     0.683 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       u_mipsfpga_test2_mig_7series_0_0_mig                                                            |     0.680 |
|         temp_mon_enabled.u_tempmon                                                                    |     0.006 |
|         u_ddr2_clk_ibuf                                                                               |     0.000 |
|         u_ddr2_infrastructure                                                                         |    <0.001 |
|         u_iodelay_ctrl                                                                                |    <0.001 |
|         u_memc_ui_top_axi                                                                             |     0.673 |
|           mem_intfc0                                                                                  |     0.660 |
|             ddr_phy_top0                                                                              |     0.656 |
|               u_ddr_calib_top                                                                         |     0.015 |
|                 ddr_phy_tempmon_0                                                                     |     0.003 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|                 mb_wrlvl_off.u_phy_wrlvl_off_delay                                                    |    <0.001 |
|                 u_ddr_phy_init                                                                        |     0.003 |
|                 u_ddr_phy_rdlvl                                                                       |     0.005 |
|                 u_ddr_phy_wrcal                                                                       |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                    |     0.641 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.012 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.027 |
|                   IBUFDS                                                                              |     0.017 |
|                   OBUFTDS                                                                             |     0.010 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.027 |
|                   IBUFDS                                                                              |     0.017 |
|                   OBUFTDS                                                                             |     0.010 |
|                 u_ddr_mc_phy                                                                          |     0.213 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.213 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.016 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.034 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|             mc0                                                                                       |     0.004 |
|               bank_mach0                                                                              |     0.003 |
|                 arb_mux0                                                                              |    <0.001 |
|                   arb_row_col0                                                                        |    <0.001 |
|                     col_arb0                                                                          |    <0.001 |
|                     config_arb0                                                                       |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                     row_arb0                                                                          |    <0.001 |
|                   arb_select0                                                                         |    <0.001 |
|                 bank_cntrl[0].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[1].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[2].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[3].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_common0                                                                          |    <0.001 |
|               col_mach0                                                                               |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                         |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|               rank_mach0                                                                              |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                 rank_common0                                                                          |    <0.001 |
|                   maintenance_request.maint_arb0                                                      |    <0.001 |
|           u_axi_mc                                                                                    |     0.009 |
|             USE_UPSIZER.upsizer_d2                                                                    |     0.005 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                 |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                               |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                     |    <0.001 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                          |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                     |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                  |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                     |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                           |     0.000 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                              |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                       |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                 |     0.000 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                 |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                               |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                     |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |     0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                     |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                     |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                     |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                     |     0.000 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                              |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                             |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                 |     0.000 |
|               mi_register_slice_inst                                                                  |     0.001 |
|                 r_pipe                                                                                |     0.001 |
|               si_register_slice_inst                                                                  |     0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|             axi_mc_ar_channel_0                                                                       |    <0.001 |
|               ar_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|             axi_mc_aw_channel_0                                                                       |    <0.001 |
|               aw_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|             axi_mc_b_channel_0                                                                        |    <0.001 |
|               bid_fifo_0                                                                              |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                      |    <0.001 |
|             axi_mc_r_channel_0                                                                        |    <0.001 |
|               rd_data_fifo_0                                                                          |    <0.001 |
|               transaction_fifo_0                                                                      |    <0.001 |
|             axi_mc_w_channel_0                                                                        |     0.001 |
|           u_ui_top                                                                                    |     0.005 |
|             ui_cmd0                                                                                   |    <0.001 |
|             ui_rd_data0                                                                               |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                         |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                      |    <0.001 |
|             ui_wr_data0                                                                               |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|     util_ds_buf_0                                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|     util_vector_logic_0                                                                               |     0.000 |
|     util_vector_logic_1                                                                               |    <0.001 |
|     util_vector_logic_2                                                                               |     0.000 |
|       U0                                                                                              |     0.000 |
|     xlconcat_0                                                                                        |     0.000 |
+-------------------------------------------------------------------------------------------------------+-----------+


