{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 21:21:54 2023 " "Info: Processing started: Mon Oct 09 21:21:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_blocking -c non_blocking " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off non_blocking -c non_blocking" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non_blocking.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file non_blocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mod " "Info: Found entity 1: fsm_mod" {  } { { "non_blocking.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/non_blocking.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ dem_chu_ky.v(4) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(4) near text ’" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \";\" dem_chu_ky.v(4) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(4) near text \"’\";  expecting \";\"" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ dem_chu_ky.v(5) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(5) near text ’" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \";\" dem_chu_ky.v(5) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(5) near text \"’\";  expecting \";\"" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ dem_chu_ky.v(9) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(9) near text ’" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \")\" dem_chu_ky.v(9) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(9) near text \"’\";  expecting \")\"" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" dem_chu_ky.v(11) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(11) near text \"else\";  expecting \"end\"" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ dem_chu_ky.v(11) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(11) near text ’" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \")\" dem_chu_ky.v(11) " "Error (10170): Verilog HDL syntax error at dem_chu_ky.v(11) near text \"’\";  expecting \")\"" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "do_dorongxung dem_chu_ky.v(1) " "Error (10112): Ignored design unit \"do_dorongxung\" at dem_chu_ky.v(1) due to previous errors" {  } { { "dem_chu_ky.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/dem_chu_ky.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_chu_ky.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file dem_chu_ky.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Error: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 09 21:21:54 2023 " "Error: Processing ended: Mon Oct 09 21:21:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
