

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Thu Jul 13 06:56:24 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       solution6
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   378171|   379915| 3.782 ms | 3.799 ms |  378171|  379915|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- stage_loop       |   376120|   376840| 37612 ~ 37684 |          -|          -|    10|    no    |
        | + butterfly_loop  |    37584|    37656|  1566 ~ 1569  |          -|          -|    24|    no    |
        |  ++ dft_loop      |     1538|     1538|              6|          3|          1|   512|    yes   |
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 3 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 40 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 
40 --> 30 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V)" [fft_sw.cpp:45]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_R_V), !map !80"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_I_V), !map !86"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fft_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V)" [fft_sw.cpp:45]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.75ns)   --->   "br label %1" [fft_sw.cpp:50]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 7.80>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ 1, %0 ], [ %stage, %stage_loop_end ]"   --->   Operation 47 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.88ns)   --->   "%icmp_ln50 = icmp eq i4 %stage_0, -5" [fft_sw.cpp:50]   --->   Operation 48 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 49 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %4, label %stage_loop_begin" [fft_sw.cpp:50]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %stage_0 to i11" [fft_sw.cpp:50]   --->   Operation 51 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.71ns)   --->   "%DFTpts = shl i11 1, %zext_ln50" [fft_sw.cpp:51]   --->   Operation 52 'shl' 'DFTpts' <Predicate = (!icmp_ln50)> <Delay = 0.71> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %DFTpts to i32" [fft_sw.cpp:51]   --->   Operation 53 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %DFTpts, i32 1, i32 10)" [fft_sw.cpp:52]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 55 [4/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 55 'sitodp' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [fft_sw.cpp:74]   --->   Operation 56 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 57 [3/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 57 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 58 [2/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 58 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 59 [1/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 59 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 60 [22/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 60 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 61 [21/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 61 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 62 [20/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 62 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 63 [19/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 63 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 64 [18/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 64 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 65 [17/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 65 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 66 [16/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 66 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 67 [15/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 67 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 68 [14/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 68 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 69 [13/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 69 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 70 [12/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 70 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 71 [11/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 71 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 72 [10/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 72 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 73 [9/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 73 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 74 [8/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 74 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 75 [7/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 75 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 76 [6/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 76 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 77 [5/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 77 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 78 [4/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 78 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 79 [3/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 79 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 80 [2/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 80 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 81 [1/22] (7.28ns)   --->   "%v_assign = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 81 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.68>
ST_29 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [fft_sw.cpp:50]   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [fft_sw.cpp:50]   --->   Operation 83 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 84 [1/1] (0.00ns)   --->   "%numBF = zext i10 %trunc_ln to i32" [fft_sw.cpp:52]   --->   Operation 84 'zext' 'numBF' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 85 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_sw.cpp:53]   --->   Operation 85 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_sw.cpp:53]   --->   Operation 86 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_sw.cpp:53]   --->   Operation 87 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 88 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_sw.cpp:53]   --->   Operation 88 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [fft_sw.cpp:53]   --->   Operation 89 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_sw.cpp:53]   --->   Operation 90 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_sw.cpp:53]   --->   Operation 91 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_31 = zext i53 %tmp_9 to i54" [fft_sw.cpp:53]   --->   Operation 92 'zext' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 93 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, %p_Result_31" [fft_sw.cpp:53]   --->   Operation 93 'sub' 'man_V_1' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 94 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_30, i54 %man_V_1, i54 %p_Result_31" [fft_sw.cpp:53]   --->   Operation 94 'select' 'man_V_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 95 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [fft_sw.cpp:53]   --->   Operation 95 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 96 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [fft_sw.cpp:53]   --->   Operation 96 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 97 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 11" [fft_sw.cpp:53]   --->   Operation 97 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 98 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2" [fft_sw.cpp:53]   --->   Operation 98 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 99 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2" [fft_sw.cpp:53]   --->   Operation 99 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 100 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_sw.cpp:53]   --->   Operation 100 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_sw.cpp:53]   --->   Operation 101 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 102 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 11" [fft_sw.cpp:53]   --->   Operation 102 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i22" [fft_sw.cpp:53]   --->   Operation 103 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 104 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [fft_sw.cpp:53]   --->   Operation 104 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 105 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 22" [fft_sw.cpp:53]   --->   Operation 105 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [fft_sw.cpp:53]   --->   Operation 106 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [fft_sw.cpp:53]   --->   Operation 107 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i22" [fft_sw.cpp:53]   --->   Operation 108 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_sw.cpp:53]   --->   Operation 109 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_11, i22 -1, i22 0" [fft_sw.cpp:53]   --->   Operation 110 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i22" [fft_sw.cpp:53]   --->   Operation 111 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i22 %trunc_ln583, %sext_ln581cast" [fft_sw.cpp:53]   --->   Operation 112 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [fft_sw.cpp:53]   --->   Operation 113 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [fft_sw.cpp:53]   --->   Operation 114 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 115 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [fft_sw.cpp:53]   --->   Operation 115 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_sw.cpp:53]   --->   Operation 116 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [fft_sw.cpp:53]   --->   Operation 117 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [fft_sw.cpp:53]   --->   Operation 118 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 119 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_sw.cpp:53]   --->   Operation 119 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [fft_sw.cpp:53]   --->   Operation 120 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [fft_sw.cpp:53]   --->   Operation 121 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_sw.cpp:53]   --->   Operation 122 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 123 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [fft_sw.cpp:53]   --->   Operation 123 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 124 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604, i22 %trunc_ln586" [fft_sw.cpp:53]   --->   Operation 124 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [fft_sw.cpp:53]   --->   Operation 125 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 126 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_sw.cpp:53]   --->   Operation 126 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [fft_sw.cpp:53]   --->   Operation 127 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node e_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_1" [fft_sw.cpp:53]   --->   Operation 128 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 129 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [fft_sw.cpp:53]   --->   Operation 129 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [1/1] (0.43ns) (out node of the LUT)   --->   "%e_V = select i1 %or_ln603_2, i22 %select_ln603_2, i22 0" [fft_sw.cpp:53]   --->   Operation 130 'select' 'e_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 131 [1/1] (0.75ns)   --->   "br label %2" [fft_sw.cpp:57]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.75>

State 30 <SV = 29> <Delay = 8.11>
ST_30 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_V_6 = phi i22 [ 0, %stage_loop_begin ], [ %a_V, %butterfly_loop_end ]"   --->   Operation 132 'phi' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 133 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %stage_loop_begin ], [ %j, %butterfly_loop_end ]"   --->   Operation 133 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 134 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp eq i10 %i, %trunc_ln" [fft_sw.cpp:57]   --->   Operation 134 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 135 [1/1] (0.93ns)   --->   "%j = add i10 %i, 1" [fft_sw.cpp:57]   --->   Operation 135 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %stage_loop_end, label %butterfly_loop_begin" [fft_sw.cpp:57]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 137 [1/1] (0.95ns)   --->   "%icmp_ln885 = icmp eq i22 %tmp_V_6, 0" [fft_sw.cpp:58]   --->   Operation 137 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln57)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %tmp_V_6, i32 21)" [fft_sw.cpp:58]   --->   Operation 138 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 139 [1/1] (1.08ns)   --->   "%tmp_V = sub i22 0, %tmp_V_6" [fft_sw.cpp:58]   --->   Operation 139 'sub' 'tmp_V' <Predicate = (!icmp_ln57)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 140 [1/1] (0.43ns)   --->   "%tmp_V_7 = select i1 %p_Result_32, i22 %tmp_V, i22 %tmp_V_6" [fft_sw.cpp:58]   --->   Operation 140 'select' 'tmp_V_7' <Predicate = (!icmp_ln57)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_3 = call i22 @llvm.part.select.i22(i22 %tmp_V_7, i32 21, i32 0) nounwind" [fft_sw.cpp:58]   --->   Operation 141 'partselect' 'p_Result_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_3)" [fft_sw.cpp:58]   --->   Operation 142 'bitconcatenate' 'p_Result_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 143 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind" [fft_sw.cpp:58]   --->   Operation 143 'cttz' 'l' <Predicate = (!icmp_ln57)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 144 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_sw.cpp:58]   --->   Operation 144 'sub' 'sub_ln894' <Predicate = (!icmp_ln57)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_sw.cpp:58]   --->   Operation 145 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 146 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_sw.cpp:58]   --->   Operation 146 'add' 'lsb_index' <Predicate = (!icmp_ln57)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_13 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_sw.cpp:58]   --->   Operation 147 'partselect' 'tmp_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_13, 0" [fft_sw.cpp:58]   --->   Operation 148 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln57)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_sw.cpp:58]   --->   Operation 149 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_sw.cpp:58]   --->   Operation 150 'sub' 'sub_ln897' <Predicate = (!icmp_ln57)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_sw.cpp:58]   --->   Operation 151 'zext' 'zext_ln897' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_sw.cpp:58]   --->   Operation 152 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_s = and i22 %tmp_V_7, %lshr_ln897" [fft_sw.cpp:58]   --->   Operation 153 'and' 'p_Result_s' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 154 [1/1] (0.95ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_s, 0" [fft_sw.cpp:58]   --->   Operation 154 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln57)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_sw.cpp:58]   --->   Operation 155 'and' 'a' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_sw.cpp:58]   --->   Operation 156 'bitselect' 'tmp_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_14, true" [fft_sw.cpp:58]   --->   Operation 157 'xor' 'xor_ln899' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_sw.cpp:58]   --->   Operation 158 'add' 'add_ln899' <Predicate = (!icmp_ln57)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %tmp_V_7, i22 %add_ln899)" [fft_sw.cpp:58]   --->   Operation 159 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_6, %xor_ln899" [fft_sw.cpp:58]   --->   Operation 160 'and' 'and_ln899' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_sw.cpp:58]   --->   Operation 161 'or' 'or_ln899' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 162 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_sw.cpp:58]   --->   Operation 162 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln57)> <Delay = 0.33>
ST_30 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i22 %tmp_V_7 to i64" [fft_sw.cpp:58]   --->   Operation 163 'zext' 'm' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i22 %tmp_V_7 to i32" [fft_sw.cpp:58]   --->   Operation 164 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_sw.cpp:58]   --->   Operation 165 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln57)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 166 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_sw.cpp:58]   --->   Operation 166 'add' 'add_ln908' <Predicate = (!icmp_ln57)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [fft_sw.cpp:58]   --->   Operation 167 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_sw.cpp:58]   --->   Operation 168 'zext' 'zext_ln908' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 169 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_sw.cpp:58]   --->   Operation 169 'sub' 'sub_ln908' <Predicate = (!icmp_ln57)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_sw.cpp:58]   --->   Operation 170 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_sw.cpp:58]   --->   Operation 171 'shl' 'shl_ln908' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_sw.cpp:58]   --->   Operation 172 'select' 'm_1' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_sw.cpp:58]   --->   Operation 173 'zext' 'zext_ln911' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [fft_sw.cpp:58]   --->   Operation 174 'add' 'm_2' <Predicate = (!icmp_ln57)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [fft_sw.cpp:58]   --->   Operation 175 'partselect' 'm_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [fft_sw.cpp:58]   --->   Operation 176 'bitselect' 'tmp_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_sw.cpp:58]   --->   Operation 177 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (1.08ns)   --->   "%a_V = add i22 %tmp_V_6, %e_V" [fft_sw.cpp:60]   --->   Operation 178 'add' 'a_V' <Predicate = (!icmp_ln57)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_8)" [fft_sw.cpp:73]   --->   Operation 179 'specregionend' 'empty_48' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.86ns)   --->   "%stage = add i4 %stage_0, 1" [fft_sw.cpp:50]   --->   Operation 180 'add' 'stage' <Predicate = (icmp_ln57)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "br label %1" [fft_sw.cpp:50]   --->   Operation 181 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 5.52>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [fft_sw.cpp:58]   --->   Operation 182 'zext' 'm_6' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_15, i11 1023, i11 1022" [fft_sw.cpp:58]   --->   Operation 183 'select' 'select_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_sw.cpp:58]   --->   Operation 184 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 185 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_sw.cpp:58]   --->   Operation 185 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)" [fft_sw.cpp:58]   --->   Operation 186 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_2, i32 52, i32 63)" [fft_sw.cpp:58]   --->   Operation 187 'partset' 'p_Result_34' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_34 to double" [fft_sw.cpp:58]   --->   Operation 188 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_sw.cpp:58]   --->   Operation 189 'select' 'select_ln885' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 190 [2/2] (3.50ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 190 'call' 'v_assign_1' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 191 [2/2] (3.50ns)   --->   "%v_assign_2 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 191 'call' 'v_assign_2' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.74>
ST_32 : Operation 192 [1/2] (7.74ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 192 'call' 'v_assign_1' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 193 [1/2] (7.74ns)   --->   "%v_assign_2 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 193 'call' 'v_assign_2' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 5.68>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln891 = zext i10 %i to i32" [fft_sw.cpp:59]   --->   Operation 194 'zext' 'zext_ln891' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [fft_sw.cpp:57]   --->   Operation 195 'specloopname' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [fft_sw.cpp:57]   --->   Operation 196 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 24, i32 24, i32 24, [1 x i8]* @p_str1) nounwind" [fft_sw.cpp:58]   --->   Operation 197 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %v_assign_1 to i64" [fft_sw.cpp:58]   --->   Operation 198 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [fft_sw.cpp:58]   --->   Operation 199 'trunc' 'trunc_ln556_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [fft_sw.cpp:58]   --->   Operation 200 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [fft_sw.cpp:58]   --->   Operation 201 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [fft_sw.cpp:58]   --->   Operation 202 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [fft_sw.cpp:58]   --->   Operation 203 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [fft_sw.cpp:58]   --->   Operation 204 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_36 = zext i53 %tmp_3 to i54" [fft_sw.cpp:58]   --->   Operation 205 'zext' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (1.31ns)   --->   "%man_V_4 = sub i54 0, %p_Result_36" [fft_sw.cpp:58]   --->   Operation 206 'sub' 'man_V_4' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 207 [1/1] (0.41ns)   --->   "%man_V_5 = select i1 %p_Result_35, i54 %man_V_4, i54 %p_Result_36" [fft_sw.cpp:58]   --->   Operation 207 'select' 'man_V_5' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 208 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [fft_sw.cpp:58]   --->   Operation 208 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 209 [1/1] (0.96ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [fft_sw.cpp:58]   --->   Operation 209 'sub' 'F2_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 210 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 11" [fft_sw.cpp:58]   --->   Operation 210 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2_1" [fft_sw.cpp:58]   --->   Operation 211 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 212 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2_1" [fft_sw.cpp:58]   --->   Operation 212 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 213 [1/1] (0.43ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_sw.cpp:58]   --->   Operation 213 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [fft_sw.cpp:58]   --->   Operation 214 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 11" [fft_sw.cpp:58]   --->   Operation 215 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i22" [fft_sw.cpp:58]   --->   Operation 216 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [fft_sw.cpp:58]   --->   Operation 217 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 218 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt_1, 22" [fft_sw.cpp:58]   --->   Operation 218 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [fft_sw.cpp:58]   --->   Operation 219 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [fft_sw.cpp:58]   --->   Operation 220 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i22" [fft_sw.cpp:58]   --->   Operation 221 'trunc' 'trunc_ln586_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [fft_sw.cpp:58]   --->   Operation 222 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_17, i22 -1, i22 0" [fft_sw.cpp:58]   --->   Operation 223 'select' 'select_ln588_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%sext_ln581_1cast = trunc i32 %sext_ln581_1 to i22" [fft_sw.cpp:58]   --->   Operation 224 'trunc' 'sext_ln581_1cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583_1, %sext_ln581_1cast" [fft_sw.cpp:58]   --->   Operation 225 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [fft_sw.cpp:58]   --->   Operation 226 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [fft_sw.cpp:58]   --->   Operation 227 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 228 [1/1] (0.33ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_sw.cpp:58]   --->   Operation 228 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [fft_sw.cpp:58]   --->   Operation 229 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [fft_sw.cpp:58]   --->   Operation 230 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_2)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [fft_sw.cpp:58]   --->   Operation 231 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1" [fft_sw.cpp:58]   --->   Operation 232 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1" [fft_sw.cpp:58]   --->   Operation 233 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [fft_sw.cpp:58]   --->   Operation 234 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [fft_sw.cpp:58]   --->   Operation 235 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [fft_sw.cpp:58]   --->   Operation 236 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 237 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln603_1, i22 %shl_ln604_1, i22 %trunc_ln586_1" [fft_sw.cpp:58]   --->   Operation 237 'select' 'select_ln603_4' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3" [fft_sw.cpp:58]   --->   Operation 238 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 239 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %and_ln585_2, i22 %select_ln588_1, i22 %trunc_ln583_1" [fft_sw.cpp:58]   --->   Operation 239 'select' 'select_ln603_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1" [fft_sw.cpp:58]   --->   Operation 240 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_6 = select i1 %or_ln603_3, i22 %select_ln603_4, i22 %select_ln603_5" [fft_sw.cpp:58]   --->   Operation 241 'select' 'select_ln603_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 242 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4" [fft_sw.cpp:58]   --->   Operation 242 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 243 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_5, i22 %select_ln603_6, i22 0" [fft_sw.cpp:58]   --->   Operation 243 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %v_assign_2 to i64" [fft_sw.cpp:59]   --->   Operation 244 'bitcast' 'ireg_V_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln556_2 = trunc i64 %ireg_V_2 to i63" [fft_sw.cpp:59]   --->   Operation 245 'trunc' 'trunc_ln556_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [fft_sw.cpp:59]   --->   Operation 246 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [fft_sw.cpp:59]   --->   Operation 247 'partselect' 'exp_tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12" [fft_sw.cpp:59]   --->   Operation 248 'zext' 'zext_ln461_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_V_2 to i52" [fft_sw.cpp:59]   --->   Operation 249 'trunc' 'trunc_ln565_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [fft_sw.cpp:59]   --->   Operation 250 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_38 = zext i53 %tmp_6 to i54" [fft_sw.cpp:59]   --->   Operation 251 'zext' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (1.31ns)   --->   "%man_V_7 = sub i54 0, %p_Result_38" [fft_sw.cpp:59]   --->   Operation 252 'sub' 'man_V_7' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 253 [1/1] (0.41ns)   --->   "%man_V_8 = select i1 %p_Result_37, i54 %man_V_7, i54 %p_Result_38" [fft_sw.cpp:59]   --->   Operation 253 'select' 'man_V_8' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 254 [1/1] (1.46ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln556_2, 0" [fft_sw.cpp:59]   --->   Operation 254 'icmp' 'icmp_ln571_2' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 255 [1/1] (0.96ns)   --->   "%F2_2 = sub i12 1075, %zext_ln461_2" [fft_sw.cpp:59]   --->   Operation 255 'sub' 'F2_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 256 [1/1] (0.86ns)   --->   "%icmp_ln581_2 = icmp sgt i12 %F2_2, 11" [fft_sw.cpp:59]   --->   Operation 256 'icmp' 'icmp_ln581_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 257 [1/1] (0.96ns)   --->   "%add_ln581_2 = add i12 -11, %F2_2" [fft_sw.cpp:59]   --->   Operation 257 'add' 'add_ln581_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 258 [1/1] (0.96ns)   --->   "%sub_ln581_2 = sub i12 11, %F2_2" [fft_sw.cpp:59]   --->   Operation 258 'sub' 'sub_ln581_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 259 [1/1] (0.43ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [fft_sw.cpp:59]   --->   Operation 259 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2 to i32" [fft_sw.cpp:59]   --->   Operation 260 'sext' 'sext_ln581_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (0.86ns)   --->   "%icmp_ln582_2 = icmp eq i12 %F2_2, 11" [fft_sw.cpp:59]   --->   Operation 261 'icmp' 'icmp_ln582_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8 to i22" [fft_sw.cpp:59]   --->   Operation 262 'trunc' 'trunc_ln583_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 263 [1/1] (0.86ns)   --->   "%icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54" [fft_sw.cpp:59]   --->   Operation 263 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 264 [1/1] (0.86ns)   --->   "%icmp_ln603_2 = icmp ult i12 %sh_amt_2, 22" [fft_sw.cpp:59]   --->   Operation 264 'icmp' 'icmp_ln603_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2 to i54" [fft_sw.cpp:59]   --->   Operation 265 'zext' 'zext_ln586_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2" [fft_sw.cpp:59]   --->   Operation 266 'ashr' 'ashr_ln586_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i22" [fft_sw.cpp:59]   --->   Operation 267 'trunc' 'trunc_ln586_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [fft_sw.cpp:59]   --->   Operation 268 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%select_ln588_2 = select i1 %tmp_19, i22 -1, i22 0" [fft_sw.cpp:59]   --->   Operation 269 'select' 'select_ln588_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%sext_ln581_2cast = trunc i32 %sext_ln581_2 to i22" [fft_sw.cpp:59]   --->   Operation 270 'trunc' 'sext_ln581_2cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604_2 = shl i22 %trunc_ln583_2, %sext_ln581_2cast" [fft_sw.cpp:59]   --->   Operation 271 'shl' 'shl_ln604_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, true" [fft_sw.cpp:59]   --->   Operation 272 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2" [fft_sw.cpp:59]   --->   Operation 273 'and' 'and_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 274 [1/1] (0.33ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2" [fft_sw.cpp:59]   --->   Operation 274 'or' 'or_ln582_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, true" [fft_sw.cpp:59]   --->   Operation 275 'xor' 'xor_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 276 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2" [fft_sw.cpp:59]   --->   Operation 276 'and' 'and_ln581_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_4)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_2, true" [fft_sw.cpp:59]   --->   Operation 277 'xor' 'xor_ln585_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 278 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2" [fft_sw.cpp:59]   --->   Operation 278 'and' 'and_ln585_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_2" [fft_sw.cpp:59]   --->   Operation 279 'and' 'and_ln585_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2" [fft_sw.cpp:59]   --->   Operation 280 'or' 'or_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, true" [fft_sw.cpp:59]   --->   Operation 281 'xor' 'xor_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 282 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2" [fft_sw.cpp:59]   --->   Operation 282 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 283 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %and_ln603_2, i22 %shl_ln604_2, i22 %trunc_ln586_2" [fft_sw.cpp:59]   --->   Operation 283 'select' 'select_ln603_8' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 284 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5" [fft_sw.cpp:59]   --->   Operation 284 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 285 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_9 = select i1 %and_ln585_4, i22 %select_ln588_2, i22 %trunc_ln583_2" [fft_sw.cpp:59]   --->   Operation 285 'select' 'select_ln603_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2" [fft_sw.cpp:59]   --->   Operation 286 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_10 = select i1 %or_ln603_6, i22 %select_ln603_8, i22 %select_ln603_9" [fft_sw.cpp:59]   --->   Operation 287 'select' 'select_ln603_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 288 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7" [fft_sw.cpp:59]   --->   Operation 288 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 289 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_8, i22 %select_ln603_10, i22 0" [fft_sw.cpp:59]   --->   Operation 289 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i22 %c_V to i33" [fft_sw.cpp:65]   --->   Operation 290 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %s_V to i33" [fft_sw.cpp:65]   --->   Operation 291 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 292 [1/1] (0.75ns)   --->   "br label %3" [fft_sw.cpp:63]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.75>

State 34 <SV = 33> <Delay = 2.55>
ST_34 : Operation 293 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln891, %butterfly_loop_begin ], [ %i_3, %dft_loop ]"   --->   Operation 293 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_20 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_sw.cpp:63]   --->   Operation 294 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 295 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp slt i22 %tmp_20, 1" [fft_sw.cpp:63]   --->   Operation 295 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %dft_loop, label %butterfly_loop_end" [fft_sw.cpp:63]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 297 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, %numBF" [fft_sw.cpp:64]   --->   Operation 297 'add' 'i_lower' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i32 %i_lower to i64" [fft_sw.cpp:65]   --->   Operation 298 'sext' 'sext_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 299 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 299 'getelementptr' 'X_R_V_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 300 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_sw.cpp:65]   --->   Operation 300 'load' 'X_R_V_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_34 : Operation 301 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 301 'getelementptr' 'X_I_V_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 302 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_sw.cpp:65]   --->   Operation 302 'load' 'X_I_V_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_34 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i32 %i_0 to i64" [fft_sw.cpp:67]   --->   Operation 303 'sext' 'sext_ln67' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 304 [1/1] (0.00ns)   --->   "%X_R_V_addr_1 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln67" [fft_sw.cpp:67]   --->   Operation 304 'getelementptr' 'X_R_V_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 305 [2/2] (1.35ns)   --->   "%p_Val2_47 = load i22* %X_R_V_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 305 'load' 'p_Val2_47' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "%X_I_V_addr_1 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln67" [fft_sw.cpp:68]   --->   Operation 306 'getelementptr' 'X_I_V_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_34 : Operation 307 [2/2] (1.35ns)   --->   "%p_Val2_51 = load i22* %X_I_V_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 307 'load' 'p_Val2_51' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_34 : Operation 308 [1/1] (1.20ns)   --->   "%i_3 = add nsw i32 %zext_ln51, %i_0" [fft_sw.cpp:63]   --->   Operation 308 'add' 'i_3' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.23>
ST_35 : Operation 309 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_sw.cpp:65]   --->   Operation 309 'load' 'X_R_V_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_35 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %X_R_V_load to i33" [fft_sw.cpp:65]   --->   Operation 310 'sext' 'sext_ln1118' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_35 : Operation 311 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_sw.cpp:65]   --->   Operation 311 'load' 'X_I_V_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_35 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %X_I_V_load to i33" [fft_sw.cpp:65]   --->   Operation 312 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_35 : Operation 313 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118, %sext_ln1118_1" [fft_sw.cpp:65]   --->   Operation 313 'mul' 'mul_ln700' <Predicate = (icmp_ln63)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 314 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_2, %sext_ln1118_3" [fft_sw.cpp:65]   --->   Operation 314 'mul' 'mul_ln1193' <Predicate = (icmp_ln63)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 315 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_sw.cpp:65]   --->   Operation 315 'sub' 'ret_V' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 316 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_sw.cpp:65]   --->   Operation 316 'partselect' 'temp_R_V' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_35 : Operation 317 [1/2] (1.35ns)   --->   "%p_Val2_47 = load i22* %X_R_V_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 317 'load' 'p_Val2_47' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_35 : Operation 318 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_47, %temp_R_V" [fft_sw.cpp:67]   --->   Operation 318 'sub' 'sub_ln703' <Predicate = (icmp_ln63)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 319 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %X_R_V_addr, align 4" [fft_sw.cpp:67]   --->   Operation 319 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_35 : Operation 320 [1/2] (1.35ns)   --->   "%p_Val2_51 = load i22* %X_I_V_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 320 'load' 'p_Val2_51' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 36 <SV = 35> <Delay = 6.88>
ST_36 : Operation 321 [1/1] (3.24ns)   --->   "%mul_ln700_1 = mul i33 %sext_ln1118_2, %sext_ln1118_1" [fft_sw.cpp:66]   --->   Operation 321 'mul' 'mul_ln700_1' <Predicate = (icmp_ln63)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 322 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118, %sext_ln1118_3" [fft_sw.cpp:66]   --->   Operation 322 'mul' 'mul_ln1192' <Predicate = (icmp_ln63)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 323 [1/1] (1.20ns)   --->   "%ret_V_20 = add i33 %mul_ln700_1, %mul_ln1192" [fft_sw.cpp:66]   --->   Operation 323 'add' 'ret_V_20' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 324 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_20, i32 11, i32 32)" [fft_sw.cpp:66]   --->   Operation 324 'partselect' 'temp_I_V' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 325 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_51, %temp_I_V" [fft_sw.cpp:68]   --->   Operation 325 'sub' 'sub_ln703_1' <Predicate = (icmp_ln63)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 326 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %X_I_V_addr, align 4" [fft_sw.cpp:68]   --->   Operation 326 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_36 : Operation 327 [2/2] (1.35ns)   --->   "%p_Val2_53 = load i22* %X_R_V_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 327 'load' 'p_Val2_53' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 328 [1/2] (1.35ns)   --->   "%p_Val2_53 = load i22* %X_R_V_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 328 'load' 'p_Val2_53' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_37 : Operation 329 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_53, %temp_R_V" [fft_sw.cpp:69]   --->   Operation 329 'add' 'add_ln703' <Predicate = (icmp_ln63)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.35>
ST_38 : Operation 330 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %X_R_V_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 330 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_38 : Operation 331 [2/2] (1.35ns)   --->   "%p_Val2_54 = load i22* %X_I_V_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 331 'load' 'p_Val2_54' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 39 <SV = 38> <Delay = 3.79>
ST_39 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [fft_sw.cpp:63]   --->   Operation 332 'specloopname' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_39 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5)" [fft_sw.cpp:63]   --->   Operation 333 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_39 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str1) nounwind" [fft_sw.cpp:64]   --->   Operation 334 'speclooptripcount' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_39 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft_sw.cpp:64]   --->   Operation 335 'specpipeline' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_39 : Operation 336 [1/2] (1.35ns)   --->   "%p_Val2_54 = load i22* %X_I_V_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 336 'load' 'p_Val2_54' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_39 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_54, %temp_I_V" [fft_sw.cpp:70]   --->   Operation 337 'add' 'add_ln703_1' <Predicate = (icmp_ln63)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 338 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %X_I_V_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 338 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_39 : Operation 339 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_7)" [fft_sw.cpp:71]   --->   Operation 339 'specregionend' 'empty' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_39 : Operation 340 [1/1] (0.00ns)   --->   "br label %3" [fft_sw.cpp:63]   --->   Operation 340 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 40 <SV = 34> <Delay = 0.00>
ST_40 : Operation 341 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_s)" [fft_sw.cpp:72]   --->   Operation 341 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 342 [1/1] (0.00ns)   --->   "br label %2" [fft_sw.cpp:57]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('stage') with incoming values : ('stage', fft_sw.cpp:50) [21]  (0.755 ns)

 <State 3>: 7.81ns
The critical path consists of the following:
	'phi' operation ('stage') with incoming values : ('stage', fft_sw.cpp:50) [21]  (0 ns)
	'shl' operation ('DFTpts', fft_sw.cpp:51) [29]  (0.712 ns)
	'sitodp' operation ('tmp', fft_sw.cpp:53) [33]  (7.1 ns)

 <State 4>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp', fft_sw.cpp:53) [33]  (7.1 ns)

 <State 5>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp', fft_sw.cpp:53) [33]  (7.1 ns)

 <State 6>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp', fft_sw.cpp:53) [33]  (7.1 ns)

 <State 7>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 8>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 9>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 10>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 11>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 12>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 13>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 14>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 16>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 17>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 19>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 20>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 21>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 22>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 23>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 24>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 25>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 26>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 27>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 28>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', fft_sw.cpp:53) [34]  (7.29 ns)

 <State 29>: 5.68ns
The critical path consists of the following:
	'sub' operation ('F2', fft_sw.cpp:53) [46]  (0.962 ns)
	'add' operation ('add_ln581', fft_sw.cpp:53) [48]  (0.962 ns)
	'select' operation ('sh_amt', fft_sw.cpp:53) [50]  (0.431 ns)
	'icmp' operation ('icmp_ln603', fft_sw.cpp:53) [55]  (0.861 ns)
	'and' operation ('and_ln603', fft_sw.cpp:53) [73]  (0.331 ns)
	'select' operation ('select_ln603', fft_sw.cpp:53) [74]  (1.7 ns)
	'select' operation ('select_ln603_2', fft_sw.cpp:53) [78]  (0 ns)
	'select' operation ('e.V', fft_sw.cpp:53) [80]  (0.437 ns)

 <State 30>: 8.11ns
The critical path consists of the following:
	'phi' operation ('a.V') with incoming values : ('a.V', fft_sw.cpp:60) [83]  (0 ns)
	'sub' operation ('tmp.V', fft_sw.cpp:58) [95]  (1.09 ns)
	'select' operation ('tmp.V', fft_sw.cpp:58) [96]  (0.437 ns)
	'cttz' operation ('l', fft_sw.cpp:58) [99]  (1.29 ns)
	'sub' operation ('sub_ln894', fft_sw.cpp:58) [100]  (1.2 ns)
	'add' operation ('lsb_index', fft_sw.cpp:58) [102]  (1.2 ns)
	'icmp' operation ('icmp_ln897', fft_sw.cpp:58) [104]  (1.1 ns)
	'and' operation ('a', fft_sw.cpp:58) [111]  (0 ns)
	'or' operation ('or_ln899', fft_sw.cpp:58) [117]  (0 ns)
	'add' operation ('m', fft_sw.cpp:58) [130]  (1.47 ns)
	blocking operation 0.331 ns on control path)

 <State 31>: 5.53ns
The critical path consists of the following:
	'select' operation ('select_ln915', fft_sw.cpp:58) [134]  (0.451 ns)
	'add' operation ('add_ln915', fft_sw.cpp:58) [137]  (1.07 ns)
	'select' operation ('x', fft_sw.cpp:58) [141]  (0.499 ns)
	'call' operation ('v', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58) to 'sin_or_cos<double>' [142]  (3.51 ns)

 <State 32>: 7.74ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58) to 'sin_or_cos<double>' [142]  (7.74 ns)

 <State 33>: 5.68ns
The critical path consists of the following:
	'sub' operation ('F2', fft_sw.cpp:58) [154]  (0.962 ns)
	'add' operation ('add_ln581_1', fft_sw.cpp:58) [156]  (0.962 ns)
	'select' operation ('sh_amt', fft_sw.cpp:58) [158]  (0.431 ns)
	'icmp' operation ('icmp_ln603_1', fft_sw.cpp:58) [163]  (0.861 ns)
	'and' operation ('and_ln603_1', fft_sw.cpp:58) [181]  (0.331 ns)
	'select' operation ('select_ln603_4', fft_sw.cpp:58) [182]  (1.7 ns)
	'select' operation ('select_ln603_6', fft_sw.cpp:58) [186]  (0 ns)
	'select' operation ('c.V', fft_sw.cpp:58) [188]  (0.437 ns)

 <State 34>: 2.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln891', fft_sw.cpp:59) ('i', fft_sw.cpp:63) [241]  (0 ns)
	'add' operation ('i_lower', fft_sw.cpp:64) [250]  (1.2 ns)
	'getelementptr' operation ('X_R_V_addr', fft_sw.cpp:65) [252]  (0 ns)
	'load' operation ('X_R_V_load', fft_sw.cpp:65) on array 'X_R_V' [253]  (1.35 ns)

 <State 35>: 8.24ns
The critical path consists of the following:
	'load' operation ('X_R_V_load', fft_sw.cpp:65) on array 'X_R_V' [253]  (1.35 ns)
	'mul' operation ('mul_ln700', fft_sw.cpp:65) [258]  (3.24 ns)
	'sub' operation ('ret.V', fft_sw.cpp:65) [260]  (1.21 ns)
	'sub' operation ('sub_ln703', fft_sw.cpp:67) [269]  (1.09 ns)
	'store' operation ('store_ln67', fft_sw.cpp:67) of variable 'sub_ln703', fft_sw.cpp:67 on array 'X_R_V' [270]  (1.35 ns)

 <State 36>: 6.89ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_1', fft_sw.cpp:66) [262]  (3.24 ns)
	'add' operation ('ret.V', fft_sw.cpp:66) [264]  (1.21 ns)
	'sub' operation ('sub_ln703_1', fft_sw.cpp:68) [273]  (1.09 ns)
	'store' operation ('store_ln68', fft_sw.cpp:68) of variable 'sub_ln703_1', fft_sw.cpp:68 on array 'X_I_V' [274]  (1.35 ns)

 <State 37>: 2.44ns
The critical path consists of the following:
	'load' operation ('__Val2__', fft_sw.cpp:69) on array 'X_R_V' [275]  (1.35 ns)
	'add' operation ('add_ln703', fft_sw.cpp:69) [276]  (1.09 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln69', fft_sw.cpp:69) of variable 'add_ln703', fft_sw.cpp:69 on array 'X_R_V' [277]  (1.35 ns)

 <State 39>: 3.79ns
The critical path consists of the following:
	'load' operation ('__Val2__', fft_sw.cpp:70) on array 'X_I_V' [278]  (1.35 ns)
	'add' operation ('add_ln703_1', fft_sw.cpp:70) [279]  (1.09 ns)
	'store' operation ('store_ln70', fft_sw.cpp:70) of variable 'add_ln703_1', fft_sw.cpp:70 on array 'X_I_V' [280]  (1.35 ns)

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
