#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Apr 12 20:03:35 2025
# Process ID: 703696
# Current directory: /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1
# Command line: vivado -log sensor_actuator_emulator_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source sensor_actuator_emulator_wrapper.tcl -notrace
# Log file: /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1/sensor_actuator_emulator_wrapper.vdi
# Journal file: /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source sensor_actuator_emulator_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_iic_0_0/sensor_actuator_emulator_axi_iic_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_iic_0_0/sensor_actuator_emulator_axi_iic_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_iic_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_xadc_wiz_0_0/sensor_actuator_emulator_xadc_wiz_0_0.xdc] for cell 'sensor_actuator_emulator_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_xadc_wiz_0_0/sensor_actuator_emulator_xadc_wiz_0_0.xdc] for cell 'sensor_actuator_emulator_i/xadc_wiz_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_processing_system7_0_0/sensor_actuator_emulator_processing_system7_0_0.xdc] for cell 'sensor_actuator_emulator_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_processing_system7_0_0/sensor_actuator_emulator_processing_system7_0_0.xdc] for cell 'sensor_actuator_emulator_i/processing_system7_0/inst'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0_board.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0_board.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_timer_0_0/sensor_actuator_emulator_axi_timer_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_timer_0_0/sensor_actuator_emulator_axi_timer_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_timer_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc]
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc]
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_clocks.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_clocks.xdc:47]
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_clocks.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.980 ; gain = 772.477 ; free physical = 6291 ; free virtual = 12779
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1771.012 ; gain = 64.031 ; free physical = 6290 ; free virtual = 12779
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d97402e7

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b21f207c

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6289 ; free virtual = 12778

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 830 cells.
Phase 2 Constant Propagation | Checksum: 28adb7bd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6288 ; free virtual = 12778

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4610 unconnected nets.
INFO: [Opt 31-11] Eliminated 3764 unconnected cells.
Phase 3 Sweep | Checksum: 13cfaf5b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6288 ; free virtual = 12778

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6288 ; free virtual = 12778
Ending Logic Optimization Task | Checksum: 13cfaf5b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6288 ; free virtual = 12778

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13cfaf5b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6288 ; free virtual = 12778
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6285 ; free virtual = 12778
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1/sensor_actuator_emulator_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6245 ; free virtual = 12740
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6245 ; free virtual = 12741

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 71ddf173

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1771.012 ; gain = 0.000 ; free physical = 6245 ; free virtual = 12741
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 71ddf173

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6244 ; free virtual = 12745

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 71ddf173

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6244 ; free virtual = 12745

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 64b7a63a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6244 ; free virtual = 12745
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b37f88d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6244 ; free virtual = 12745

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1525672ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6237 ; free virtual = 12740
Phase 1.2.1 Place Init Design | Checksum: fb2d6013

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6212 ; free virtual = 12716
Phase 1.2 Build Placer Netlist Model | Checksum: fb2d6013

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6212 ; free virtual = 12716

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: fb2d6013

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6212 ; free virtual = 12716
Phase 1 Placer Initialization | Checksum: fb2d6013

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1787.020 ; gain = 16.008 ; free physical = 6212 ; free virtual = 12716

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 148affcb9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6203 ; free virtual = 12708

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 148affcb9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6202 ; free virtual = 12707

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 139c58c16

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6203 ; free virtual = 12708

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8c050f12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6203 ; free virtual = 12708

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 8c050f12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6201 ; free virtual = 12708

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: bd1b9a32

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6203 ; free virtual = 12710

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: bd1b9a32

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6203 ; free virtual = 12710

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 8fcc4579

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6206 ; free virtual = 12713

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10f5c2412

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6206 ; free virtual = 12713

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 10f5c2412

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6206 ; free virtual = 12713

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 10f5c2412

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6206 ; free virtual = 12713
Phase 3 Detail Placement | Checksum: 10f5c2412

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6206 ; free virtual = 12713

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1ee2eeedb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6205 ; free virtual = 12712

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.557. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1175befff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12717
Phase 4.1 Post Commit Optimization | Checksum: 1175befff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12717

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1175befff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12718

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1175befff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12718

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1175befff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12718

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17a758832

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12718
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a758832

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12718
Ending Placer Task | Checksum: 160cbd3d8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12718
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 1834.066 ; gain = 63.055 ; free physical = 6211 ; free virtual = 12718
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1834.066 ; gain = 0.000 ; free physical = 6208 ; free virtual = 12729
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1834.066 ; gain = 0.000 ; free physical = 6189 ; free virtual = 12700
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1834.066 ; gain = 0.000 ; free physical = 6190 ; free virtual = 12701
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1834.066 ; gain = 0.000 ; free physical = 6190 ; free virtual = 12702
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 61900762 ConstDB: 0 ShapeSum: ff3bcc76 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 86cb2585

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6151 ; free virtual = 12664

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 86cb2585

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6151 ; free virtual = 12664

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 86cb2585

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6119 ; free virtual = 12635

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 86cb2585

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6119 ; free virtual = 12635
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1642d8640

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6110 ; free virtual = 12625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.684  | TNS=0.000  | WHS=-0.185 | THS=-111.727|

Phase 2 Router Initialization | Checksum: 1dfb4bd8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6110 ; free virtual = 12625

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1531d2bc8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6106 ; free virtual = 12621

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 921
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 23c376c4a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6108 ; free virtual = 12624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: eb9af58f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6108 ; free virtual = 12624

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e1b854ba

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.506  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e1b854ba

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628
Phase 4 Rip-up And Reroute | Checksum: e1b854ba

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 171233cce

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 171233cce

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 171233cce

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628
Phase 5 Delay and Skew Optimization | Checksum: 171233cce

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129b3e072

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dcbebfb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628
Phase 6 Post Hold Fix | Checksum: dcbebfb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.5732 %
  Global Horizontal Routing Utilization  = 5.19784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c9d36ba3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c9d36ba3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12628

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b0bd5378

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6112 ; free virtual = 12629

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.546  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b0bd5378

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6113 ; free virtual = 12629
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6113 ; free virtual = 12629

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 1858.039 ; gain = 23.973 ; free physical = 6113 ; free virtual = 12629
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1872.156 ; gain = 0.000 ; free physical = 6097 ; free virtual = 12629
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1/sensor_actuator_emulator_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (IOSR-1) IOB set reset sharing - IO scl_io connects to flops which have these sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk, sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC 23-20] Rule violation (IOSR-1) IOB set reset sharing - IO sda_io connects to flops which have these sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk, sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 270 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sensor_actuator_emulator_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.258 ; gain = 226.012 ; free physical = 5701 ; free virtual = 12239
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 20:04:28 2025...
