Information: Updating design information... (UID-85)
Warning: Design 'sqrt' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
vld_in
x[31]
x[30]
x[29]
x[28]
x[27]
x[26]
x[25]
x[24]
x[23]
x[22]
x[21]
x[20]
x[19]
x[18]
x[17]
x[16]
x[15]
x[14]
x[13]
x[12]
x[11]
x[10]
x[9]
x[8]
x[7]
x[6]
x[5]
x[4]
x[3]
x[2]
x[1]
x[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
vld_flag_reg[0]/next_state
vld_out
x_cpl_reg[0][0]/next_state
x_cpl_reg[0][0]/synch_enable
x_cpl_reg[0][1]/next_state
x_cpl_reg[0][1]/synch_enable
x_cpl_reg[0][2]/next_state
x_cpl_reg[0][2]/synch_enable
x_cpl_reg[0][3]/next_state
x_cpl_reg[0][3]/synch_enable
x_cpl_reg[0][4]/next_state
x_cpl_reg[0][4]/synch_enable
x_cpl_reg[0][5]/next_state
x_cpl_reg[0][5]/synch_enable
x_cpl_reg[0][6]/next_state
x_cpl_reg[0][6]/synch_enable
x_cpl_reg[0][7]/next_state
x_cpl_reg[0][7]/synch_enable
x_cpl_reg[0][8]/next_state
x_cpl_reg[0][8]/synch_enable
x_cpl_reg[0][9]/next_state
x_cpl_reg[0][9]/synch_enable
x_cpl_reg[0][10]/next_state
x_cpl_reg[0][10]/synch_enable
x_cpl_reg[0][11]/next_state
x_cpl_reg[0][11]/synch_enable
x_cpl_reg[0][12]/next_state
x_cpl_reg[0][12]/synch_enable
x_cpl_reg[0][13]/next_state
x_cpl_reg[0][13]/synch_enable
x_cpl_reg[0][14]/next_state
x_cpl_reg[0][14]/synch_enable
x_cpl_reg[0][15]/next_state
x_cpl_reg[0][15]/synch_enable
x_cpl_reg[0][16]/next_state
x_cpl_reg[0][16]/synch_enable
x_cpl_reg[0][17]/next_state
x_cpl_reg[0][17]/synch_enable
x_cpl_reg[0][18]/next_state
x_cpl_reg[0][18]/synch_enable
x_cpl_reg[0][19]/next_state
x_cpl_reg[0][19]/synch_enable
x_cpl_reg[0][20]/next_state
x_cpl_reg[0][20]/synch_enable
x_cpl_reg[0][21]/next_state
x_cpl_reg[0][21]/synch_enable
x_cpl_reg[0][22]/next_state
x_cpl_reg[0][22]/synch_enable
x_cpl_reg[0][23]/next_state
x_cpl_reg[0][23]/synch_enable
x_cpl_reg[0][24]/next_state
x_cpl_reg[0][24]/synch_enable
x_cpl_reg[0][25]/next_state
x_cpl_reg[0][25]/synch_enable
x_cpl_reg[0][26]/next_state
x_cpl_reg[0][26]/synch_enable
x_cpl_reg[0][27]/next_state
x_cpl_reg[0][27]/synch_enable
x_cpl_reg[0][28]/next_state
x_cpl_reg[0][28]/synch_enable
x_cpl_reg[0][29]/next_state
x_cpl_reg[0][29]/synch_enable
x_cpl_reg[0][30]/next_state
x_cpl_reg[0][30]/synch_enable
x_cpl_reg[0][31]/next_state
x_cpl_reg[0][31]/synch_enable
x_cpl_reg[0][32]/synch_enable
x_cpl_reg[0][33]/synch_enable
x_cpl_reg[0][34]/synch_enable
x_cpl_reg[0][35]/synch_enable
x_cpl_reg[0][36]/synch_enable
x_cpl_reg[0][37]/synch_enable
x_cpl_reg[0][38]/synch_enable
x_cpl_reg[0][39]/synch_enable
x_cpl_reg[0][40]/synch_enable
x_cpl_reg[0][41]/synch_enable
x_cpl_reg[0][42]/synch_enable
x_cpl_reg[0][43]/synch_enable
x_cpl_reg[0][44]/synch_enable
x_cpl_reg[0][45]/synch_enable
x_cpl_reg[0][46]/synch_enable
x_cpl_reg[0][47]/synch_enable
x_cpl_reg[0][48]/synch_enable
x_cpl_reg[0][49]/synch_enable
x_cpl_reg[0][50]/synch_enable
x_cpl_reg[0][51]/synch_enable
x_cpl_reg[0][52]/synch_enable
x_cpl_reg[0][53]/synch_enable
x_cpl_reg[0][54]/synch_enable
x_cpl_reg[0][55]/synch_enable
x_cpl_reg[0][56]/synch_enable
x_cpl_reg[0][57]/synch_enable
x_cpl_reg[0][58]/synch_enable
x_cpl_reg[0][59]/synch_enable
x_cpl_reg[0][60]/synch_enable
x_cpl_reg[0][61]/synch_enable
y[0]
y[1]
y[2]
y[3]
y[4]
y[5]
y[6]
y[7]
y[8]
y[9]
y[10]
y[11]
y[12]
y[13]
y[14]
y[15]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
