;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, 100
	MOV -7, <-20
	JMP 100
	SUB 0, -2
	SPL 300, 90
	SPL 300, 90
	SLT 20, -0
	SUB -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	JMN 0, <-2
	SUB 100, 0
	SUB 100, 0
	SUB #12, 100
	SUB 100, 0
	SUB 100, 1
	SUB #12, 100
	SUB #12, 140
	SUB #12, 100
	SLT 0, -0
	SUB 0, -0
	SUB #12, 100
	SUB @157, 106
	CMP -2, @10
	CMP -2, @10
	SUB @121, 106
	CMP -2, @10
	SUB -2, @10
	SPL 0, <-9
	SUB #0, 300
	SUB @121, 106
	SUB @121, 106
	SLT 0, -0
	ADD 130, 9
	JMP -1, @-20
	SLT 0, -0
	SUB 100, 1
	CMP 100, 1
	CMP #12, 100
	SUB -0, 10
	SLT 0, -0
	SPL 0, <-2
	CMP -207, <-120
