{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/189-US8,264,270(active).pdf"}, "page_content": "desirable to cancel the series inductance and resistance of a\n\noutput of the apparatus will be equal to\n\ncomponent or circuit or even a system. It is understood that\n\nthe series inductance is not limited to a particular component\n\n15\n\n(8)\n\nbecause parasitic inductance of other parts of the circuit or\n\nsystem formed by wiring, printed-circuit board layout may\n\nBased on the embodiment of FIGS. 9 and 10, some other\n\nalso be addressed with the invention.\n\nforms of the isolated and non-isolated embodiments of the\n\nIn Summary, provided is a method for reducing or Sup\n\nmeans for compensating the series inductance and resistance\n\npressing series parasitic inductance and/or resistive effects\n\nof a capacitive element, component, circuit or system can be\n\nthat affect the frequency response of components, elements\n\nderived and are shown in FIGS. 11 to 13.\n\nand/or circuits in an electronic circuit or system that exhibit\n\nFIG. 11 shows the embodiment of FIG. 9 with an isolated\n\ncapacitance. Noise generated by series parasitic inductance\n\noutput. The capacitor current is sensed by a sensing resistor\n\nand/or parasitic resistance of the components, the physical\n\nand the output of the Voltage amplifier will generate a Voltage\n\norientation of the components, and/or the layout of compo\n\nV+V at the output of the apparatus through a Voltage trans\n\n25\n\nnents, devices and/or conductive tracks (board traces) on\n\nformer. The voltage ratio between the input of the voltage\n\nprinted circuit boards within an electronic circuit or system is\n\namplifier and the output of the apparatus is ideally equal to\n\nreduced. This is achieved by adding a Voltage source in series\n\nunity.\n\nwith a part or component of the electronic circuit or system\n\nFIG. 12 shows the embodiment of FIG. 9 with an isolated\n\nthat exhibits capacitance, wherein said current Source is\n\ninput. The capacitor current is sensed through a current trans\n\n30\n\narranged to deliver a compensating Voltage of generally equal", "type": "Document"}}