lbl_800232E8:
/* 800232E8 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800232EC 00000004  7C 08 02 A6 */	mflr r0
/* 800232F0 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 800232F4 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 800232F8 00000010  48 33 EE D9 */	bl _savegpr_26
/* 800232FC 00000014  7C 7F 1B 78 */	mr r31, r3
/* 80023300 00000018  7C 9A 23 78 */	mr r26, r4
/* 80023304 0000001C  7C BB 2B 78 */	mr r27, r5
/* 80023308 00000020  7C DC 33 78 */	mr r28, r6
/* 8002330C 00000024  83 C3 00 0C */	lwz r30, 0xc(r3)
/* 80023310 00000028  3B A0 00 00 */	li r29, 0
/* 80023314 0000002C  88 1E 00 0C */	lbz r0, 0xc(r30)
/* 80023318 00000030  2C 00 00 03 */	cmpwi r0, 3
/* 8002331C 00000034  40 82 00 0C */	bne lbl_80023328
/* 80023320 00000038  38 60 00 00 */	li r3, 0
/* 80023324 0000003C  48 00 00 EC */	b lbl_80023410
lbl_80023328:
/* 80023328 00000000  7F 43 D3 78 */	mr r3, r26
/* 8002332C 00000004  7F 64 DB 78 */	mr r4, r27
/* 80023330 00000008  7F 85 E3 78 */	mr r5, r28
/* 80023334 0000000C  4B FF FF 81 */	bl fpcPi_IsNormal(unsigned int, u16, u16)
/* 80023338 00000010  2C 03 00 00 */	cmpwi r3, 0
/* 8002333C 00000014  40 82 00 0C */	bne lbl_80023348
/* 80023340 00000018  38 60 00 00 */	li r3, 0
/* 80023344 0000001C  48 00 00 CC */	b lbl_80023410
lbl_80023348:
/* 80023348 00000000  80 1F 00 38 */	lwz r0, 0x38(r31)
/* 8002334C 00000004  90 1F 00 30 */	stw r0, 0x30(r31)
/* 80023350 00000008  A0 1F 00 3C */	lhz r0, 0x3c(r31)
/* 80023354 0000000C  B0 1F 00 34 */	sth r0, 0x34(r31)
/* 80023358 00000010  A0 1F 00 3E */	lhz r0, 0x3e(r31)
/* 8002335C 00000014  B0 1F 00 36 */	sth r0, 0x36(r31)
/* 80023360 00000018  3C 1A 00 01 */	addis r0, r26, 1
/* 80023364 0000001C  28 00 FF FD */	cmplwi r0, 0xfffd
/* 80023368 00000020  41 82 00 18 */	beq lbl_80023380
/* 8002336C 00000024  80 1F 00 38 */	lwz r0, 0x38(r31)
/* 80023370 00000028  7C 00 D0 40 */	cmplw r0, r26
/* 80023374 0000002C  41 82 00 0C */	beq lbl_80023380
/* 80023378 00000030  93 5F 00 30 */	stw r26, 0x30(r31)
/* 8002337C 00000034  3B A0 00 01 */	li r29, 1
lbl_80023380:
/* 80023380 00000000  57 63 04 3E */	clrlwi r3, r27, 0x10
/* 80023384 00000004  28 03 FF FD */	cmplwi r3, 0xfffd
/* 80023388 00000008  41 82 00 18 */	beq lbl_800233A0
/* 8002338C 0000000C  A0 1F 00 3C */	lhz r0, 0x3c(r31)
/* 80023390 00000010  7C 00 18 40 */	cmplw r0, r3
/* 80023394 00000014  41 82 00 0C */	beq lbl_800233A0
/* 80023398 00000018  B3 7F 00 34 */	sth r27, 0x34(r31)
/* 8002339C 0000001C  3B A0 00 01 */	li r29, 1
lbl_800233A0:
/* 800233A0 00000000  57 83 04 3E */	clrlwi r3, r28, 0x10
/* 800233A4 00000004  28 03 FF FD */	cmplwi r3, 0xfffd
/* 800233A8 00000008  41 82 00 18 */	beq lbl_800233C0
/* 800233AC 0000000C  A0 1F 00 3E */	lhz r0, 0x3e(r31)
/* 800233B0 00000010  7C 00 18 40 */	cmplw r0, r3
/* 800233B4 00000014  41 82 00 0C */	beq lbl_800233C0
/* 800233B8 00000018  B3 9F 00 36 */	sth r28, 0x36(r31)
/* 800233BC 0000001C  3B A0 00 01 */	li r29, 1
lbl_800233C0:
/* 800233C0 00000000  88 7E 00 0C */	lbz r3, 0xc(r30)
/* 800233C4 00000004  7C 60 07 75 */	extsb. r0, r3
/* 800233C8 00000008  41 82 00 10 */	beq lbl_800233D8
/* 800233CC 0000000C  7C 60 07 74 */	extsb r0, r3
/* 800233D0 00000010  2C 00 00 01 */	cmpwi r0, 1
/* 800233D4 00000014  40 82 00 24 */	bne lbl_800233F8
lbl_800233D8:
/* 800233D8 00000000  80 1F 00 30 */	lwz r0, 0x30(r31)
/* 800233DC 00000004  90 1F 00 38 */	stw r0, 0x38(r31)
/* 800233E0 00000008  A0 1F 00 34 */	lhz r0, 0x34(r31)
/* 800233E4 0000000C  B0 1F 00 3C */	sth r0, 0x3c(r31)
/* 800233E8 00000010  A0 1F 00 36 */	lhz r0, 0x36(r31)
/* 800233EC 00000014  B0 1F 00 3E */	sth r0, 0x3e(r31)
/* 800233F0 00000018  38 60 00 01 */	li r3, 1
/* 800233F4 0000001C  48 00 00 1C */	b lbl_80023410
lbl_800233F8:
/* 800233F8 00000000  2C 1D 00 01 */	cmpwi r29, 1
/* 800233FC 00000004  40 82 00 10 */	bne lbl_8002340C
/* 80023400 00000008  7F E3 FB 78 */	mr r3, r31
/* 80023404 0000000C  4B FF FD 85 */	bl fpcPi_ToQueue(process_priority_class*)
/* 80023408 00000010  48 00 00 08 */	b lbl_80023410
lbl_8002340C:
/* 8002340C 00000000  38 60 00 00 */	li r3, 0
lbl_80023410:
/* 80023410 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 80023414 00000004  48 33 EE 09 */	bl _restgpr_26
/* 80023418 00000008  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8002341C 0000000C  7C 08 03 A6 */	mtlr r0
/* 80023420 00000010  38 21 00 20 */	addi r1, r1, 0x20
/* 80023424 00000014  4E 80 00 20 */	blr 
