/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE : uint8_t
{
    _0_semc_DATA29 /*!< Select mux mode: ALT0 mux port: SEMC_DATA29 of
                      instance: SEMC */
        ,
    _2_enet_1g_TX_CLK_IO = 2 /*!< Select mux mode: ALT2 mux port:
                                ENET_1G_TX_CLK_IO of instance: ENET_1G */
        ,
    _3_sai3_TX_DATA = 3 /*!< Select mux mode: ALT3 mux port: SAI3_TX_DATA of
                           instance: SAI3 */
        ,
    _4_flexspi2_A_DATA1 = 4 /*!< Select mux mode: ALT4 mux port:
                               FLEXSPI2_A_DATA01 of instance: FLEXSPI2 */
        ,
    _5_gpio_mux2_IO24 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX2_IO24
                             of instance: GPIO_MUX2 */
        ,
    _6_XBAR1_INOUT34 = 6 /*!< Select mux mode: ALT6 mux port: XBAR1_INOUT34 of
                            instance: XBAR1 */
        ,
    _7_sfa_ipp_do_atx_clk_under_test =
        7 /*!< Select mux mode: ALT7 mux port: SFA_ipp_do_atx_clk_under_test of
             instance: sfa */
        ,
    _8_EMVSIM1_SVEN = 8 /*!< Select mux mode: ALT8 mux port: EMVSIM1_SVEN of
                           instance: EMVSIM1 */
        ,
    _9_qtimer2_TIMER1 =
        9 /*!< Select mux mode: ALT9 mux port: TMR2_TIMER1 of instance: TMR2 */
        ,
    _10_gpio8_IO24 = 10 /*!< Select mux mode: ALT10 mux port: GPIO8_IO24 of
                           instance: GPIO8 */
};
static_assert(sizeof(IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE) == 1);

/**
 * Converts IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE instance)
{
    const char *result =
        "UNKNOWN IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_0_semc_DATA29:
        result = "_0_semc_DATA29";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_2_enet_1g_TX_CLK_IO:
        result = "_2_enet_1g_TX_CLK_IO";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_3_sai3_TX_DATA:
        result = "_3_sai3_TX_DATA";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_4_flexspi2_A_DATA1:
        result = "_4_flexspi2_A_DATA1";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_5_gpio_mux2_IO24:
        result = "_5_gpio_mux2_IO24";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_6_XBAR1_INOUT34:
        result = "_6_XBAR1_INOUT34";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::
        _7_sfa_ipp_do_atx_clk_under_test:
        result = "_7_sfa_ipp_do_atx_clk_under_test";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_8_EMVSIM1_SVEN:
        result = "_8_EMVSIM1_SVEN";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_9_qtimer2_TIMER1:
        result = "_9_qtimer2_TIMER1";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_10_gpio8_IO24:
        result = "_10_gpio8_IO24";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(const char *data,
                        IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_semc_DATA29", 14)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_0_semc_DATA29;
    }
    else if ((result = !strncmp(data, "_2_enet_1g_TX_CLK_IO", 20)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::
            _2_enet_1g_TX_CLK_IO;
    }
    else if ((result = !strncmp(data, "_3_sai3_TX_DATA", 15)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_3_sai3_TX_DATA;
    }
    else if ((result = !strncmp(data, "_4_flexspi2_A_DATA1", 19)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_4_flexspi2_A_DATA1;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux2_IO24", 17)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_5_gpio_mux2_IO24;
    }
    else if ((result = !strncmp(data, "_6_XBAR1_INOUT34", 16)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_6_XBAR1_INOUT34;
    }
    else if ((result = !strncmp(data, "_7_sfa_ipp_do_atx_clk_under_test", 32)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::
            _7_sfa_ipp_do_atx_clk_under_test;
    }
    else if ((result = !strncmp(data, "_8_EMVSIM1_SVEN", 15)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_8_EMVSIM1_SVEN;
    }
    else if ((result = !strncmp(data, "_9_qtimer2_TIMER1", 17)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_9_qtimer2_TIMER1;
    }
    else if ((result = !strncmp(data, "_10_gpio8_IO24", 14)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14_MUX_MODE::_10_gpio8_IO24;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
