SIMLOG:: Cycle           4 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000000 I: 0000c1d2 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000002 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           8 PC: 00000002 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           9 PC: 00000002 I: 0000c203 R: 0   0 00000000 M: 0 0 0000ffd2 00000000
SIMLOG:: Cycle          10 PC: 00000004 I: 00000800 R: 1   1 0000ffd2 M: 0 0 00000000 00000000
SIMLOG:: Cycle          11 PC: 00000004 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          12 PC: 00000004 I: 0000d14e R: 0   0 00000000 M: 0 0 00000003 00000000
SIMLOG:: Cycle          13 PC: 00000006 I: 00000800 R: 1   2 00000003 M: 0 0 00000000 00000000
SIMLOG:: Cycle          14 PC: 00000006 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          15 PC: 00000008 I: 00000800 R: 0   0 00000000 M: 0 0 00005ffa 00000003
SIMLOG:: Cycle          16 PC: 00000008 I: 00000000 R: 1   3 00005ffa M: 0 0 00000000 00000000
SIMLOG:: Cycle          17 PC: 0000000a I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          18 PC: 0000000c I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          18

SIMLOG:: inst_count           4

SIMLOG:: dcachehit_count           0

SIMLOG:: icachehit_count           0

SIMLOG:: dcachereq_count           0

SIMLOG:: icachereq_count           0

