/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [28:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [5:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  reg [5:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [17:0] celloutsig_0_46z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire [2:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~((celloutsig_0_8z | celloutsig_0_2z) & (celloutsig_0_26z | celloutsig_0_5z));
  assign celloutsig_0_45z = ~((celloutsig_0_29z | celloutsig_0_38z) & (celloutsig_0_42z | celloutsig_0_23z));
  assign celloutsig_0_52z = ~((celloutsig_0_36z[1] | celloutsig_0_5z) & (celloutsig_0_35z | celloutsig_0_23z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z | celloutsig_0_1z[1]) & (celloutsig_0_3z[0] | celloutsig_0_1z[2]));
  assign celloutsig_0_13z = ~((celloutsig_0_8z | celloutsig_0_9z[0]) & (celloutsig_0_0z | celloutsig_0_6z));
  assign celloutsig_0_18z = ~((celloutsig_0_15z | celloutsig_0_6z) & (celloutsig_0_13z | celloutsig_0_0z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | in_data[14]) & (in_data[76] | in_data[8]));
  assign celloutsig_0_33z = celloutsig_0_10z[0] | celloutsig_0_14z[0];
  assign celloutsig_0_58z = celloutsig_0_53z[4] | celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[100] | celloutsig_1_0z[1];
  assign celloutsig_1_6z = in_data[147] | celloutsig_1_4z[3];
  assign celloutsig_1_13z = celloutsig_1_7z | celloutsig_1_10z[6];
  assign celloutsig_0_27z = celloutsig_0_7z[2] | celloutsig_0_3z[4];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 29'h00000000;
    else _01_ <= { in_data[27:15], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_16z };
  reg [8:0] _16_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 9'h000;
    else _16_ <= celloutsig_0_4z[10:2];
  assign _00_[8:0] = _16_;
  assign celloutsig_0_53z = { celloutsig_0_16z[3:1], celloutsig_0_45z, celloutsig_0_33z } & celloutsig_0_46z[5:1];
  assign celloutsig_1_2z = { in_data[159:152], celloutsig_1_0z } & { in_data[168:155], celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[39], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z } & celloutsig_0_4z[11:6];
  assign celloutsig_0_21z = { celloutsig_0_14z[2], celloutsig_0_4z } & { celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[40], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, in_data[31:27], celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_2z[14:7] / { 1'h1, celloutsig_1_2z[6:3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = in_data[105:102] / { 1'h1, celloutsig_1_0z[1], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_0z[5:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z } / { 1'h1, celloutsig_1_2z[5:1], celloutsig_1_4z };
  assign celloutsig_0_20z = { celloutsig_0_19z[2], celloutsig_0_12z, celloutsig_0_5z } / { 1'h1, celloutsig_0_7z[0], celloutsig_0_19z };
  assign celloutsig_0_34z = { _01_[16:15], celloutsig_0_10z, celloutsig_0_6z } / { 1'h1, celloutsig_0_4z[5:2], celloutsig_0_15z };
  assign celloutsig_0_10z = celloutsig_0_4z[6:4] / { 1'h1, celloutsig_0_9z[1:0] };
  assign celloutsig_1_12z = { celloutsig_1_5z[7:3], celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[4:1], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[6:1] };
  assign celloutsig_0_14z = { celloutsig_0_12z[3], celloutsig_0_1z } / { 1'h1, celloutsig_0_4z[5:3] };
  assign celloutsig_0_22z = { celloutsig_0_14z[0], celloutsig_0_9z, celloutsig_0_17z } / { 1'h1, celloutsig_0_16z[2:0], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[88:80] === in_data[79:71];
  assign celloutsig_0_40z = { celloutsig_0_21z[13:5], celloutsig_0_11z, celloutsig_0_22z } === { celloutsig_0_10z[2:1], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_42z = { celloutsig_0_25z[4], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_18z } === { in_data[77:76], celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_15z };
  assign celloutsig_0_76z = { celloutsig_0_63z[4:1], celloutsig_0_52z } === { celloutsig_0_34z[5:2], celloutsig_0_23z };
  assign celloutsig_1_11z = { celloutsig_1_2z[5:4], celloutsig_1_0z } === { celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = celloutsig_1_2z[13:0] === { celloutsig_1_9z[3:1], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_10z[9:5], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_13z } === { celloutsig_1_2z[10:6], celloutsig_1_9z };
  assign celloutsig_0_17z = { celloutsig_0_4z[5], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_15z } === { celloutsig_0_7z[1:0], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_26z = { _01_[20:17], celloutsig_0_12z } === { celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_30z = { _01_[23:3], celloutsig_0_27z } === { in_data[11:5], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_31z = in_data[65:62] === { in_data[73:71], celloutsig_0_18z };
  assign celloutsig_0_44z = { celloutsig_0_3z[4:1], celloutsig_0_11z } < { _00_[7], celloutsig_0_16z };
  assign celloutsig_1_15z = celloutsig_1_12z[5:2] < { celloutsig_1_4z[0], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } * in_data[75:63];
  assign celloutsig_0_46z = celloutsig_0_12z[5] ? { celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_31z } : { celloutsig_0_20z[5:3], celloutsig_0_41z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_34z };
  assign celloutsig_0_9z = in_data[51] ? { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z } : { celloutsig_0_1z[2:1], celloutsig_0_6z };
  assign celloutsig_1_9z = celloutsig_1_7z ? { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z } : celloutsig_1_0z[6:1];
  assign celloutsig_0_95z = - { _01_[14:6], celloutsig_0_65z };
  assign celloutsig_1_4z = - celloutsig_1_0z[3:0];
  assign celloutsig_0_16z = - { celloutsig_0_4z[7:6], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_25z = - { celloutsig_0_22z[4:2], celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_7z = ~ in_data[46:44];
  assign celloutsig_1_0z = ~ in_data[160:154];
  assign celloutsig_0_38z = & { celloutsig_0_30z, celloutsig_0_25z[7:3], celloutsig_0_12z[4], celloutsig_0_6z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_10z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z[2], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_23z = ~^ celloutsig_0_21z[11:7];
  assign celloutsig_0_5z = ^ in_data[79:68];
  assign celloutsig_0_65z = ^ { celloutsig_0_9z[2:1], celloutsig_0_30z };
  assign celloutsig_0_86z = ^ { celloutsig_0_19z[3:1], celloutsig_0_26z, celloutsig_0_76z };
  assign celloutsig_0_96z = ^ { celloutsig_0_44z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_97z = ^ { celloutsig_0_95z[8:0], celloutsig_0_15z, celloutsig_0_86z, celloutsig_0_1z, celloutsig_0_42z, celloutsig_0_17z };
  assign celloutsig_1_3z = ^ celloutsig_1_0z[2:0];
  assign celloutsig_1_7z = ^ celloutsig_1_2z[5:1];
  assign celloutsig_0_11z = ^ { in_data[87:86], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_29z = ^ { celloutsig_0_16z[2:0], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_63z = { celloutsig_0_3z, celloutsig_0_7z } >> { celloutsig_0_58z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_1z = in_data[93:91] >> in_data[73:71];
  always_latch
    if (clkin_data[32]) celloutsig_0_36z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_36z = { celloutsig_0_22z, celloutsig_0_35z };
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_19z = in_data[75:70];
  assign _00_[13:9] = { celloutsig_0_34z[5:2], celloutsig_0_26z };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
