-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2008 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008)
-- Created on Wed Feb 04 20:12:30 2009

FUNCTION CMD3_Down_Link_in_Progress (Link_Data_in, Cavity_Clock, Start_Enable, Sample_Enable, StartLink, Transaction_Code[((8) + (0)) - (1)..0], FirstWordData[(16) - (1)..0], Bus_Clock, Reset, DataBus_In[15..0], DataBusStrobe, Select, DirectIn, AddrBus_In[7..0])
	WITH (RefClock)
	RETURNS (Link_Data_out, Link_TxRx, LinkMessage, DataBusOut[15..0], ERROR, Test1, Test2, Test3, Test4, Test5, Test6, Test7, TestOutBus[15..0], PresamplerStorageOut[((RefClock) / (25)) - (1)..0], TimeOutError, Rx_Start_Bit_Found);
