
*** Running vivado
    with args -log part1_accelerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source part1_accelerator_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source part1_accelerator_0_0.tcl -notrace
Command: synth_design -top part1_accelerator_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1295.227 ; gain = 81.883 ; free physical = 4789 ; free virtual = 9740
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'part1_accelerator_0_0' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ip/part1_accelerator_0_0/synth/part1_accelerator_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0' declared at '/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0.vhd:5' bound to instance 'U0' of component 'accelerator_v1_0' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ip/part1_accelerator_0_0/synth/part1_accelerator_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0_S00_AXI' declared at '/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0_S00_AXI.vhd:13' bound to instance 'accelerator_v1_0_S00_AXI_inst' of component 'accelerator_v1_0_S00_AXI' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0_S00_AXI' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0_S00_AXI.vhd:97]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrapper' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/wrapper.vhd:25]
INFO: [Synth 8-638] synthesizing module 'user_app' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/user_app.vhd:25]
INFO: [Synth 8-638] synthesizing module 'memory_map' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/memory_map.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory_map' (1#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/memory_map.vhd:37]
INFO: [Synth 8-638] synthesizing module 'source' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/source.vhd:19]
	Parameter clk_in_freq bound to: 2 - type: integer 
	Parameter clk_out_freq bound to: 1 - type: integer 
	Parameter iterations_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (2#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/source.vhd:19]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/delay.vhd:40]
	Parameter cycles bound to: 10 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/delay.vhd:40]
INFO: [Synth 8-638] synthesizing module 'dest' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/dest.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/dest.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'dest' (4#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/dest.vhd:15]
INFO: [Synth 8-638] synthesizing module 'dualflopsync' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/dualflopsync.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/reg.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (5#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/reg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dualflopsync' (6#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/dualflopsync.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'user_app' (7#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/user_app.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (8#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/src/wrapper.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0_S00_AXI.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0_S00_AXI' (9#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0_S00_AXI.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0' (10#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ipshared/334b/hdl/accelerator_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'part1_accelerator_0_0' (11#1) [/home/steven/Desktop/vivado_part1/part1/part1.srcs/sources_1/bd/part1/ip/part1_accelerator_0_0/synth/part1_accelerator_0_0.vhd:86]
WARNING: [Synth 8-3331] design user_app has unconnected port clks[3]
WARNING: [Synth 8-3331] design user_app has unconnected port clks[2]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.852 ; gain = 127.508 ; free physical = 4801 ; free virtual = 9753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.852 ; gain = 127.508 ; free physical = 4801 ; free virtual = 9752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.852 ; gain = 127.508 ; free physical = 4801 ; free virtual = 9752
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1676.859 ; gain = 2.000 ; free physical = 4537 ; free virtual = 9488
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1676.859 ; gain = 463.516 ; free physical = 4607 ; free virtual = 9558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1676.859 ; gain = 463.516 ; free physical = 4607 ; free virtual = 9558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1676.859 ; gain = 463.516 ; free physical = 4609 ; free virtual = 9560
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_iterations" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'source'
INFO: [Synth 8-5544] ROM "iteration" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                              000 |                              000
            s_check_done |                              001 |                              001
                  s_done |                              010 |                              100
                   s_set |                              011 |                              010
                 s_clear |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'source'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1676.859 ; gain = 463.516 ; free physical = 4597 ; free virtual = 9549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_map 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module source 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module dest 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module accelerator_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port fclk2
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port fclk3
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design part1_accelerator_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module part1_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module part1_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module part1_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module part1_accelerator_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1676.859 ; gain = 463.516 ; free physical = 4584 ; free virtual = 9538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.859 ; gain = 463.516 ; free physical = 4458 ; free virtual = 9411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.859 ; gain = 463.516 ; free physical = 4458 ; free virtual = 9411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |     2|
|3     |LUT2   |    36|
|4     |LUT3   |     4|
|5     |LUT4   |    12|
|6     |LUT5   |    12|
|7     |LUT6   |    46|
|8     |FDCE   |   179|
|9     |FDRE   |    58|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   368|
|2     |  U0                              |accelerator_v1_0         |   368|
|3     |    accelerator_v1_0_S00_AXI_inst |accelerator_v1_0_S00_AXI |   368|
|4     |      U_WRAPPER                   |wrapper                  |   307|
|5     |        U_USER_APP                |user_app                 |   307|
|6     |          U_DELAY                 |delay                    |    10|
|7     |          U_DEST                  |dest                     |    73|
|8     |          U_DFS                   |dualflopsync             |     4|
|9     |            U_REG_D               |\reg                     |     2|
|10    |            U_REG_MS              |reg_0                    |     1|
|11    |            U_REG_S               |reg_1                    |     1|
|12    |          U_MMAP                  |memory_map               |    83|
|13    |          U_SOURCE                |source                   |   137|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.867 ; gain = 464.523 ; free physical = 4456 ; free virtual = 9409
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1677.867 ; gain = 128.516 ; free physical = 4514 ; free virtual = 9467
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1677.875 ; gain = 464.523 ; free physical = 4514 ; free virtual = 9467
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1677.875 ; gain = 476.102 ; free physical = 4507 ; free virtual = 9461
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/steven/Desktop/vivado_part1/part1/part1.runs/part1_accelerator_0_0_synth_1/part1_accelerator_0_0.dcp' has been generated.
