/*
 * Copyright (C) 2016 Marvell Technology Group Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPLv2 or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/*
 * Device Tree file for Marvell Armada 8040 Development board platform
 */

#include "armada-8040.dtsi"

/ {
	model = "Marvell Armada 8040 DB board";
	compatible = "marvell,armada8040-db", "marvell,armada8040",
		     "marvell,armada-ap806-quad", "marvell,armada-ap806";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	aliases {
		i2c0 = &cpm_i2c0;
		spi0 = &cps_spi1;
	};

	memory@00000000 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x80000000>;
	};
};

/* Accessible over the mini-USB CON9 connector on the main board */
&uart0 {
	status = "okay";
};

&ap_pinctl {
	/* MPP Bus:
	 * SDIO  [0-10]
	 * UART0 [11,19]
	 */
		  /* 0 1 2 3 4 5 6 7 8 9 */
	pin-func = < 1 1 1 1 1 1 1 1 1 1
		     1 3 0 0 0 0 0 0 0 3 >;
};

&cpm_pinctl {
	/* MPP Bus:
	 * [0-31] = 0xff: Keep default CP0_shared_pins:
	 * [11] CLKOUT_MPP_11 (out)
	 * [23] LINK_RD_IN_CP2CP (in)
	 * [25] CLKOUT_MPP_25 (out)
	 * [29] AVS_FB_IN_CP2CP (in)
	 * [32,34] SMI
	 * [31]    GPIO: push button/Wake
	 * [35-36] GPIO
	 * [37-38] I2C
	 * [40-41] SATA[0/1]_PRESENT_ACTIVEn
	 * [42-43] XSMI
	 * [44-55] RGMII1
	 * [56-62] SD
	 */
		/*   0    1    2    3    4    5    6    7    8    9 */
	pin-func = < 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff
		     0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff
		     0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff
		     0xff 0    7    0    7    0    0    2    2    0
		     0    0    8    8    1    1    1    1    1    1
		     1    1    1    1    1    1    0xe  0xe  0xe  0xe
		     0xe  0xe  0xe >;
};

/* CON5 on CP0 expansion */
&cpm_pcie2 {
	status = "okay";
};

&cpm_i2c0 {
	pinctrl-names = "default";
	pinctrl-0 = <&cpm_i2c0_pins>;
	status = "okay";
	clock-frequency = <100000>;
};

/* CON4 on CP0 expansion */
&cpm_sata0 {
	status = "okay";
};

/* CON9 on CP0 expansion */
&cpm_usb3_0 {
	status = "okay";
};

/* CON10 on CP0 expansion */
&cpm_usb3_1 {
	status = "okay";
};

&cps_pinctl {
	/* MPP Bus:
	 * [0-11]  RGMII0
	 * [13-16] SPI1
	 * [27,31] GE_MDIO/MDC
	 * [32-62] = 0xff: Keep default CP1_shared_pins:
	 */
		/*   0    1    2    3    4    5    6    7    8    9 */
	pin-func = < 0x3  0x3  0x3  0x3  0x3  0x3  0x3  0x3  0x3  0x3
		     0x3  0x3  0xff 0x3  0x3  0x3  0x3  0xff 0xff 0xff
		     0xff 0xff 0xff 0xff 0xff 0xff 0xff 0x8  0xff 0xff
		     0xff 0x8  0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff
		     0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff
		     0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff
		     0xff 0xff 0xff >;
};

/* CON5 on CP1 expansion */
&cps_pcie2 {
	status = "okay";
};

&cps_spi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&cps_spi1_pins>;
	status = "okay";

	spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "U-Boot";
				reg = <0 0x200000>;
			};
			partition@400000 {
				label = "Filesystem";
				reg = <0x200000 0xce0000>;
			};
		};
	};
};

/* CON4 on CP1 expansion */
&cps_sata0 {
	status = "okay";
};

/* CON9 on CP1 expansion */
&cps_usb3_0 {
	status = "okay";
};

/* CON10 on CP1 expansion */
&cps_usb3_1 {
	status = "okay";
};

&cpm_comphy {
	/*
	 * Serdes Configuration:
	 * Lane 0: SGMII2
	 * Lane 1: USB3_HOST0
	 * Lane 2: KR (10G)
	 * Lane 3: SATA1
	 * Lane 4: USB3_HOST1
	 * Lane 5: PEX2x1
	 */
	phy0 {
		phy-type = <PHY_TYPE_SGMII2>;
		phy-speed = <PHY_SPEED_3_125G>;
	};

	phy1 {
		phy-type = <PHY_TYPE_USB3_HOST0>;
	};

	phy2 {
		phy-type = <PHY_TYPE_KR>;
	};

	phy3 {
		phy-type = <PHY_TYPE_SATA1>;
	};

	phy4 {
		phy-type = <PHY_TYPE_USB3_HOST1>;
	};

	phy5 {
		phy-type = <PHY_TYPE_PEX2>;
	};
};

&cps_comphy {
	/*
	 * Serdes Configuration:
	 * Lane 0: SGMII2
	 * Lane 1: USB3_HOST0
	 * Lane 2: KR (10G)
	 * Lane 3: SATA1
	 * Lane 4: Unconnected
	 * Lane 5: PEX2x1
	 */
	phy0 {
		phy-type = <PHY_TYPE_SGMII2>;
		phy-speed = <PHY_SPEED_3_125G>;
	};

	phy1 {
		phy-type = <PHY_TYPE_USB3_HOST0>;
	};

	phy2 {
		phy-type = <PHY_TYPE_KR>;
	};

	phy3 {
		phy-type = <PHY_TYPE_SATA1>;
	};

	phy4 {
		phy-type = <PHY_TYPE_UNCONNECTED>;
	};

	phy5 {
		phy-type = <PHY_TYPE_PEX2>;
	};
};

&cpm_utmi0 {
	status = "okay";
};

&cpm_utmi1 {
	status = "okay";
};

&cps_utmi0 {
	status = "okay";
};

&cpm_mdio {
	phy1: ethernet-phy@1 {
		reg = <1>;
	};
};

&cpm_ethernet {
	status = "okay";
};

&cpm_eth2 {
	status = "okay";
	phy = <&phy1>;
	phy-mode = "rgmii-id";
};
