
module SHARE_SUPERALU ( CLK, RST_N, X_IN, Y_IN, ALU_START, ALU_TYPE, MODE_TYPE, 
        OFFSET, FOUT, POUT, ALU_IS_DONE );
  input [12:0] X_IN;
  input [12:0] Y_IN;
  input [2:0] ALU_TYPE;
  input [1:0] MODE_TYPE;
  input [9:0] OFFSET;
  output [12:0] FOUT;
  output [12:0] POUT;
  input CLK, RST_N, ALU_START;
  output ALU_IS_DONE;
  wire   POST_WORK, PRE_WORK, \INDEX[2] , \RSHT_BITS[3] , SIGN_Y, C152_DATA4_0,
         C152_DATA4_1, C152_DATA4_2, C152_DATA4_3, C152_DATA4_4, C152_DATA4_5,
         C152_DATA4_6, C152_DATA4_7, C152_DATA4_8, C152_DATA4_9, C152_DATA4_10,
         C152_DATA4_11, C152_DATA4_12, N73, N74, N90, N91, N92, N121, N122,
         N123, N124, N128, N129, N657, N658, N659, N660, N661, N662, N663,
         N664, N665, N666, N667, N668, N669, N670, N671, N672, N673, N674,
         N675, N676, N677, N678, N679, N680, N681, N682, N683, N684, N685,
         N686, N687, N688, N689, N690, N691, N692, N693, N694, N695, N696,
         N697, N698, N699, N700, N701, N702, N703, N704, N705, N706, N707,
         N708, N709, N710, N711, N712, N713, N714, N715, N716, N717, N718,
         N719, N720, N721, N722, N723, N724, N725, N726, C2_Z_12, C2_Z_11,
         C2_Z_10, C2_Z_9, C2_Z_8, C2_Z_7, C2_Z_6, C2_Z_5, C2_Z_4, C2_Z_3,
         C2_Z_2, C2_Z_1, C2_Z_0, INTADD_0_CI, \INTADD_0_SUM[6] ,
         \INTADD_0_SUM[5] , \INTADD_0_SUM[4] , \INTADD_0_SUM[3] ,
         \INTADD_0_SUM[2] , \INTADD_0_SUM[1] , \INTADD_0_SUM[0] , INTADD_0_N7,
         INTADD_0_N6, INTADD_0_N5, INTADD_0_N4, INTADD_0_N3, INTADD_0_N2,
         INTADD_0_N1, ADD_X_132_1_N13, ADD_X_132_1_N12, ADD_X_132_1_N11,
         ADD_X_132_1_N10, ADD_X_132_1_N9, ADD_X_132_1_N8, ADD_X_132_1_N7,
         ADD_X_132_1_N6, ADD_X_132_1_N5, ADD_X_132_1_N4, ADD_X_132_1_N3,
         ADD_X_132_1_N2, DP_OP_333_126_1842_N57, DP_OP_333_126_1842_N43,
         DP_OP_333_126_1842_N29, DP_OP_333_126_1842_N28,
         DP_OP_333_126_1842_N27, DP_OP_333_126_1842_N26,
         DP_OP_333_126_1842_N25, DP_OP_333_126_1842_N24,
         DP_OP_333_126_1842_N23, DP_OP_333_126_1842_N22,
         DP_OP_333_126_1842_N21, DP_OP_333_126_1842_N20,
         DP_OP_333_126_1842_N19, DP_OP_333_126_1842_N18,
         DP_OP_333_126_1842_N17, DP_OP_333_126_1842_N12,
         DP_OP_333_126_1842_N11, DP_OP_333_126_1842_N10, DP_OP_333_126_1842_N9,
         DP_OP_333_126_1842_N8, DP_OP_333_126_1842_N7, DP_OP_333_126_1842_N6,
         DP_OP_333_126_1842_N5, DP_OP_333_126_1842_N4, DP_OP_333_126_1842_N3,
         DP_OP_333_126_1842_N2, DP_OP_333_126_1842_N1, N1, N2, N3, N4, N5, N6,
         N7, N8, N9, N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20,
         N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31, N32, N33, N34,
         N35, N36, N37, N38, N39, N40, N41, N42, N43, N44, N45, N46, N47, N48,
         N49, N50, N51, N52, N53, N54, N55, N56, N57, N58, N59, N60, N61, N62,
         N63, N64, N65, N66, N67, N68, N69, N70, N71, N72, N75, N76, N77, N78,
         N79, N80, N81, N82, N83, N84, N85, N86, N87, N88, N89, N93, N94, N95,
         N96, N97, N115, N116, N117, N118, N119, N120, N125, N126, N127, N130,
         N131, N132, N133, N134, N135, N136, N137, N138, N139, N140, N141,
         N142, N143, N144, N145, N146, N147, N148, N149, N150, N151, N152,
         N153, N154, N155, N156, N157, N158, N159, N160, N161, N162, N163,
         N164, N165, N166, N168, N169, N170, N171, N172, N173, N174, N175,
         N176, N177, N178, N179, N180, N181, N182, N183, N184, N185, N186,
         N187, N188, N189, N190, N191, N192, N193, N194, N195, N196, N197,
         N198, N199, N200, N201, N202, N203, N204, N205, N206, N207, N208,
         N209, N210, N211, N212, N213, N214, N215, N216, N217, N218, N219,
         N220, N221, N222, N223, N224, N225, N226, N227, N228, N229, N230,
         N231, N232, N233, N234, N235, N236, N237, N238, N239, N240, N241,
         N242, N243, N244, N245, N246, N247, N248, N249, N250, N251, N252,
         N253, N254, N255, N256, N257, N258, N259, N260, N261, N262, N263,
         N264, N265, N266, N267, N268, N269, N270, N271, N272, N273, N274,
         N275, N276, N277, N278, N279, N280, N281, N282, N283, N284, N285,
         N286, N287, N288, N289, N290, N291, N292, N293, N294, N295, N296,
         N297, N298, N299, N300, N301, N302, N303, N304, N305, N306, N307,
         N308, N309, N310, N311, N312, N313, N314, N315, N316, N317, N318,
         N319, N320, N321, N322, N323, N324, N325, N326, N327, N328, N329,
         N330, N331, N332, N333, N334, N335, N336, N337, N338, N339, N340,
         N341, N342, N343, N344, N345, N346, N347, N348, N349, N350, N351,
         N352, N353, N354, N355, N356, N357, N358, N359, N360, N361, N362,
         N363, N364, N365, N366, N367, N368, N369, N370, N371, N372, N373,
         N374, N375, N376, N377, N378, N379, N380, N381, N382, N383, N384,
         N385, N386, N387, N388, N389, N390, N391, N392, N393, N394, N395,
         N396, N397, N398, N399, N400, N401, N402, N403, N404, N405, N406,
         N407, N408, N409, N410, N411, N412, N413, N414, N415, N416, N417,
         N418, N419, N420, N421, N422, N423, N424, N425, N426, N427, N428,
         N429, N430, N431, N432, N433, N434, N435, N436, N437, N438, N439,
         N440, N441, N442, N443, N444, N445, N446, N447, N448, N449, N450,
         N451, N452, N453, N454, N455, N456, N457, N458, N459, N460, N461,
         N462, N463, N464, N465, N466, N467, N468, N469, N470, N471, N472,
         N473, N474, N475, N476, N477, N478, N479, N480, N481, N482, N483,
         N484, N485, N486, N487, N488, N489, N490, N491, N492, N493, N494,
         N495, N496, N497, N498, N499, N500, N501, N502, N503, N504, N505,
         N506, N507, N508, N509, N510, N511, N512, N513, N514, N515, N516,
         N517, N518, N519, N520, N521, N522, N523, N524, N525, N526, N527,
         N528, N529, N530, N531, N532, N533, N534, N535, N536, N537, N538,
         N539, N540, N541, N542, N543, N544, N545, N546, N547, N548, N549,
         N550, N551, N552, N553, N554, N555, N556, N557, N558, N559, N560,
         N561, N562, N563, N564, N565, N566, N567, N568, N569, N570, N571,
         N572, N573, N574, N575, N576, N577, N578, N579, N580, N581, N582,
         N583, N584, N585, N586, N587, N588, N589, N590, N591, N592, N593,
         N594, N595, N596, N597, N598, N599, N600, N601, N602, N603, N604,
         N605, N606, N607, N608, N609, N610, N611, N612, N613, N614, N615,
         N616, N617, N618, N619, N620, N621, N622, N623, N624, N625, N626,
         N627, N628, N629, N630, N631, N632, N633, N634, N635, N636, N637,
         N638, N639, N640, N641, N642, N643, N644, N645, N646, N647, N648,
         N649, N650, N651, N652, N653, N654, N655, N656, N727, N728, N729,
         N730, N731, N732, N733, N734, N735, N736, N737, N738, N739, N740,
         N741, N742, N743, N744, N745, N746, N747, N748, N749, N750, N751,
         N752, N753, N754, N755, N756, N757, N758, N759, N760, N761, N762,
         N763, N764, N765, N766, N767, N768, N769, N770, N771, N772, N773,
         N774, N775, N776, N777, N778, N779, N780, N781, N782, N783, N784,
         N785, N786, N787, N788, N789, N790, N791, N792, N793, N794, N795,
         N796, N797, N798, N799, N800, N801, N802, N803, N804, N805, N806,
         N807, N808, N809, N810, N811, N812, N813, N814, N815, N816, N817,
         N818, N819, N820, N821, N822, N823, N824, N825, N826, N827, N828,
         N829, N830, N831, N832, N833, N834, N835, N836, N837, N838, N839,
         N840, N841, N842, N843, N844, N845, N846, N847, N848, N849, N850,
         N851, N852, N853, N854, N855, N856, N857, N858, N859, N860, N861,
         N862, N863, N864, N865, N866, N867, N868, N869, N870, N871, N872,
         N873, N874, N875, N876, N877, N878, N879, N880, N881, N882, N883,
         N884, N885, N886, N887, N888, N889, N890, N891, N892, N893, N894,
         N895, N896, N897, N898, N899, N900, N901, N902, N903, N904, N905,
         N906, N907, N908, N909, N910, N911, N912, N913, N914, N915, N916,
         N917, N918, N919, N920, N921, N922, N923, N924, N925, N926, N927,
         N928, N929, N930, N931, N932, N933, N934, N935, N936, N937, N938,
         N939, N940, N941, N942, N943, N944, N945, N946, N947, N948, N949,
         N950, N951, N952, N953, N954, N955, N956, N957, N958, N959, N960,
         N961, N962, N963, N964, N965, N966, N967, N968, N969, N970, N971,
         N972, N973, N974, N975, N976, N977, N978, N979, N980, N981, N982,
         N983, N984, N985, N986, N987, N988, N989, N990, N991, N992, N993,
         N994, N995, N996, N997, N998, N999, N1000, N1001, N1002, N1003, N1004,
         N1005, N1006, N1007, N1008, N1009, N1010, N1011, N1012, N1013, N1014,
         N1015, N1016, N1017, N1018, N1019, N1020, N1021, N1022, N1023, N1024;
  wire   [12:9] XTEMP;
  wire   [12:0] DIVISION_HEAD;
  wire   [8:0] DIVISION_REMA;
  wire   [12:0] OPER_A;
  wire   [12:0] OPER_B;
  wire   [12:0] SUM_AB;
  wire   [12:0] ZTEMP;
  wire   [3:2] STEP;

  CMPR32X2TF \intadd_0/U7  ( .A(N171), .B(DIVISION_HEAD[6]), .C(INTADD_0_N7), 
        .CO(INTADD_0_N6), .S(\INTADD_0_SUM[1] ) );
  CMPR32X2TF \intadd_0/U6  ( .A(N44), .B(DIVISION_HEAD[7]), .C(INTADD_0_N6), 
        .CO(INTADD_0_N5), .S(\INTADD_0_SUM[2] ) );
  CMPR32X2TF \intadd_0/U5  ( .A(N173), .B(DIVISION_HEAD[8]), .C(INTADD_0_N5), 
        .CO(INTADD_0_N4), .S(\INTADD_0_SUM[3] ) );
  CMPR32X2TF \intadd_0/U4  ( .A(N174), .B(DIVISION_HEAD[9]), .C(INTADD_0_N4), 
        .CO(INTADD_0_N3), .S(\INTADD_0_SUM[4] ) );
  CMPR32X2TF \intadd_0/U2  ( .A(N175), .B(DIVISION_HEAD[11]), .C(INTADD_0_N2), 
        .CO(INTADD_0_N1), .S(\INTADD_0_SUM[6] ) );
  DFFRX2TF \xtemp_reg[0]  ( .D(N719), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[4]), .QN(N137) );
  DFFRX2TF \wtemp_reg[7]  ( .D(N675), .CK(CLK), .RN(RST_N), .Q(OPER_B[7]) );
  DFFRX2TF \rsht_bits_reg[3]  ( .D(N704), .CK(CLK), .RN(RST_N), .Q(
        \RSHT_BITS[3] ), .QN(N166) );
  DFFRX2TF \wtemp_reg[9]  ( .D(N673), .CK(CLK), .RN(RST_N), .Q(OPER_B[9]), 
        .QN(N165) );
  DFFRX2TF \wtemp_reg[12]  ( .D(N724), .CK(CLK), .RN(RST_N), .Q(OPER_B[12]), 
        .QN(N164) );
  DFFRX2TF \index_reg[3]  ( .D(N725), .CK(CLK), .RN(RST_N), .Q(N163), .QN(N124) );
  DFFRX2TF \wtemp_reg[11]  ( .D(N671), .CK(CLK), .RN(RST_N), .Q(OPER_B[11]), 
        .QN(N162) );
  DFFRX2TF \wtemp_reg[0]  ( .D(N682), .CK(CLK), .RN(RST_N), .Q(OPER_B[0]), 
        .QN(N161) );
  DFFRX2TF \wtemp_reg[3]  ( .D(N679), .CK(CLK), .RN(RST_N), .Q(OPER_B[3]), 
        .QN(N160) );
  DFFRX2TF \wtemp_reg[1]  ( .D(N681), .CK(CLK), .RN(RST_N), .Q(OPER_B[1]), 
        .QN(N159) );
  DFFRX2TF \ytemp_reg[0]  ( .D(N705), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[0]), .QN(N158) );
  DFFRX2TF \index_reg[1]  ( .D(N699), .CK(CLK), .RN(RST_N), .Q(N157), .QN(N128) );
  DFFRX2TF \rsht_bits_reg[0]  ( .D(N703), .CK(CLK), .RN(RST_N), .Q(N156), .QN(
        N92) );
  DFFRX2TF \ytemp_reg[1]  ( .D(N693), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[1]), .QN(N155) );
  DFFRX2TF sign_y_reg ( .D(N694), .CK(CLK), .RN(RST_N), .Q(SIGN_Y), .QN(N154)
         );
  DFFSX2TF pre_work_reg ( .D(N695), .CK(CLK), .SN(RST_N), .Q(PRE_WORK), .QN(
        N153) );
  DFFRX2TF \wtemp_reg[4]  ( .D(N678), .CK(CLK), .RN(RST_N), .Q(OPER_B[4]), 
        .QN(N152) );
  DFFRX2TF \wtemp_reg[2]  ( .D(N680), .CK(CLK), .RN(RST_N), .Q(OPER_B[2]), 
        .QN(N151) );
  DFFRX2TF \ytemp_reg[6]  ( .D(N688), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[6]), .QN(N150) );
  DFFRX2TF \ytemp_reg[4]  ( .D(N690), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[4]), .QN(N149) );
  DFFRX2TF \ytemp_reg[10]  ( .D(N684), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[1]), .QN(N148) );
  DFFRX2TF \ytemp_reg[2]  ( .D(N692), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[2]), .QN(N147) );
  DFFRX2TF \ytemp_reg[7]  ( .D(N687), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[7]), .QN(N145) );
  DFFRX2TF \step_reg[3]  ( .D(N721), .CK(CLK), .RN(RST_N), .Q(STEP[3]), .QN(
        N144) );
  DFFRX2TF \step_reg[1]  ( .D(N700), .CK(CLK), .RN(RST_N), .Q(N143), .QN(N121)
         );
  DFFRX2TF \ytemp_reg[5]  ( .D(N689), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[5]), .QN(N142) );
  DFFRX2TF \ytemp_reg[8]  ( .D(N686), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[8]), .QN(N141) );
  DFFRX2TF \ytemp_reg[3]  ( .D(N691), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_REMA[3]), .QN(N140) );
  DFFRX2TF SEL_SRC_reg ( .D(N720), .CK(CLK), .RN(RST_N), .Q(POST_WORK), .QN(
        N138) );
  DFFRX2TF \wtemp_reg[10]  ( .D(N672), .CK(CLK), .RN(RST_N), .Q(OPER_B[10]), 
        .QN(N136) );
  DFFRX2TF \wtemp_reg[8]  ( .D(N674), .CK(CLK), .RN(RST_N), .Q(OPER_B[8]), 
        .QN(N135) );
  DFFRX2TF \rsht_bits_reg[1]  ( .D(N702), .CK(CLK), .RN(RST_N), .Q(N134), .QN(
        N91) );
  DFFRX2TF \index_reg[0]  ( .D(N726), .CK(CLK), .RN(RST_N), .Q(N133), .QN(N129) );
  DFFRX2TF \step_reg[2]  ( .D(N696), .CK(CLK), .RN(RST_N), .Q(STEP[2]), .QN(
        N132) );
  DFFRX2TF \xtemp_reg[1]  ( .D(N718), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[5]), .QN(N130) );
  DFFRX2TF \step_reg[0]  ( .D(N697), .CK(CLK), .RN(RST_N), .Q(N127), .QN(N122)
         );
  DFFRX2TF \xtemp_reg[10]  ( .D(N709), .CK(CLK), .RN(RST_N), .Q(XTEMP[10]), 
        .QN(N126) );
  DFFRX2TF \xtemp_reg[8]  ( .D(N711), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[12]), .QN(N120) );
  DFFRX2TF \xtemp_reg[6]  ( .D(N713), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[10]), .QN(N119) );
  DFFRX2TF \xtemp_reg[5]  ( .D(N714), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[9]), .QN(N118) );
  DFFRX2TF \xtemp_reg[4]  ( .D(N715), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[8]), .QN(N117) );
  DFFRX2TF \xtemp_reg[7]  ( .D(N712), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[11]), .QN(N116) );
  DFFRX2TF \xtemp_reg[2]  ( .D(N717), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[6]), .QN(N115) );
  DFFRX2TF \rsht_bits_reg[2]  ( .D(N701), .CK(CLK), .RN(RST_N), .QN(N90) );
  DFFRX2TF \index_reg[2]  ( .D(N698), .CK(CLK), .RN(RST_N), .Q(\INDEX[2] ) );
  DFFRX2TF \ztemp_reg[12]  ( .D(N657), .CK(CLK), .RN(RST_N), .Q(ZTEMP[12]) );
  DFFRX2TF \ztemp_reg[11]  ( .D(N658), .CK(CLK), .RN(RST_N), .Q(ZTEMP[11]) );
  DFFRX2TF \ztemp_reg[10]  ( .D(N659), .CK(CLK), .RN(RST_N), .Q(ZTEMP[10]) );
  DFFRX2TF \ztemp_reg[9]  ( .D(N660), .CK(CLK), .RN(RST_N), .Q(ZTEMP[9]) );
  DFFRX1TF \ytemp_reg[11]  ( .D(N683), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[2]), .QN(N125) );
  DFFRX2TF \ytemp_reg[12]  ( .D(N706), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[3]), .QN(N33) );
  DFFRX2TF \xtemp_reg[12]  ( .D(N723), .CK(CLK), .RN(RST_N), .Q(XTEMP[12]), 
        .QN(N36) );
  DFFRX2TF \ztemp_reg[8]  ( .D(N661), .CK(CLK), .RN(RST_N), .Q(ZTEMP[8]) );
  DFFRX2TF \ztemp_reg[7]  ( .D(N662), .CK(CLK), .RN(RST_N), .Q(ZTEMP[7]) );
  DFFRX2TF \ztemp_reg[6]  ( .D(N663), .CK(CLK), .RN(RST_N), .Q(ZTEMP[6]) );
  DFFRX2TF \ztemp_reg[5]  ( .D(N664), .CK(CLK), .RN(RST_N), .Q(ZTEMP[5]) );
  DFFRX2TF \ztemp_reg[4]  ( .D(N665), .CK(CLK), .RN(RST_N), .Q(ZTEMP[4]) );
  DFFRX2TF \xtemp_reg[9]  ( .D(N710), .CK(CLK), .RN(RST_N), .Q(XTEMP[9]), .QN(
        N32) );
  DFFRX2TF \wtemp_reg[5]  ( .D(N677), .CK(CLK), .RN(RST_N), .Q(OPER_B[5]) );
  DFFRX2TF \wtemp_reg[6]  ( .D(N676), .CK(CLK), .RN(RST_N), .Q(OPER_B[6]) );
  DFFRX2TF \xtemp_reg[11]  ( .D(N708), .CK(CLK), .RN(RST_N), .Q(XTEMP[11]), 
        .QN(N35) );
  DFFRX2TF \ztemp_reg[3]  ( .D(N666), .CK(CLK), .RN(RST_N), .Q(ZTEMP[3]) );
  DFFRX2TF \ztemp_reg[2]  ( .D(N667), .CK(CLK), .RN(RST_N), .Q(ZTEMP[2]) );
  DFFRX2TF \ztemp_reg[1]  ( .D(N668), .CK(CLK), .RN(RST_N), .Q(ZTEMP[1]) );
  DFFRX2TF \ztemp_reg[0]  ( .D(N669), .CK(CLK), .RN(RST_N), .Q(ZTEMP[0]) );
  DFFRX2TF \xtemp_reg[3]  ( .D(N716), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[7]), .QN(N34) );
  DFFRX2TF XOR_SRC_reg ( .D(N707), .CK(CLK), .RN(RST_N), .Q(N131), .QN(N73) );
  DFFRX2TF SEL_Z_reg ( .D(N670), .CK(CLK), .RN(RST_N), .Q(N139), .QN(N123) );
  ADDHX1TF \add_x_132_1/U14  ( .A(OPER_B[0]), .B(OPER_A[0]), .CO(
        ADD_X_132_1_N13), .S(SUM_AB[0]) );
  CMPR32X2TF \add_x_132_1/U4  ( .A(OPER_A[10]), .B(OPER_B[10]), .C(
        ADD_X_132_1_N4), .CO(ADD_X_132_1_N3), .S(SUM_AB[10]) );
  CMPR32X2TF \add_x_132_1/U6  ( .A(OPER_A[8]), .B(OPER_B[8]), .C(
        ADD_X_132_1_N6), .CO(ADD_X_132_1_N5), .S(SUM_AB[8]) );
  CMPR32X2TF \add_x_132_1/U8  ( .A(OPER_A[6]), .B(OPER_B[6]), .C(
        ADD_X_132_1_N8), .CO(ADD_X_132_1_N7), .S(SUM_AB[6]) );
  CMPR32X2TF \add_x_132_1/U10  ( .A(OPER_A[4]), .B(OPER_B[4]), .C(
        ADD_X_132_1_N10), .CO(ADD_X_132_1_N9), .S(SUM_AB[4]) );
  CMPR32X2TF \add_x_132_1/U13  ( .A(OPER_A[1]), .B(OPER_B[1]), .C(
        ADD_X_132_1_N13), .CO(ADD_X_132_1_N12), .S(SUM_AB[1]) );
  CMPR32X2TF \add_x_132_1/U5  ( .A(OPER_A[9]), .B(OPER_B[9]), .C(
        ADD_X_132_1_N5), .CO(ADD_X_132_1_N4), .S(SUM_AB[9]) );
  CMPR32X2TF \add_x_132_1/U12  ( .A(OPER_A[2]), .B(OPER_B[2]), .C(
        ADD_X_132_1_N12), .CO(ADD_X_132_1_N11), .S(SUM_AB[2]) );
  CMPR32X2TF \add_x_132_1/U11  ( .A(OPER_A[3]), .B(OPER_B[3]), .C(
        ADD_X_132_1_N11), .CO(ADD_X_132_1_N10), .S(SUM_AB[3]) );
  CMPR32X2TF \add_x_132_1/U9  ( .A(OPER_A[5]), .B(OPER_B[5]), .C(
        ADD_X_132_1_N9), .CO(ADD_X_132_1_N8), .S(SUM_AB[5]) );
  CMPR32X2TF \add_x_132_1/U7  ( .A(OPER_A[7]), .B(OPER_B[7]), .C(
        ADD_X_132_1_N7), .CO(ADD_X_132_1_N6), .S(SUM_AB[7]) );
  CMPR32X2TF \add_x_132_1/U3  ( .A(OPER_A[11]), .B(OPER_B[11]), .C(
        ADD_X_132_1_N3), .CO(ADD_X_132_1_N2), .S(SUM_AB[11]) );
  ADDHXLTF \DP_OP_333_126_1842/U11  ( .A(DP_OP_333_126_1842_N27), .B(
        DP_OP_333_126_1842_N11), .CO(DP_OP_333_126_1842_N10), .S(C152_DATA4_2)
         );
  ADDHXLTF \DP_OP_333_126_1842/U12  ( .A(DP_OP_333_126_1842_N28), .B(
        DP_OP_333_126_1842_N12), .CO(DP_OP_333_126_1842_N11), .S(C152_DATA4_1)
         );
  ADDHX1TF \DP_OP_333_126_1842/U6  ( .A(DP_OP_333_126_1842_N22), .B(
        DP_OP_333_126_1842_N6), .CO(DP_OP_333_126_1842_N5), .S(C152_DATA4_7)
         );
  ADDHX1TF \DP_OP_333_126_1842/U2  ( .A(DP_OP_333_126_1842_N18), .B(
        DP_OP_333_126_1842_N2), .CO(DP_OP_333_126_1842_N1), .S(C152_DATA4_11)
         );
  ADDHX1TF \DP_OP_333_126_1842/U4  ( .A(DP_OP_333_126_1842_N20), .B(
        DP_OP_333_126_1842_N4), .CO(DP_OP_333_126_1842_N3), .S(C152_DATA4_9)
         );
  ADDHX1TF \DP_OP_333_126_1842/U3  ( .A(DP_OP_333_126_1842_N19), .B(
        DP_OP_333_126_1842_N3), .CO(DP_OP_333_126_1842_N2), .S(C152_DATA4_10)
         );
  ADDHX1TF \DP_OP_333_126_1842/U5  ( .A(DP_OP_333_126_1842_N21), .B(
        DP_OP_333_126_1842_N5), .CO(DP_OP_333_126_1842_N4), .S(C152_DATA4_8)
         );
  XOR2X1TF \DP_OP_333_126_1842/U27  ( .A(DP_OP_333_126_1842_N43), .B(C2_Z_1), 
        .Y(DP_OP_333_126_1842_N28) );
  XOR2X1TF \DP_OP_333_126_1842/U26  ( .A(DP_OP_333_126_1842_N43), .B(C2_Z_2), 
        .Y(DP_OP_333_126_1842_N27) );
  XOR2X1TF \DP_OP_333_126_1842/U25  ( .A(N85), .B(C2_Z_3), .Y(
        DP_OP_333_126_1842_N26) );
  XOR2X1TF \DP_OP_333_126_1842/U24  ( .A(N85), .B(C2_Z_4), .Y(
        DP_OP_333_126_1842_N25) );
  XOR2X1TF \DP_OP_333_126_1842/U23  ( .A(N85), .B(C2_Z_5), .Y(
        DP_OP_333_126_1842_N24) );
  XOR2X1TF \DP_OP_333_126_1842/U22  ( .A(N85), .B(C2_Z_6), .Y(
        DP_OP_333_126_1842_N23) );
  XOR2X1TF \DP_OP_333_126_1842/U21  ( .A(N85), .B(C2_Z_7), .Y(
        DP_OP_333_126_1842_N22) );
  XOR2X1TF \DP_OP_333_126_1842/U20  ( .A(N85), .B(C2_Z_8), .Y(
        DP_OP_333_126_1842_N21) );
  XOR2X1TF \DP_OP_333_126_1842/U19  ( .A(N85), .B(C2_Z_9), .Y(
        DP_OP_333_126_1842_N20) );
  XOR2X1TF \DP_OP_333_126_1842/U18  ( .A(N85), .B(C2_Z_10), .Y(
        DP_OP_333_126_1842_N19) );
  XOR2X1TF \DP_OP_333_126_1842/U17  ( .A(N85), .B(C2_Z_11), .Y(
        DP_OP_333_126_1842_N18) );
  XOR2X1TF \DP_OP_333_126_1842/U16  ( .A(N85), .B(C2_Z_12), .Y(
        DP_OP_333_126_1842_N17) );
  CMPR32X2TF \DP_OP_333_126_1842/U13  ( .A(DP_OP_333_126_1842_N57), .B(
        DP_OP_333_126_1842_N43), .C(DP_OP_333_126_1842_N29), .CO(
        DP_OP_333_126_1842_N12), .S(C152_DATA4_0) );
  DFFRX2TF \ytemp_reg[9]  ( .D(N685), .CK(CLK), .RN(RST_N), .Q(
        DIVISION_HEAD[0]), .QN(N146) );
  XOR2X1TF \DP_OP_333_126_1842/U1  ( .A(DP_OP_333_126_1842_N1), .B(
        DP_OP_333_126_1842_N17), .Y(C152_DATA4_12) );
  DFFRX2TF sign_x_reg ( .D(N722), .CK(CLK), .RN(RST_N), .Q(N968), .QN(N74) );
  NAND2X1TF U3 ( .A(N351), .B(DP_OP_333_126_1842_N57), .Y(N744) );
  NAND2X1TF U4 ( .A(N646), .B(N744), .Y(N947) );
  INVX2TF U5 ( .A(N203), .Y(N58) );
  NOR2X1TF U6 ( .A(N131), .B(N906), .Y(N895) );
  AOI211X1TF U7 ( .A0(N494), .A1(N1018), .B0(N356), .C0(N355), .Y(N359) );
  AOI211X1TF U8 ( .A0(N46), .A1(N274), .B0(N273), .C0(N272), .Y(N275) );
  INVX2TF U9 ( .A(Y_IN[9]), .Y(N779) );
  CLKBUFX2TF U10 ( .A(Y_IN[11]), .Y(N170) );
  INVX2TF U11 ( .A(X_IN[3]), .Y(N172) );
  NOR2X1TF U12 ( .A(SUM_AB[8]), .B(N463), .Y(N478) );
  OA21XLTF U13 ( .A0(SUM_AB[12]), .A1(N395), .B0(N64), .Y(N505) );
  NOR2X1TF U14 ( .A(PRE_WORK), .B(N333), .Y(N335) );
  NOR3X1TF U15 ( .A(SUM_AB[0]), .B(SUM_AB[2]), .C(SUM_AB[1]), .Y(N416) );
  NOR2X1TF U16 ( .A(SUM_AB[10]), .B(N487), .Y(N500) );
  NOR2X1TF U17 ( .A(SUM_AB[4]), .B(N424), .Y(N434) );
  NOR2X1TF U18 ( .A(SUM_AB[6]), .B(N444), .Y(N454) );
  INVX2TF U19 ( .A(DP_OP_333_126_1842_N57), .Y(N186) );
  CLKBUFX2TF U20 ( .A(DP_OP_333_126_1842_N43), .Y(N85) );
  NAND2X1TF U21 ( .A(N919), .B(N136), .Y(N933) );
  NOR2X1TF U22 ( .A(N858), .B(OPER_B[6]), .Y(N875) );
  NAND2X1TF U23 ( .A(N565), .B(DP_OP_333_126_1842_N57), .Y(N395) );
  NOR2X1TF U24 ( .A(OPER_A[5]), .B(N853), .Y(N865) );
  INVX2TF U25 ( .A(N1024), .Y(N1011) );
  INVX2TF U26 ( .A(N71), .Y(N72) );
  INVX2TF U27 ( .A(N1017), .Y(N56) );
  NAND2X1TF U28 ( .A(N769), .B(N763), .Y(N396) );
  CLKBUFX2TF U29 ( .A(X_IN[7]), .Y(N175) );
  INVX2TF U30 ( .A(X_IN[8]), .Y(N489) );
  NAND2X1TF U31 ( .A(N949), .B(DP_OP_333_126_1842_N57), .Y(N634) );
  NOR2BX1TF U32 ( .AN(N875), .B(OPER_B[7]), .Y(N883) );
  NOR2X1TF U33 ( .A(OPER_A[7]), .B(N879), .Y(N886) );
  NOR2X1TF U34 ( .A(OPER_B[9]), .B(N899), .Y(N919) );
  NOR2X1TF U35 ( .A(OPER_A[9]), .B(N900), .Y(N913) );
  NAND2X1TF U36 ( .A(MODE_TYPE[0]), .B(N306), .Y(N761) );
  NAND2X1TF U37 ( .A(N565), .B(N384), .Y(N609) );
  CLKBUFX2TF U38 ( .A(N744), .Y(N81) );
  NOR2X1TF U39 ( .A(OPER_B[1]), .B(OPER_B[0]), .Y(N833) );
  NOR2X1TF U40 ( .A(OPER_A[3]), .B(N835), .Y(N841) );
  NOR2X1TF U41 ( .A(OPER_B[3]), .B(N836), .Y(N844) );
  NOR2X2TF U42 ( .A(N1023), .B(N649), .Y(N792) );
  CLKBUFX2TF U43 ( .A(N795), .Y(N95) );
  INVX2TF U44 ( .A(N68), .Y(N772) );
  NAND2X1TF U45 ( .A(N129), .B(N128), .Y(N620) );
  NAND2X1TF U46 ( .A(N963), .B(DP_OP_333_126_1842_N57), .Y(N649) );
  INVX2TF U47 ( .A(N944), .Y(N64) );
  NOR2X2TF U48 ( .A(N760), .B(N777), .Y(N758) );
  NOR2X1TF U49 ( .A(\INDEX[2] ), .B(N620), .Y(N305) );
  NAND2X1TF U50 ( .A(N892), .B(N916), .Y(N941) );
  AOI211X2TF U51 ( .A0(N570), .A1(N944), .B0(N594), .C0(N569), .Y(N596) );
  NAND2X1TF U52 ( .A(N892), .B(N860), .Y(N882) );
  NAND2X1TF U53 ( .A(N132), .B(N144), .Y(N332) );
  NAND2X1TF U54 ( .A(N122), .B(N143), .Y(N604) );
  OAI2BB2XLTF U55 ( .B0(N869), .B1(N920), .A0N(N206), .A1N(OPER_B[6]), .Y(N870) );
  NAND2X1TF U56 ( .A(C152_DATA4_12), .B(N58), .Y(N205) );
  AND2X1TF U57 ( .A(N88), .B(ZTEMP[4]), .Y(POUT[4]) );
  OAI22X1TF U58 ( .A0(N150), .A1(N39), .B0(N119), .B1(N42), .Y(N1) );
  AOI21X1TF U59 ( .A0(DIVISION_REMA[4]), .A1(N208), .B0(N1), .Y(N2) );
  OAI21X1TF U60 ( .A0(N117), .A1(N222), .B0(N2), .Y(FOUT[4]) );
  NOR4XLTF U61 ( .A(N760), .B(N617), .C(N65), .D(N647), .Y(N3) );
  NAND3X1TF U62 ( .A(N633), .B(N361), .C(N3), .Y(N619) );
  CLKINVX1TF U63 ( .A(N833), .Y(N4) );
  AOI211X1TF U64 ( .A0(N828), .A1(N829), .B0(N912), .C0(OPER_A[2]), .Y(N5) );
  AOI31X1TF U65 ( .A0(N918), .A1(N151), .A2(N4), .B0(N5), .Y(N6) );
  OAI31X1TF U66 ( .A0(OPER_A[0]), .A1(OPER_A[1]), .A2(N912), .B0(N832), .Y(N7)
         );
  AOI22X1TF U67 ( .A0(OPER_B[3]), .A1(N916), .B0(OPER_A[2]), .B1(N7), .Y(N8)
         );
  AOI32X1TF U68 ( .A0(N918), .A1(OPER_B[2]), .A2(N833), .B0(N917), .B1(
        OPER_B[2]), .Y(N9) );
  AOI31X1TF U69 ( .A0(N6), .A1(N8), .A2(N9), .B0(N920), .Y(N10) );
  AND4X1TF U70 ( .A(N968), .B(N131), .C(N154), .D(N209), .Y(N11) );
  OAI2BB2XLTF U71 ( .B0(N151), .B1(N925), .A0N(N58), .A1N(C152_DATA4_2), .Y(
        N12) );
  OR4X1TF U72 ( .A(N871), .B(N10), .C(N11), .D(N12), .Y(N680) );
  AND2X1TF U73 ( .A(N89), .B(ZTEMP[5]), .Y(POUT[5]) );
  OAI22X1TF U74 ( .A0(N145), .A1(N40), .B0(N116), .B1(N42), .Y(N13) );
  AOI21X1TF U75 ( .A0(DIVISION_REMA[5]), .A1(N208), .B0(N13), .Y(N14) );
  OAI21X1TF U76 ( .A0(N118), .A1(N82), .B0(N14), .Y(FOUT[5]) );
  OAI32X4TF U77 ( .A0(N765), .A1(N764), .A2(X_IN[0]), .B0(N763), .B1(N765), 
        .Y(N15) );
  CLKINVX1TF U78 ( .A(N171), .Y(N16) );
  AOI32X1TF U79 ( .A0(N767), .A1(N15), .A2(N16), .B0(N766), .B1(N15), .Y(N768)
         );
  AOI31X1TF U80 ( .A0(N836), .A1(N160), .A2(N898), .B0(N871), .Y(N17) );
  OAI32X1TF U81 ( .A0(N160), .A1(N934), .A2(N836), .B0(N932), .B1(N160), .Y(
        N18) );
  AOI211X4TF U82 ( .A0(OPER_A[3]), .A1(N839), .B0(N838), .C0(N18), .Y(N19) );
  OAI211X1TF U83 ( .A0(N152), .A1(N941), .B0(N17), .C0(N19), .Y(N679) );
  AND2X1TF U84 ( .A(N88), .B(ZTEMP[6]), .Y(POUT[6]) );
  OAI22X1TF U85 ( .A0(N141), .A1(N39), .B0(N120), .B1(N41), .Y(N20) );
  AOI21X1TF U86 ( .A0(DIVISION_REMA[6]), .A1(N208), .B0(N20), .Y(N21) );
  OAI21X1TF U87 ( .A0(N119), .A1(N222), .B0(N21), .Y(FOUT[6]) );
  OAI2BB1X1TF U88 ( .A0N(N78), .A1N(N186), .B0(N925), .Y(N203) );
  AOI21X1TF U89 ( .A0(N898), .A1(N875), .B0(N873), .Y(N22) );
  NOR2BX1TF U90 ( .AN(OPER_B[7]), .B(N22), .Y(N877) );
  OAI21X1TF U91 ( .A0(N305), .A1(N628), .B0(N621), .Y(N23) );
  AOI21X1TF U92 ( .A0(N163), .A1(N23), .B0(N383), .Y(N24) );
  NAND4X1TF U93 ( .A(N124), .B(N617), .C(N624), .D(\INDEX[2] ), .Y(N25) );
  NAND4X1TF U94 ( .A(N361), .B(N24), .C(N799), .D(N25), .Y(N725) );
  AND2X1TF U95 ( .A(N89), .B(ZTEMP[2]), .Y(POUT[2]) );
  OAI22X1TF U96 ( .A0(N149), .A1(N39), .B0(N117), .B1(N41), .Y(N26) );
  AOI21X1TF U97 ( .A0(DIVISION_REMA[2]), .A1(N208), .B0(N26), .Y(N27) );
  OAI21X1TF U98 ( .A0(N115), .A1(N222), .B0(N27), .Y(FOUT[2]) );
  OAI31X1TF U99 ( .A0(N934), .A1(OPER_B[5]), .A2(N851), .B0(N893), .Y(N28) );
  AOI21X1TF U100 ( .A0(C152_DATA4_5), .A1(N58), .B0(N28), .Y(N29) );
  AOI22X1TF U101 ( .A0(N853), .A1(N849), .B0(OPER_B[6]), .B1(N850), .Y(N30) );
  AOI22X1TF U102 ( .A0(OPER_A[5]), .A1(N854), .B0(OPER_B[5]), .B1(N855), .Y(
        N31) );
  NAND4X1TF U103 ( .A(N856), .B(N29), .C(N30), .D(N31), .Y(N677) );
  AND2X2TF U104 ( .A(N208), .B(ALU_START), .Y(N974) );
  INVX2TF U105 ( .A(Y_IN[3]), .Y(N184) );
  BUFX4TF U106 ( .A(X_IN[5]), .Y(N174) );
  AO22X4TF U107 ( .A0(N174), .A1(N735), .B0(N173), .B1(N308), .Y(N264) );
  XOR2X2TF U108 ( .A(DP_OP_333_126_1842_N43), .B(C2_Z_0), .Y(
        DP_OP_333_126_1842_N29) );
  NAND2X6TF U109 ( .A(N892), .B(N918), .Y(N934) );
  AOI211X4TF U110 ( .A0(Y_IN[3]), .A1(N443), .B0(N246), .C0(N245), .Y(N249) );
  AOI22X2TF U111 ( .A0(N777), .A1(N141), .B0(N776), .B1(N775), .Y(N686) );
  AOI211X2TF U112 ( .A0(DIVISION_REMA[7]), .A1(N76), .B0(N774), .C0(N773), .Y(
        N776) );
  OAI31X4TF U113 ( .A0(XTEMP[12]), .A1(N357), .A2(N511), .B0(N354), .Y(N355)
         );
  NAND2X4TF U114 ( .A(N892), .B(N859), .Y(N856) );
  NOR2X8TF U115 ( .A(N206), .B(N64), .Y(N892) );
  INVX12TF U116 ( .A(N928), .Y(N931) );
  AOI21X2TF U117 ( .A0(N57), .A1(C152_DATA4_4), .B0(N190), .Y(N188) );
  AOI211X2TF U118 ( .A0(N249), .A1(N174), .B0(N248), .C0(N247), .Y(N250) );
  AOI2BB1X4TF U119 ( .A0N(N174), .A1N(N249), .B0(Y_IN[4]), .Y(N247) );
  OAI32X2TF U120 ( .A0(N281), .A1(N43), .A2(N307), .B0(N171), .B1(N281), .Y(
        N284) );
  BUFX12TF U121 ( .A(N809), .Y(N37) );
  NOR2BX2TF U122 ( .AN(N546), .B(N556), .Y(N809) );
  AOI211X2TF U123 ( .A0(N57), .A1(C152_DATA4_7), .B0(N190), .C0(N189), .Y(N191) );
  OR2X8TF U124 ( .A(N926), .B(N874), .Y(N190) );
  XOR2X4TF U125 ( .A(X_IN[12]), .B(N352), .Y(N357) );
  AOI222X2TF U126 ( .A0(XTEMP[11]), .A1(X_IN[11]), .B0(XTEMP[11]), .B1(N498), 
        .C0(X_IN[11]), .C1(N498), .Y(N352) );
  OAI32X2TF U127 ( .A0(N244), .A1(N171), .A2(N307), .B0(X_IN[1]), .B1(N244), 
        .Y(N246) );
  AOI32X4TF U128 ( .A0(N509), .A1(DIVISION_HEAD[4]), .A2(N747), .B0(N472), 
        .B1(DIVISION_HEAD[4]), .Y(N393) );
  NAND2X8TF U129 ( .A(N455), .B(N461), .Y(N472) );
  AOI21X4TF U130 ( .A0(N168), .A1(N469), .B0(N288), .Y(N291) );
  AOI211X4TF U131 ( .A0(X_IN[6]), .A1(N287), .B0(N286), .C0(N285), .Y(N288) );
  AOI21X4TF U132 ( .A0(N168), .A1(N489), .B0(N271), .Y(N274) );
  AOI211X4TF U133 ( .A0(N175), .A1(N270), .B0(N269), .C0(N268), .Y(N271) );
  INVX6TF U134 ( .A(DP_OP_333_126_1842_N57), .Y(N38) );
  AND2X8TF U135 ( .A(N207), .B(PRE_WORK), .Y(DP_OP_333_126_1842_N57) );
  INVX2TF U136 ( .A(N1016), .Y(N71) );
  CLKINVX2TF U137 ( .A(N933), .Y(N935) );
  OAI21X1TF U138 ( .A0(N779), .A1(N799), .B0(N778), .Y(N783) );
  INVX4TF U139 ( .A(N77), .Y(DP_OP_333_126_1842_N43) );
  INVX1TF U140 ( .A(N538), .Y(N530) );
  INVX4TF U141 ( .A(N172), .Y(N43) );
  INVX4TF U142 ( .A(N461), .Y(N476) );
  OAI21X1TF U143 ( .A0(N978), .A1(N906), .B0(N834), .Y(N871) );
  NOR2X1TF U144 ( .A(N629), .B(N623), .Y(N621) );
  OAI31X1TF U145 ( .A0(N64), .A1(N127), .A2(N631), .B0(N630), .Y(N636) );
  NOR2X1TF U146 ( .A(N372), .B(N947), .Y(N360) );
  INVX2TF U147 ( .A(N944), .Y(N63) );
  INVX2TF U148 ( .A(N238), .Y(N60) );
  INVX2TF U149 ( .A(N236), .Y(N62) );
  NOR2X2TF U150 ( .A(N348), .B(N78), .Y(N384) );
  NAND2X1TF U151 ( .A(N153), .B(N365), .Y(N348) );
  AND2X1TF U152 ( .A(ZTEMP[7]), .B(N88), .Y(POUT[7]) );
  INVX4TF U153 ( .A(N239), .Y(N87) );
  AND3X6TF U154 ( .A(N179), .B(N178), .C(ALU_TYPE[1]), .Y(N208) );
  INVX2TF U155 ( .A(Y_IN[10]), .Y(N547) );
  BUFX4TF U156 ( .A(X_IN[2]), .Y(N171) );
  INVX4TF U157 ( .A(Y_IN[2]), .Y(N735) );
  INVX2TF U158 ( .A(N505), .Y(N80) );
  AOI211X1TF U159 ( .A0(N58), .A1(C152_DATA4_0), .B0(N196), .C0(N874), .Y(N197) );
  INVX2TF U160 ( .A(SUM_AB[12]), .Y(N1023) );
  AOI211X1TF U161 ( .A0(N58), .A1(C152_DATA4_1), .B0(N823), .C0(N874), .Y(N198) );
  INVX2TF U162 ( .A(N1017), .Y(N55) );
  NAND2X1TF U163 ( .A(N478), .B(N477), .Y(N487) );
  OR2X2TF U164 ( .A(N1016), .B(N77), .Y(N1017) );
  INVX2TF U165 ( .A(N1016), .Y(N972) );
  INVX2TF U166 ( .A(N906), .Y(N209) );
  NAND2X1TF U167 ( .A(N454), .B(N453), .Y(N463) );
  NAND2X1TF U168 ( .A(N911), .B(N913), .Y(N930) );
  NAND2X1TF U169 ( .A(N885), .B(N886), .Y(N900) );
  NAND2X1TF U170 ( .A(N434), .B(N433), .Y(N444) );
  OR2X6TF U171 ( .A(N964), .B(N180), .Y(N925) );
  AOI2BB1X2TF U172 ( .A0N(N966), .A1N(N965), .B0(N964), .Y(N1016) );
  ADDHX2TF U173 ( .A(DP_OP_333_126_1842_N23), .B(DP_OP_333_126_1842_N7), .CO(
        DP_OP_333_126_1842_N6), .S(C152_DATA4_6) );
  CLKINVX1TF U174 ( .A(SUM_AB[4]), .Y(N390) );
  NAND2X1TF U175 ( .A(N416), .B(N415), .Y(N424) );
  NAND2X1TF U176 ( .A(N864), .B(N865), .Y(N879) );
  NAND2X1TF U177 ( .A(N848), .B(N841), .Y(N853) );
  AOI21X1TF U178 ( .A0(Y_IN[7]), .A1(N489), .B0(N254), .Y(N255) );
  AOI31X1TF U179 ( .A0(N70), .A1(N73), .A2(N563), .B0(N350), .Y(N386) );
  NAND4X1TF U180 ( .A(N545), .B(N544), .C(N638), .D(N543), .Y(N556) );
  CLKINVX2TF U181 ( .A(OPER_A[1]), .Y(N829) );
  INVX2TF U182 ( .A(N63), .Y(N70) );
  INVX2TF U183 ( .A(N81), .Y(N65) );
  NOR3X1TF U184 ( .A(OPER_A[2]), .B(OPER_A[1]), .C(OPER_A[0]), .Y(N837) );
  NAND2X1TF U185 ( .A(N883), .B(N135), .Y(N899) );
  AOI21X2TF U186 ( .A0(N952), .A1(N970), .B0(N363), .Y(N973) );
  OAI21X1TF U187 ( .A0(N34), .A1(N60), .B0(N227), .Y(OPER_A[3]) );
  INVX2TF U188 ( .A(N364), .Y(N760) );
  OAI21X1TF U189 ( .A0(N115), .A1(N59), .B0(N226), .Y(OPER_A[2]) );
  AOI2BB1X1TF U190 ( .A0N(N607), .A1N(N336), .B0(N965), .Y(N180) );
  OAI21XLTF U191 ( .A0(N77), .A1(N169), .B0(N84), .Y(C2_Z_7) );
  OAI21XLTF U192 ( .A0(N77), .A1(N779), .B0(N84), .Y(C2_Z_9) );
  OAI21XLTF U193 ( .A0(N77), .A1(N182), .B0(N84), .Y(C2_Z_5) );
  NAND2X1TF U194 ( .A(N207), .B(N962), .Y(N363) );
  NAND2X1TF U195 ( .A(N384), .B(N963), .Y(N364) );
  AND2X2TF U196 ( .A(N384), .B(N351), .Y(N733) );
  AND2X2TF U197 ( .A(N335), .B(N207), .Y(N944) );
  INVX2TF U198 ( .A(N808), .Y(N68) );
  INVX2TF U199 ( .A(N207), .Y(N965) );
  OR2X2TF U200 ( .A(N348), .B(N599), .Y(N808) );
  AOI32X2TF U201 ( .A0(N267), .A1(N266), .A2(N309), .B0(N265), .B1(N266), .Y(
        N270) );
  AND2X2TF U202 ( .A(N88), .B(N73), .Y(N220) );
  OR2X2TF U203 ( .A(N139), .B(N223), .Y(N236) );
  NOR2X1TF U204 ( .A(N124), .B(N627), .Y(N333) );
  NAND2X1TF U205 ( .A(N844), .B(N152), .Y(N852) );
  AND2X2TF U206 ( .A(N123), .B(N223), .Y(N238) );
  CLKINVX1TF U207 ( .A(Y_IN[6]), .Y(N181) );
  NAND2X1TF U208 ( .A(N124), .B(N305), .Y(N365) );
  CLKINVX2TF U209 ( .A(N168), .Y(N182) );
  NAND2X2TF U210 ( .A(ALU_START), .B(N240), .Y(N599) );
  NAND2X1TF U211 ( .A(N833), .B(N151), .Y(N836) );
  BUFX6TF U212 ( .A(X_IN[4]), .Y(N173) );
  INVX1TF U213 ( .A(Y_IN[1]), .Y(N185) );
  INVX4TF U214 ( .A(Y_IN[1]), .Y(N307) );
  OAI2BB1X1TF U215 ( .A0N(DIVISION_HEAD[10]), .A1N(N472), .B0(N452), .Y(N713)
         );
  AOI22X1TF U216 ( .A0(N86), .A1(\INTADD_0_SUM[2] ), .B0(SUM_AB[3]), .B1(N80), 
        .Y(N423) );
  AOI22X1TF U217 ( .A0(N86), .A1(\INTADD_0_SUM[3] ), .B0(SUM_AB[4]), .B1(N80), 
        .Y(N432) );
  AOI22X1TF U218 ( .A0(N509), .A1(N466), .B0(SUM_AB[8]), .B1(N79), .Y(N468) );
  AOI22X1TF U219 ( .A0(N509), .A1(\INTADD_0_SUM[4] ), .B0(SUM_AB[5]), .B1(N79), 
        .Y(N439) );
  OAI22X1TF U220 ( .A0(N514), .A1(N359), .B0(N358), .B1(N36), .Y(N723) );
  OAI211X1TF U221 ( .A0(N744), .A1(N747), .B0(N409), .C0(N408), .Y(N410) );
  AOI22X1TF U222 ( .A0(N86), .A1(\INTADD_0_SUM[0] ), .B0(SUM_AB[1]), .B1(N80), 
        .Y(N403) );
  AOI22X1TF U223 ( .A0(N86), .A1(\INTADD_0_SUM[1] ), .B0(SUM_AB[2]), .B1(N80), 
        .Y(N413) );
  AOI22X1TF U224 ( .A0(N86), .A1(\INTADD_0_SUM[6] ), .B0(SUM_AB[7]), .B1(N80), 
        .Y(N462) );
  OAI211X1TF U225 ( .A0(N747), .A1(N746), .B0(N754), .C0(N745), .Y(N748) );
  AOI22X1TF U226 ( .A0(DIVISION_HEAD[0]), .A1(N801), .B0(SUM_AB[9]), .B1(N95), 
        .Y(N785) );
  AOI22X1TF U227 ( .A0(N769), .A1(N768), .B0(N1002), .B1(N792), .Y(N770) );
  OAI22X1TF U228 ( .A0(N64), .A1(N1023), .B0(N502), .B1(N744), .Y(N356) );
  NAND3X1TF U229 ( .A(N205), .B(N346), .C(N204), .Y(N724) );
  OAI2BB1X2TF U230 ( .A0N(N57), .A1N(C152_DATA4_11), .B0(N195), .Y(N936) );
  OR3X1TF U231 ( .A(N871), .B(N870), .C(N199), .Y(N676) );
  AOI32X4TF U232 ( .A0(N973), .A1(N972), .A2(N971), .B0(N944), .B1(N972), .Y(
        N1024) );
  NOR2X4TF U233 ( .A(N920), .B(N912), .Y(N928) );
  INVX4TF U234 ( .A(N934), .Y(N898) );
  NAND2BX2TF U235 ( .AN(N816), .B(N856), .Y(N874) );
  NAND2X6TF U236 ( .A(N546), .B(N386), .Y(N461) );
  INVX4TF U237 ( .A(N892), .Y(N920) );
  INVX4TF U238 ( .A(N71), .Y(N75) );
  NAND2X6TF U239 ( .A(N973), .B(N925), .Y(N906) );
  OA22X2TF U240 ( .A0(N766), .A1(N557), .B0(N761), .B1(N762), .Y(N302) );
  AOI31X1TF U241 ( .A0(X_IN[0]), .A1(N509), .A2(N137), .B0(N391), .Y(N392) );
  INVX8TF U242 ( .A(N925), .Y(N206) );
  AOI2BB1X2TF U243 ( .A0N(X_IN[1]), .A1N(N762), .B0(N761), .Y(N765) );
  INVX4TF U244 ( .A(N767), .Y(N557) );
  ADDHX2TF U245 ( .A(DP_OP_333_126_1842_N24), .B(DP_OP_333_126_1842_N8), .CO(
        DP_OP_333_126_1842_N7), .S(C152_DATA4_5) );
  OAI21X2TF U246 ( .A0(X_IN[12]), .A1(N779), .B0(N280), .Y(N767) );
  AOI211X1TF U247 ( .A0(N46), .A1(N759), .B0(N256), .C0(N255), .Y(N260) );
  OAI21X2TF U248 ( .A0(DIVISION_HEAD[12]), .A1(N548), .B0(N331), .Y(N951) );
  AOI22X1TF U249 ( .A0(N44), .A1(N50), .B0(N174), .B1(N94), .Y(N803) );
  OAI22X1TF U250 ( .A0(Y_IN[10]), .A1(N298), .B0(N297), .B1(N296), .Y(N299) );
  AOI22X1TF U251 ( .A0(N171), .A1(N50), .B0(N173), .B1(N94), .Y(N787) );
  AOI22X1TF U252 ( .A0(N173), .A1(N50), .B0(X_IN[6]), .B1(N94), .Y(N551) );
  NOR3X4TF U253 ( .A(N769), .B(N733), .C(N556), .Y(N777) );
  INVX1TF U254 ( .A(N405), .Y(N406) );
  AOI21X1TF U255 ( .A0(Y_IN[7]), .A1(N176), .B0(N292), .Y(N293) );
  AOI22X1TF U256 ( .A0(N171), .A1(N53), .B0(N44), .B1(N94), .Y(N781) );
  AOI22X1TF U257 ( .A0(X_IN[1]), .A1(N94), .B0(X_IN[0]), .B1(N54), .Y(N751) );
  AOI32X1TF U258 ( .A0(N70), .A1(N131), .A2(N563), .B0(N617), .B1(N73), .Y(
        N544) );
  AOI22X1TF U259 ( .A0(X_IN[12]), .A1(N94), .B0(X_IN[11]), .B1(N53), .Y(N437)
         );
  NAND3XLTF U260 ( .A(N944), .B(N819), .C(N818), .Y(N632) );
  OA21X2TF U261 ( .A0(N759), .A1(N67), .B0(N276), .Y(N278) );
  AOI22X1TF U262 ( .A0(DIVISION_HEAD[6]), .A1(N96), .B0(N175), .B1(N53), .Y(
        N399) );
  AOI21X1TF U263 ( .A0(Y_IN[7]), .A1(N502), .B0(N275), .Y(N276) );
  OAI22X1TF U264 ( .A0(N118), .A1(N49), .B0(N443), .B1(N81), .Y(N451) );
  OAI211XLTF U265 ( .A0(N77), .A1(N365), .B0(N976), .C0(N600), .Y(N367) );
  CLKINVX2TF U266 ( .A(OPER_A[0]), .Y(N828) );
  INVX1TF U267 ( .A(OPER_A[11]), .Y(N927) );
  INVX2TF U268 ( .A(N733), .Y(N48) );
  OAI21X2TF U269 ( .A0(N130), .A1(N59), .B0(N225), .Y(OPER_A[1]) );
  OAI21X2TF U270 ( .A0(N137), .A1(N59), .B0(N224), .Y(OPER_A[0]) );
  AOI2BB1X2TF U271 ( .A0N(DIVISION_HEAD[6]), .A1N(N320), .B0(Y_IN[6]), .Y(N318) );
  OR2X2TF U272 ( .A(N387), .B(N761), .Y(N797) );
  AOI22X1TF U273 ( .A0(DIVISION_REMA[4]), .A1(N62), .B0(ZTEMP[4]), .B1(N139), 
        .Y(N228) );
  AOI22X1TF U274 ( .A0(DIVISION_REMA[6]), .A1(N62), .B0(ZTEMP[6]), .B1(N139), 
        .Y(N230) );
  AOI22X1TF U275 ( .A0(DIVISION_REMA[1]), .A1(N61), .B0(ZTEMP[1]), .B1(N139), 
        .Y(N225) );
  AOI22X1TF U276 ( .A0(DIVISION_REMA[5]), .A1(N62), .B0(ZTEMP[5]), .B1(N139), 
        .Y(N229) );
  AOI22X1TF U277 ( .A0(DIVISION_HEAD[2]), .A1(N62), .B0(ZTEMP[11]), .B1(N93), 
        .Y(N235) );
  AOI22X1TF U278 ( .A0(DIVISION_REMA[3]), .A1(N61), .B0(ZTEMP[3]), .B1(N139), 
        .Y(N227) );
  AOI22X1TF U279 ( .A0(DIVISION_REMA[7]), .A1(N62), .B0(ZTEMP[7]), .B1(N139), 
        .Y(N231) );
  NAND2X2TF U280 ( .A(PRE_WORK), .B(DP_OP_333_126_1842_N43), .Y(N387) );
  AOI22X1TF U281 ( .A0(DIVISION_HEAD[1]), .A1(N62), .B0(ZTEMP[10]), .B1(N93), 
        .Y(N234) );
  AOI22X1TF U282 ( .A0(DIVISION_REMA[2]), .A1(N61), .B0(ZTEMP[2]), .B1(N139), 
        .Y(N226) );
  AOI22X1TF U283 ( .A0(DIVISION_REMA[8]), .A1(N62), .B0(ZTEMP[8]), .B1(N139), 
        .Y(N232) );
  AOI22X1TF U284 ( .A0(DIVISION_REMA[0]), .A1(N61), .B0(ZTEMP[0]), .B1(N139), 
        .Y(N224) );
  AOI22X1TF U285 ( .A0(DIVISION_HEAD[0]), .A1(N62), .B0(ZTEMP[9]), .B1(N93), 
        .Y(N233) );
  AOI22X1TF U286 ( .A0(DIVISION_HEAD[3]), .A1(N62), .B0(ZTEMP[12]), .B1(N93), 
        .Y(N237) );
  NAND3X2TF U287 ( .A(N965), .B(N77), .C(N599), .Y(N646) );
  OAI21XLTF U288 ( .A0(N78), .A1(N548), .B0(N84), .Y(C2_Z_12) );
  OAI21XLTF U289 ( .A0(N77), .A1(N800), .B0(N186), .Y(C2_Z_11) );
  OAI21XLTF U290 ( .A0(N78), .A1(N547), .B0(N84), .Y(C2_Z_10) );
  OAI21XLTF U291 ( .A0(N77), .A1(N184), .B0(N84), .Y(C2_Z_3) );
  OAI21XLTF U292 ( .A0(N78), .A1(N183), .B0(N84), .Y(C2_Z_4) );
  AOI2BB1X2TF U293 ( .A0N(N287), .A1N(X_IN[6]), .B0(Y_IN[4]), .Y(N285) );
  OAI21XLTF U294 ( .A0(N78), .A1(N181), .B0(N84), .Y(C2_Z_6) );
  OAI21XLTF U295 ( .A0(N78), .A1(N759), .B0(N84), .Y(C2_Z_8) );
  INVX1TF U296 ( .A(N335), .Y(N958) );
  INVX4TF U297 ( .A(N974), .Y(N78) );
  CLKINVX2TF U298 ( .A(DP_OP_333_126_1842_N57), .Y(N84) );
  AOI2BB1X2TF U299 ( .A0N(DIVISION_HEAD[4]), .A1N(N316), .B0(Y_IN[4]), .Y(N314) );
  INVX4TF U300 ( .A(N974), .Y(N77) );
  CLKINVX1TF U301 ( .A(N852), .Y(N851) );
  NAND2XLTF U302 ( .A(N207), .B(N949), .Y(N533) );
  AOI21X2TF U303 ( .A0(Y_IN[3]), .A1(N33), .B0(N313), .Y(N316) );
  OAI32X4TF U304 ( .A0(N312), .A1(DIVISION_HEAD[2]), .A2(N735), .B0(N311), 
        .B1(N312), .Y(N313) );
  AND2X2TF U305 ( .A(N52), .B(N88), .Y(N221) );
  AND2X8TF U306 ( .A(ALU_START), .B(N88), .Y(N207) );
  AO22X2TF U307 ( .A0(N173), .A1(N735), .B0(N43), .B1(N308), .Y(N281) );
  NAND2X1TF U308 ( .A(X_IN[6]), .B(N184), .Y(N266) );
  OAI31X1TF U309 ( .A0(N970), .A1(N131), .A2(N975), .B0(N969), .Y(N971) );
  NAND2X2TF U310 ( .A(N353), .B(N306), .Y(N799) );
  NAND2XLTF U311 ( .A(N605), .B(N819), .Y(N337) );
  NOR2X2TF U312 ( .A(N153), .B(N599), .Y(N353) );
  INVX2TF U313 ( .A(N176), .Y(N46) );
  OAI211X1TF U314 ( .A0(Y_IN[2]), .A1(N125), .B0(N310), .C0(N309), .Y(N311) );
  NOR2X1TF U315 ( .A(SIGN_Y), .B(N52), .Y(N896) );
  AOI31X1TF U316 ( .A0(N154), .A1(N131), .A2(N968), .B0(N967), .Y(N969) );
  NOR2X2TF U317 ( .A(N137), .B(N747), .Y(INTADD_0_CI) );
  INVX2TF U318 ( .A(N73), .Y(N52) );
  NAND2X2TF U319 ( .A(N307), .B(N655), .Y(N309) );
  AOI222X1TF U320 ( .A0(DIVISION_HEAD[1]), .A1(DIVISION_HEAD[0]), .B0(
        DIVISION_HEAD[1]), .B1(N308), .C0(DIVISION_HEAD[0]), .C1(N307), .Y(
        N310) );
  INVX4TF U321 ( .A(N173), .Y(N443) );
  NAND2XLTF U322 ( .A(DIVISION_HEAD[4]), .B(N240), .Y(N210) );
  CLKINVX1TF U323 ( .A(N620), .Y(N622) );
  INVX2TF U324 ( .A(Y_IN[7]), .Y(N169) );
  NAND2X4TF U325 ( .A(Y_IN[1]), .B(Y_IN[0]), .Y(N308) );
  INVX2TF U326 ( .A(X_IN[9]), .Y(N176) );
  INVX2TF U327 ( .A(X_IN[11]), .Y(N177) );
  INVX4TF U328 ( .A(X_IN[0]), .Y(N747) );
  NOR3BX4TF U329 ( .AN(ALU_TYPE[0]), .B(ALU_TYPE[1]), .C(ALU_TYPE[2]), .Y(N239) );
  INVX2TF U330 ( .A(N221), .Y(N39) );
  INVX2TF U331 ( .A(N221), .Y(N40) );
  INVX2TF U332 ( .A(N220), .Y(N41) );
  INVX2TF U333 ( .A(N220), .Y(N42) );
  INVX2TF U334 ( .A(N172), .Y(N44) );
  INVX2TF U335 ( .A(N169), .Y(N45) );
  BUFX3TF U336 ( .A(N1011), .Y(N47) );
  INVX2TF U337 ( .A(N733), .Y(N49) );
  INVX2TF U338 ( .A(N396), .Y(N50) );
  INVX2TF U339 ( .A(N396), .Y(N51) );
  INVX2TF U340 ( .A(N797), .Y(N53) );
  INVX2TF U341 ( .A(N797), .Y(N54) );
  INVX2TF U342 ( .A(N203), .Y(N57) );
  INVX2TF U343 ( .A(N238), .Y(N59) );
  INVX2TF U344 ( .A(N236), .Y(N61) );
  INVX2TF U345 ( .A(N81), .Y(N66) );
  INVX2TF U346 ( .A(N177), .Y(N67) );
  INVX2TF U347 ( .A(N808), .Y(N69) );
  INVX2TF U348 ( .A(N48), .Y(N76) );
  INVX2TF U349 ( .A(N505), .Y(N79) );
  AOI22X1TF U350 ( .A0(N73), .A1(N138), .B0(POST_WORK), .B1(N52), .Y(N223) );
  AOI22X2TF U351 ( .A0(N73), .A1(DIVISION_HEAD[3]), .B0(XTEMP[12]), .B1(N52), 
        .Y(N342) );
  NAND2X2TF U352 ( .A(N123), .B(N760), .Y(N455) );
  AOI21X2TF U353 ( .A0(N168), .A1(N464), .B0(N250), .Y(N253) );
  AOI21X2TF U354 ( .A0(N168), .A1(N130), .B0(N317), .Y(N320) );
  CLKBUFX2TF U355 ( .A(Y_IN[5]), .Y(N168) );
  NAND2X1TF U356 ( .A(N174), .B(N184), .Y(N283) );
  CLKBUFX2TF U357 ( .A(N222), .Y(N82) );
  NOR3BX1TF U358 ( .AN(ALU_TYPE[2]), .B(ALU_TYPE[0]), .C(ALU_TYPE[1]), .Y(N240) );
  INVX2TF U359 ( .A(N898), .Y(N83) );
  OAI21X1TF U360 ( .A0(N78), .A1(N655), .B0(N38), .Y(C2_Z_0) );
  INVX2TF U361 ( .A(N511), .Y(N86) );
  AOI21X2TF U362 ( .A0(N772), .A1(N373), .B0(N818), .Y(N509) );
  CLKINVX6TF U363 ( .A(N87), .Y(N88) );
  INVX2TF U364 ( .A(N87), .Y(N89) );
  AOI211X1TF U365 ( .A0(OPER_A[11]), .A1(N938), .B0(N937), .C0(N936), .Y(N939)
         );
  OAI2BB2XLTF U366 ( .B0(N872), .B1(N975), .A0N(C152_DATA4_6), .A1N(N58), .Y(
        N199) );
  NAND2X2TF U367 ( .A(SIGN_Y), .B(N968), .Y(N975) );
  NOR3X2TF U368 ( .A(N121), .B(N122), .C(N957), .Y(N817) );
  INVX2TF U369 ( .A(N123), .Y(N93) );
  NAND2X2TF U370 ( .A(N760), .B(N93), .Y(N558) );
  INVX2TF U371 ( .A(N746), .Y(N94) );
  AOI22XLTF U372 ( .A0(X_IN[10]), .A1(N53), .B0(X_IN[11]), .B1(N802), .Y(N428)
         );
  NOR2X1TF U373 ( .A(N387), .B(N766), .Y(N802) );
  NOR4X2TF U374 ( .A(N647), .B(N946), .C(N367), .D(N366), .Y(N641) );
  OAI21X1TF U375 ( .A0(SUM_AB[12]), .A1(N649), .B0(N63), .Y(N795) );
  CLKBUFX2TF U376 ( .A(N501), .Y(N96) );
  AOI22XLTF U377 ( .A0(DIVISION_HEAD[5]), .A1(N501), .B0(N175), .B1(N802), .Y(
        N389) );
  NOR3X1TF U378 ( .A(PRE_WORK), .B(N605), .C(N599), .Y(N501) );
  ADDHX1TF U379 ( .A(DP_OP_333_126_1842_N26), .B(DP_OP_333_126_1842_N10), .CO(
        DP_OP_333_126_1842_N9), .S(C152_DATA4_3) );
  ADDHX1TF U380 ( .A(DP_OP_333_126_1842_N25), .B(DP_OP_333_126_1842_N9), .CO(
        DP_OP_333_126_1842_N8), .S(C152_DATA4_4) );
  XNOR2X1TF U381 ( .A(OPER_A[12]), .B(ADD_X_132_1_N2), .Y(N97) );
  XNOR2X2TF U382 ( .A(N97), .B(OPER_B[12]), .Y(SUM_AB[12]) );
  AOI21X2TF U383 ( .A0(N45), .A1(N34), .B0(N321), .Y(N323) );
  AOI211X2TF U384 ( .A0(N850), .A1(OPER_B[5]), .B0(N843), .C0(N842), .Y(N846)
         );
  OAI31X1TF U385 ( .A0(N260), .A1(N259), .A2(N258), .B0(N257), .Y(N261) );
  NOR3BX4TF U386 ( .AN(N386), .B(N383), .C(N733), .Y(N514) );
  OAI22X2TF U387 ( .A0(Y_IN[12]), .A1(N120), .B0(N330), .B1(N329), .Y(N331) );
  AOI32X1TF U388 ( .A0(N1023), .A1(N1020), .A2(N1019), .B0(N1018), .B1(N1020), 
        .Y(N1021) );
  OAI21X1TF U389 ( .A0(N303), .A1(N383), .B0(N619), .Y(N304) );
  NAND2X1TF U390 ( .A(N57), .B(C152_DATA4_9), .Y(N193) );
  OAI22X1TF U391 ( .A0(N443), .A1(N608), .B0(N558), .B1(N477), .Y(N441) );
  NOR2BX2TF U392 ( .AN(N543), .B(N384), .Y(N628) );
  AOI22X2TF U393 ( .A0(N342), .A1(N337), .B0(N943), .B1(N343), .Y(N918) );
  AOI21X1TF U394 ( .A0(SUM_AB[8]), .A1(N463), .B0(N478), .Y(N1002) );
  NOR2X1TF U395 ( .A(N1023), .B(N1019), .Y(N1018) );
  NAND2X1TF U396 ( .A(N500), .B(N499), .Y(N1019) );
  INVX2TF U397 ( .A(N301), .Y(N762) );
  NOR3X1TF U398 ( .A(N605), .B(N604), .C(N772), .Y(N606) );
  OAI21X1TF U399 ( .A0(N170), .A1(N116), .B0(N322), .Y(N324) );
  OAI22X1TF U400 ( .A0(N116), .A1(N49), .B0(N464), .B1(N81), .Y(N471) );
  NAND2X1TF U401 ( .A(N121), .B(N127), .Y(N603) );
  NAND2X1TF U402 ( .A(N121), .B(N122), .Y(N959) );
  AOI32X1TF U403 ( .A0(N565), .A1(N69), .A2(N158), .B0(N963), .B1(N68), .Y(
        N567) );
  NAND3X1TF U404 ( .A(SIGN_Y), .B(N74), .C(N209), .Y(N834) );
  NOR2X1TF U405 ( .A(Y_IN[5]), .B(N130), .Y(N315) );
  INVX2TF U406 ( .A(Y_IN[8]), .Y(N759) );
  OAI31XLTF U407 ( .A0(N78), .A1(N952), .A2(N951), .B0(N950), .Y(N953) );
  INVX2TF U408 ( .A(N1020), .Y(N1015) );
  NAND2X1TF U409 ( .A(N1004), .B(N1003), .Y(N661) );
  NAND2X1TF U410 ( .A(N998), .B(N997), .Y(N663) );
  NAND2X1TF U411 ( .A(N992), .B(N991), .Y(N665) );
  NAND2X1TF U412 ( .A(N1010), .B(N1009), .Y(N659) );
  NOR2X1TF U413 ( .A(OPER_B[5]), .B(N852), .Y(N862) );
  NAND2X1TF U414 ( .A(N970), .B(N378), .Y(N573) );
  AOI222X4TF U415 ( .A0(N488), .A1(N126), .B0(N488), .B1(N502), .C0(N126), 
        .C1(N502), .Y(N498) );
  NAND2X1TF U416 ( .A(N132), .B(STEP[3]), .Y(N631) );
  AOI211X2TF U417 ( .A0(X_IN[10]), .A1(N759), .B0(N294), .C0(N293), .Y(N297)
         );
  AOI211X2TF U418 ( .A0(X_IN[8]), .A1(N291), .B0(N290), .C0(N289), .Y(N292) );
  AOI32X4TF U419 ( .A0(N284), .A1(N283), .A2(N309), .B0(N282), .B1(N283), .Y(
        N287) );
  AOI2BB1X2TF U420 ( .A0N(N270), .A1N(N175), .B0(Y_IN[4]), .Y(N268) );
  OAI211X4TF U421 ( .A0(Y_IN[3]), .A1(N443), .B0(N243), .C0(N309), .Y(N244) );
  INVX2TF U422 ( .A(X_IN[10]), .Y(N502) );
  OAI21X1TF U423 ( .A0(N118), .A1(N60), .B0(N229), .Y(OPER_A[5]) );
  NOR2X2TF U424 ( .A(N332), .B(N604), .Y(N963) );
  AOI211X1TF U425 ( .A0(N207), .A1(N607), .B0(N948), .C0(N606), .Y(N610) );
  NOR2X1TF U426 ( .A(N604), .B(N957), .Y(N564) );
  NAND2X1TF U427 ( .A(STEP[2]), .B(N144), .Y(N957) );
  INVX2TF U428 ( .A(N963), .Y(N970) );
  NAND2X1TF U429 ( .A(N896), .B(N74), .Y(N961) );
  NAND2X1TF U430 ( .A(N333), .B(N153), .Y(N338) );
  NOR2X2TF U431 ( .A(\RSHT_BITS[3] ), .B(N591), .Y(N605) );
  NAND3X1TF U432 ( .A(N92), .B(N91), .C(N90), .Y(N591) );
  NOR2X2TF U433 ( .A(N332), .B(N603), .Y(N565) );
  NOR2X2TF U434 ( .A(N332), .B(N959), .Y(N351) );
  AOI2BB1X2TF U435 ( .A0N(N291), .A1N(X_IN[8]), .B0(Y_IN[6]), .Y(N289) );
  NOR4X2TF U436 ( .A(Y_IN[12]), .B(N170), .C(Y_IN[10]), .D(N279), .Y(N280) );
  AOI211X2TF U437 ( .A0(N67), .A1(N759), .B0(N278), .C0(N277), .Y(N279) );
  AOI2BB1X2TF U438 ( .A0N(N274), .A1N(N46), .B0(Y_IN[6]), .Y(N272) );
  AOI211X2TF U439 ( .A0(N253), .A1(N175), .B0(N252), .C0(N251), .Y(N254) );
  AOI2BB1X2TF U440 ( .A0N(N175), .A1N(N253), .B0(Y_IN[6]), .Y(N251) );
  AOI211X2TF U441 ( .A0(DIVISION_HEAD[8]), .A1(N759), .B0(N323), .C0(N324), 
        .Y(N330) );
  AOI211X2TF U442 ( .A0(N320), .A1(DIVISION_HEAD[6]), .B0(N319), .C0(N318), 
        .Y(N321) );
  AOI211X2TF U443 ( .A0(N316), .A1(DIVISION_HEAD[4]), .B0(N315), .C0(N314), 
        .Y(N317) );
  NOR2X2TF U444 ( .A(Y_IN[3]), .B(N33), .Y(N312) );
  AOI222X4TF U445 ( .A0(XTEMP[9]), .A1(X_IN[9]), .B0(XTEMP[9]), .B1(N479), 
        .C0(X_IN[9]), .C1(N479), .Y(N488) );
  AOI222X4TF U446 ( .A0(N120), .A1(N489), .B0(N120), .B1(N465), .C0(N489), 
        .C1(N465), .Y(N479) );
  NOR2X1TF U447 ( .A(N959), .B(N631), .Y(N563) );
  AO22X1TF U448 ( .A0(N372), .A1(XTEMP[12]), .B0(N360), .B1(N968), .Y(N722) );
  NAND2X1TF U449 ( .A(N58), .B(C152_DATA4_8), .Y(N200) );
  OAI2BB2XLTF U450 ( .B0(N131), .B1(N975), .A0N(N975), .A1N(N131), .Y(N977) );
  NAND2X1TF U451 ( .A(N642), .B(N69), .Y(N614) );
  OAI22X1TF U452 ( .A0(N32), .A1(N48), .B0(N489), .B1(N744), .Y(N490) );
  OAI22X1TF U453 ( .A0(N126), .A1(N49), .B0(N176), .B1(N744), .Y(N504) );
  OAI21X4TF U454 ( .A0(N951), .A1(N609), .B0(N646), .Y(N964) );
  INVX2TF U455 ( .A(N509), .Y(N511) );
  OAI22X1TF U456 ( .A0(N130), .A1(N48), .B0(N115), .B1(N455), .Y(N407) );
  NAND2X1TF U457 ( .A(N351), .B(N68), .Y(N543) );
  AOI31X4TF U458 ( .A0(N122), .A1(N385), .A2(N384), .B0(N383), .Y(N546) );
  AOI21X4TF U459 ( .A0(N764), .A1(N302), .B0(N387), .Y(N383) );
  AOI211X4TF U460 ( .A0(N170), .A1(N298), .B0(Y_IN[12]), .C0(N263), .Y(N764)
         );
  OAI21X1TF U461 ( .A0(N153), .A1(N647), .B0(N646), .Y(N695) );
  OAI32X1TF U462 ( .A0(N648), .A1(N154), .A2(N947), .B0(N33), .B1(N649), .Y(
        N694) );
  AOI22X1TF U463 ( .A0(N542), .A1(N73), .B0(N541), .B1(N540), .Y(N707) );
  INVX2TF U464 ( .A(N542), .Y(N540) );
  OAI31X1TF U465 ( .A0(N539), .A1(N538), .A2(N537), .B0(N536), .Y(N541) );
  AOI211X1TF U466 ( .A0(N535), .A1(XTEMP[12]), .B0(N534), .C0(N533), .Y(N536)
         );
  OAI31X1TF U467 ( .A0(DIVISION_HEAD[1]), .A1(N532), .A2(N126), .B0(N531), .Y(
        N535) );
  AOI22X1TF U468 ( .A0(N530), .A1(N529), .B0(XTEMP[11]), .B1(N125), .Y(N531)
         );
  OAI22X1TF U469 ( .A0(DIVISION_HEAD[0]), .A1(N32), .B0(DIVISION_REMA[8]), 
        .B1(N120), .Y(N529) );
  NOR2X1TF U470 ( .A(XTEMP[11]), .B(N125), .Y(N532) );
  OAI22X1TF U471 ( .A0(DIVISION_HEAD[12]), .A1(N141), .B0(XTEMP[12]), .B1(N33), 
        .Y(N537) );
  OAI21X1TF U472 ( .A0(XTEMP[11]), .A1(N125), .B0(N528), .Y(N538) );
  AOI22X1TF U473 ( .A0(DIVISION_HEAD[0]), .A1(N32), .B0(DIVISION_HEAD[1]), 
        .B1(N126), .Y(N528) );
  AOI21X1TF U474 ( .A0(DIVISION_HEAD[11]), .A1(N145), .B0(N527), .Y(N539) );
  AOI211X1TF U475 ( .A0(DIVISION_REMA[6]), .A1(N119), .B0(N526), .C0(N525), 
        .Y(N527) );
  NOR2X1TF U476 ( .A(DIVISION_HEAD[11]), .B(N145), .Y(N525) );
  AOI21X1TF U477 ( .A0(DIVISION_HEAD[9]), .A1(N142), .B0(N523), .Y(N524) );
  AOI211X1TF U478 ( .A0(DIVISION_REMA[4]), .A1(N117), .B0(N522), .C0(N521), 
        .Y(N523) );
  NOR2X1TF U479 ( .A(DIVISION_HEAD[9]), .B(N142), .Y(N521) );
  AOI21X1TF U480 ( .A0(DIVISION_HEAD[7]), .A1(N140), .B0(N519), .Y(N520) );
  AOI211X1TF U481 ( .A0(N518), .A1(DIVISION_REMA[2]), .B0(N517), .C0(N516), 
        .Y(N519) );
  NOR2X1TF U482 ( .A(DIVISION_HEAD[7]), .B(N140), .Y(N517) );
  OAI21X1TF U483 ( .A0(DIVISION_HEAD[5]), .A1(N155), .B0(N515), .Y(N518) );
  OAI211X1TF U484 ( .A0(DIVISION_REMA[1]), .A1(N130), .B0(DIVISION_REMA[0]), 
        .C0(N137), .Y(N515) );
  OAI21X1TF U485 ( .A0(N130), .A1(N222), .B0(N213), .Y(FOUT[1]) );
  AOI21X1TF U486 ( .A0(N208), .A1(DIVISION_REMA[1]), .B0(N212), .Y(N213) );
  OAI22X1TF U487 ( .A0(N34), .A1(N41), .B0(N140), .B1(N39), .Y(N212) );
  AND2X2TF U488 ( .A(ZTEMP[1]), .B(N89), .Y(POUT[1]) );
  AND2X2TF U489 ( .A(ZTEMP[9]), .B(N89), .Y(POUT[9]) );
  OAI21X1TF U490 ( .A0(N116), .A1(N222), .B0(N217), .Y(FOUT[7]) );
  AOI21X1TF U491 ( .A0(N208), .A1(DIVISION_REMA[7]), .B0(N216), .Y(N217) );
  OAI22X1TF U492 ( .A0(N146), .A1(N39), .B0(N32), .B1(N41), .Y(N216) );
  NOR2X1TF U493 ( .A(N332), .B(N370), .Y(ALU_IS_DONE) );
  OAI211X1TF U494 ( .A0(N115), .A1(N42), .B0(N211), .C0(N210), .Y(FOUT[0]) );
  AND2X2TF U495 ( .A(ZTEMP[0]), .B(N89), .Y(POUT[0]) );
  OAI21X1TF U496 ( .A0(N34), .A1(N82), .B0(N215), .Y(FOUT[3]) );
  AOI21X1TF U497 ( .A0(N208), .A1(DIVISION_REMA[3]), .B0(N214), .Y(N215) );
  OAI22X1TF U498 ( .A0(N118), .A1(N42), .B0(N142), .B1(N40), .Y(N214) );
  AND2X2TF U499 ( .A(ZTEMP[3]), .B(N89), .Y(POUT[3]) );
  AND2X2TF U500 ( .A(ZTEMP[8]), .B(N89), .Y(POUT[8]) );
  OAI21X1TF U501 ( .A0(N120), .A1(N222), .B0(N219), .Y(FOUT[8]) );
  AOI21X1TF U502 ( .A0(N208), .A1(DIVISION_REMA[8]), .B0(N218), .Y(N219) );
  OAI22X1TF U503 ( .A0(N148), .A1(N40), .B0(N126), .B1(N41), .Y(N218) );
  AOI22X1TF U504 ( .A0(N596), .A1(N92), .B0(N580), .B1(N579), .Y(N703) );
  AOI211X1TF U505 ( .A0(N594), .A1(N133), .B0(N578), .C0(N786), .Y(N580) );
  AOI21X1TF U506 ( .A0(N577), .A1(N772), .B0(N156), .Y(N578) );
  OAI21X1TF U507 ( .A0(N123), .A1(N955), .B0(N954), .Y(N670) );
  OAI21X1TF U508 ( .A0(N953), .A1(N973), .B0(N955), .Y(N954) );
  OR4X2TF U509 ( .A(N948), .B(N947), .C(N946), .D(N945), .Y(N955) );
  OAI22X1TF U510 ( .A0(N64), .A1(N943), .B0(N942), .B1(N976), .Y(N945) );
  AND2X2TF U511 ( .A(ZTEMP[10]), .B(N89), .Y(POUT[10]) );
  OAI21X1TF U512 ( .A0(N381), .A1(N138), .B0(N380), .Y(N720) );
  OAI21X1TF U513 ( .A0(N379), .A1(N66), .B0(N381), .Y(N380) );
  OAI22X1TF U514 ( .A0(N64), .A1(N378), .B0(N761), .B1(N639), .Y(N379) );
  AOI21X1TF U515 ( .A0(N817), .A1(N375), .B0(N374), .Y(N377) );
  OAI211X1TF U516 ( .A0(N373), .A1(N818), .B0(N611), .C0(N639), .Y(N374) );
  AND2X2TF U517 ( .A(ZTEMP[11]), .B(N89), .Y(POUT[11]) );
  NOR2X1TF U518 ( .A(N222), .B(N35), .Y(FOUT[11]) );
  OAI21X1TF U519 ( .A0(N596), .A1(N585), .B0(N584), .Y(N702) );
  AOI31X1TF U520 ( .A0(N583), .A1(N588), .A2(N590), .B0(N582), .Y(N585) );
  OAI22X1TF U521 ( .A0(N128), .A1(N581), .B0(N592), .B1(N588), .Y(N582) );
  OAI22X1TF U522 ( .A0(N90), .A1(N597), .B0(N596), .B1(N595), .Y(N701) );
  AOI21X1TF U523 ( .A0(\INDEX[2] ), .A1(N594), .B0(N593), .Y(N595) );
  OAI22X1TF U524 ( .A0(N592), .A1(N591), .B0(N590), .B1(N589), .Y(N593) );
  INVX2TF U525 ( .A(N587), .Y(N592) );
  AOI21X1TF U526 ( .A0(N588), .A1(N587), .B0(N586), .Y(N597) );
  OAI22X1TF U527 ( .A0(N596), .A1(N576), .B0(N575), .B1(N166), .Y(N704) );
  AOI21X1TF U528 ( .A0(N591), .A1(N587), .B0(N586), .Y(N575) );
  OAI21X1TF U529 ( .A0(N90), .A1(N590), .B0(N583), .Y(N589) );
  INVX2TF U530 ( .A(N614), .Y(N583) );
  INVX2TF U531 ( .A(N596), .Y(N579) );
  OAI31X1TF U532 ( .A0(N605), .A1(N604), .A2(N772), .B0(N577), .Y(N587) );
  OAI32X1TF U533 ( .A0(N574), .A1(N819), .A2(N573), .B0(N70), .B1(N574), .Y(
        N577) );
  INVX2TF U534 ( .A(N572), .Y(N574) );
  AOI21X1TF U535 ( .A0(N594), .A1(N163), .B0(N571), .Y(N576) );
  AOI31X1TF U536 ( .A0(N70), .A1(N819), .A2(N818), .B0(N947), .Y(N568) );
  INVX2TF U537 ( .A(N581), .Y(N594) );
  OAI31X1TF U538 ( .A0(N564), .A1(N565), .A2(N563), .B0(N70), .Y(N581) );
  AOI211X1TF U539 ( .A0(N206), .A1(OPER_B[10]), .B0(N923), .C0(N924), .Y(N202)
         );
  AOI21X1TF U540 ( .A0(N978), .A1(N975), .B0(N906), .Y(N924) );
  AOI21X1TF U541 ( .A0(N922), .A1(N921), .B0(N920), .Y(N923) );
  AOI32X1TF U542 ( .A0(N919), .A1(OPER_B[10]), .A2(N918), .B0(N917), .B1(
        OPER_B[10]), .Y(N921) );
  AOI211X1TF U543 ( .A0(N916), .A1(OPER_B[11]), .B0(N915), .C0(N914), .Y(N922)
         );
  OAI32X1TF U544 ( .A0(OPER_A[10]), .A1(N913), .A2(N912), .B0(N911), .B1(N910), 
        .Y(N914) );
  AOI21X1TF U545 ( .A0(N909), .A1(N913), .B0(N908), .Y(N910) );
  NOR3X1TF U546 ( .A(N907), .B(OPER_B[10]), .C(N919), .Y(N915) );
  OAI211X1TF U547 ( .A0(N1024), .A1(N1023), .B0(N1022), .C0(N1021), .Y(N657)
         );
  AOI22X1TF U548 ( .A0(DIVISION_HEAD[12]), .A1(N56), .B0(ZTEMP[12]), .B1(N75), 
        .Y(N1022) );
  AOI22X1TF U549 ( .A0(N206), .A1(OPER_B[8]), .B0(N892), .B1(N891), .Y(N201)
         );
  OAI21X1TF U550 ( .A0(N890), .A1(N135), .B0(N889), .Y(N891) );
  AOI211X1TF U551 ( .A0(N916), .A1(OPER_B[9]), .B0(N888), .C0(N887), .Y(N889)
         );
  OAI32X1TF U552 ( .A0(OPER_A[8]), .A1(N886), .A2(N912), .B0(N885), .B1(N884), 
        .Y(N887) );
  AOI21X1TF U553 ( .A0(N909), .A1(N886), .B0(N908), .Y(N884) );
  NOR3X1TF U554 ( .A(N907), .B(OPER_B[8]), .C(N883), .Y(N888) );
  AOI21X1TF U555 ( .A0(N883), .A1(N918), .B0(N917), .Y(N890) );
  OAI21X1TF U556 ( .A0(N129), .A1(N619), .B0(N304), .Y(N726) );
  AOI32X1TF U557 ( .A0(N628), .A1(N634), .A2(N376), .B0(N133), .B1(N634), .Y(
        N303) );
  AOI21X1TF U558 ( .A0(N83), .A1(N932), .B0(N161), .Y(N196) );
  OAI211X1TF U559 ( .A0(N159), .A1(N882), .B0(N834), .C0(N820), .Y(N821) );
  OAI21X1TF U560 ( .A0(N840), .A1(N928), .B0(OPER_A[0]), .Y(N820) );
  INVX2TF U561 ( .A(N895), .Y(N872) );
  AOI211X1TF U562 ( .A0(OPER_B[6]), .A1(N868), .B0(N867), .C0(N866), .Y(N869)
         );
  OAI32X1TF U563 ( .A0(OPER_A[6]), .A1(N865), .A2(N912), .B0(N864), .B1(N863), 
        .Y(N866) );
  AOI21X1TF U564 ( .A0(N909), .A1(N865), .B0(N908), .Y(N863) );
  INVX2TF U565 ( .A(N912), .Y(N909) );
  OAI31X1TF U566 ( .A0(N907), .A1(OPER_B[6]), .A2(N862), .B0(N861), .Y(N867)
         );
  AOI21X1TF U567 ( .A0(OPER_B[7]), .A1(N860), .B0(N859), .Y(N861) );
  OAI21X1TF U568 ( .A0(N907), .A1(N858), .B0(N857), .Y(N868) );
  OAI21X1TF U569 ( .A0(N128), .A1(N619), .B0(N618), .Y(N699) );
  AOI31X1TF U570 ( .A0(N617), .A1(N620), .A2(N616), .B0(N615), .Y(N618) );
  OAI32X1TF U571 ( .A0(N628), .A1(N629), .A2(N620), .B0(N616), .B1(N628), .Y(
        N615) );
  AND2X2TF U572 ( .A(ZTEMP[12]), .B(N89), .Y(POUT[12]) );
  NOR2X1TF U573 ( .A(N82), .B(N36), .Y(FOUT[12]) );
  INVX2TF U574 ( .A(N240), .Y(N222) );
  AOI32X1TF U575 ( .A0(N1024), .A1(N980), .A2(N1015), .B0(N979), .B1(N980), 
        .Y(N669) );
  AOI22X1TF U576 ( .A0(DIVISION_HEAD[0]), .A1(N55), .B0(ZTEMP[0]), .B1(N72), 
        .Y(N980) );
  OAI211X1TF U577 ( .A0(N1015), .A1(N1001), .B0(N1000), .C0(N999), .Y(N662) );
  AOI22X1TF U578 ( .A0(DIVISION_HEAD[7]), .A1(N55), .B0(ZTEMP[7]), .B1(N75), 
        .Y(N1000) );
  OAI211X1TF U579 ( .A0(N1015), .A1(N1014), .B0(N1013), .C0(N1012), .Y(N658)
         );
  AOI22X1TF U580 ( .A0(DIVISION_HEAD[11]), .A1(N56), .B0(ZTEMP[11]), .B1(N72), 
        .Y(N1013) );
  OAI211X1TF U581 ( .A0(N1015), .A1(N1007), .B0(N1006), .C0(N1005), .Y(N660)
         );
  AOI22X1TF U582 ( .A0(DIVISION_HEAD[9]), .A1(N55), .B0(ZTEMP[9]), .B1(N72), 
        .Y(N1006) );
  OAI211X1TF U583 ( .A0(N1015), .A1(N995), .B0(N994), .C0(N993), .Y(N664) );
  AOI22X1TF U584 ( .A0(DIVISION_HEAD[5]), .A1(N55), .B0(ZTEMP[5]), .B1(N72), 
        .Y(N994) );
  OAI211X1TF U585 ( .A0(N1015), .A1(N989), .B0(N988), .C0(N987), .Y(N666) );
  AOI22X1TF U586 ( .A0(DIVISION_HEAD[3]), .A1(N55), .B0(ZTEMP[3]), .B1(N75), 
        .Y(N988) );
  OAI211X1TF U587 ( .A0(N64), .A1(N369), .B0(N644), .C0(N368), .Y(N721) );
  AOI22X1TF U588 ( .A0(STEP[3]), .A1(N641), .B0(N375), .B1(N573), .Y(N368) );
  AOI22X1TF U589 ( .A0(SUM_AB[8]), .A1(N1011), .B0(N1002), .B1(N1020), .Y(
        N1003) );
  AOI22X1TF U590 ( .A0(DIVISION_HEAD[8]), .A1(N56), .B0(ZTEMP[8]), .B1(N72), 
        .Y(N1004) );
  AOI22X1TF U591 ( .A0(SUM_AB[6]), .A1(N47), .B0(N996), .B1(N1020), .Y(N997)
         );
  AOI22X1TF U592 ( .A0(DIVISION_HEAD[6]), .A1(N56), .B0(ZTEMP[6]), .B1(N75), 
        .Y(N998) );
  AOI22X1TF U593 ( .A0(SUM_AB[4]), .A1(N47), .B0(N990), .B1(N1020), .Y(N991)
         );
  AOI22X1TF U594 ( .A0(DIVISION_HEAD[4]), .A1(N56), .B0(ZTEMP[4]), .B1(N72), 
        .Y(N992) );
  AOI22X1TF U595 ( .A0(SUM_AB[10]), .A1(N47), .B0(N1008), .B1(N1020), .Y(N1009) );
  AOI22X1TF U596 ( .A0(DIVISION_HEAD[10]), .A1(N56), .B0(ZTEMP[10]), .B1(N75), 
        .Y(N1010) );
  AOI22X1TF U597 ( .A0(SUM_AB[2]), .A1(N47), .B0(N984), .B1(N1020), .Y(N985)
         );
  AOI22X1TF U598 ( .A0(DIVISION_HEAD[2]), .A1(N56), .B0(ZTEMP[2]), .B1(N75), 
        .Y(N986) );
  AOI22X1TF U599 ( .A0(SUM_AB[1]), .A1(N47), .B0(N981), .B1(N1020), .Y(N982)
         );
  AOI211X4TF U600 ( .A0(N978), .A1(N977), .B0(N976), .C0(N75), .Y(N1020) );
  AOI22X1TF U601 ( .A0(DIVISION_HEAD[1]), .A1(N56), .B0(ZTEMP[1]), .B1(N72), 
        .Y(N983) );
  AOI31X1TF U602 ( .A0(N963), .A1(N962), .A2(N961), .B0(N960), .Y(N966) );
  OAI31X1TF U603 ( .A0(N959), .A1(N958), .A2(N957), .B0(N956), .Y(N960) );
  AOI22X1TF U604 ( .A0(OPER_B[9]), .A1(N902), .B0(OPER_A[9]), .B1(N901), .Y(
        N903) );
  OAI21X1TF U605 ( .A0(N931), .A1(N900), .B0(N929), .Y(N901) );
  OAI21X1TF U606 ( .A0(N934), .A1(N899), .B0(N932), .Y(N902) );
  AOI31X1TF U607 ( .A0(N898), .A1(N165), .A2(N899), .B0(N897), .Y(N904) );
  OAI211X1TF U608 ( .A0(N136), .A1(N941), .B0(N193), .C0(N192), .Y(N897) );
  AOI22X1TF U609 ( .A0(SIGN_Y), .A1(N895), .B0(N894), .B1(N900), .Y(N905) );
  NOR2X1TF U610 ( .A(N931), .B(OPER_A[9]), .Y(N894) );
  OAI21X1TF U611 ( .A0(N758), .A1(N158), .B0(N562), .Y(N705) );
  OAI22X1TF U612 ( .A0(N561), .A1(N560), .B0(N760), .B1(N775), .Y(N562) );
  AOI22X1TF U613 ( .A0(Y_IN[0]), .A1(N786), .B0(DIVISION_REMA[1]), .B1(N68), 
        .Y(N559) );
  AOI21X1TF U614 ( .A0(N64), .A1(N649), .B0(N979), .Y(N561) );
  INVX2TF U615 ( .A(SUM_AB[0]), .Y(N979) );
  AOI22X1TF U616 ( .A0(N476), .A1(N118), .B0(N442), .B1(N461), .Y(N714) );
  AOI211X1TF U617 ( .A0(N44), .A1(N66), .B0(N441), .C0(N440), .Y(N442) );
  AOI21X1TF U618 ( .A0(DIVISION_HEAD[8]), .A1(N76), .B0(N435), .Y(N436) );
  OAI22X1TF U619 ( .A0(N118), .A1(N455), .B0(N507), .B1(N995), .Y(N435) );
  AOI22X1TF U620 ( .A0(DIVISION_HEAD[10]), .A1(N96), .B0(X_IN[10]), .B1(N51), 
        .Y(N438) );
  OAI211X1TF U621 ( .A0(SIGN_Y), .A1(N968), .B0(N209), .C0(N975), .Y(N893) );
  NOR2X1TF U622 ( .A(N931), .B(OPER_A[5]), .Y(N849) );
  OAI21X1TF U623 ( .A0(N931), .A1(N853), .B0(N929), .Y(N854) );
  OAI21X1TF U624 ( .A0(N934), .A1(N852), .B0(N932), .Y(N855) );
  OAI211X1TF U625 ( .A0(N158), .A1(N614), .B0(N630), .C0(N613), .Y(N700) );
  AOI21X1TF U626 ( .A0(N641), .A1(N143), .B0(N612), .Y(N613) );
  NOR3X1TF U627 ( .A(STEP[3]), .B(N64), .C(N603), .Y(N948) );
  AOI211X1TF U628 ( .A0(N819), .A1(N375), .B0(N372), .C0(N371), .Y(N611) );
  AOI21X1TF U629 ( .A0(N385), .A1(N370), .B0(N772), .Y(N371) );
  NOR2X1TF U630 ( .A(N63), .B(N818), .Y(N375) );
  AOI32X1TF U631 ( .A0(N462), .A1(N461), .A2(N460), .B0(N476), .B1(N116), .Y(
        N712) );
  AOI211X1TF U632 ( .A0(X_IN[5]), .A1(N66), .B0(N459), .C0(N458), .Y(N460) );
  OAI211X1TF U633 ( .A0(N507), .A1(N1001), .B0(N457), .C0(N456), .Y(N458) );
  AOI22X1TF U634 ( .A0(DIVISION_HEAD[12]), .A1(N96), .B0(X_IN[12]), .B1(N51), 
        .Y(N456) );
  AOI22X1TF U635 ( .A0(DIVISION_HEAD[11]), .A1(N801), .B0(DIVISION_HEAD[10]), 
        .B1(N733), .Y(N457) );
  OAI22X1TF U636 ( .A0(N464), .A1(N608), .B0(N558), .B1(N499), .Y(N459) );
  AOI32X1TF U637 ( .A0(N403), .A1(N461), .A2(N402), .B0(N476), .B1(N130), .Y(
        N718) );
  AOI211X1TF U638 ( .A0(N494), .A1(N981), .B0(N401), .C0(N400), .Y(N402) );
  OAI211X1TF U639 ( .A0(N558), .A1(N433), .B0(N399), .C0(N398), .Y(N400) );
  AOI21X1TF U640 ( .A0(DIVISION_HEAD[4]), .A1(N76), .B0(N397), .Y(N398) );
  OAI22X1TF U641 ( .A0(N130), .A1(N455), .B0(N747), .B1(N608), .Y(N397) );
  OAI22X1TF U642 ( .A0(N464), .A1(N396), .B0(N489), .B1(N746), .Y(N401) );
  OAI211X1TF U643 ( .A0(N645), .A1(N132), .B0(N644), .C0(N643), .Y(N696) );
  NOR2X1TF U644 ( .A(N648), .B(N362), .Y(N644) );
  AOI32X1TF U645 ( .A0(N970), .A1(N361), .A2(N961), .B0(N976), .B1(N361), .Y(
        N362) );
  INVX2TF U646 ( .A(N649), .Y(N648) );
  AOI21X1TF U647 ( .A0(N642), .A1(N70), .B0(N641), .Y(N645) );
  OAI211X1TF U648 ( .A0(N827), .A1(N829), .B0(N826), .C0(N198), .Y(N681) );
  OAI31X1TF U649 ( .A0(OPER_B[1]), .A1(N934), .A2(N161), .B0(N822), .Y(N823)
         );
  AOI211X1TF U650 ( .A0(N850), .A1(OPER_B[2]), .B0(N825), .C0(N824), .Y(N826)
         );
  NOR3X1TF U651 ( .A(N828), .B(OPER_A[1]), .C(N931), .Y(N824) );
  OAI32X1TF U652 ( .A0(N159), .A1(OPER_B[0]), .A2(N934), .B0(N932), .B1(N159), 
        .Y(N825) );
  AOI21X1TF U653 ( .A0(N928), .A1(N828), .B0(N840), .Y(N827) );
  OAI21X1TF U654 ( .A0(N451), .A1(N450), .B0(N461), .Y(N452) );
  AOI22X1TF U655 ( .A0(DIVISION_HEAD[11]), .A1(N96), .B0(X_IN[12]), .B1(N54), 
        .Y(N446) );
  AOI22X1TF U656 ( .A0(X_IN[5]), .A1(N445), .B0(N67), .B1(N51), .Y(N447) );
  AOI22X1TF U657 ( .A0(SUM_AB[6]), .A1(N80), .B0(N494), .B1(N996), .Y(N448) );
  OAI22X1TF U658 ( .A0(N777), .A1(N738), .B0(N758), .B1(N149), .Y(N690) );
  AOI211X1TF U659 ( .A0(SUM_AB[4]), .A1(N95), .B0(N737), .C0(N736), .Y(N738)
         );
  OAI211X1TF U660 ( .A0(N735), .A1(N81), .B0(N754), .C0(N734), .Y(N736) );
  AOI22X1TF U661 ( .A0(DIVISION_REMA[5]), .A1(N69), .B0(N792), .B1(N990), .Y(
        N734) );
  OAI22X1TF U662 ( .A0(N183), .A1(N799), .B0(N140), .B1(N49), .Y(N737) );
  OAI22X1TF U663 ( .A0(N777), .A1(N653), .B0(N758), .B1(N155), .Y(N693) );
  AOI21X1TF U664 ( .A0(SUM_AB[1]), .A1(N95), .B0(N652), .Y(N653) );
  AOI22X1TF U665 ( .A0(DIVISION_REMA[0]), .A1(N76), .B0(N792), .B1(N981), .Y(
        N650) );
  AOI21X1TF U666 ( .A0(SUM_AB[1]), .A1(SUM_AB[0]), .B0(N405), .Y(N981) );
  AOI22X1TF U667 ( .A0(Y_IN[1]), .A1(N786), .B0(DIVISION_REMA[2]), .B1(N68), 
        .Y(N651) );
  OAI22X1TF U668 ( .A0(N777), .A1(N728), .B0(N758), .B1(N147), .Y(N692) );
  AOI211X1TF U669 ( .A0(SUM_AB[2]), .A1(N95), .B0(N727), .C0(N656), .Y(N728)
         );
  OAI211X1TF U670 ( .A0(N655), .A1(N81), .B0(N754), .C0(N654), .Y(N656) );
  AOI22X1TF U671 ( .A0(DIVISION_REMA[3]), .A1(N69), .B0(N792), .B1(N984), .Y(
        N654) );
  OAI22X1TF U672 ( .A0(N735), .A1(N799), .B0(N155), .B1(N49), .Y(N727) );
  OAI22X1TF U673 ( .A0(N777), .A1(N750), .B0(N758), .B1(N150), .Y(N688) );
  AOI211X1TF U674 ( .A0(N996), .A1(N792), .B0(N749), .C0(N748), .Y(N750) );
  AOI22X1TF U675 ( .A0(DIVISION_REMA[7]), .A1(N69), .B0(SUM_AB[6]), .B1(N795), 
        .Y(N745) );
  OAI21X1TF U676 ( .A0(N183), .A1(N81), .B0(N743), .Y(N749) );
  AOI22X1TF U677 ( .A0(Y_IN[6]), .A1(N786), .B0(DIVISION_REMA[5]), .B1(N76), 
        .Y(N743) );
  AOI21X1TF U678 ( .A0(SUM_AB[6]), .A1(N444), .B0(N454), .Y(N996) );
  AOI32X1TF U679 ( .A0(N423), .A1(N461), .A2(N422), .B0(N476), .B1(N34), .Y(
        N716) );
  AOI211X1TF U680 ( .A0(DIVISION_HEAD[8]), .A1(N96), .B0(N421), .C0(N420), .Y(
        N422) );
  OAI211X1TF U681 ( .A0(N558), .A1(N453), .B0(N419), .C0(N418), .Y(N420) );
  AOI21X1TF U682 ( .A0(DIVISION_HEAD[6]), .A1(N76), .B0(N417), .Y(N418) );
  OAI22X1TF U683 ( .A0(N34), .A1(N455), .B0(N507), .B1(N989), .Y(N417) );
  AOI22X1TF U684 ( .A0(N171), .A1(N445), .B0(X_IN[1]), .B1(N66), .Y(N419) );
  OAI21X1TF U685 ( .A0(N502), .A1(N746), .B0(N414), .Y(N421) );
  AOI22X1TF U686 ( .A0(X_IN[8]), .A1(N51), .B0(N46), .B1(N54), .Y(N414) );
  AOI32X1TF U687 ( .A0(N817), .A1(N944), .A2(N818), .B0(N637), .B1(N944), .Y(
        N643) );
  OAI22X1TF U688 ( .A0(N127), .A1(N957), .B0(N818), .B1(N970), .Y(N637) );
  AOI211X1TF U689 ( .A0(N641), .A1(N127), .B0(N636), .C0(N635), .Y(N640) );
  AOI21X1TF U690 ( .A0(DP_OP_333_126_1842_N43), .A1(N602), .B0(N601), .Y(N630)
         );
  OAI21X1TF U691 ( .A0(N600), .A1(N599), .B0(N598), .Y(N601) );
  INVX2TF U692 ( .A(N973), .Y(N976) );
  OAI31X1TF U693 ( .A0(N629), .A1(N628), .A2(N627), .B0(N626), .Y(N698) );
  AOI22X1TF U694 ( .A0(\INDEX[2] ), .A1(N625), .B0(N624), .B1(N623), .Y(N626)
         );
  OAI21X1TF U695 ( .A0(N622), .A1(N628), .B0(N621), .Y(N625) );
  AOI21X1TF U696 ( .A0(\INDEX[2] ), .A1(N624), .B0(N376), .Y(N623) );
  INVX2TF U697 ( .A(N619), .Y(N629) );
  INVX2TF U698 ( .A(N242), .Y(N633) );
  AOI31X1TF U699 ( .A0(N959), .A1(N370), .A2(N385), .B0(N772), .Y(N242) );
  OAI21X1TF U700 ( .A0(N351), .A1(N241), .B0(N70), .Y(N361) );
  INVX2TF U701 ( .A(N616), .Y(N624) );
  OAI211X1TF U702 ( .A0(N848), .A1(N847), .B0(N846), .C0(N845), .Y(N678) );
  AOI32X1TF U703 ( .A0(N898), .A1(OPER_B[4]), .A2(N844), .B0(N873), .B1(
        OPER_B[4]), .Y(N845) );
  OAI31X1TF U704 ( .A0(N931), .A1(N841), .A2(OPER_A[4]), .B0(N188), .Y(N842)
         );
  NOR3X1TF U705 ( .A(OPER_B[4]), .B(N844), .C(N83), .Y(N843) );
  INVX2TF U706 ( .A(N882), .Y(N850) );
  AOI21X1TF U707 ( .A0(N928), .A1(N841), .B0(N840), .Y(N847) );
  OAI211X1TF U708 ( .A0(N164), .A1(N941), .B0(N940), .C0(N939), .Y(N671) );
  AOI21X1TF U709 ( .A0(N967), .A1(N209), .B0(N194), .Y(N195) );
  NOR3X1TF U710 ( .A(N934), .B(OPER_B[11]), .C(N935), .Y(N194) );
  NOR3X1TF U711 ( .A(N73), .B(N154), .C(N968), .Y(N967) );
  OAI32X1TF U712 ( .A0(N162), .A1(N933), .A2(N83), .B0(N932), .B1(N162), .Y(
        N937) );
  OAI21X1TF U713 ( .A0(N931), .A1(N930), .B0(N929), .Y(N938) );
  AOI31X1TF U714 ( .A0(N928), .A1(N927), .A2(N930), .B0(N926), .Y(N940) );
  NOR4BX1TF U715 ( .AN(N345), .B(N926), .C(N347), .D(N816), .Y(N204) );
  OAI31X1TF U716 ( .A0(OPER_B[12]), .A1(N339), .A2(N934), .B0(N822), .Y(N347)
         );
  NOR2X1TF U717 ( .A(OPER_B[11]), .B(N933), .Y(N339) );
  AOI32X1TF U718 ( .A0(N944), .A1(OPER_B[12]), .A2(N344), .B0(N206), .B1(
        OPER_B[12]), .Y(N345) );
  OAI31X1TF U719 ( .A0(N907), .A1(OPER_B[11]), .A2(N933), .B0(N857), .Y(N344)
         );
  INVX2TF U720 ( .A(N918), .Y(N907) );
  AOI22X1TF U721 ( .A0(N341), .A1(N928), .B0(OPER_A[12]), .B1(N840), .Y(N346)
         );
  INVX2TF U722 ( .A(N929), .Y(N840) );
  NOR2X1TF U723 ( .A(N930), .B(OPER_A[11]), .Y(N340) );
  INVX2TF U724 ( .A(OPER_A[8]), .Y(N885) );
  INVX2TF U725 ( .A(OPER_A[10]), .Y(N911) );
  OAI22X1TF U726 ( .A0(N514), .A1(N497), .B0(N496), .B1(N126), .Y(N709) );
  AOI21X1TF U727 ( .A0(N494), .A1(N1008), .B0(N493), .Y(N497) );
  OAI211X1TF U728 ( .A0(N176), .A1(N608), .B0(N492), .C0(N491), .Y(N493) );
  AOI22X1TF U729 ( .A0(XTEMP[11]), .A1(N96), .B0(SUM_AB[10]), .B1(N79), .Y(
        N492) );
  OAI31X1TF U730 ( .A0(N931), .A1(N837), .A2(OPER_A[3]), .B0(N187), .Y(N838)
         );
  AOI21X1TF U731 ( .A0(C152_DATA4_3), .A1(N57), .B0(N895), .Y(N187) );
  OAI21X1TF U732 ( .A0(N931), .A1(N835), .B0(N929), .Y(N839) );
  OAI22X1TF U733 ( .A0(N514), .A1(N513), .B0(N512), .B1(N35), .Y(N708) );
  OAI21X1TF U734 ( .A0(N507), .A1(N1014), .B0(N506), .Y(N508) );
  AOI211X1TF U735 ( .A0(SUM_AB[11]), .A1(N79), .B0(N504), .C0(N503), .Y(N506)
         );
  OAI22X1TF U736 ( .A0(N514), .A1(N486), .B0(N485), .B1(N32), .Y(N710) );
  AOI211X1TF U737 ( .A0(SUM_AB[9]), .A1(N80), .B0(N483), .C0(N482), .Y(N486)
         );
  OAI211X1TF U738 ( .A0(N1007), .A1(N507), .B0(N481), .C0(N480), .Y(N482) );
  AOI22X1TF U739 ( .A0(XTEMP[10]), .A1(N96), .B0(N175), .B1(N66), .Y(N481) );
  INVX2TF U740 ( .A(N494), .Y(N507) );
  OAI22X1TF U741 ( .A0(N120), .A1(N49), .B0(N489), .B1(N608), .Y(N483) );
  OAI211X1TF U742 ( .A0(N146), .A1(N772), .B0(N771), .C0(N770), .Y(N773) );
  AOI22X1TF U743 ( .A0(DIVISION_REMA[8]), .A1(N760), .B0(SUM_AB[8]), .B1(N795), 
        .Y(N771) );
  OAI211X1TF U744 ( .A0(N882), .A1(N135), .B0(N881), .C0(N880), .Y(N675) );
  AOI211X1TF U745 ( .A0(OPER_A[7]), .A1(N878), .B0(N877), .C0(N876), .Y(N881)
         );
  INVX2TF U746 ( .A(N191), .Y(N876) );
  NOR3X1TF U747 ( .A(N934), .B(OPER_B[7]), .C(N875), .Y(N189) );
  NOR2X1TF U748 ( .A(N970), .B(N831), .Y(N859) );
  AOI221X1TF U749 ( .A0(N128), .A1(N134), .B0(N157), .B1(N91), .C0(N814), .Y(
        N815) );
  AOI22X1TF U750 ( .A0(\INDEX[2] ), .A1(N90), .B0(N124), .B1(\RSHT_BITS[3] ), 
        .Y(N813) );
  NOR3X1TF U751 ( .A(N73), .B(N906), .C(N975), .Y(N816) );
  AOI211X1TF U752 ( .A0(N131), .A1(N968), .B0(SIGN_Y), .C0(N906), .Y(N926) );
  INVX2TF U753 ( .A(N338), .Y(N962) );
  INVX2TF U754 ( .A(N565), .Y(N952) );
  OAI21X1TF U755 ( .A0(N77), .A1(N185), .B0(N186), .Y(C2_Z_1) );
  INVX2TF U756 ( .A(Y_IN[4]), .Y(N183) );
  INVX2TF U757 ( .A(N932), .Y(N873) );
  AOI21X2TF U758 ( .A0(N70), .A1(N917), .B0(N206), .Y(N932) );
  INVX2TF U759 ( .A(N857), .Y(N917) );
  AOI32X1TF U760 ( .A0(N605), .A1(N343), .A2(N819), .B0(N949), .B1(N342), .Y(
        N857) );
  INVX2TF U761 ( .A(N943), .Y(N949) );
  INVX2TF U762 ( .A(N862), .Y(N858) );
  OAI21X1TF U763 ( .A0(N931), .A1(N879), .B0(N929), .Y(N878) );
  NAND2X2TF U764 ( .A(N908), .B(N892), .Y(N929) );
  INVX2TF U765 ( .A(N832), .Y(N908) );
  AOI21X1TF U766 ( .A0(N564), .A1(N342), .B0(N563), .Y(N832) );
  INVX2TF U767 ( .A(N837), .Y(N835) );
  INVX2TF U768 ( .A(OPER_A[4]), .Y(N848) );
  INVX2TF U769 ( .A(OPER_A[6]), .Y(N864) );
  NAND2X2TF U770 ( .A(N564), .B(N343), .Y(N912) );
  INVX2TF U771 ( .A(N342), .Y(N343) );
  AOI21X1TF U772 ( .A0(N819), .A1(N818), .B0(N817), .Y(N830) );
  NOR2X2TF U773 ( .A(N603), .B(N631), .Y(N819) );
  AOI32X1TF U774 ( .A0(N943), .A1(N956), .A2(N369), .B0(N958), .B1(N956), .Y(
        N336) );
  OR2X2TF U775 ( .A(N631), .B(N143), .Y(N369) );
  INVX2TF U776 ( .A(N603), .Y(N642) );
  OAI21X1TF U777 ( .A0(N338), .A1(N942), .B0(N334), .Y(N607) );
  OAI21X1TF U778 ( .A0(N570), .A1(N564), .B0(N335), .Y(N334) );
  INVX2TF U779 ( .A(N817), .Y(N378) );
  OAI31X1TF U780 ( .A0(N328), .A1(DIVISION_HEAD[10]), .A2(N547), .B0(N327), 
        .Y(N329) );
  AOI22X1TF U781 ( .A0(N170), .A1(N116), .B0(N326), .B1(N325), .Y(N327) );
  OAI22X1TF U782 ( .A0(DIVISION_HEAD[8]), .A1(N759), .B0(DIVISION_HEAD[9]), 
        .B1(N779), .Y(N325) );
  INVX2TF U783 ( .A(N324), .Y(N326) );
  NOR2X1TF U784 ( .A(N170), .B(N116), .Y(N328) );
  AOI22X1TF U785 ( .A0(DIVISION_HEAD[10]), .A1(N547), .B0(DIVISION_HEAD[9]), 
        .B1(N779), .Y(N322) );
  NOR2X1TF U786 ( .A(N45), .B(N34), .Y(N319) );
  OAI21X1TF U787 ( .A0(N37), .A1(N555), .B0(N554), .Y(N706) );
  OAI21X1TF U788 ( .A0(N37), .A1(N801), .B0(DIVISION_HEAD[3]), .Y(N554) );
  AOI211X1TF U789 ( .A0(DIVISION_HEAD[2]), .A1(N76), .B0(N553), .C0(N552), .Y(
        N555) );
  AOI22X1TF U790 ( .A0(N796), .A1(SUM_AB[3]), .B0(N1018), .B1(N792), .Y(N549)
         );
  AOI22X1TF U791 ( .A0(N944), .A1(SUM_AB[12]), .B0(N174), .B1(N54), .Y(N550)
         );
  OAI22X1TF U792 ( .A0(N548), .A1(N799), .B0(N547), .B1(N81), .Y(N553) );
  INVX2TF U793 ( .A(Y_IN[12]), .Y(N548) );
  AOI32X1TF U794 ( .A0(N432), .A1(N461), .A2(N431), .B0(N476), .B1(N117), .Y(
        N715) );
  AOI211X1TF U795 ( .A0(N494), .A1(N990), .B0(N430), .C0(N429), .Y(N431) );
  AOI22X1TF U796 ( .A0(N171), .A1(N65), .B0(N44), .B1(N445), .Y(N426) );
  AOI22X1TF U797 ( .A0(DIVISION_HEAD[9]), .A1(N96), .B0(N46), .B1(N50), .Y(
        N427) );
  OAI22X1TF U798 ( .A0(N34), .A1(N49), .B0(N117), .B1(N455), .Y(N430) );
  AOI21X1TF U799 ( .A0(SUM_AB[4]), .A1(N424), .B0(N434), .Y(N990) );
  OAI22X1TF U800 ( .A0(N476), .A1(N475), .B0(N474), .B1(N120), .Y(N711) );
  AOI211X1TF U801 ( .A0(N1002), .A1(N494), .B0(N471), .C0(N470), .Y(N475) );
  OAI211X1TF U802 ( .A0(N469), .A1(N608), .B0(N468), .C0(N467), .Y(N470) );
  AOI22X1TF U803 ( .A0(XTEMP[9]), .A1(N96), .B0(N796), .B1(SUM_AB[12]), .Y(
        N467) );
  NOR2X1TF U804 ( .A(DIVISION_HEAD[12]), .B(N473), .Y(N466) );
  AOI22X1TF U805 ( .A0(X_IN[8]), .A1(N465), .B0(INTADD_0_N1), .B1(N489), .Y(
        N473) );
  OAI21X1TF U806 ( .A0(N758), .A1(N145), .B0(N757), .Y(N687) );
  OAI21X1TF U807 ( .A0(N756), .A1(N755), .B0(N775), .Y(N757) );
  INVX2TF U808 ( .A(N777), .Y(N775) );
  OAI211X1TF U809 ( .A0(N141), .A1(N772), .B0(N754), .C0(N753), .Y(N755) );
  AOI22X1TF U810 ( .A0(DIVISION_REMA[6]), .A1(N733), .B0(SUM_AB[7]), .B1(N795), 
        .Y(N753) );
  OAI211X1TF U811 ( .A0(N805), .A1(N1001), .B0(N752), .C0(N751), .Y(N756) );
  AOI22X1TF U812 ( .A0(N168), .A1(N66), .B0(Y_IN[7]), .B1(N786), .Y(N752) );
  OAI21X1TF U813 ( .A0(N454), .A1(N453), .B0(N463), .Y(N1001) );
  AOI22X1TF U814 ( .A0(XTEMP[11]), .A1(N733), .B0(N67), .B1(N445), .Y(N354) );
  INVX2TF U815 ( .A(INTADD_0_N1), .Y(N465) );
  AOI32X1TF U816 ( .A0(N413), .A1(N461), .A2(N412), .B0(N476), .B1(N115), .Y(
        N717) );
  AOI211X1TF U817 ( .A0(DIVISION_HEAD[7]), .A1(N96), .B0(N411), .C0(N410), .Y(
        N412) );
  AOI21X1TF U818 ( .A0(N494), .A1(N984), .B0(N407), .Y(N408) );
  AOI21X1TF U819 ( .A0(SUM_AB[2]), .A1(N406), .B0(N416), .Y(N984) );
  NOR2X1TF U820 ( .A(SUM_AB[0]), .B(SUM_AB[1]), .Y(N405) );
  NOR2X2TF U821 ( .A(N395), .B(N1023), .Y(N494) );
  AOI22X1TF U822 ( .A0(X_IN[1]), .A1(N445), .B0(N796), .B1(SUM_AB[6]), .Y(N409) );
  INVX2TF U823 ( .A(N608), .Y(N445) );
  NAND2X2TF U824 ( .A(MODE_TYPE[1]), .B(N353), .Y(N608) );
  OAI21X1TF U825 ( .A0(N176), .A1(N746), .B0(N404), .Y(N411) );
  AOI22X1TF U826 ( .A0(X_IN[8]), .A1(N54), .B0(N175), .B1(N51), .Y(N404) );
  INVX2TF U827 ( .A(N802), .Y(N746) );
  AOI32X1TF U828 ( .A0(N794), .A1(N811), .A2(N793), .B0(N37), .B1(N148), .Y(
        N684) );
  AOI21X1TF U829 ( .A0(N792), .A1(N1008), .B0(N791), .Y(N793) );
  AOI22X1TF U830 ( .A0(DIVISION_HEAD[0]), .A1(N76), .B0(DIVISION_HEAD[1]), 
        .B1(N801), .Y(N788) );
  AOI22X1TF U831 ( .A0(Y_IN[10]), .A1(N786), .B0(N44), .B1(N54), .Y(N789) );
  AOI22X1TF U832 ( .A0(DIVISION_HEAD[2]), .A1(N69), .B0(Y_IN[8]), .B1(N66), 
        .Y(N790) );
  AOI21X1TF U833 ( .A0(SUM_AB[10]), .A1(N487), .B0(N500), .Y(N1008) );
  AOI22X1TF U834 ( .A0(N796), .A1(SUM_AB[1]), .B0(SUM_AB[10]), .B1(N95), .Y(
        N794) );
  AOI32X1TF U835 ( .A0(N394), .A1(N393), .A2(N392), .B0(N476), .B1(N393), .Y(
        N719) );
  OAI211X1TF U836 ( .A0(N390), .A1(N558), .B0(N389), .C0(N388), .Y(N391) );
  AOI22X1TF U837 ( .A0(X_IN[6]), .A1(N53), .B0(N174), .B1(N50), .Y(N388) );
  OAI211X1TF U838 ( .A0(N73), .A1(N376), .B0(N360), .C0(N349), .Y(N350) );
  OAI211X1TF U839 ( .A0(N963), .A1(N348), .B0(N566), .C0(N600), .Y(N349) );
  INVX2TF U840 ( .A(N395), .Y(N372) );
  INVX2TF U841 ( .A(N617), .Y(N376) );
  INVX2TF U842 ( .A(N605), .Y(N818) );
  NOR2X1TF U843 ( .A(PRE_WORK), .B(N365), .Y(N602) );
  INVX2TF U844 ( .A(N599), .Y(N566) );
  AOI22X1TF U845 ( .A0(DIVISION_HEAD[3]), .A1(N76), .B0(SUM_AB[0]), .B1(N382), 
        .Y(N394) );
  OAI22X1TF U846 ( .A0(N777), .A1(N732), .B0(N758), .B1(N140), .Y(N691) );
  AOI211X1TF U847 ( .A0(SUM_AB[3]), .A1(N95), .B0(N731), .C0(N730), .Y(N732)
         );
  OAI211X1TF U848 ( .A0(N805), .A1(N989), .B0(N754), .C0(N729), .Y(N730) );
  AOI22X1TF U849 ( .A0(Y_IN[1]), .A1(N65), .B0(DIVISION_REMA[4]), .B1(N69), 
        .Y(N729) );
  OAI21X1TF U850 ( .A0(N416), .A1(N415), .B0(N424), .Y(N989) );
  OAI22X1TF U851 ( .A0(N184), .A1(N799), .B0(N147), .B1(N49), .Y(N731) );
  OAI22X1TF U852 ( .A0(N777), .A1(N742), .B0(N758), .B1(N142), .Y(N689) );
  AOI211X1TF U853 ( .A0(SUM_AB[5]), .A1(N95), .B0(N741), .C0(N740), .Y(N742)
         );
  OAI211X1TF U854 ( .A0(N805), .A1(N995), .B0(N754), .C0(N739), .Y(N740) );
  AOI22X1TF U855 ( .A0(Y_IN[3]), .A1(N65), .B0(DIVISION_REMA[6]), .B1(N69), 
        .Y(N739) );
  AOI222X4TF U856 ( .A0(N764), .A1(N50), .B0(N762), .B1(N53), .C0(N557), .C1(
        N802), .Y(N754) );
  OAI21X1TF U857 ( .A0(N434), .A1(N433), .B0(N444), .Y(N995) );
  INVX2TF U858 ( .A(N799), .Y(N786) );
  AOI32X1TF U859 ( .A0(N785), .A1(N811), .A2(N784), .B0(N37), .B1(N146), .Y(
        N685) );
  AOI211X1TF U860 ( .A0(Y_IN[7]), .A1(N66), .B0(N783), .C0(N782), .Y(N784) );
  OAI211X1TF U861 ( .A0(N805), .A1(N1007), .B0(N781), .C0(N780), .Y(N782) );
  AOI22X1TF U862 ( .A0(DIVISION_HEAD[1]), .A1(N69), .B0(X_IN[1]), .B1(N51), 
        .Y(N780) );
  OAI21X1TF U863 ( .A0(N478), .A1(N477), .B0(N487), .Y(N1007) );
  AOI22X1TF U864 ( .A0(DIVISION_REMA[8]), .A1(N733), .B0(N796), .B1(SUM_AB[0]), 
        .Y(N778) );
  AOI32X1TF U865 ( .A0(N812), .A1(N811), .A2(N810), .B0(N37), .B1(N125), .Y(
        N683) );
  AOI211X1TF U866 ( .A0(DIVISION_HEAD[3]), .A1(N69), .B0(N807), .C0(N806), .Y(
        N810) );
  OAI211X1TF U867 ( .A0(N805), .A1(N1014), .B0(N804), .C0(N803), .Y(N806) );
  AND2X2TF U868 ( .A(N761), .B(N766), .Y(N763) );
  INVX2TF U869 ( .A(N387), .Y(N769) );
  AOI22X1TF U870 ( .A0(DIVISION_HEAD[1]), .A1(N733), .B0(DIVISION_HEAD[2]), 
        .B1(N801), .Y(N804) );
  INVX2TF U871 ( .A(N455), .Y(N801) );
  OAI21X1TF U872 ( .A0(N500), .A1(N499), .B0(N1019), .Y(N1014) );
  INVX2TF U873 ( .A(SUM_AB[11]), .Y(N499) );
  INVX2TF U874 ( .A(SUM_AB[9]), .Y(N477) );
  INVX2TF U875 ( .A(SUM_AB[7]), .Y(N453) );
  INVX2TF U876 ( .A(SUM_AB[5]), .Y(N433) );
  INVX2TF U877 ( .A(SUM_AB[3]), .Y(N415) );
  INVX2TF U878 ( .A(N792), .Y(N805) );
  OAI21X1TF U879 ( .A0(N800), .A1(N799), .B0(N798), .Y(N807) );
  AOI22X1TF U880 ( .A0(Y_IN[9]), .A1(N65), .B0(N173), .B1(N54), .Y(N798) );
  INVX2TF U881 ( .A(N37), .Y(N811) );
  NOR3X2TF U882 ( .A(N63), .B(N604), .C(N631), .Y(N617) );
  AND2X2TF U883 ( .A(N646), .B(N639), .Y(N545) );
  INVX2TF U884 ( .A(N353), .Y(N639) );
  OAI211X1TF U885 ( .A0(X_IN[12]), .A1(N547), .B0(N300), .C0(N299), .Y(N301)
         );
  OAI22X1TF U886 ( .A0(X_IN[10]), .A1(N295), .B0(N67), .B1(N779), .Y(N296) );
  OAI21X1TF U887 ( .A0(Y_IN[9]), .A1(N177), .B0(Y_IN[8]), .Y(N295) );
  NOR2X1TF U888 ( .A(N45), .B(N176), .Y(N290) );
  NOR2X1TF U889 ( .A(N168), .B(N469), .Y(N286) );
  OAI22X1TF U890 ( .A0(N173), .A1(N735), .B0(N174), .B1(N184), .Y(N282) );
  INVX2TF U891 ( .A(N175), .Y(N469) );
  NOR2X1TF U892 ( .A(Y_IN[9]), .B(N177), .Y(N294) );
  NOR2X1TF U893 ( .A(Y_IN[12]), .B(N170), .Y(N300) );
  NOR2X1TF U894 ( .A(Y_IN[9]), .B(N298), .Y(N277) );
  NOR2X1TF U895 ( .A(N45), .B(N502), .Y(N273) );
  NOR2X1TF U896 ( .A(N168), .B(N489), .Y(N269) );
  OAI22X1TF U897 ( .A0(X_IN[6]), .A1(N184), .B0(N174), .B1(N735), .Y(N265) );
  OAI32X1TF U898 ( .A0(N264), .A1(N173), .A2(N307), .B0(N43), .B1(N264), .Y(
        N267) );
  OR2X2TF U899 ( .A(MODE_TYPE[0]), .B(N306), .Y(N766) );
  INVX2TF U900 ( .A(MODE_TYPE[1]), .Y(N306) );
  OAI31X1TF U901 ( .A0(N262), .A1(N67), .A2(N547), .B0(N261), .Y(N263) );
  AOI22X1TF U902 ( .A0(N67), .A1(N547), .B0(X_IN[12]), .B1(N800), .Y(N257) );
  INVX2TF U903 ( .A(N170), .Y(N800) );
  NOR2X1TF U904 ( .A(X_IN[10]), .B(N779), .Y(N258) );
  AOI211X1TF U905 ( .A0(X_IN[10]), .A1(N779), .B0(X_IN[9]), .C0(N759), .Y(N259) );
  NOR2X1TF U906 ( .A(N45), .B(N489), .Y(N252) );
  NOR2X1TF U907 ( .A(N168), .B(N464), .Y(N248) );
  AOI211X1TF U908 ( .A0(N173), .A1(N184), .B0(N44), .C0(N735), .Y(N245) );
  INVX2TF U909 ( .A(Y_IN[0]), .Y(N655) );
  AOI22X1TF U910 ( .A0(N43), .A1(N735), .B0(N171), .B1(N308), .Y(N243) );
  INVX2TF U911 ( .A(X_IN[6]), .Y(N464) );
  NOR2X1TF U912 ( .A(Y_IN[9]), .B(N502), .Y(N256) );
  NOR2X1TF U913 ( .A(N170), .B(N298), .Y(N262) );
  INVX2TF U914 ( .A(X_IN[12]), .Y(N298) );
  INVX2TF U915 ( .A(N332), .Y(N385) );
  AOI22X1TF U916 ( .A0(N796), .A1(SUM_AB[2]), .B0(SUM_AB[11]), .B1(N95), .Y(
        N812) );
  INVX2TF U917 ( .A(N305), .Y(N627) );
  OAI21X1TF U918 ( .A0(N36), .A1(N60), .B0(N237), .Y(OPER_A[12]) );
  OAI21X1TF U919 ( .A0(N117), .A1(N59), .B0(N228), .Y(OPER_A[4]) );
  OAI21X1TF U920 ( .A0(N119), .A1(N60), .B0(N230), .Y(OPER_A[6]) );
  OAI21X1TF U921 ( .A0(N116), .A1(N60), .B0(N231), .Y(OPER_A[7]) );
  OAI21X1TF U922 ( .A0(N120), .A1(N60), .B0(N232), .Y(OPER_A[8]) );
  OAI21X1TF U923 ( .A0(N60), .A1(N32), .B0(N233), .Y(OPER_A[9]) );
  OAI21X1TF U924 ( .A0(N60), .A1(N126), .B0(N234), .Y(OPER_A[10]) );
  OAI21X1TF U925 ( .A0(N60), .A1(N35), .B0(N235), .Y(OPER_A[11]) );
  INVX2TF U926 ( .A(N558), .Y(N796) );
  AOI22X1TF U927 ( .A0(N509), .A1(\INTADD_0_SUM[5] ), .B0(N796), .B1(
        SUM_AB[10]), .Y(N449) );
  AOI31X1TF U928 ( .A0(N509), .A1(N126), .A2(N495), .B0(N490), .Y(N491) );
  AOI31X1TF U929 ( .A0(N86), .A1(N35), .A2(N510), .B0(N508), .Y(N513) );
  AOI21X1TF U930 ( .A0(N86), .A1(N473), .B0(N472), .Y(N474) );
  AOI21X1TF U931 ( .A0(N86), .A1(N357), .B0(N514), .Y(N358) );
  INVX2TF U932 ( .A(ALU_TYPE[0]), .Y(N178) );
  INVX2TF U933 ( .A(ALU_TYPE[2]), .Y(N179) );
  OAI2BB1X1TF U934 ( .A0N(N58), .A1N(C152_DATA4_10), .B0(N202), .Y(N672) );
  NAND3X1TF U935 ( .A(N893), .B(N201), .C(N200), .Y(N674) );
  NAND2BX1TF U936 ( .AN(N821), .B(N197), .Y(N682) );
  OR3X1TF U937 ( .A(N906), .B(N74), .C(N896), .Y(N192) );
  AO21X1TF U938 ( .A0(DP_OP_333_126_1842_N43), .A1(Y_IN[2]), .B0(
        DP_OP_333_126_1842_N57), .Y(C2_Z_2) );
  CMPR32X2TF U939 ( .A(X_IN[6]), .B(DIVISION_HEAD[10]), .C(INTADD_0_N3), .CO(
        INTADD_0_N2), .S(\INTADD_0_SUM[5] ) );
  CMPR32X2TF U940 ( .A(X_IN[1]), .B(DIVISION_HEAD[5]), .C(INTADD_0_CI), .CO(
        INTADD_0_N7), .S(\INTADD_0_SUM[0] ) );
  AOI2BB2X1TF U941 ( .B0(N208), .B1(DIVISION_REMA[0]), .A0N(N147), .A1N(N40), 
        .Y(N211) );
  OAI222X1TF U942 ( .A0(N42), .A1(N36), .B0(N40), .B1(N33), .C0(N222), .C1(
        N126), .Y(FOUT[10]) );
  OAI222X1TF U943 ( .A0(N222), .A1(N32), .B0(N40), .B1(N125), .C0(N35), .C1(
        N42), .Y(FOUT[9]) );
  NAND2X1TF U944 ( .A(N143), .B(N127), .Y(N370) );
  NAND3X1TF U945 ( .A(STEP[2]), .B(STEP[3]), .C(N642), .Y(N943) );
  NAND3X1TF U946 ( .A(N545), .B(N387), .C(N634), .Y(N647) );
  AOI222XLTF U947 ( .A0(STEP[2]), .A1(N144), .B0(N121), .B1(N127), .C0(N132), 
        .C1(N122), .Y(N241) );
  NAND2X1TF U948 ( .A(N133), .B(N157), .Y(N616) );
  NAND2X1TF U949 ( .A(N565), .B(N961), .Y(N942) );
  NOR2BX1TF U950 ( .AN(N573), .B(N605), .Y(N570) );
  NAND2X1TF U951 ( .A(PRE_WORK), .B(N351), .Y(N956) );
  NAND3X1TF U952 ( .A(SIGN_Y), .B(N74), .C(N895), .Y(N822) );
  XNOR2X1TF U953 ( .A(OPER_A[12]), .B(N340), .Y(N341) );
  NAND3X1TF U954 ( .A(N605), .B(N602), .C(N138), .Y(N600) );
  NAND3X1TF U955 ( .A(N566), .B(POST_WORK), .C(N602), .Y(N373) );
  NAND3BX1TF U956 ( .AN(N363), .B(N952), .C(N970), .Y(N598) );
  NAND3X1TF U957 ( .A(N609), .B(N364), .C(N598), .Y(N946) );
  NAND2X1TF U958 ( .A(N63), .B(N395), .Y(N382) );
  NAND3X1TF U959 ( .A(N385), .B(N122), .C(DP_OP_333_126_1842_N57), .Y(N638) );
  NAND3BX1TF U960 ( .AN(N382), .B(N772), .C(N638), .Y(N366) );
  NOR2BX1TF U961 ( .AN(N634), .B(N947), .Y(N542) );
  NAND3X1TF U962 ( .A(N542), .B(N377), .C(N376), .Y(N381) );
  NAND2X1TF U963 ( .A(N796), .B(SUM_AB[8]), .Y(N425) );
  NAND4X1TF U964 ( .A(N428), .B(N427), .C(N426), .D(N425), .Y(N429) );
  NAND4X1TF U965 ( .A(N439), .B(N438), .C(N437), .D(N436), .Y(N440) );
  NAND4X1TF U966 ( .A(N449), .B(N448), .C(N447), .D(N446), .Y(N450) );
  AOI2BB2X1TF U967 ( .B0(X_IN[9]), .B1(N479), .A0N(N479), .A1N(X_IN[9]), .Y(
        N484) );
  NAND3X1TF U968 ( .A(N509), .B(N32), .C(N484), .Y(N480) );
  AOI2BB1X1TF U969 ( .A0N(N511), .A1N(N484), .B0(N514), .Y(N485) );
  AOI2BB2X1TF U970 ( .B0(N488), .B1(N502), .A0N(N502), .A1N(N488), .Y(N495) );
  AOI2BB1X1TF U971 ( .A0N(N511), .A1N(N495), .B0(N514), .Y(N496) );
  AOI2BB2X1TF U972 ( .B0(N67), .B1(N498), .A0N(N498), .A1N(X_IN[11]), .Y(N510)
         );
  OAI2BB2XLTF U973 ( .B0(N502), .B1(N608), .A0N(XTEMP[12]), .A1N(N501), .Y(
        N503) );
  AOI2BB1X1TF U974 ( .A0N(N511), .A1N(N510), .B0(N514), .Y(N512) );
  AOI2BB1X1TF U975 ( .A0N(DIVISION_REMA[2]), .A1N(N518), .B0(DIVISION_HEAD[6]), 
        .Y(N516) );
  OA21XLTF U976 ( .A0(N117), .A1(DIVISION_REMA[4]), .B0(N520), .Y(N522) );
  OA21XLTF U977 ( .A0(N119), .A1(DIVISION_REMA[6]), .B0(N524), .Y(N526) );
  OA21XLTF U978 ( .A0(XTEMP[12]), .A1(N535), .B0(N33), .Y(N534) );
  NAND3X1TF U979 ( .A(N551), .B(N550), .C(N549), .Y(N552) );
  NAND3X1TF U980 ( .A(N754), .B(N559), .C(N558), .Y(N560) );
  NAND3X1TF U981 ( .A(N566), .B(N602), .C(N818), .Y(N572) );
  NAND4X1TF U982 ( .A(N568), .B(N567), .C(N639), .D(N572), .Y(N569) );
  NAND2X1TF U983 ( .A(N156), .B(N134), .Y(N590) );
  NOR4XLTF U984 ( .A(\RSHT_BITS[3] ), .B(N90), .C(N614), .D(N590), .Y(N571) );
  NAND2X1TF U985 ( .A(N579), .B(N589), .Y(N586) );
  NAND2X1TF U986 ( .A(N92), .B(N91), .Y(N588) );
  AOI2BB2X1TF U987 ( .B0(N596), .B1(N134), .A0N(N590), .A1N(N592), .Y(N584) );
  NAND4X1TF U988 ( .A(N611), .B(N610), .C(N609), .D(N608), .Y(N612) );
  NAND4X1TF U989 ( .A(N49), .B(N634), .C(N633), .D(N632), .Y(N635) );
  NAND4X1TF U990 ( .A(N640), .B(N639), .C(N638), .D(N643), .Y(N697) );
  NAND3X1TF U991 ( .A(N754), .B(N651), .C(N650), .Y(N652) );
  AO22X1TF U992 ( .A0(DIVISION_REMA[4]), .A1(N76), .B0(N168), .B1(N786), .Y(
        N741) );
  OAI2BB2XLTF U993 ( .B0(N759), .B1(N799), .A0N(Y_IN[6]), .A1N(N66), .Y(N774)
         );
  NAND4X1TF U994 ( .A(N790), .B(N789), .C(N788), .D(N787), .Y(N791) );
  OAI221XLTF U995 ( .A0(\INDEX[2] ), .A1(N90), .B0(N124), .B1(\RSHT_BITS[3] ), 
        .C0(N813), .Y(N814) );
  OAI221XLTF U996 ( .A0(N129), .A1(N156), .B0(N133), .B1(N92), .C0(N815), .Y(
        N831) );
  NAND2X1TF U997 ( .A(N830), .B(N970), .Y(N860) );
  OAI2BB1X1TF U998 ( .A0N(N963), .A1N(N831), .B0(N830), .Y(N916) );
  NAND3X1TF U999 ( .A(N74), .B(N154), .C(N131), .Y(N978) );
  NAND3BX1TF U1000 ( .AN(OPER_A[7]), .B(N928), .C(N879), .Y(N880) );
  NAND3X1TF U1001 ( .A(N905), .B(N904), .C(N903), .Y(N673) );
  NAND2X1TF U1002 ( .A(N944), .B(N949), .Y(N950) );
  NAND2X1TF U1003 ( .A(N983), .B(N982), .Y(N668) );
  NAND2X1TF U1004 ( .A(N986), .B(N985), .Y(N667) );
  NAND2X1TF U1005 ( .A(SUM_AB[3]), .B(N1011), .Y(N987) );
  NAND2X1TF U1006 ( .A(SUM_AB[5]), .B(N1011), .Y(N993) );
  NAND2X1TF U1007 ( .A(SUM_AB[7]), .B(N1011), .Y(N999) );
  NAND2X1TF U1008 ( .A(SUM_AB[9]), .B(N1011), .Y(N1005) );
  NAND2X1TF U1009 ( .A(SUM_AB[11]), .B(N1011), .Y(N1012) );
endmodule


module SCPU_SRAM_8BIT_ALU_TOP ( CLK, RST_N, CTRL_MODE, CTRL_BGN, CPU_STR, 
        LOAD_N, CTRL_SI, ANA_SI, CTRL_RDY, ANA_RDY, CTRL_SO, ANA_SO, NXT, SEL, 
        SCLK1, SCLK2, LAT, CLRN, CLK_ADC, RSTN_ADC );
  input [1:0] CTRL_MODE;
  output [1:0] NXT;
  input CLK, RST_N, CTRL_BGN, CPU_STR, LOAD_N, CTRL_SI, ANA_SI;
  output CTRL_RDY, ANA_RDY, CTRL_SO, ANA_SO, SEL, SCLK1, SCLK2, LAT, CLRN,
         CLK_ADC, RSTN_ADC;
  wire   CEN_AFTER_MUX, WEN_AFTER_MUX, I_CLK, I_RST_N, I_CTRL_BGN, I_CPU_STR,
         I_LOAD_N, I_CTRL_SI, I_CTRL_SO, I_CLRN, I_CLK_ADC, I_RSTN_ADC,
         SCPU_ALU_CTRL_CEN, SCPU_ALU_CTRL_WEN, SCPU_ALU_CTRL_D_WE,
         SCPU_ALU_CTRL_IS_I_ADDR, SCPU_ALU_CTRL_CCT_N62, SCPU_ALU_CTRL_CCT_N49,
         SCPU_ALU_CTRL_CCT_CNT_BIT_LOAD, \SCPU_ALU_CTRL_CCT_REG_BITS[1] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[2] , \SCPU_ALU_CTRL_CCT_REG_BITS[3] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[4] , \SCPU_ALU_CTRL_CCT_REG_BITS[5] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[6] , \SCPU_ALU_CTRL_CCT_REG_BITS[7] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[8] , \SCPU_ALU_CTRL_CCT_REG_BITS[9] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[10] , \SCPU_ALU_CTRL_CCT_REG_BITS[11] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[12] , \SCPU_ALU_CTRL_CCT_REG_BITS[13] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[14] , \SCPU_ALU_CTRL_CCT_REG_BITS[15] ,
         \SCPU_ALU_CTRL_CCT_REG_BITS[16] , \SCPU_ALU_CTRL_CCT_CTRL_STATE[0] ,
         \SCPU_ALU_CTRL_CCT_CTRL_STATE[1] , \SCPU_ALU_CTRL_CCT_REG_LOAD[0] ,
         \SCPU_ALU_CTRL_CCT_REG_LOAD[1] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[0] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[1] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[2] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[3] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[4] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[5] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[6] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[7] , SCPU_ALU_CTRL_CTRL_02_N36,
         SCPU_ALU_CTRL_CTRL_02_N35, SCPU_ALU_CTRL_CTRL_02_N24,
         SCPU_ALU_CTRL_CTRL_02_N23, \SCPU_ALU_CTRL_CTRL_02_PLL_STATE[1] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[0] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[1] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[2] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[3] ,
         \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[4] ,
         \SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ,
         \SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] , N20, N21, N25, N34, N35, N36,
         N37, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57,
         N58, N59, N60, N61, N70, N71, N78, N115, N116, N117, N118, N119, N120,
         N121, N122, N123, N124, N125, N126, N127, N128, N129, N130, N131,
         N132, N133, N134, N135, N136, N137, N138, N139, N140, N141,
         SCPU_ALU_CTRL_UUT_N881, SCPU_ALU_CTRL_UUT_N880,
         SCPU_ALU_CTRL_UUT_N879, SCPU_ALU_CTRL_UUT_N878,
         SCPU_ALU_CTRL_UUT_N877, SCPU_ALU_CTRL_UUT_N876,
         SCPU_ALU_CTRL_UUT_N875, SCPU_ALU_CTRL_UUT_N874,
         SCPU_ALU_CTRL_UUT_N873, SCPU_ALU_CTRL_UUT_N872,
         SCPU_ALU_CTRL_UUT_N871, SCPU_ALU_CTRL_UUT_N870,
         SCPU_ALU_CTRL_UUT_N869, SCPU_ALU_CTRL_UUT_N868,
         SCPU_ALU_CTRL_UUT_N867, SCPU_ALU_CTRL_UUT_N866,
         SCPU_ALU_CTRL_UUT_N865, SCPU_ALU_CTRL_UUT_N864,
         SCPU_ALU_CTRL_UUT_N863, SCPU_ALU_CTRL_UUT_N862,
         SCPU_ALU_CTRL_UUT_N861, SCPU_ALU_CTRL_UUT_N860,
         SCPU_ALU_CTRL_UUT_N859, SCPU_ALU_CTRL_UUT_N858,
         SCPU_ALU_CTRL_UUT_N857, SCPU_ALU_CTRL_UUT_N856,
         SCPU_ALU_CTRL_UUT_N855, SCPU_ALU_CTRL_UUT_N854,
         SCPU_ALU_CTRL_UUT_N853, SCPU_ALU_CTRL_UUT_N852,
         SCPU_ALU_CTRL_UUT_N851, SCPU_ALU_CTRL_UUT_N850,
         SCPU_ALU_CTRL_UUT_N849, SCPU_ALU_CTRL_UUT_N848,
         SCPU_ALU_CTRL_UUT_N847, SCPU_ALU_CTRL_UUT_N846,
         SCPU_ALU_CTRL_UUT_N845, SCPU_ALU_CTRL_UUT_N844,
         SCPU_ALU_CTRL_UUT_N843, SCPU_ALU_CTRL_UUT_N842,
         SCPU_ALU_CTRL_UUT_N841, SCPU_ALU_CTRL_UUT_N840,
         SCPU_ALU_CTRL_UUT_N839, SCPU_ALU_CTRL_UUT_N838,
         SCPU_ALU_CTRL_UUT_N837, SCPU_ALU_CTRL_UUT_N836,
         SCPU_ALU_CTRL_UUT_N835, SCPU_ALU_CTRL_UUT_N834,
         SCPU_ALU_CTRL_UUT_N833, SCPU_ALU_CTRL_UUT_N832,
         SCPU_ALU_CTRL_UUT_N831, SCPU_ALU_CTRL_UUT_N830,
         SCPU_ALU_CTRL_UUT_N829, SCPU_ALU_CTRL_UUT_N828,
         SCPU_ALU_CTRL_UUT_N827, SCPU_ALU_CTRL_UUT_N826,
         SCPU_ALU_CTRL_UUT_N825, SCPU_ALU_CTRL_UUT_N824,
         SCPU_ALU_CTRL_UUT_N823, SCPU_ALU_CTRL_UUT_N822,
         SCPU_ALU_CTRL_UUT_N821, SCPU_ALU_CTRL_UUT_N820,
         SCPU_ALU_CTRL_UUT_N819, SCPU_ALU_CTRL_UUT_N818,
         SCPU_ALU_CTRL_UUT_N817, SCPU_ALU_CTRL_UUT_N816,
         SCPU_ALU_CTRL_UUT_N641, SCPU_ALU_CTRL_UUT_N620,
         SCPU_ALU_CTRL_UUT_N619, SCPU_ALU_CTRL_UUT_N618,
         SCPU_ALU_CTRL_UUT_N617, SCPU_ALU_CTRL_UUT_N616,
         SCPU_ALU_CTRL_UUT_N615, SCPU_ALU_CTRL_UUT_N614,
         SCPU_ALU_CTRL_UUT_N613, SCPU_ALU_CTRL_UUT_N612,
         SCPU_ALU_CTRL_UUT_N611, SCPU_ALU_CTRL_UUT_N610,
         SCPU_ALU_CTRL_UUT_N609, SCPU_ALU_CTRL_UUT_N604,
         SCPU_ALU_CTRL_UUT_N593, SCPU_ALU_CTRL_UUT_N586,
         SCPU_ALU_CTRL_UUT_N581, SCPU_ALU_CTRL_UUT_N575,
         SCPU_ALU_CTRL_UUT_N573, SCPU_ALU_CTRL_UUT_N571,
         SCPU_ALU_CTRL_UUT_N569, SCPU_ALU_CTRL_UUT_N567,
         SCPU_ALU_CTRL_UUT_N565, SCPU_ALU_CTRL_UUT_N563,
         SCPU_ALU_CTRL_UUT_N558, SCPU_ALU_CTRL_UUT_N556,
         SCPU_ALU_CTRL_UUT_N554, SCPU_ALU_CTRL_UUT_N552,
         SCPU_ALU_CTRL_UUT_N550, SCPU_ALU_CTRL_UUT_N548,
         SCPU_ALU_CTRL_UUT_N546, SCPU_ALU_CTRL_UUT_N544,
         SCPU_ALU_CTRL_UUT_N542, SCPU_ALU_CTRL_UUT_N541,
         SCPU_ALU_CTRL_UUT_N540, SCPU_ALU_CTRL_UUT_N539,
         SCPU_ALU_CTRL_UUT_N538, SCPU_ALU_CTRL_UUT_N537,
         SCPU_ALU_CTRL_UUT_N536, SCPU_ALU_CTRL_UUT_N535,
         SCPU_ALU_CTRL_UUT_N534, SCPU_ALU_CTRL_UUT_N533,
         SCPU_ALU_CTRL_UUT_N532, SCPU_ALU_CTRL_UUT_N531,
         SCPU_ALU_CTRL_UUT_N530, SCPU_ALU_CTRL_UUT_N529,
         SCPU_ALU_CTRL_UUT_N528, SCPU_ALU_CTRL_UUT_N527,
         SCPU_ALU_CTRL_UUT_N526, SCPU_ALU_CTRL_UUT_N525,
         SCPU_ALU_CTRL_UUT_N524, SCPU_ALU_CTRL_UUT_N523,
         SCPU_ALU_CTRL_UUT_N522, SCPU_ALU_CTRL_UUT_N521,
         SCPU_ALU_CTRL_UUT_N520, SCPU_ALU_CTRL_UUT_N519,
         SCPU_ALU_CTRL_UUT_N518, SCPU_ALU_CTRL_UUT_N517,
         SCPU_ALU_CTRL_UUT_N516, SCPU_ALU_CTRL_UUT_N515,
         SCPU_ALU_CTRL_UUT_N514, SCPU_ALU_CTRL_UUT_N513,
         SCPU_ALU_CTRL_UUT_N512, SCPU_ALU_CTRL_UUT_N511,
         SCPU_ALU_CTRL_UUT_N510, SCPU_ALU_CTRL_UUT_N509,
         SCPU_ALU_CTRL_UUT_N508, SCPU_ALU_CTRL_UUT_N507,
         SCPU_ALU_CTRL_UUT_N506, SCPU_ALU_CTRL_UUT_N505,
         SCPU_ALU_CTRL_UUT_N504, SCPU_ALU_CTRL_UUT_N503,
         SCPU_ALU_CTRL_UUT_N502, SCPU_ALU_CTRL_UUT_N501,
         SCPU_ALU_CTRL_UUT_N500, SCPU_ALU_CTRL_UUT_N499,
         SCPU_ALU_CTRL_UUT_N498, SCPU_ALU_CTRL_UUT_N497,
         SCPU_ALU_CTRL_UUT_N496, SCPU_ALU_CTRL_UUT_N495,
         SCPU_ALU_CTRL_UUT_N493, SCPU_ALU_CTRL_UUT_N483,
         SCPU_ALU_CTRL_UUT_N473, SCPU_ALU_CTRL_UUT_N463,
         SCPU_ALU_CTRL_UUT_N453, SCPU_ALU_CTRL_UUT_N443,
         SCPU_ALU_CTRL_UUT_N433, SCPU_ALU_CTRL_UUT_N423,
         SCPU_ALU_CTRL_UUT_N413, SCPU_ALU_CTRL_UUT_N403,
         SCPU_ALU_CTRL_UUT_N393, SCPU_ALU_CTRL_UUT_N383,
         SCPU_ALU_CTRL_UUT_N373, SCPU_ALU_CTRL_UUT_N363,
         SCPU_ALU_CTRL_UUT_N353, SCPU_ALU_CTRL_UUT_N343,
         SCPU_ALU_CTRL_UUT_N333, SCPU_ALU_CTRL_UUT_N331,
         SCPU_ALU_CTRL_UUT_N329, SCPU_ALU_CTRL_UUT_N325,
         SCPU_ALU_CTRL_UUT_N323, SCPU_ALU_CTRL_UUT_N321,
         SCPU_ALU_CTRL_UUT_N319, SCPU_ALU_CTRL_UUT_N317,
         SCPU_ALU_CTRL_UUT_N315, SCPU_ALU_CTRL_UUT_N313,
         SCPU_ALU_CTRL_UUT_N311, SCPU_ALU_CTRL_UUT_N310,
         SCPU_ALU_CTRL_UUT_N309, SCPU_ALU_CTRL_UUT_N308,
         SCPU_ALU_CTRL_UUT_N307, SCPU_ALU_CTRL_UUT_N306,
         SCPU_ALU_CTRL_UUT_N305, SCPU_ALU_CTRL_UUT_N304,
         SCPU_ALU_CTRL_UUT_N287, SCPU_ALU_CTRL_UUT_N286,
         SCPU_ALU_CTRL_UUT_N285, SCPU_ALU_CTRL_UUT_N284, SCPU_ALU_CTRL_UUT_ZF,
         SCPU_ALU_CTRL_UUT_N622, SCPU_ALU_CTRL_UUT_N621,
         SCPU_ALU_CTRL_UUT_N5860, SCPU_ALU_CTRL_UUT_N585,
         SCPU_ALU_CTRL_UUT_N584, SCPU_ALU_CTRL_UUT_N583,
         SCPU_ALU_CTRL_UUT_N582, SCPU_ALU_CTRL_UUT_N5810,
         SCPU_ALU_CTRL_UUT_N5800, SCPU_ALU_CTRL_UUT_N579,
         SCPU_ALU_CTRL_UUT_N578, SCPU_ALU_CTRL_UUT_N577,
         SCPU_ALU_CTRL_UUT_N576, SCPU_ALU_CTRL_UUT_N5750,
         SCPU_ALU_CTRL_UUT_N574, SCPU_ALU_CTRL_UUT_N5730,
         SCPU_ALU_CTRL_UUT_N572, SCPU_ALU_CTRL_UUT_N5710,
         SCPU_ALU_CTRL_UUT_N5180, SCPU_ALU_CTRL_UUT_N5170,
         SCPU_ALU_CTRL_UUT_N5160, SCPU_ALU_CTRL_UUT_N5150,
         SCPU_ALU_CTRL_UUT_N5140, SCPU_ALU_CTRL_UUT_N5130,
         SCPU_ALU_CTRL_UUT_N5120, SCPU_ALU_CTRL_UUT_N5110,
         SCPU_ALU_CTRL_UUT_N5100, SCPU_ALU_CTRL_UUT_N5090,
         SCPU_ALU_CTRL_UUT_N5080, SCPU_ALU_CTRL_UUT_N5070,
         SCPU_ALU_CTRL_UUT_N5060, SCPU_ALU_CTRL_UUT_N5050,
         SCPU_ALU_CTRL_UUT_N5040, SCPU_ALU_CTRL_UUT_N5030,
         SCPU_ALU_CTRL_UUT_N5020, SCPU_ALU_CTRL_UUT_N5010,
         SCPU_ALU_CTRL_UUT_N5000, SCPU_ALU_CTRL_UUT_N4990,
         SCPU_ALU_CTRL_UUT_N4980, SCPU_ALU_CTRL_UUT_N4970,
         SCPU_ALU_CTRL_UUT_N4960, SCPU_ALU_CTRL_UUT_N4950,
         SCPU_ALU_CTRL_UUT_N494, SCPU_ALU_CTRL_UUT_N4930,
         SCPU_ALU_CTRL_UUT_N492, SCPU_ALU_CTRL_UUT_N491,
         SCPU_ALU_CTRL_UUT_N490, SCPU_ALU_CTRL_UUT_N489,
         SCPU_ALU_CTRL_UUT_N488, SCPU_ALU_CTRL_UUT_N487,
         SCPU_ALU_CTRL_UUT_N486, SCPU_ALU_CTRL_UUT_N451,
         SCPU_ALU_CTRL_UUT_N450, SCPU_ALU_CTRL_UUT_N449,
         SCPU_ALU_CTRL_UUT_N448, SCPU_ALU_CTRL_UUT_N447,
         SCPU_ALU_CTRL_UUT_N446, SCPU_ALU_CTRL_UUT_N445,
         SCPU_ALU_CTRL_UUT_N444, SCPU_ALU_CTRL_UUT_N4430,
         SCPU_ALU_CTRL_UUT_N442, SCPU_ALU_CTRL_UUT_N441,
         SCPU_ALU_CTRL_UUT_N440, SCPU_ALU_CTRL_UUT_N439,
         SCPU_ALU_CTRL_UUT_N438, SCPU_ALU_CTRL_UUT_N437,
         SCPU_ALU_CTRL_UUT_N436, SCPU_ALU_CTRL_UUT_N435, SCPU_ALU_CTRL_UUT_CF,
         SCPU_ALU_CTRL_UUT_CF_BUF, SCPU_ALU_CTRL_UUT_N204,
         SCPU_ALU_CTRL_UUT_N203, SCPU_ALU_CTRL_UUT_N202,
         SCPU_ALU_CTRL_UUT_N201, SCPU_ALU_CTRL_UUT_N200,
         SCPU_ALU_CTRL_UUT_N199, SCPU_ALU_CTRL_UUT_N198,
         SCPU_ALU_CTRL_UUT_N197, SCPU_ALU_CTRL_UUT_N196,
         SCPU_ALU_CTRL_UUT_N195, SCPU_ALU_CTRL_UUT_N194,
         SCPU_ALU_CTRL_UUT_N193, SCPU_ALU_CTRL_UUT_N192,
         SCPU_ALU_CTRL_UUT_N191, SCPU_ALU_CTRL_UUT_N190,
         SCPU_ALU_CTRL_UUT_N189, SCPU_ALU_CTRL_UUT_N164,
         SCPU_ALU_CTRL_UUT_N163, SCPU_ALU_CTRL_UUT_N162,
         SCPU_ALU_CTRL_UUT_N161, SCPU_ALU_CTRL_UUT_N160,
         SCPU_ALU_CTRL_UUT_N159, SCPU_ALU_CTRL_UUT_N158,
         SCPU_ALU_CTRL_UUT_N157, SCPU_ALU_CTRL_UUT_N156,
         SCPU_ALU_CTRL_UUT_N155, SCPU_ALU_CTRL_UUT_N154,
         SCPU_ALU_CTRL_UUT_N153, SCPU_ALU_CTRL_UUT_N152,
         SCPU_ALU_CTRL_UUT_N151, SCPU_ALU_CTRL_UUT_N150,
         SCPU_ALU_CTRL_UUT_N149, \SCPU_ALU_CTRL_UUT_SMDR[0] ,
         \SCPU_ALU_CTRL_UUT_SMDR[1] , \SCPU_ALU_CTRL_UUT_SMDR[2] ,
         \SCPU_ALU_CTRL_UUT_SMDR[3] , \SCPU_ALU_CTRL_UUT_SMDR[4] ,
         \SCPU_ALU_CTRL_UUT_SMDR[5] , \SCPU_ALU_CTRL_UUT_SMDR[6] ,
         \SCPU_ALU_CTRL_UUT_SMDR[7] , \SCPU_ALU_CTRL_UUT_SMDR[8] ,
         \SCPU_ALU_CTRL_UUT_SMDR[9] , \SCPU_ALU_CTRL_UUT_SMDR[10] ,
         \SCPU_ALU_CTRL_UUT_SMDR[11] , \SCPU_ALU_CTRL_UUT_SMDR[12] ,
         \SCPU_ALU_CTRL_UUT_SMDR[13] , \SCPU_ALU_CTRL_UUT_SMDR[14] ,
         \SCPU_ALU_CTRL_UUT_SMDR[15] , \SCPU_ALU_CTRL_UUT_REG_B[0] ,
         \SCPU_ALU_CTRL_UUT_REG_B[1] , \SCPU_ALU_CTRL_UUT_REG_B[2] ,
         \SCPU_ALU_CTRL_UUT_REG_B[4] , \SCPU_ALU_CTRL_UUT_REG_B[5] ,
         \SCPU_ALU_CTRL_UUT_REG_B[6] , \SCPU_ALU_CTRL_UUT_REG_B[7] ,
         \SCPU_ALU_CTRL_UUT_REG_B[8] , \SCPU_ALU_CTRL_UUT_REG_B[9] ,
         \SCPU_ALU_CTRL_UUT_REG_B[10] , \SCPU_ALU_CTRL_UUT_REG_B[11] ,
         \SCPU_ALU_CTRL_UUT_REG_B[12] , \SCPU_ALU_CTRL_UUT_REG_B[13] ,
         \SCPU_ALU_CTRL_UUT_REG_B[14] , \SCPU_ALU_CTRL_UUT_REG_B[15] ,
         \SCPU_ALU_CTRL_UUT_REG_A[0] , \SCPU_ALU_CTRL_UUT_REG_A[1] ,
         \SCPU_ALU_CTRL_UUT_REG_A[2] , \SCPU_ALU_CTRL_UUT_REG_A[3] ,
         \SCPU_ALU_CTRL_UUT_REG_A[4] , \SCPU_ALU_CTRL_UUT_REG_A[5] ,
         \SCPU_ALU_CTRL_UUT_REG_A[6] , \SCPU_ALU_CTRL_UUT_REG_A[7] ,
         \SCPU_ALU_CTRL_UUT_REG_A[8] , \SCPU_ALU_CTRL_UUT_REG_A[9] ,
         \SCPU_ALU_CTRL_UUT_REG_A[10] , \SCPU_ALU_CTRL_UUT_REG_A[11] ,
         \SCPU_ALU_CTRL_UUT_REG_A[12] , \SCPU_ALU_CTRL_UUT_REG_A[13] ,
         \SCPU_ALU_CTRL_UUT_REG_A[14] , \SCPU_ALU_CTRL_UUT_REG_A[15] ,
         SCPU_ALU_CTRL_UUT_N127, SCPU_ALU_CTRL_UUT_N126,
         SCPU_ALU_CTRL_UUT_N125, SCPU_ALU_CTRL_UUT_N124,
         SCPU_ALU_CTRL_UUT_N123, SCPU_ALU_CTRL_UUT_N122,
         SCPU_ALU_CTRL_UUT_N121, SCPU_ALU_CTRL_UUT_N120,
         SCPU_ALU_CTRL_UUT_N119, SCPU_ALU_CTRL_UUT_N118,
         SCPU_ALU_CTRL_UUT_N117, SCPU_ALU_CTRL_UUT_N116,
         SCPU_ALU_CTRL_UUT_N115, SCPU_ALU_CTRL_UUT_N114,
         SCPU_ALU_CTRL_UUT_N113, SCPU_ALU_CTRL_UUT_N112,
         SCPU_ALU_CTRL_UUT_N109, SCPU_ALU_CTRL_UUT_N108,
         \SCPU_ALU_CTRL_UUT_OPER1_R1[2] , \SCPU_ALU_CTRL_UUT_CODE_TYPE[0] ,
         \SCPU_ALU_CTRL_UUT_CODE_TYPE[3] , \SCPU_ALU_CTRL_UUT_STATE[0] ,
         \SCPU_ALU_CTRL_UUT_STATE[1] , \SCPU_ALU_CTRL_UUT_STATE[2] ,
         \SCPU_ALU_CTRL_UUT_GR[0][0] , \SCPU_ALU_CTRL_UUT_GR[0][1] ,
         \SCPU_ALU_CTRL_UUT_GR[0][2] , \SCPU_ALU_CTRL_UUT_GR[0][3] ,
         \SCPU_ALU_CTRL_UUT_GR[0][4] , \SCPU_ALU_CTRL_UUT_GR[0][5] ,
         \SCPU_ALU_CTRL_UUT_GR[0][6] , \SCPU_ALU_CTRL_UUT_GR[0][7] ,
         \SCPU_ALU_CTRL_UUT_GR[0][8] , \SCPU_ALU_CTRL_UUT_GR[0][9] ,
         \SCPU_ALU_CTRL_UUT_GR[0][10] , \SCPU_ALU_CTRL_UUT_GR[0][11] ,
         \SCPU_ALU_CTRL_UUT_GR[0][12] , \SCPU_ALU_CTRL_UUT_GR[0][13] ,
         \SCPU_ALU_CTRL_UUT_GR[0][14] , \SCPU_ALU_CTRL_UUT_GR[0][15] ,
         \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[13] ,
         \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[14] ,
         \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[15] ,
         \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[13] ,
         \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[14] ,
         \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[15] ,
         \SCPU_ALU_CTRL_UUT_IO_CONTROL[8] , \SCPU_ALU_CTRL_UUT_IO_CONTROL[9] ,
         \SCPU_ALU_CTRL_UUT_IO_CONTROL[10] ,
         \SCPU_ALU_CTRL_UUT_IO_CONTROL[11] ,
         \SCPU_ALU_CTRL_UUT_IO_CONTROL[12] ,
         \SCPU_ALU_CTRL_UUT_IO_CONTROL[13] ,
         \SCPU_ALU_CTRL_UUT_IO_CONTROL[14] ,
         \SCPU_ALU_CTRL_UUT_IO_CONTROL[15] ,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N22,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N21,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N20,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N19,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N18,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N17,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N16,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N15,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N14,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N13,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N12,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N11,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N10,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N9,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N8,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N7,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N6,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N5,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N4,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N3,
         SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N2,
         \SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[2] ,
         \SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N16, SCPU_ALU_CTRL_UUT_ADD_X_264_3_N15,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N14, SCPU_ALU_CTRL_UUT_ADD_X_264_3_N13,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N12, SCPU_ALU_CTRL_UUT_ADD_X_264_3_N11,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N10, SCPU_ALU_CTRL_UUT_ADD_X_264_3_N9,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N8, SCPU_ALU_CTRL_UUT_ADD_X_264_3_N7,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N6, SCPU_ALU_CTRL_UUT_ADD_X_264_3_N5,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N4, SCPU_ALU_CTRL_UUT_ADD_X_264_3_N3,
         SCPU_ALU_CTRL_UUT_ADD_X_264_3_N2,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N33,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N32,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N31,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N30,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N29,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N28,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N27,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N26,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N25,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N24,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N23,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N22,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N21,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N20,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N19,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N18,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N16,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N15,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N14,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N13,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N12,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N11,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N10,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N9,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N8,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N7,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N6,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N5,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N4,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N3,
         SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N2, N144, N145, N146, N147,
         N148, N149, N150, N151, N152, N153, N154, N155, N156, N157, N158,
         N159, N160, N161, N162, N163, N164, N165, N166, N167, N168, N169,
         N170, N171, N172, N173, N174, N175, N176, N177, N178, N179, N234,
         N235, N236, N237, N238, N239, N240, N241, N242, N243, N244, N245,
         N246, N247, N248, N249, N250, N251, N252, N253, N254, N255, N256,
         N257, N258, N259, N260, N261, N262, N263, N264, N265, N266, N267,
         N268, N269, N270, N271, N272, N273, N274, N275, N276, N277, N278,
         N279, N280, N281, N282, N283, N284, N285, N286, N287, N288, N289,
         N290, N291, N292, N293, N294, N295, N296, N297, N298, N299, N300,
         N301, N302, N303, N304, N305, N306, N307, N308, N309, N310, N311,
         N312, N313, N314, N315, N316, N317, N318, N319, N320, N321, N322,
         N323, N324, N325, N326, N327, N328, N329, N330, N331, N423, N424,
         N425, N426, N427, N428, N429, N430, N431, N432, N433, N434, N435,
         N436, N437, N438, N439, N440, N441, N442, N443, N444, N445, N446,
         N447, N449, N450, N452, N453, N454, N455, N456, N457, N458, N459,
         N460, N461, N462, N463, N464, N465, N466, N467, N468, N469, N470,
         N471, N472, N473, N474, N475, N476, N477, N478, N479, N480, N481,
         N482, N483, N484, N485, N486, N487, N488, N489, N490, N491, N492,
         N493, N494, N495, N496, N497, N498, N499, N500, N501, N502, N503,
         N504, N505, N506, N507, N508, N509, N510, N511, N512, N513, N514,
         N515, N516, N517, N518, N519, N520, N521, N522, N523, N524, N525,
         N526, N527, N528, N529, N530, N531, N532, N533, N534, N535, N536,
         N537, N538, N539, N540, N541, N542, N543, N544, N545, N546, N547,
         N548, N549, N550, N551, N552, N553, N554, N555, N556, N557, N558,
         N559, N560, N561, N562, N563, N564, N565, N566, N567, N568, N569,
         N570, N571, N572, N573, N574, N575, N576, N577, N578, N579, N580,
         N581, N582, N583, N584, N585, N586, N587, N588, N589, N590, N591,
         N592, N593, N594, N595, N596, N597, N598, N599, N600, N601, N602,
         N603, N604, N605, N606, N607, N608, N609, N610, N611, N612, N613,
         N614, N615, N616, N617, N618, N619, N620, N621, N622, N623, N624,
         N625, N626, N627, N628, N629, N630, N631, N632, N633, N634, N635,
         N636, N637, N638, N639, N640, N641, N642, N643, N644, N645, N646,
         N647, N648, N649, N650, N651, N652, N653, N654, N655, N656, N657,
         N658, N659, N660, N661, N662, N663, N664, N665, N666, N667, N668,
         N669, N670, N671, N672, N673, N674, N675, N676, N677, N678, N679,
         N680, N681, N682, N683, N684, N685, N686, N687, N688, N689, N690,
         N691, N692, N693, N694, N695, N696, N697, N698, N699, N700, N701,
         N702, N703, N704, N705, N706, N707, N708, N709, N710, N711, N712,
         N713, N714, N715, N716, N717, N718, N719, N720, N721, N722, N723,
         N724, N725, N726, N727, N728, N729, N730, N731, N732, N733, N734,
         N735, N736, N737, N738, N739, N740, N741, N742, N743, N744, N745,
         N746, N747, N748, N749, N750, N751, N752, N753, N754, N755, N756,
         N757, N758, N759, N760, N761, N762, N763, N764, N765, N766, N767,
         N768, N769, N770, N771, N772, N773, N774, N775, N776, N777, N778,
         N779, N780, N781, N782, N783, N784, N785, N786, N787, N788, N789,
         N790, N791, N792, N793, N794, N795, N796, N797, N798, N799, N800,
         N801, N802, N803, N804, N805, N806, N807, N808, N809, N810, N811,
         N812, N813, N814, N815, N816, N817, N818, N819, N820, N821, N822,
         N823, N824, N825, N826, N827, N828, N829, N830, N831, N832, N833,
         N834, N835, N836, N837, N838, N839, N840, N841, N842, N843, N844,
         N845, N846, N847, N848, N849, N850, N851, N852, N853, N854, N855,
         N856, N857, N858, N859, N860, N861, N862, N863, N864, N865, N866,
         N867, N868, N869, N870, N871, N872, N873, N874, N875, N876, N877,
         N878, N879, N880, N881, N882, N883, N884, N885, N886, N887, N888,
         N889, N890, N891, N892, N893, N894, N895, N896, N897, N898, N899,
         N900, N901, N902, N903, N904, N905, N906, N907, N908, N909, N910,
         N911, N912, N913, N914, N915, N916, N917, N918, N919, N920, N921,
         N922, N923, N924, N925, N926, N927, N928, N929, N930, N931, N932,
         N933, N934, N935, N936, N937, N938, N939, N940, N941, N942, N943,
         N944, N945, N946, N947, N948, N949, N950, N951, N952, N953, N954,
         N955, N956, N957, N958, N959, N960, N961, N962, N963, N964, N965,
         N966, N967, N968, N969, N970, N971, N972, N973, N974, N975, N976,
         N977, N978, N979, N980, N981, N982, N983, N984, N985, N986, N987,
         N988, N989, N990, N991, N992, N993, N994, N995, N996, N997, N998,
         N999, N1000, N1001, N1002, N1003, N1004, N1005, N1006, N1007, N1008,
         N1009, N1010, N1011, N1012, N1013, N1014, N1015, N1016, N1017, N1018,
         N1019, N1020, N1021, N1022, N1023, N1024, N1025, N1026, N1027, N1028,
         N1029, N1030, N1031, N1032, N1033, N1034, N1035, N1036, N1037, N1038,
         N1039, N1040, N1041, N1042, N1043, N1044, N1045, N1046, N1047, N1048,
         N1049, N1050, N1051, N1052, N1053, N1054, N1055, N1056, N1057, N1058,
         N1059, N1060, N1061, N1062, N1063, N1064, N1065, N1066, N1067, N1068,
         N1069, N1070, N1071, N1072, N1073, N1074, N1075, N1076, N1077, N1078,
         N1079, N1080, N1081, N1082, N1083, N1084, N1085, N1086, N1087, N1088,
         N1089, N1090, N1091, N1092, N1093, N1094, N1095, N1096, N1097, N1098,
         N1099, N1100, N1101, N1102, N1103, N1104, N1105, N1106, N1107, N1108,
         N1109, N1110, N1111, N1112, N1113, N1114, N1115, N1116, N1117, N1118,
         N1119, N1120, N1121, N1122, N1123, N1124, N1125, N1126, N1127, N1128,
         N1129, N1130, N1131, N1132, N1133, N1134, N1135, N1136, N1137, N1138,
         N1139, N1140, N1141, N1142, N1143, N1144, N1145, N1146, N1147, N1148,
         N1149, N1150, N1151, N1152, N1153, N1154, N1155, N1156, N1157, N1158,
         N1159, N1160, N1161, N1162, N1163, N1164, N1165, N1166, N1167, N1168,
         N1169;
  wire   [7:0] D_AFTER_MUX;
  wire   [7:0] Q_FROM_SRAM;
  wire   [1:0] I_CTRL_MODE;
  wire   [1:0] I_NXT;
  wire   [12:0] SCPU_ALU_CTRL_POUT;
  wire   [12:0] SCPU_ALU_CTRL_FOUT;
  wire   [12:0] SCPU_ALU_CTRL_IO_DATAOUTB;
  wire   [12:0] SCPU_ALU_CTRL_IO_DATAOUTA;
  wire   [5:0] SCPU_ALU_CTRL_IO_CONTROL;
  wire   [0:0] SCPU_ALU_CTRL_IO_STATUS;
  wire   [7:0] SCPU_ALU_CTRL_D_DATAOUT;
  wire   [8:1] SCPU_ALU_CTRL_D_ADDR;
  wire   [8:0] SCPU_ALU_CTRL_I_ADDR;
  wire   [7:0] SCPU_ALU_CTRL_D_DATAIN;
  wire   [5:0] SCPU_ALU_CTRL_I_DATAIN;
  wire   [2:0] SCPU_ALU_CTRL_UUT_NEXT_STATE;

  RA1SHD_IBM512X8 sram ( .Q(Q_FROM_SRAM), .A({N61, N60, N59, N58, N57, N56, 
        N55, N54, N53}), .D(D_AFTER_MUX), .CLK(I_CLK), .CEN(CEN_AFTER_MUX), 
        .WEN(WEN_AFTER_MUX) );
  PIC ipad_clk ( .IE(1'b1), .P(CLK), .Y(I_CLK) );
  PIC ipad_rst_n ( .IE(1'b1), .P(RST_N), .Y(I_RST_N) );
  PIC ipad_ctrl_si ( .IE(1'b1), .P(CTRL_SI), .Y(I_CTRL_SI) );
  PIC ipad_ctrl_mode0 ( .IE(1'b1), .P(CTRL_MODE[0]), .Y(I_CTRL_MODE[0]) );
  PIC ipad_ctrl_mode1 ( .IE(1'b1), .P(CTRL_MODE[1]), .Y(I_CTRL_MODE[1]) );
  PIC ipad_ctrl_bgn ( .IE(1'b1), .P(CTRL_BGN), .Y(I_CTRL_BGN) );
  PIC ipad_load_n ( .IE(1'b1), .P(LOAD_N), .Y(I_LOAD_N) );
  PIC ipad_cpu_str ( .IE(1'b1), .P(CPU_STR), .Y(I_CPU_STR) );
  PIC ipad_ana_si ( .IE(1'b1), .P(ANA_SI) );
  POC8B opad_ctrl_so ( .A(I_CTRL_SO), .P(CTRL_SO) );
  POC8B opad_ctrl_rdy ( .A(N141), .P(CTRL_RDY) );
  POC8B opad_nxt0 ( .A(I_NXT[0]), .P(NXT[0]) );
  POC8B opad_nxt1 ( .A(1'b0), .P(NXT[1]) );
  POC8B opad_clrn ( .A(I_CLRN), .P(CLRN) );
  POC8B opad_clk_adc ( .A(I_CLK_ADC), .P(CLK_ADC) );
  POC8B opad_rstn_adc ( .A(I_RSTN_ADC), .P(RSTN_ADC) );
  POC8B opad_ana_rdy ( .A(1'b0), .P(ANA_RDY) );
  POC8B opad_sel ( .A(1'b0), .P(SEL) );
  POC8B opad_sclk1 ( .A(1'b0), .P(SCLK1) );
  POC8B opad_sclk2 ( .A(1'b0), .P(SCLK2) );
  POC8B opad_lat ( .A(1'b0), .P(LAT) );
  POC8B opad_ana_so ( .A(1'b0), .P(ANA_SO) );
  SHARE_SUPERALU \scpu_alu_ctrl/ALU_01  ( .CLK(I_CLK), .RST_N(I_RST_N), .X_IN(
        {N253, SCPU_ALU_CTRL_IO_DATAOUTA[11], N239, 
        SCPU_ALU_CTRL_IO_DATAOUTA[9:2], N172, N234}), .Y_IN({
        SCPU_ALU_CTRL_IO_DATAOUTB[12:7], N240, SCPU_ALU_CTRL_IO_DATAOUTB[5:4], 
        N244, SCPU_ALU_CTRL_IO_DATAOUTB[2], N235, SCPU_ALU_CTRL_IO_DATAOUTB[0]}), .ALU_START(SCPU_ALU_CTRL_IO_CONTROL[5]), .ALU_TYPE(
        SCPU_ALU_CTRL_IO_CONTROL[4:2]), .MODE_TYPE(
        SCPU_ALU_CTRL_IO_CONTROL[1:0]), .OFFSET({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .FOUT(SCPU_ALU_CTRL_FOUT), .POUT(
        SCPU_ALU_CTRL_POUT), .ALU_IS_DONE(SCPU_ALU_CTRL_IO_STATUS[0]) );
  DFFTRX1TF \scpu_alu_ctrl/CTRL_02/cnt_clk_scale_reg[2]  ( .D(
        SCPU_ALU_CTRL_CTRL_02_N24), .RN(N78), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[2] ) );
  DFFTRX1TF \scpu_alu_ctrl/CTRL_02/cnt_clk_scale_reg[1]  ( .D(
        SCPU_ALU_CTRL_CTRL_02_N23), .RN(N78), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[1] ) );
  DFFTRX1TF \scpu_alu_ctrl/CTRL_02/cnt_clk_scale_reg[0]  ( .D(N459), .RN(N78), 
        .CK(I_CLK), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[0] ), .QN(N459) );
  DFFNSRX4TF \scpu_alu_ctrl/uut/gr_reg[1][4]  ( .D(SCPU_ALU_CTRL_UUT_N867), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_CONTROL[4])
         );
  DFFNSRX4TF \scpu_alu_ctrl/uut/gr_reg[1][2]  ( .D(SCPU_ALU_CTRL_UUT_N869), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_CONTROL[2])
         );
  DFFNSRX4TF \scpu_alu_ctrl/uut/gr_reg[3][0]  ( .D(SCPU_ALU_CTRL_UUT_N855), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[0])
         );
  AFCSIHCONX2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U18  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_B[1] ), .B(\SCPU_ALU_CTRL_UUT_REG_A[1] ), .CS(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N22), .S(SCPU_ALU_CTRL_UUT_N487), 
        .CO0N(SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N21), .CO1N(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N20) );
  AFCSHCINX2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U17  ( .CI1N(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N20), .B(
        \SCPU_ALU_CTRL_UUT_REG_B[2] ), .A(\SCPU_ALU_CTRL_UUT_REG_A[2] ), 
        .CI0N(SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N21), .CS(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N22), .CO1(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N18), .CO0(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N19), .S(SCPU_ALU_CTRL_UUT_N488)
         );
  AFCSIHCONX2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U15  ( .A(N257), .B(
        \SCPU_ALU_CTRL_UUT_REG_A[3] ), .CS(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N17), .S(SCPU_ALU_CTRL_UUT_N489), 
        .CO0N(SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N16), .CO1N(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N15) );
  AFCSHCINX2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U14  ( .CI1N(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N15), .B(
        \SCPU_ALU_CTRL_UUT_REG_A[4] ), .A(\SCPU_ALU_CTRL_UUT_REG_B[4] ), 
        .CI0N(SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N16), .CS(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N17), .CO1(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N13), .CO0(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N14), .S(SCPU_ALU_CTRL_UUT_N490)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U12  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[5] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[5] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N12), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N11), .S(SCPU_ALU_CTRL_UUT_N491)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U9  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[8] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[8] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N9), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N8), .S(SCPU_ALU_CTRL_UUT_N494)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U6  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[11] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[11] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N6), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N5), .S(SCPU_ALU_CTRL_UUT_N4970)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U5  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[12] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[12] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N5), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N4), .S(SCPU_ALU_CTRL_UUT_N4980)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U4  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[13] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[13] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N4), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N3), .S(SCPU_ALU_CTRL_UUT_N4990)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U3  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[14] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[14] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N3), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N2), .S(SCPU_ALU_CTRL_UUT_N5000)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U2  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[15] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[15] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N2), .CO(SCPU_ALU_CTRL_UUT_N5020), 
        .S(SCPU_ALU_CTRL_UUT_N5010) );
  DFFSX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[7]  ( .D(N122), .CK(I_CLK), 
        .SN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[7] ), .QN(N466) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[10]  ( .D(SCPU_ALU_CTRL_UUT_N500), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[10] ), .QN(
        SCPU_ALU_CTRL_UUT_N614) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[5]  ( .D(SCPU_ALU_CTRL_UUT_N505), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[5] ), .QN(
        SCPU_ALU_CTRL_UUT_N619) );
  DFFSX2TF \scpu_alu_ctrl/CTRL_02/cnt_meas_adc_reg[0]  ( .D(N34), .CK(I_CLK), 
        .SN(N278), .Q(N465), .QN(N21) );
  DFFSX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[3]  ( .D(N118), .CK(I_CLK), 
        .SN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[3] ), .QN(N464) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[4]  ( .D(N117), .CK(I_CLK), 
        .RN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[4] ), .QN(N463) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/cnt_meas_adc_reg[3]  ( .D(N35), .CK(I_CLK), 
        .RN(N278), .Q(N462), .QN(N70) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[1]  ( .D(N120), .CK(I_CLK), 
        .RN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[1] ), .QN(N460) );
  DFFRX2TF \scpu_alu_ctrl/cct/cnt_bit_load_reg  ( .D(SCPU_ALU_CTRL_CCT_N62), 
        .CK(I_CLK), .RN(I_CTRL_BGN), .Q(SCPU_ALU_CTRL_CCT_CNT_BIT_LOAD), .QN(
        N458) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[8]  ( .D(SCPU_ALU_CTRL_UUT_N518), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[8] ), .QN(N453) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[1]  ( .D(SCPU_ALU_CTRL_UUT_N525), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[1] ), .QN(N452) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][12]  ( .D(SCPU_ALU_CTRL_UUT_N819), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[12]) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/meas_state_reg[2]  ( .D(N126), .CK(I_CLK), 
        .RN(N278), .Q(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] ), .QN(N450) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[6]  ( .D(SCPU_ALU_CTRL_UUT_N504), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[6] ), .QN(
        SCPU_ALU_CTRL_UUT_N618) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[4]  ( .D(SCPU_ALU_CTRL_UUT_N506), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[4] ), .QN(
        SCPU_ALU_CTRL_UUT_N620) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][4]  ( .D(SCPU_ALU_CTRL_UUT_N851), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[4])
         );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[11]  ( .D(SCPU_ALU_CTRL_UUT_N499), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[11] ), .QN(
        SCPU_ALU_CTRL_UUT_N613) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[7]  ( .D(SCPU_ALU_CTRL_UUT_N503), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[7] ), .QN(
        SCPU_ALU_CTRL_UUT_N617) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[14]  ( .D(SCPU_ALU_CTRL_UUT_N563), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .QN(N166) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[15]  ( .D(SCPU_ALU_CTRL_UUT_N511), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[15] ), .QN(N446)
         );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[3]  ( .D(SCPU_ALU_CTRL_UUT_N523), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[3] ), .QN(N445) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[13]  ( .D(SCPU_ALU_CTRL_UUT_N513), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[13] ), .QN(N444)
         );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[6]  ( .D(SCPU_ALU_CTRL_UUT_N520), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[6] ), .QN(N443) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[4]  ( .D(SCPU_ALU_CTRL_UUT_N522), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[4] ), .QN(N442) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[6]  ( .D(N123), .CK(I_CLK), 
        .RN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[6] ), .QN(N441) );
  DFFSX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[2]  ( .D(N119), .CK(I_CLK), 
        .SN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[2] ), .QN(N440) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[0]  ( .D(N121), .CK(I_CLK), 
        .RN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[0] ), .QN(N439) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[7]  ( .D(SCPU_ALU_CTRL_UUT_N519), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[7] ), .QN(N430) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[10]  ( .D(SCPU_ALU_CTRL_UUT_N516), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .QN(N429)
         );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[11]  ( .D(SCPU_ALU_CTRL_UUT_N515), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[11] ), .QN(N428)
         );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[12]  ( .D(SCPU_ALU_CTRL_UUT_N514), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[12] ), .QN(N454)
         );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[5]  ( .D(SCPU_ALU_CTRL_UUT_N521), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[5] ), .QN(N426) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[14]  ( .D(SCPU_ALU_CTRL_UUT_N512), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[14] ), .QN(N425)
         );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[9]  ( .D(SCPU_ALU_CTRL_UUT_N517), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .QN(N449) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_A_reg[2]  ( .D(SCPU_ALU_CTRL_UUT_N524), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[2] ), .QN(N423) );
  TLATXLTF \scpu_alu_ctrl/uut/cf_buf_reg  ( .G(SCPU_ALU_CTRL_UUT_N621), .D(
        SCPU_ALU_CTRL_UUT_N622), .Q(SCPU_ALU_CTRL_UUT_CF_BUF) );
  TLATXLTF \scpu_alu_ctrl/uut/nxt_reg[0]  ( .G(SCPU_ALU_CTRL_UUT_N108), .D(
        SCPU_ALU_CTRL_UUT_N109), .Q(I_NXT[0]) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[16]  ( .D(N135), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[16] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[15]  ( .D(N127), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[15] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[14]  ( .D(N128), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[14] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[13]  ( .D(N129), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[13] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[12]  ( .D(N130), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[12] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[11]  ( .D(N131), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[11] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[10]  ( .D(N132), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[10] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[9]  ( .D(N133), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[9] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_LOAD_reg[1]  ( .D(N138), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_LOAD[1] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[7]  ( .D(SCPU_ALU_CTRL_UUT_N535), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[7] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[6]  ( .D(SCPU_ALU_CTRL_UUT_N536), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[6] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[5]  ( .D(SCPU_ALU_CTRL_UUT_N537), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[5] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[4]  ( .D(SCPU_ALU_CTRL_UUT_N538), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[4] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[3]  ( .D(SCPU_ALU_CTRL_UUT_N539), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[3] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[2]  ( .D(SCPU_ALU_CTRL_UUT_N540), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[2] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[1]  ( .D(SCPU_ALU_CTRL_UUT_N541), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[1] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[0]  ( .D(SCPU_ALU_CTRL_UUT_N542), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[0] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[15]  ( .D(SCPU_ALU_CTRL_UUT_N527), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[15] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[14]  ( .D(SCPU_ALU_CTRL_UUT_N528), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[14] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[13]  ( .D(SCPU_ALU_CTRL_UUT_N529), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[13] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[12]  ( .D(SCPU_ALU_CTRL_UUT_N530), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[12] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[11]  ( .D(SCPU_ALU_CTRL_UUT_N531), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[11] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[10]  ( .D(SCPU_ALU_CTRL_UUT_N532), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[10] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[9]  ( .D(SCPU_ALU_CTRL_UUT_N533), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[9] ) );
  DFFRX2TF \scpu_alu_ctrl/uut/smdr_reg[8]  ( .D(SCPU_ALU_CTRL_UUT_N534), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_SMDR[8] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[8]  ( .D(N134), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[8] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[7]  ( .D(N52), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[7] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[6]  ( .D(N51), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[6] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[5]  ( .D(N50), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[5] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[4]  ( .D(N49), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[4] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[3]  ( .D(N48), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[3] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[2]  ( .D(N47), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[2] ) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[1]  ( .D(N46), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CCT_REG_BITS[1] ) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/cnt_wait_pll_reg[5]  ( .D(N116), .CK(I_CLK), 
        .RN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[5] ) );
  DFFQX1TF \scpu_alu_ctrl/CTRL_02/cnt_clk_scale_reg[4]  ( .D(
        SCPU_ALU_CTRL_CTRL_02_N36), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[4] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[10]  ( .D(SCPU_ALU_CTRL_UUT_N571), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_OPER1_R1[2] ) );
  DFFSX2TF \scpu_alu_ctrl/CTRL_02/cnt_meas_adc_reg[1]  ( .D(N37), .CK(I_CLK), 
        .SN(N278), .QN(N20) );
  DFFSX2TF \scpu_alu_ctrl/CTRL_02/cnt_meas_adc_reg[2]  ( .D(N36), .CK(I_CLK), 
        .SN(N277), .QN(N25) );
  DFFQX1TF \scpu_alu_ctrl/CTRL_02/cnt_clk_scale_reg[3]  ( .D(
        SCPU_ALU_CTRL_CTRL_02_N35), .CK(I_CLK), .Q(
        \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[3] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/zf_reg  ( .D(SCPU_ALU_CTRL_UUT_N333), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_UUT_ZF) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_bits_reg[0]  ( .D(N45), .CK(I_CLK), .Q(
        I_CTRL_SO) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/cf_reg  ( .D(SCPU_ALU_CTRL_UUT_N329), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_UUT_CF), .QN(N174)
         );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/pll_state_reg[1]  ( .D(N115), .CK(I_CLK), 
        .RN(N308), .Q(\SCPU_ALU_CTRL_CTRL_02_PLL_STATE[1] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][15]  ( .D(SCPU_ALU_CTRL_UUT_N840), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][15] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][15]  ( .D(SCPU_ALU_CTRL_UUT_N824), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[15] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][14]  ( .D(SCPU_ALU_CTRL_UUT_N841), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][14] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][14]  ( .D(SCPU_ALU_CTRL_UUT_N825), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[14] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][13]  ( .D(SCPU_ALU_CTRL_UUT_N842), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][13] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][13]  ( .D(SCPU_ALU_CTRL_UUT_N826), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[13] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][12]  ( .D(SCPU_ALU_CTRL_UUT_N843), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][12] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][11]  ( .D(SCPU_ALU_CTRL_UUT_N844), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][11] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][10]  ( .D(SCPU_ALU_CTRL_UUT_N845), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][10] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][9]  ( .D(SCPU_ALU_CTRL_UUT_N846), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][9] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][8]  ( .D(SCPU_ALU_CTRL_UUT_N847), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][8] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][7]  ( .D(SCPU_ALU_CTRL_UUT_N872), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][7] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][6]  ( .D(SCPU_ALU_CTRL_UUT_N873), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][6] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][5]  ( .D(SCPU_ALU_CTRL_UUT_N874), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][5] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][4]  ( .D(SCPU_ALU_CTRL_UUT_N875), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][4] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][3]  ( .D(SCPU_ALU_CTRL_UUT_N876), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][3] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][2]  ( .D(SCPU_ALU_CTRL_UUT_N877), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][2] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][1]  ( .D(SCPU_ALU_CTRL_UUT_N878), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][1] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[0][0]  ( .D(SCPU_ALU_CTRL_UUT_N879), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_GR[0][0] )
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][15]  ( .D(SCPU_ALU_CTRL_UUT_N832), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[15] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][15]  ( .D(SCPU_ALU_CTRL_UUT_N816), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[15] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][14]  ( .D(SCPU_ALU_CTRL_UUT_N833), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[14] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][14]  ( .D(SCPU_ALU_CTRL_UUT_N817), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[14] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][13]  ( .D(SCPU_ALU_CTRL_UUT_N834), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[13] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][13]  ( .D(SCPU_ALU_CTRL_UUT_N818), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[13] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][12]  ( .D(SCPU_ALU_CTRL_UUT_N835), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[12] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][11]  ( .D(SCPU_ALU_CTRL_UUT_N836), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[11] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][10]  ( .D(SCPU_ALU_CTRL_UUT_N837), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[10] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][9]  ( .D(SCPU_ALU_CTRL_UUT_N838), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[9] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][8]  ( .D(SCPU_ALU_CTRL_UUT_N839), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[8] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[3]  ( .D(SCPU_ALU_CTRL_UUT_N463), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[4]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[1]  ( .D(SCPU_ALU_CTRL_UUT_N483), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[2]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[0]  ( .D(SCPU_ALU_CTRL_UUT_N493), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[1]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/pc_reg[3]  ( .D(SCPU_ALU_CTRL_UUT_N317), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[4]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/pc_reg[6]  ( .D(SCPU_ALU_CTRL_UUT_N321), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[7]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/pc_reg[2]  ( .D(SCPU_ALU_CTRL_UUT_N315), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[3]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[2]  ( .D(SCPU_ALU_CTRL_UUT_N473), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[3]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[6]  ( .D(SCPU_ALU_CTRL_UUT_N433), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[7]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[5]  ( .D(SCPU_ALU_CTRL_UUT_N443), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[6]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[4]  ( .D(SCPU_ALU_CTRL_UUT_N453), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[5]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/reg_C_reg[7]  ( .D(SCPU_ALU_CTRL_UUT_N423), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_ADDR[8]) );
  DFFRX2TF \scpu_alu_ctrl/CTRL_02/meas_state_reg[1]  ( .D(N124), .CK(I_CLK), 
        .RN(N278), .Q(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ) );
  DFFRX2TF \scpu_alu_ctrl/cct/ctrl_state_reg[1]  ( .D(N137), .CK(I_CLK), .RN(
        I_CTRL_BGN), .Q(\SCPU_ALU_CTRL_CCT_CTRL_STATE[1] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/pc_reg[1]  ( .D(SCPU_ALU_CTRL_UUT_N313), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[2]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/pc_reg[5]  ( .D(SCPU_ALU_CTRL_UUT_N319), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[6]) );
  DFFSX2TF \scpu_alu_ctrl/CTRL_02/meas_state_reg[0]  ( .D(N125), .CK(I_CLK), 
        .SN(N278), .QN(N71) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[15]  ( .D(SCPU_ALU_CTRL_UUT_N495), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[15] ), .QN(
        SCPU_ALU_CTRL_UUT_N609) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[14]  ( .D(SCPU_ALU_CTRL_UUT_N496), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[14] ), .QN(
        SCPU_ALU_CTRL_UUT_N610) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[13]  ( .D(SCPU_ALU_CTRL_UUT_N497), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[13] ), .QN(
        SCPU_ALU_CTRL_UUT_N611) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[12]  ( .D(SCPU_ALU_CTRL_UUT_N498), 
        .CK(I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[12] ), .QN(
        SCPU_ALU_CTRL_UUT_N612) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[9]  ( .D(SCPU_ALU_CTRL_UUT_N501), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[9] ), .QN(
        SCPU_ALU_CTRL_UUT_N615) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[8]  ( .D(SCPU_ALU_CTRL_UUT_N502), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[8] ), .QN(
        SCPU_ALU_CTRL_UUT_N616) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][0]  ( .D(SCPU_ALU_CTRL_UUT_N871), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_CONTROL[0])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][11]  ( .D(SCPU_ALU_CTRL_UUT_N828), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[11]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][7]  ( .D(SCPU_ALU_CTRL_UUT_N848), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[7])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][1]  ( .D(SCPU_ALU_CTRL_UUT_N870), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_CONTROL[1])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][12]  ( .D(SCPU_ALU_CTRL_UUT_N827), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[12]), .QN(N165) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][6]  ( .D(SCPU_ALU_CTRL_UUT_N849), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[6]), 
        .QN(N163) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][10]  ( .D(SCPU_ALU_CTRL_UUT_N829), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[10]), .QN(N164) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[2]  ( .D(SCPU_ALU_CTRL_UUT_N508), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[2] ), .QN(N168) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[1]  ( .D(SCPU_ALU_CTRL_UUT_N509), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[1] ), .QN(N170) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[0]  ( .D(SCPU_ALU_CTRL_UUT_N510), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_B[0] ) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][11]  ( .D(SCPU_ALU_CTRL_UUT_N820), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[11]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][2]  ( .D(SCPU_ALU_CTRL_UUT_N861), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[2])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][9]  ( .D(SCPU_ALU_CTRL_UUT_N830), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[9])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][7]  ( .D(SCPU_ALU_CTRL_UUT_N856), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[7])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][5]  ( .D(SCPU_ALU_CTRL_UUT_N858), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[5])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][4]  ( .D(SCPU_ALU_CTRL_UUT_N859), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[4])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][3]  ( .D(SCPU_ALU_CTRL_UUT_N860), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[3])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][5]  ( .D(SCPU_ALU_CTRL_UUT_N850), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[5])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][8]  ( .D(SCPU_ALU_CTRL_UUT_N823), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[8])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][10]  ( .D(SCPU_ALU_CTRL_UUT_N821), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[10]) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][5]  ( .D(SCPU_ALU_CTRL_UUT_N866), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_CONTROL[5])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][9]  ( .D(SCPU_ALU_CTRL_UUT_N822), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[9])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][8]  ( .D(SCPU_ALU_CTRL_UUT_N831), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[8])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][6]  ( .D(SCPU_ALU_CTRL_UUT_N857), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[6]), 
        .QN(N167) );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U11  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[6] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[6] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N11), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N10), .S(SCPU_ALU_CTRL_UUT_N492)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U10  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[7] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[7] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N10), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N9), .S(SCPU_ALU_CTRL_UUT_N4930)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U8  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[9] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[9] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N8), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N7), .S(SCPU_ALU_CTRL_UUT_N4950)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U7  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[10] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[10] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N7), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N6), .S(SCPU_ALU_CTRL_UUT_N4960)
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U19  ( .A(
        \SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .B(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .C(SCPU_ALU_CTRL_UUT_CF), .CO(SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N22), .S(
        SCPU_ALU_CTRL_UUT_N486) );
  CLKMX2X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U13  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N14), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N13), .S0(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N17), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N12) );
  DFFNSRX4TF \scpu_alu_ctrl/uut/gr_reg[2][0]  ( .D(SCPU_ALU_CTRL_UUT_N863), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTA[0])
         );
  DFFNSRX4TF \scpu_alu_ctrl/uut/gr_reg[1][3]  ( .D(SCPU_ALU_CTRL_UUT_N868), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_CONTROL[3])
         );
  DFFNSRX4TF \scpu_alu_ctrl/uut/gr_reg[3][2]  ( .D(SCPU_ALU_CTRL_UUT_N853), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[2])
         );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U2  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[15] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[15] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N2), .CO(SCPU_ALU_CTRL_UUT_N451), .S(
        SCPU_ALU_CTRL_UUT_N450) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U15  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[2] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[2] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N15), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N14), .S(SCPU_ALU_CTRL_UUT_N437) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U13  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[4] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[4] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N13), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N12), .S(SCPU_ALU_CTRL_UUT_N439) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U12  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[5] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[5] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N12), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N11), .S(SCPU_ALU_CTRL_UUT_N440) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U11  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[6] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[6] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N11), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N10), .S(SCPU_ALU_CTRL_UUT_N441) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U10  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[7] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[7] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N10), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N9), .S(SCPU_ALU_CTRL_UUT_N442) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U7  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[10] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[10] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N7), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N6), .S(SCPU_ALU_CTRL_UUT_N445) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U6  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[11] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[11] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N6), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N5), .S(SCPU_ALU_CTRL_UUT_N446) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U5  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[12] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[12] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N5), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N4), .S(SCPU_ALU_CTRL_UUT_N447) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U4  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[13] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[13] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N4), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N3), .S(SCPU_ALU_CTRL_UUT_N448) );
  CMPR32X2TF \scpu_alu_ctrl/uut/add_x_264_3/U3  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[14] ), .B(\SCPU_ALU_CTRL_UUT_REG_B[14] ), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N3), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N2), .S(SCPU_ALU_CTRL_UUT_N449) );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U44  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[7] ), .B(SCPU_ALU_CTRL_UUT_N617), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N27), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N26), .S(
        SCPU_ALU_CTRL_UUT_N5100) );
  CMPR32X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U43  ( .A(
        \SCPU_ALU_CTRL_UUT_REG_A[8] ), .B(SCPU_ALU_CTRL_UUT_N616), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N26), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N25), .S(
        SCPU_ALU_CTRL_UUT_N5110) );
  OR2X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U19  ( .A(
        SCPU_ALU_CTRL_UUT_N5100), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N10), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N9) );
  OR2X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U21  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N11), .B(
        SCPU_ALU_CTRL_UUT_N5090), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N10) );
  OR2X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U23  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N12), .B(
        SCPU_ALU_CTRL_UUT_N5080), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N11) );
  OR2X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U25  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N13), .B(
        SCPU_ALU_CTRL_UUT_N5070), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N12) );
  OR2X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U27  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N14), .B(
        SCPU_ALU_CTRL_UUT_N5060), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N13) );
  OR2X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U29  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N15), .B(
        SCPU_ALU_CTRL_UUT_N5050), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N14) );
  OR2X2TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U31  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N16), .B(
        SCPU_ALU_CTRL_UUT_N5040), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N15) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U32  ( .A(
        SCPU_ALU_CTRL_UUT_N5030), .B(N174), .Y(SCPU_ALU_CTRL_UUT_N5710) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U30  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N16), .B(
        SCPU_ALU_CTRL_UUT_N5040), .Y(SCPU_ALU_CTRL_UUT_N572) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U28  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N15), .B(
        SCPU_ALU_CTRL_UUT_N5050), .Y(SCPU_ALU_CTRL_UUT_N5730) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U26  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N14), .B(
        SCPU_ALU_CTRL_UUT_N5060), .Y(SCPU_ALU_CTRL_UUT_N574) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U24  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N13), .B(
        SCPU_ALU_CTRL_UUT_N5070), .Y(SCPU_ALU_CTRL_UUT_N5750) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U22  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N12), .B(
        SCPU_ALU_CTRL_UUT_N5080), .Y(SCPU_ALU_CTRL_UUT_N576) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U20  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N11), .B(
        SCPU_ALU_CTRL_UUT_N5090), .Y(SCPU_ALU_CTRL_UUT_N577) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U18  ( .A(
        SCPU_ALU_CTRL_UUT_N5100), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N10), .Y(SCPU_ALU_CTRL_UUT_N578) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U16  ( .A(
        SCPU_ALU_CTRL_UUT_N5110), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N9), .Y(SCPU_ALU_CTRL_UUT_N579) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U14  ( .A(
        SCPU_ALU_CTRL_UUT_N5120), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N8), .Y(SCPU_ALU_CTRL_UUT_N5800) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U12  ( .A(
        SCPU_ALU_CTRL_UUT_N5130), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N7), .Y(SCPU_ALU_CTRL_UUT_N5810) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U10  ( .A(
        SCPU_ALU_CTRL_UUT_N5140), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N6), .Y(SCPU_ALU_CTRL_UUT_N582) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U8  ( .A(
        SCPU_ALU_CTRL_UUT_N5150), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N5), .Y(SCPU_ALU_CTRL_UUT_N583) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U6  ( .A(
        SCPU_ALU_CTRL_UUT_N5160), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N4), .Y(SCPU_ALU_CTRL_UUT_N584) );
  XNOR2X1TF \scpu_alu_ctrl/uut/DP_OP_100J2_125_8323/U4  ( .A(
        SCPU_ALU_CTRL_UUT_N5170), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N3), .Y(SCPU_ALU_CTRL_UUT_N585) );
  CLKMX2X2TF \scpu_alu_ctrl/uut/DP_OP_99J2_124_801/U16  ( .A(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N19), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N18), .S0(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N22), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_99J2_124_801_N17) );
  DFFNSRXLTF \scpu_alu_ctrl/cct/CEN_reg  ( .D(N140), .CKN(I_CLK), .SN(1'b1), 
        .RN(1'b1), .Q(SCPU_ALU_CTRL_CEN) );
  DFFNSRXLTF \scpu_alu_ctrl/cct/D_WE_reg  ( .D(N139), .CKN(I_CLK), .SN(1'b1), 
        .RN(1'b1), .Q(SCPU_ALU_CTRL_WEN) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/state_reg[3]  ( .D(SCPU_ALU_CTRL_UUT_N586), 
        .CKN(I_CLK), .SN(I_RST_N), .RN(1'b1), .Q(SCPU_ALU_CTRL_UUT_N593), .QN(
        N840) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/pc_reg[4]  ( .D(SCPU_ALU_CTRL_UUT_N325), .CKN(
        I_CLK), .SN(I_RST_N), .RN(1'b1), .Q(SCPU_ALU_CTRL_I_ADDR[5]), .QN(
        N1033) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/state_reg[2]  ( .D(
        SCPU_ALU_CTRL_UUT_NEXT_STATE[2]), .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), 
        .Q(\SCPU_ALU_CTRL_UUT_STATE[2] ), .QN(N468) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/state_reg[0]  ( .D(
        SCPU_ALU_CTRL_UUT_NEXT_STATE[0]), .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), 
        .Q(\SCPU_ALU_CTRL_UUT_STATE[0] ), .QN(N467) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][1]  ( .D(SCPU_ALU_CTRL_UUT_N854), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_IO_DATAOUTB[1])
         );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][7]  ( .D(SCPU_ALU_CTRL_UUT_N864), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N277), .QN(N276) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[5]  ( .D(SCPU_ALU_CTRL_UUT_N548), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N293), .QN(N289) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[1]  ( .D(SCPU_ALU_CTRL_UUT_N556), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N291), .QN(N287) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/state_reg[1]  ( .D(
        SCPU_ALU_CTRL_UUT_NEXT_STATE[1]), .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), 
        .Q(\SCPU_ALU_CTRL_UUT_STATE[1] ), .QN(N438) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/lowest_bit_reg  ( .D(SCPU_ALU_CTRL_UUT_N881), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[0]), 
        .QN(N435) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/pc_reg[0]  ( .D(SCPU_ALU_CTRL_UUT_N581), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[1]), .QN(N461) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/pc_reg[7]  ( .D(SCPU_ALU_CTRL_UUT_N323), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_I_ADDR[8]), .QN(N457) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[1][6]  ( .D(SCPU_ALU_CTRL_UUT_N865), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N307), .QN(N306) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[8]  ( .D(SCPU_ALU_CTRL_UUT_N575), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N171), .QN(N490) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[9]  ( .D(SCPU_ALU_CTRL_UUT_N573), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N482), .QN(N309) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[13]  ( .D(SCPU_ALU_CTRL_UUT_N565), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N254), .QN(N314) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[4]  ( .D(SCPU_ALU_CTRL_UUT_N550), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N437), .QN(N456) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[12]  ( .D(SCPU_ALU_CTRL_UUT_N567), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N434), .QN(
        SCPU_ALU_CTRL_UUT_N604) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[0]  ( .D(SCPU_ALU_CTRL_UUT_N558), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N436), .QN(N455) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[11]  ( .D(SCPU_ALU_CTRL_UUT_N569), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(
        \SCPU_ALU_CTRL_UUT_CODE_TYPE[0] ), .QN(N433) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/id_ir_reg[15]  ( .D(N169), .CKN(I_CLK), .SN(
        I_RST_N), .RN(1'b1), .Q(N248), .QN(N477) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/dw_reg  ( .D(SCPU_ALU_CTRL_UUT_N880), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(SCPU_ALU_CTRL_D_WE) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/id_ir_reg[2]  ( .D(SCPU_ALU_CTRL_UUT_N554), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N284) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[8]  ( .D(SCPU_ALU_CTRL_UUT_N413), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N304) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/id_ir_reg[7]  ( .D(SCPU_ALU_CTRL_UUT_N544), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N287) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/id_ir_reg[6]  ( .D(SCPU_ALU_CTRL_UUT_N546), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N286) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/id_ir_reg[3]  ( .D(SCPU_ALU_CTRL_UUT_N552), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N285) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[9]  ( .D(SCPU_ALU_CTRL_UUT_N403), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N305) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[10]  ( .D(SCPU_ALU_CTRL_UUT_N393), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N306) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[11]  ( .D(SCPU_ALU_CTRL_UUT_N383), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N307) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[14]  ( .D(SCPU_ALU_CTRL_UUT_N353), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N310) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[12]  ( .D(SCPU_ALU_CTRL_UUT_N373), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N308) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[13]  ( .D(SCPU_ALU_CTRL_UUT_N363), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N309) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/nf_reg  ( .D(SCPU_ALU_CTRL_UUT_N331), .CKN(
        I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N641) );
  DFFNSRXLTF \scpu_alu_ctrl/uut/reg_C_reg[15]  ( .D(SCPU_ALU_CTRL_UUT_N343), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .QN(SCPU_ALU_CTRL_UUT_N311) );
  DFFQX1TF \scpu_alu_ctrl/cct/reg_LOAD_reg[0]  ( .D(SCPU_ALU_CTRL_CCT_N49), 
        .CK(I_CLK), .Q(\SCPU_ALU_CTRL_CCT_REG_LOAD[0] ) );
  DFFRX4TF \scpu_alu_ctrl/uut/reg_A_reg[0]  ( .D(SCPU_ALU_CTRL_UUT_N526), .CK(
        I_CLK), .RN(I_RST_N), .Q(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .QN(N427) );
  DFFRX1TF \scpu_alu_ctrl/cct/ctrl_state_reg[0]  ( .D(N136), .CK(I_CLK), .RN(
        I_CTRL_BGN), .Q(\SCPU_ALU_CTRL_CCT_CTRL_STATE[0] ), .QN(N1134) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[3][3]  ( .D(SCPU_ALU_CTRL_UUT_N852), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N173), .QN(N243) );
  DFFNSRX2TF \scpu_alu_ctrl/uut/gr_reg[2][1]  ( .D(SCPU_ALU_CTRL_UUT_N862), 
        .CKN(I_CLK), .SN(1'b1), .RN(I_RST_N), .Q(N172), .QN(N241) );
  DFFRX2TF \scpu_alu_ctrl/uut/reg_B_reg[3]  ( .D(SCPU_ALU_CTRL_UUT_N507), .CK(
        I_CLK), .RN(I_RST_N), .Q(N258), .QN(N256) );
  CMPR32X2TF U153 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .B(
        SCPU_ALU_CTRL_UUT_N615), .C(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N25), .CO(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N24), .S(SCPU_ALU_CTRL_UUT_N5120)
         );
  NOR2X1TF U154 ( .A(N933), .B(N447), .Y(N657) );
  XNOR2X2TF U155 ( .A(N238), .B(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .Y(
        SCPU_ALU_CTRL_UUT_N5030) );
  CMPR32X2TF U156 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[3] ), .B(N257), .C(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N14), .CO(
        SCPU_ALU_CTRL_UUT_ADD_X_264_3_N13), .S(SCPU_ALU_CTRL_UUT_N438) );
  NOR2X1TF U157 ( .A(N273), .B(\SCPU_ALU_CTRL_UUT_CODE_TYPE[0] ), .Y(N799) );
  NAND2X1TF U158 ( .A(SCPU_ALU_CTRL_IS_I_ADDR), .B(N298), .Y(N1143) );
  NOR2X2TF U159 ( .A(I_CTRL_BGN), .B(SCPU_ALU_CTRL_IS_I_ADDR), .Y(N1142) );
  CLKBUFX2TF U160 ( .A(N179), .Y(N488) );
  AND4X1TF U161 ( .A(\SCPU_ALU_CTRL_UUT_STATE[1] ), .B(SCPU_ALU_CTRL_UUT_N593), 
        .C(N467), .D(N468), .Y(N775) );
  OAI21X2TF U162 ( .A0(N836), .A1(N798), .B0(N815), .Y(N820) );
  INVX2TF U163 ( .A(N847), .Y(N236) );
  AOI22X1TF U164 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[2]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[1]), .Y(N1071) );
  AOI22X1TF U165 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[4]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[3]), .Y(N1069) );
  AOI22X1TF U166 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[6]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[5]), .Y(N1067) );
  AOI22X1TF U167 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[7]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[6]), .Y(N1066) );
  AOI22X1TF U168 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[8]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[7]), .Y(N1065) );
  AOI2BB2X1TF U169 ( .B0(N246), .B1(SCPU_ALU_CTRL_D_DATAIN[0]), .A0N(
        SCPU_ALU_CTRL_UUT_N304), .A1N(N1061), .Y(N1055) );
  AOI2BB2X1TF U170 ( .B0(N246), .B1(SCPU_ALU_CTRL_D_DATAIN[1]), .A0N(
        SCPU_ALU_CTRL_UUT_N305), .A1N(N1061), .Y(N1054) );
  AOI2BB2X1TF U171 ( .B0(SCPU_ALU_CTRL_D_DATAIN[2]), .B1(N246), .A0N(
        SCPU_ALU_CTRL_UUT_N306), .A1N(N1061), .Y(N1053) );
  AOI2BB2X1TF U172 ( .B0(N246), .B1(SCPU_ALU_CTRL_D_DATAIN[3]), .A0N(
        SCPU_ALU_CTRL_UUT_N307), .A1N(N1061), .Y(N1052) );
  AOI2BB2X1TF U173 ( .B0(SCPU_ALU_CTRL_D_DATAIN[5]), .B1(N246), .A0N(
        SCPU_ALU_CTRL_UUT_N309), .A1N(N1061), .Y(N1050) );
  AOI2BB2X1TF U174 ( .B0(SCPU_ALU_CTRL_D_DATAIN[6]), .B1(N246), .A0N(
        SCPU_ALU_CTRL_UUT_N310), .A1N(N1061), .Y(N1049) );
  AOI2BB2X1TF U175 ( .B0(SCPU_ALU_CTRL_D_DATAIN[7]), .B1(N246), .A0N(
        SCPU_ALU_CTRL_UUT_N311), .A1N(N1061), .Y(N1048) );
  OAI2BB1X2TF U176 ( .A0N(N324), .A1N(SCPU_ALU_CTRL_UUT_N449), .B0(N597), .Y(
        N877) );
  CLKBUFX2TF U177 ( .A(N1155), .Y(N483) );
  CLKBUFX2TF U178 ( .A(N773), .Y(N237) );
  INVX2TF U179 ( .A(N800), .Y(N778) );
  NAND2X1TF U180 ( .A(\SCPU_ALU_CTRL_UUT_STATE[1] ), .B(
        SCPU_ALU_CTRL_IS_I_ADDR), .Y(N771) );
  AOI2BB2X1TF U181 ( .B0(SCPU_ALU_CTRL_D_DATAIN[4]), .B1(N246), .A0N(
        SCPU_ALU_CTRL_UUT_N308), .A1N(N1061), .Y(N1051) );
  CLKBUFX2TF U182 ( .A(N776), .Y(N319) );
  INVX2TF U183 ( .A(N820), .Y(N808) );
  AOI22X1TF U184 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[1]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[0]), .Y(N1072) );
  AOI22X1TF U185 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[3]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[2]), .Y(N1070) );
  AOI22X1TF U186 ( .A0(N856), .A1(SCPU_ALU_CTRL_D_ADDR[5]), .B0(N1077), .B1(
        SCPU_ALU_CTRL_D_DATAIN[4]), .Y(N1068) );
  NAND2X1TF U187 ( .A(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ), .B(N71), .Y(
        N1165) );
  NOR2BX2TF U188 ( .AN(N1145), .B(SCPU_ALU_CTRL_WEN), .Y(N1110) );
  INVX2TF U189 ( .A(N1143), .Y(N284) );
  CLKBUFX2TF U190 ( .A(N1142), .Y(N322) );
  NAND2X1TF U191 ( .A(N434), .B(N248), .Y(N1082) );
  NAND2X1TF U192 ( .A(N775), .B(N797), .Y(N800) );
  NAND2X1TF U193 ( .A(N315), .B(\SCPU_ALU_CTRL_UUT_CODE_TYPE[0] ), .Y(N837) );
  NOR2X1TF U194 ( .A(N273), .B(N247), .Y(N1035) );
  OA22X1TF U195 ( .A0(N655), .A1(N472), .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N308), 
        .Y(N852) );
  NAND2X1TF U196 ( .A(N1163), .B(N277), .Y(I_CLRN) );
  NOR2X1TF U197 ( .A(N315), .B(N433), .Y(N839) );
  AOI31X1TF U198 ( .A0(N255), .A1(\SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .A2(N774), 
        .B0(N831), .Y(N144) );
  NAND2X1TF U199 ( .A(N254), .B(N799), .Y(N145) );
  OAI21X1TF U200 ( .A0(N1090), .A1(N145), .B0(N144), .Y(N892) );
  AOI222XLTF U201 ( .A0(N563), .A1(SCPU_ALU_CTRL_UUT_N490), .B0(N274), .B1(
        SCPU_ALU_CTRL_POUT[4]), .C0(SCPU_ALU_CTRL_D_ADDR[5]), .C1(N279), .Y(
        N146) );
  NAND2X1TF U202 ( .A(N330), .B(SCPU_ALU_CTRL_FOUT[4]), .Y(N147) );
  OAI211X1TF U203 ( .A0(N620), .A1(N842), .B0(N146), .C0(N147), .Y(
        SCPU_ALU_CTRL_UUT_N453) );
  NOR3BX1TF U204 ( .AN(N665), .B(N315), .C(N804), .Y(N664) );
  AOI222XLTF U205 ( .A0(SCPU_ALU_CTRL_UUT_N491), .A1(N563), .B0(N274), .B1(
        SCPU_ALU_CTRL_POUT[5]), .C0(SCPU_ALU_CTRL_D_ADDR[6]), .C1(N236), .Y(
        N148) );
  NAND2X1TF U206 ( .A(N330), .B(SCPU_ALU_CTRL_FOUT[5]), .Y(N149) );
  OAI211X1TF U207 ( .A0(N621), .A1(N842), .B0(N148), .C0(N149), .Y(
        SCPU_ALU_CTRL_UUT_N443) );
  OAI2BB1X1TF U208 ( .A0N(N657), .A1N(N475), .B0(N906), .Y(N600) );
  AOI222XLTF U209 ( .A0(SCPU_ALU_CTRL_FOUT[6]), .A1(N659), .B0(N274), .B1(
        SCPU_ALU_CTRL_POUT[6]), .C0(SCPU_ALU_CTRL_D_ADDR[7]), .C1(N279), .Y(
        N150) );
  NAND2X1TF U210 ( .A(N563), .B(SCPU_ALU_CTRL_UUT_N492), .Y(N151) );
  OAI211X1TF U211 ( .A0(N622), .A1(N842), .B0(N150), .C0(N151), .Y(
        SCPU_ALU_CTRL_UUT_N433) );
  AOI22X1TF U212 ( .A0(N274), .A1(SCPU_ALU_CTRL_POUT[2]), .B0(
        SCPU_ALU_CTRL_D_ADDR[3]), .B1(N279), .Y(N152) );
  NOR3X1TF U213 ( .A(N450), .B(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ), .C(N71), 
        .Y(N153) );
  AOI22X1TF U214 ( .A0(N845), .A1(N153), .B0(SCPU_ALU_CTRL_FOUT[2]), .B1(N330), 
        .Y(N154) );
  CLKINVX1TF U215 ( .A(N472), .Y(N155) );
  AOI22X1TF U216 ( .A0(SCPU_ALU_CTRL_UUT_N488), .A1(N563), .B0(N641), .B1(N155), .Y(N156) );
  NAND3X1TF U217 ( .A(N152), .B(N154), .C(N156), .Y(SCPU_ALU_CTRL_UUT_N473) );
  NOR3BX1TF U218 ( .AN(N930), .B(N881), .C(N933), .Y(N570) );
  AND3X1TF U219 ( .A(N157), .B(\SCPU_ALU_CTRL_UUT_STATE[1] ), .C(N1085), .Y(
        N847) );
  CLKINVX1TF U220 ( .A(\SCPU_ALU_CTRL_UUT_STATE[0] ), .Y(N157) );
  CLKINVX1TF U221 ( .A(N892), .Y(N158) );
  NOR2X1TF U222 ( .A(SCPU_ALU_CTRL_UUT_N5180), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N2), .Y(N159) );
  XNOR2X1TF U223 ( .A(N159), .B(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N18), 
        .Y(N160) );
  AOI222XLTF U224 ( .A0(N160), .A1(N471), .B0(N1088), .B1(
        SCPU_ALU_CTRL_UUT_N451), .C0(N260), .C1(SCPU_ALU_CTRL_UUT_N5020), .Y(
        N161) );
  OAI21X1TF U225 ( .A0(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N18), .A1(N158), 
        .B0(N161), .Y(SCPU_ALU_CTRL_UUT_N622) );
  NAND3X1TF U226 ( .A(N1134), .B(I_CTRL_MODE[0]), .C(
        \SCPU_ALU_CTRL_CCT_CTRL_STATE[1] ), .Y(N162) );
  NOR3X1TF U227 ( .A(SCPU_ALU_CTRL_CCT_CNT_BIT_LOAD), .B(I_CTRL_MODE[1]), .C(
        N162), .Y(SCPU_ALU_CTRL_CCT_N62) );
  NAND2X2TF U228 ( .A(N170), .B(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .Y(
        N1099) );
  AO22X1TF U229 ( .A0(N264), .A1(N432), .B0(N248), .B1(N771), .Y(N169) );
  CLKBUFX2TF U230 ( .A(N178), .Y(N489) );
  INVXLTF U231 ( .A(N885), .Y(N269) );
  INVXLTF U232 ( .A(N455), .Y(N175) );
  INVXLTF U233 ( .A(N493), .Y(N176) );
  INVX2TF U234 ( .A(N309), .Y(N177) );
  CLKBUFX2TF U235 ( .A(N490), .Y(N178) );
  CLKBUFX2TF U236 ( .A(N490), .Y(N179) );
  BUFX12TF U274 ( .A(SCPU_ALU_CTRL_IO_DATAOUTA[0]), .Y(N234) );
  ADDFHX4TF U275 ( .A(N170), .B(\SCPU_ALU_CTRL_UUT_REG_A[1] ), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N33), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N32), .S(
        SCPU_ALU_CTRL_UUT_N5040) );
  ADDFHX2TF U276 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[1] ), .B(
        \SCPU_ALU_CTRL_UUT_REG_B[1] ), .CI(SCPU_ALU_CTRL_UUT_ADD_X_264_3_N16), 
        .CO(SCPU_ALU_CTRL_UUT_ADD_X_264_3_N15), .S(SCPU_ALU_CTRL_UUT_N436) );
  AOI21X2TF U277 ( .A0(SCPU_ALU_CTRL_UUT_N5000), .A1(N260), .B0(N596), .Y(N597) );
  CMPR22X2TF U278 ( .A(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .B(
        \SCPU_ALU_CTRL_UUT_REG_A[0] ), .CO(SCPU_ALU_CTRL_UUT_ADD_X_264_3_N16), 
        .S(SCPU_ALU_CTRL_UUT_N435) );
  AOI22X2TF U279 ( .A0(N268), .A1(N914), .B0(SCPU_ALU_CTRL_UUT_N448), .B1(N324), .Y(N1094) );
  XNOR2X4TF U280 ( .A(SCPU_ALU_CTRL_UUT_N5180), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N2), .Y(SCPU_ALU_CTRL_UUT_N5860) );
  OR2X4TF U281 ( .A(SCPU_ALU_CTRL_UUT_N5170), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N3), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N2) );
  AO22X1TF U282 ( .A0(N651), .A1(N652), .B0(SCPU_ALU_CTRL_UUT_ZF), .B1(N855), 
        .Y(SCPU_ALU_CTRL_UUT_N333) );
  OAI2BB1X4TF U283 ( .A0N(N260), .A1N(SCPU_ALU_CTRL_UUT_N5010), .B0(N579), .Y(
        N580) );
  NOR4BX2TF U284 ( .AN(N655), .B(N878), .C(N877), .D(N650), .Y(N651) );
  INVX6TF U285 ( .A(N587), .Y(N878) );
  OAI22X2TF U286 ( .A0(N652), .A1(N842), .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N311), .Y(SCPU_ALU_CTRL_UUT_N343) );
  MXI2X4TF U287 ( .A(SCPU_ALU_CTRL_UUT_N641), .B(N652), .S0(N854), .Y(
        SCPU_ALU_CTRL_UUT_N331) );
  ADDFHX4TF U288 ( .A(SCPU_ALU_CTRL_UUT_N618), .B(\SCPU_ALU_CTRL_UUT_REG_A[6] ), .CI(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N28), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N27), .S(
        SCPU_ALU_CTRL_UUT_N5090) );
  ADDFHX4TF U289 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[5] ), .B(SCPU_ALU_CTRL_UUT_N619), .CI(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N29), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N28), .S(
        SCPU_ALU_CTRL_UUT_N5080) );
  BUFX20TF U290 ( .A(SCPU_ALU_CTRL_IO_DATAOUTB[1]), .Y(N235) );
  OAI21X2TF U291 ( .A0(N572), .A1(N446), .B0(N571), .Y(N577) );
  CLKINVX2TF U292 ( .A(N259), .Y(N260) );
  OAI211X1TF U293 ( .A0(N837), .A1(N838), .B0(N669), .C0(N803), .Y(N834) );
  NAND2XLTF U294 ( .A(N166), .B(N255), .Y(N598) );
  INVX6TF U295 ( .A(N243), .Y(N244) );
  OAI211X1TF U296 ( .A0(N1100), .A1(N933), .B0(N595), .C0(N594), .Y(N596) );
  OR2X4TF U297 ( .A(SCPU_ALU_CTRL_UUT_N5140), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N6), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N5) );
  OR3X1TF U298 ( .A(N833), .B(N834), .C(N798), .Y(N809) );
  AOI22X1TF U299 ( .A0(N245), .A1(N1078), .B0(N1062), .B1(N1063), .Y(N1073) );
  INVX2TF U300 ( .A(N237), .Y(N313) );
  INVX2TF U301 ( .A(N237), .Y(N312) );
  OAI211X1TF U302 ( .A0(N255), .A1(N669), .B0(N802), .C0(N803), .Y(N797) );
  INVX2TF U303 ( .A(N469), .Y(N470) );
  INVX2TF U304 ( .A(N666), .Y(N259) );
  NAND3X2TF U305 ( .A(N774), .B(N667), .C(N775), .Y(N773) );
  INVX2TF U306 ( .A(N1143), .Y(N283) );
  NOR2X1TF U307 ( .A(\SCPU_ALU_CTRL_UUT_OPER1_R1[2] ), .B(N769), .Y(N1063) );
  INVX2TF U308 ( .A(N165), .Y(N253) );
  AND2X1TF U309 ( .A(SCPU_ALU_CTRL_CEN), .B(I_CTRL_BGN), .Y(CEN_AFTER_MUX) );
  INVX2TF U310 ( .A(N809), .Y(N286) );
  INVX2TF U311 ( .A(N809), .Y(N285) );
  INVX2TF U312 ( .A(N280), .Y(N282) );
  INVX2TF U313 ( .A(N280), .Y(N281) );
  INVX2TF U314 ( .A(N779), .Y(N280) );
  CLKINVX1TF U315 ( .A(N875), .Y(N1041) );
  CLKINVX1TF U316 ( .A(N473), .Y(N662) );
  AOI211X1TF U317 ( .A0(N795), .A1(N796), .B0(N797), .C0(N798), .Y(N779) );
  AOI21X1TF U318 ( .A0(N1079), .A1(N1080), .B0(N245), .Y(N1062) );
  NAND2X2TF U319 ( .A(N775), .B(N834), .Y(N815) );
  OAI211XLTF U320 ( .A0(N462), .A1(N1159), .B0(N1168), .C0(N25), .Y(N1160) );
  NAND2X1TF U321 ( .A(Q_FROM_SRAM[6]), .B(N283), .Y(N431) );
  OR4X1TF U322 ( .A(\SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .B(N236), .C(N837), .D(
        N832), .Y(N846) );
  NAND2X1TF U323 ( .A(Q_FROM_SRAM[3]), .B(N283), .Y(N424) );
  NAND2X1TF U324 ( .A(Q_FROM_SRAM[7]), .B(N283), .Y(N432) );
  NOR3X1TF U325 ( .A(N315), .B(N832), .C(N804), .Y(N805) );
  INVX2TF U326 ( .A(N1082), .Y(N774) );
  AND2X2TF U327 ( .A(Q_FROM_SRAM[7]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[7])
         );
  INVX2TF U328 ( .A(N1035), .Y(N669) );
  OR3X1TF U329 ( .A(N254), .B(N1082), .C(N804), .Y(N1060) );
  NAND2XLTF U330 ( .A(SCPU_ALU_CTRL_D_WE), .B(N1043), .Y(N1084) );
  AND2X2TF U331 ( .A(Q_FROM_SRAM[0]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[0])
         );
  AND2X2TF U332 ( .A(Q_FROM_SRAM[1]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[1])
         );
  AND2X2TF U333 ( .A(Q_FROM_SRAM[2]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[2])
         );
  NOR2BX1TF U334 ( .AN(N667), .B(N832), .Y(N666) );
  AND2X2TF U335 ( .A(Q_FROM_SRAM[3]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[3])
         );
  AND2X2TF U336 ( .A(Q_FROM_SRAM[4]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[4])
         );
  AND2X2TF U337 ( .A(Q_FROM_SRAM[5]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[5])
         );
  AND2X2TF U338 ( .A(Q_FROM_SRAM[6]), .B(N1142), .Y(SCPU_ALU_CTRL_D_DATAIN[6])
         );
  NAND2X1TF U339 ( .A(\SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .B(N839), .Y(N803) );
  NAND2X2TF U340 ( .A(SCPU_ALU_CTRL_IS_I_ADDR), .B(N438), .Y(N772) );
  AND3X2TF U341 ( .A(N273), .B(N255), .C(\SCPU_ALU_CTRL_UUT_CODE_TYPE[0] ), 
        .Y(N667) );
  INVX2TF U342 ( .A(N775), .Y(N798) );
  INVX2TF U343 ( .A(N314), .Y(N315) );
  OAI2BB2XLTF U344 ( .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N310), .A0N(N1091), 
        .A1N(N877), .Y(SCPU_ALU_CTRL_UUT_N353) );
  NAND2X1TF U345 ( .A(N852), .B(N853), .Y(SCPU_ALU_CTRL_UUT_N373) );
  OAI2BB2XLTF U346 ( .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N309), .A0N(N1091), 
        .A1N(N878), .Y(SCPU_ALU_CTRL_UUT_N363) );
  AOI211X2TF U347 ( .A0(SCPU_ALU_CTRL_UUT_N5170), .A1(N892), .B0(N591), .C0(
        N590), .Y(N595) );
  OAI2BB1X2TF U348 ( .A0N(SCPU_ALU_CTRL_UUT_N585), .A1N(N471), .B0(N589), .Y(
        N590) );
  ADDFHX2TF U349 ( .A(SCPU_ALU_CTRL_UUT_N609), .B(
        \SCPU_ALU_CTRL_UUT_REG_A[15] ), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N19), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N18), .S(
        SCPU_ALU_CTRL_UUT_N5180) );
  NOR4X1TF U350 ( .A(N643), .B(N642), .C(N641), .D(N640), .Y(N647) );
  NAND4XLTF U351 ( .A(N622), .B(N621), .C(N620), .D(N619), .Y(N639) );
  ADDFHX2TF U352 ( .A(SCPU_ALU_CTRL_UUT_N611), .B(
        \SCPU_ALU_CTRL_UUT_REG_A[13] ), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N21), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N20), .S(
        SCPU_ALU_CTRL_UUT_N5160) );
  ADDFHX2TF U353 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[12] ), .B(
        SCPU_ALU_CTRL_UUT_N612), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N22), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N21), .S(
        SCPU_ALU_CTRL_UUT_N5150) );
  ADDFHX2TF U354 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[11] ), .B(
        SCPU_ALU_CTRL_UUT_N613), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N23), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N22), .S(
        SCPU_ALU_CTRL_UUT_N5140) );
  INVX1TF U355 ( .A(N653), .Y(N618) );
  OR2X4TF U356 ( .A(SCPU_ALU_CTRL_UUT_N5130), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N7), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N6) );
  ADDFHX2TF U357 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .B(
        SCPU_ALU_CTRL_UUT_N614), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N24), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N23), .S(
        SCPU_ALU_CTRL_UUT_N5130) );
  OR2X2TF U358 ( .A(SCPU_ALU_CTRL_UUT_N5110), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N9), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N8) );
  NAND4BBXLTF U359 ( .AN(N297), .BN(N1088), .C(N658), .D(N1089), .Y(
        SCPU_ALU_CTRL_UUT_N621) );
  OAI21XLTF U360 ( .A0(N249), .A1(N889), .B0(N890), .Y(N1025) );
  INVX2TF U361 ( .A(N295), .Y(N296) );
  NOR3X1TF U362 ( .A(N485), .B(N311), .C(N1056), .Y(N1057) );
  OR3X1TF U363 ( .A(N485), .B(N177), .C(N1073), .Y(N1076) );
  NOR3X1TF U364 ( .A(N489), .B(N311), .C(N1056), .Y(N1047) );
  NOR3X1TF U365 ( .A(N1073), .B(N311), .C(N489), .Y(N1064) );
  OR3X1TF U366 ( .A(N476), .B(N1073), .C(N490), .Y(N1075) );
  OR3X1TF U367 ( .A(N177), .B(N488), .C(N1056), .Y(N1058) );
  NOR3X1TF U368 ( .A(N485), .B(N1073), .C(N310), .Y(N1074) );
  AOI31X1TF U369 ( .A0(SCPU_ALU_CTRL_UUT_N593), .A1(N1044), .A2(I_CPU_STR), 
        .B0(N1045), .Y(N1042) );
  AND2X2TF U370 ( .A(N875), .B(N876), .Y(N767) );
  ADDFHX2TF U371 ( .A(SCPU_ALU_CTRL_UUT_N620), .B(\SCPU_ALU_CTRL_UUT_REG_A[4] ), .CI(SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N30), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N29), .S(
        SCPU_ALU_CTRL_UUT_N5070) );
  OAI21XLTF U372 ( .A0(N832), .A1(N839), .B0(N504), .Y(N891) );
  ADDFHX2TF U373 ( .A(N256), .B(\SCPU_ALU_CTRL_UUT_REG_A[3] ), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N31), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N30), .S(
        SCPU_ALU_CTRL_UUT_N5060) );
  NAND3XLTF U374 ( .A(N665), .B(N166), .C(N512), .Y(N513) );
  NAND2XLTF U375 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[1] ), .Y(N941) );
  OR3X1TF U376 ( .A(N166), .B(N837), .C(N1090), .Y(N885) );
  ADDFHX2TF U377 ( .A(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[2] ), .B(
        \SCPU_ALU_CTRL_UUT_REG_A[2] ), .CI(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N32), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N31), .S(
        SCPU_ALU_CTRL_UUT_N5050) );
  NAND2XLTF U378 ( .A(\SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .B(N512), .Y(N503) );
  INVX1TF U379 ( .A(N862), .Y(N863) );
  NAND2XLTF U380 ( .A(N862), .B(SCPU_ALU_CTRL_I_ADDR[6]), .Y(N859) );
  NOR2X2TF U381 ( .A(N299), .B(N483), .Y(N1146) );
  OAI21XLTF U382 ( .A0(N433), .A1(SCPU_ALU_CTRL_UUT_ZF), .B0(N1037), .Y(N1036)
         );
  NAND2XLTF U383 ( .A(N966), .B(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .Y(N963) );
  CLKINVX2TF U384 ( .A(N837), .Y(N512) );
  NAND2XLTF U385 ( .A(N660), .B(\SCPU_ALU_CTRL_UUT_REG_A[11] ), .Y(N1107) );
  NAND2XLTF U386 ( .A(N660), .B(\SCPU_ALU_CTRL_UUT_REG_A[5] ), .Y(N1009) );
  INVX2TF U387 ( .A(\SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .Y(N273) );
  NAND2XLTF U388 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[4] ), .B(N660), .Y(N987) );
  INVX2TF U389 ( .A(N477), .Y(N247) );
  NAND2XLTF U390 ( .A(N660), .B(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .Y(N1105) );
  BUFX3TF U391 ( .A(N660), .Y(N475) );
  NOR2X2TF U392 ( .A(SCPU_ALU_CTRL_CEN), .B(N299), .Y(N1145) );
  OAI21XLTF U393 ( .A0(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] ), .A1(
        \SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ), .B0(N1167), .Y(N1113) );
  INVX2TF U394 ( .A(I_CTRL_BGN), .Y(N298) );
  INVX2TF U395 ( .A(\SCPU_ALU_CTRL_UUT_REG_B[2] ), .Y(
        \SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[2] ) );
  INVX2TF U396 ( .A(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[3] ), .Y(N1130) );
  INVX12TF U397 ( .A(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .Y(N238) );
  NAND2XLTF U398 ( .A(SCPU_ALU_CTRL_I_ADDR[2]), .B(SCPU_ALU_CTRL_I_ADDR[1]), 
        .Y(N870) );
  INVX2TF U399 ( .A(N164), .Y(N239) );
  INVX2TF U400 ( .A(N163), .Y(N240) );
  INVX2TF U401 ( .A(N241), .Y(N242) );
  INVX2TF U402 ( .A(N1060), .Y(N245) );
  INVX2TF U403 ( .A(N1060), .Y(N246) );
  INVX2TF U404 ( .A(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[2] ), .Y(N249) );
  INVX2TF U405 ( .A(N658), .Y(N250) );
  INVX2TF U406 ( .A(N658), .Y(N251) );
  INVX2TF U407 ( .A(N167), .Y(N252) );
  INVX2TF U408 ( .A(N254), .Y(N255) );
  INVX2TF U409 ( .A(N256), .Y(N257) );
  INVX2TF U410 ( .A(N922), .Y(N261) );
  INVX2TF U411 ( .A(N922), .Y(N262) );
  INVX2TF U412 ( .A(N771), .Y(N263) );
  INVX2TF U413 ( .A(N771), .Y(N264) );
  INVX2TF U414 ( .A(N772), .Y(N265) );
  INVX2TF U415 ( .A(N772), .Y(N266) );
  INVX2TF U416 ( .A(N943), .Y(N267) );
  INVX2TF U417 ( .A(N943), .Y(N268) );
  INVX2TF U418 ( .A(N885), .Y(N270) );
  INVX2TF U419 ( .A(N767), .Y(N271) );
  INVX2TF U420 ( .A(N767), .Y(N272) );
  INVX2TF U421 ( .A(N846), .Y(N274) );
  INVX2TF U422 ( .A(N846), .Y(N275) );
  INVX2TF U423 ( .A(N276), .Y(N278) );
  INVX2TF U424 ( .A(N847), .Y(N279) );
  INVX2TF U425 ( .A(N287), .Y(N288) );
  INVX2TF U426 ( .A(N289), .Y(N290) );
  INVX2TF U427 ( .A(N291), .Y(N292) );
  INVX2TF U428 ( .A(N293), .Y(N294) );
  INVX2TF U429 ( .A(N892), .Y(N295) );
  INVX2TF U430 ( .A(N295), .Y(N297) );
  INVX2TF U431 ( .A(I_CTRL_BGN), .Y(N299) );
  AOI22XLTF U432 ( .A0(N661), .A1(N993), .B0(N471), .B1(
        SCPU_ALU_CTRL_UUT_N5750), .Y(N509) );
  NOR3X1TF U433 ( .A(N254), .B(N166), .C(N1090), .Y(N1088) );
  INVX2TF U434 ( .A(N1075), .Y(N300) );
  INVX2TF U435 ( .A(N1075), .Y(N301) );
  INVX2TF U436 ( .A(N1076), .Y(N302) );
  INVX2TF U437 ( .A(N1076), .Y(N303) );
  INVX2TF U438 ( .A(N1058), .Y(N304) );
  INVX2TF U439 ( .A(N1058), .Y(N305) );
  NOR2X2TF U440 ( .A(N256), .B(N249), .Y(N929) );
  INVX2TF U441 ( .A(N306), .Y(N308) );
  INVX2TF U442 ( .A(N482), .Y(N310) );
  INVX2TF U443 ( .A(N482), .Y(N311) );
  INVX2TF U444 ( .A(N1099), .Y(N316) );
  CLKBUFX2TF U445 ( .A(N480), .Y(N317) );
  CLKBUFX2TF U446 ( .A(N1064), .Y(N480) );
  CLKBUFX2TF U447 ( .A(N481), .Y(N318) );
  CLKBUFX2TF U448 ( .A(N1074), .Y(N481) );
  CLKBUFX2TF U449 ( .A(N478), .Y(N320) );
  CLKBUFX2TF U450 ( .A(N1047), .Y(N478) );
  CLKBUFX2TF U451 ( .A(N479), .Y(N321) );
  CLKBUFX2TF U452 ( .A(N1057), .Y(N479) );
  INVX2TF U453 ( .A(N800), .Y(N323) );
  CLKBUFX2TF U454 ( .A(N474), .Y(N324) );
  AOI21X1TF U455 ( .A0(SCPU_ALU_CTRL_UUT_N447), .A1(N324), .B0(N609), .Y(N655)
         );
  CLKBUFX2TF U456 ( .A(N891), .Y(N474) );
  INVX2TF U457 ( .A(N769), .Y(N325) );
  INVX2TF U458 ( .A(N769), .Y(N856) );
  CLKBUFX2TF U459 ( .A(N483), .Y(N326) );
  INVX2TF U460 ( .A(N473), .Y(N327) );
  INVX2TF U461 ( .A(N473), .Y(N328) );
  NOR2X2TF U462 ( .A(\SCPU_ALU_CTRL_CCT_CTRL_STATE[0] ), .B(
        \SCPU_ALU_CTRL_CCT_CTRL_STATE[1] ), .Y(N141) );
  OAI21X2TF U463 ( .A0(N831), .A1(N805), .B0(N775), .Y(N824) );
  NOR2X4TF U464 ( .A(\SCPU_ALU_CTRL_UUT_REG_B[1] ), .B(
        \SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .Y(N660) );
  NOR2X4TF U465 ( .A(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[4] ), .B(N1132), .Y(
        N1161) );
  NOR2X4TF U466 ( .A(N238), .B(N170), .Y(N966) );
  CLKBUFX2TF U467 ( .A(N1059), .Y(N329) );
  OAI21X2TF U468 ( .A0(N245), .A1(N1062), .B0(N1063), .Y(N1056) );
  NOR2X2TF U469 ( .A(N258), .B(N168), .Y(N928) );
  CLKBUFX2TF U470 ( .A(N659), .Y(N330) );
  NOR4X2TF U471 ( .A(N236), .B(N255), .C(N832), .D(N804), .Y(N659) );
  INVX2TF U472 ( .A(N626), .Y(N331) );
  OR2X2TF U473 ( .A(SCPU_ALU_CTRL_UUT_N5030), .B(N174), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N16) );
  OR2X2TF U474 ( .A(SCPU_ALU_CTRL_UUT_N5150), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N5), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N4) );
  OR2X2TF U475 ( .A(N238), .B(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N33) );
  CMPR32X2TF U476 ( .A(SCPU_ALU_CTRL_UUT_N610), .B(
        \SCPU_ALU_CTRL_UUT_REG_A[14] ), .C(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N20), .CO(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N19), .S(
        SCPU_ALU_CTRL_UUT_N5170) );
  OR2X2TF U477 ( .A(SCPU_ALU_CTRL_UUT_N5160), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N4), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N3) );
  OR2X4TF U478 ( .A(SCPU_ALU_CTRL_UUT_N5120), .B(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N8), .Y(
        SCPU_ALU_CTRL_UUT_DP_OP_100J2_125_8323_N7) );
  CMPR32X2TF U479 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[8] ), .B(
        \SCPU_ALU_CTRL_UUT_REG_B[8] ), .C(SCPU_ALU_CTRL_UUT_ADD_X_264_3_N9), 
        .CO(SCPU_ALU_CTRL_UUT_ADD_X_264_3_N8), .S(SCPU_ALU_CTRL_UUT_N4430) );
  CMPR32X2TF U480 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .B(
        \SCPU_ALU_CTRL_UUT_REG_B[9] ), .C(SCPU_ALU_CTRL_UUT_ADD_X_264_3_N8), 
        .CO(SCPU_ALU_CTRL_UUT_ADD_X_264_3_N7), .S(SCPU_ALU_CTRL_UUT_N444) );
  BUFX20TF U481 ( .A(\SCPU_ALU_CTRL_UUT_REG_B[0] ), .Y(
        \SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ) );
  AOI211X2TF U482 ( .A0(N666), .A1(SCPU_ALU_CTRL_UUT_N4990), .B0(N1092), .C0(
        N586), .Y(N587) );
  NOR2X2TF U483 ( .A(N1032), .B(N1033), .Y(N862) );
  AOI222X1TF U484 ( .A0(N255), .A1(N434), .B0(N667), .B1(N477), .C0(N254), 
        .C1(N248), .Y(N795) );
  NOR3X2TF U485 ( .A(\SCPU_ALU_CTRL_UUT_STATE[2] ), .B(N840), .C(N467), .Y(
        SCPU_ALU_CTRL_IS_I_ADDR) );
  AOI21X1TF U486 ( .A0(N255), .A1(SCPU_ALU_CTRL_UUT_N604), .B0(N477), .Y(N813)
         );
  AOI211X1TF U487 ( .A0(\SCPU_ALU_CTRL_UUT_CODE_TYPE[0] ), .A1(N835), .B0(
        \SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .C0(N470), .Y(N833) );
  OAI21X1TF U488 ( .A0(N575), .A1(SCPU_ALU_CTRL_UUT_N609), .B0(N574), .Y(N576)
         );
  AOI22X1TF U489 ( .A0(N903), .A1(N904), .B0(SCPU_ALU_CTRL_UUT_N5180), .B1(
        N892), .Y(N574) );
  NOR2X2TF U490 ( .A(SCPU_ALU_CTRL_UUT_N604), .B(N247), .Y(N665) );
  NOR2X1TF U491 ( .A(N255), .B(\SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .Y(N506) );
  INVX2TF U492 ( .A(N1062), .Y(N1061) );
  NOR3X1TF U493 ( .A(N438), .B(N467), .C(N468), .Y(N1087) );
  AO22X4TF U494 ( .A0(SCPU_ALU_CTRL_UUT_N5860), .A1(N471), .B0(N331), .B1(N568), .Y(N569) );
  INVX2TF U495 ( .A(N1099), .Y(N668) );
  OAI211XLTF U496 ( .A0(SCPU_ALU_CTRL_UUT_N604), .A1(N166), .B0(N248), .C0(
        N255), .Y(N1108) );
  OAI32X1TF U497 ( .A0(N236), .A1(N1082), .A2(N1083), .B0(N663), .B1(N1084), 
        .Y(SCPU_ALU_CTRL_UUT_N880) );
  NAND2X1TF U498 ( .A(SCPU_ALU_CTRL_UUT_N593), .B(N1087), .Y(
        SCPU_ALU_CTRL_UUT_N586) );
  NOR3X4TF U499 ( .A(N485), .B(N476), .C(N1056), .Y(N1059) );
  NAND2X2TF U500 ( .A(N1087), .B(N840), .Y(N769) );
  OAI32X1TF U501 ( .A0(N238), .A1(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .A2(N473), 
        .B0(N658), .B1(N238), .Y(N938) );
  AOI211X2TF U502 ( .A0(N661), .A1(N905), .B0(N570), .C0(N569), .Y(N571) );
  OR2X2TF U503 ( .A(\SCPU_ALU_CTRL_UUT_CODE_TYPE[0] ), .B(
        \SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .Y(N804) );
  NOR4XLTF U504 ( .A(SCPU_ALU_CTRL_CCT_CNT_BIT_LOAD), .B(
        \SCPU_ALU_CTRL_CCT_CTRL_STATE[1] ), .C(N1134), .D(N298), .Y(N1155) );
  NOR4XLTF U505 ( .A(I_CTRL_MODE[1]), .B(SCPU_ALU_CTRL_CCT_CNT_BIT_LOAD), .C(
        N140), .D(N298), .Y(N1156) );
  INVX2TF U506 ( .A(SCPU_ALU_CTRL_UUT_N586), .Y(N1077) );
  NOR2X1TF U507 ( .A(\SCPU_ALU_CTRL_UUT_OPER1_R1[2] ), .B(
        SCPU_ALU_CTRL_UUT_N586), .Y(N1078) );
  INVX2TF U508 ( .A(N488), .Y(N485) );
  NAND2X1TF U509 ( .A(N254), .B(N166), .Y(N1080) );
  AOI22X1TF U510 ( .A0(N774), .A1(N433), .B0(N669), .B1(N1081), .Y(N1079) );
  CLKBUFX2TF U511 ( .A(N842), .Y(N472) );
  OR2X2TF U512 ( .A(N279), .B(N501), .Y(N842) );
  AOI211X2TF U513 ( .A0(N578), .A1(N268), .B0(N577), .C0(N576), .Y(N579) );
  CLKBUFX2TF U514 ( .A(N1156), .Y(N484) );
  NOR2X1TF U515 ( .A(N840), .B(N468), .Y(N1085) );
  NAND2X1TF U516 ( .A(N248), .B(SCPU_ALU_CTRL_UUT_N604), .Y(N1090) );
  AOI22X1TF U517 ( .A0(SCPU_ALU_CTRL_I_ADDR[1]), .A1(N769), .B0(N770), .B1(
        SCPU_ALU_CTRL_D_ADDR[1]), .Y(N768) );
  AOI222XLTF U518 ( .A0(N484), .A1(Q_FROM_SRAM[0]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[1] ), .C0(N1154), .C1(I_CTRL_SO), .Y(N1157) );
  AOI222XLTF U519 ( .A0(N484), .A1(Q_FROM_SRAM[6]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[7] ), .C0(N1154), .C1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[6] ), .Y(N1148) );
  AOI222XLTF U520 ( .A0(N484), .A1(Q_FROM_SRAM[3]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[4] ), .C0(N1154), .C1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[3] ), .Y(N1151) );
  AOI222XLTF U521 ( .A0(N484), .A1(Q_FROM_SRAM[2]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[3] ), .C0(N1154), .C1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[2] ), .Y(N1152) );
  AOI222XLTF U522 ( .A0(N484), .A1(Q_FROM_SRAM[1]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[2] ), .C0(N1154), .C1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[1] ), .Y(N1153) );
  AOI222XLTF U523 ( .A0(N484), .A1(Q_FROM_SRAM[4]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[5] ), .C0(N1154), .C1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[4] ), .Y(N1150) );
  AOI222XLTF U524 ( .A0(N484), .A1(Q_FROM_SRAM[5]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[6] ), .C0(N1154), .C1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[5] ), .Y(N1149) );
  AOI222XLTF U525 ( .A0(N484), .A1(Q_FROM_SRAM[7]), .B0(N483), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[8] ), .C0(N1154), .C1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[7] ), .Y(N1147) );
  NOR2BX2TF U526 ( .AN(N1146), .B(N484), .Y(N1154) );
  NAND2X1TF U527 ( .A(N1130), .B(N1131), .Y(N1132) );
  OAI2BB2XLTF U528 ( .B0(N263), .B1(N310), .A0N(N264), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[1]), .Y(SCPU_ALU_CTRL_UUT_N573) );
  OAI2BB2XLTF U529 ( .B0(N265), .B1(N456), .A0N(N266), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[4]), .Y(SCPU_ALU_CTRL_UUT_N550) );
  OAI2BB2XLTF U530 ( .B0(N265), .B1(N499), .A0N(N266), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[0]), .Y(SCPU_ALU_CTRL_UUT_N558) );
  OAI2BB2XLTF U531 ( .B0(N265), .B1(N289), .A0N(N266), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[5]), .Y(SCPU_ALU_CTRL_UUT_N548) );
  OAI2BB2XLTF U532 ( .B0(N266), .B1(N287), .A0N(N266), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[1]), .Y(SCPU_ALU_CTRL_UUT_N556) );
  INVX2TF U533 ( .A(N309), .Y(N476) );
  NOR2X1TF U534 ( .A(N236), .B(N599), .Y(N854) );
  INVX2TF U535 ( .A(N236), .Y(N663) );
  NAND2BX2TF U536 ( .AN(N247), .B(SCPU_ALU_CTRL_UUT_N604), .Y(N832) );
  NOR4XLTF U537 ( .A(N270), .B(N328), .C(N664), .D(N260), .Y(N1089) );
  AO21X1TF U538 ( .A0(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[2] ), .A1(N1109), 
        .B0(N1131), .Y(SCPU_ALU_CTRL_CTRL_02_N24) );
  AOI21XLTF U539 ( .A0(N1039), .A1(N468), .B0(N840), .Y(
        SCPU_ALU_CTRL_UUT_NEXT_STATE[2]) );
  OAI32XLTF U540 ( .A0(N840), .A1(\SCPU_ALU_CTRL_UUT_STATE[2] ), .A2(N438), 
        .B0(N467), .B1(N840), .Y(SCPU_ALU_CTRL_UUT_NEXT_STATE[1]) );
  OA22X1TF U541 ( .A0(N1168), .A1(N1164), .B0(N1163), .B1(N1162), .Y(N37) );
  NAND2X1TF U542 ( .A(N1161), .B(N1114), .Y(N1117) );
  OAI32XLTF U543 ( .A0(\SCPU_ALU_CTRL_CCT_CTRL_STATE[0] ), .A1(
        \SCPU_ALU_CTRL_CCT_CTRL_STATE[1] ), .A2(
        \SCPU_ALU_CTRL_CCT_REG_LOAD[0] ), .B0(N1134), .B1(N458), .Y(N1112) );
  AOI222XLTF U544 ( .A0(N21), .A1(N1166), .B0(N1158), .B1(N1165), .C0(N465), 
        .C1(N1161), .Y(N34) );
  AO21X1TF U545 ( .A0(N1128), .A1(N1161), .B0(
        \SCPU_ALU_CTRL_CTRL_02_PLL_STATE[1] ), .Y(N115) );
  NAND2X1TF U546 ( .A(N1028), .B(N1029), .Y(SCPU_ALU_CTRL_UUT_N325) );
  OAI22XLTF U547 ( .A0(SCPU_ALU_CTRL_UUT_N593), .A1(N1087), .B0(
        \SCPU_ALU_CTRL_UUT_STATE[2] ), .B1(N1039), .Y(N1086) );
  NOR2X1TF U548 ( .A(N1128), .B(N1166), .Y(N1120) );
  OR3X1TF U549 ( .A(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[5] ), .B(
        \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[4] ), .C(N1124), .Y(N1126) );
  AOI32X1TF U550 ( .A0(SCPU_ALU_CTRL_I_ADDR[1]), .A1(N856), .A2(
        SCPU_ALU_CTRL_I_ADDR[2]), .B0(N271), .B1(N325), .Y(N872) );
  AOI32X1TF U551 ( .A0(SCPU_ALU_CTRL_I_ADDR[6]), .A1(N856), .A2(N862), .B0(
        N271), .B1(N325), .Y(N861) );
  NOR3X1TF U552 ( .A(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[2] ), .B(
        \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[1] ), .C(
        \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[0] ), .Y(N1131) );
  AO22X1TF U553 ( .A0(N1145), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[8] ), .B0(
        SCPU_ALU_CTRL_I_ADDR[0]), .B1(N299), .Y(N53) );
  AO22X1TF U554 ( .A0(N1110), .A1(I_CTRL_SO), .B0(SCPU_ALU_CTRL_D_DATAOUT[0]), 
        .B1(N298), .Y(D_AFTER_MUX[0]) );
  NAND2X1TF U555 ( .A(\SCPU_ALU_CTRL_CCT_CTRL_STATE[0] ), .B(
        \SCPU_ALU_CTRL_CCT_CTRL_STATE[1] ), .Y(N140) );
  INVX2TF U556 ( .A(N1046), .Y(N1045) );
  NAND2X1TF U557 ( .A(N330), .B(SCPU_ALU_CTRL_FOUT[3]), .Y(N851) );
  AO22X1TF U558 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N127), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[0] ), .Y(SCPU_ALU_CTRL_UUT_N542) );
  AO22X1TF U559 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N123), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[4] ), .Y(SCPU_ALU_CTRL_UUT_N538) );
  AO22X1TF U560 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N122), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[5] ), .Y(SCPU_ALU_CTRL_UUT_N537) );
  AO22X1TF U561 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N121), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[6] ), .Y(SCPU_ALU_CTRL_UUT_N536) );
  AO22X1TF U562 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N120), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[7] ), .Y(SCPU_ALU_CTRL_UUT_N535) );
  AO22X1TF U563 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N118), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[9] ), .Y(SCPU_ALU_CTRL_UUT_N533) );
  AO22X1TF U564 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N119), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[8] ), .Y(SCPU_ALU_CTRL_UUT_N534) );
  AO22X1TF U565 ( .A0(N312), .A1(SCPU_ALU_CTRL_UUT_N126), .B0(N773), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[1] ), .Y(SCPU_ALU_CTRL_UUT_N541) );
  AO22X1TF U566 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N125), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[2] ), .Y(SCPU_ALU_CTRL_UUT_N540) );
  AO22X1TF U567 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N124), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[3] ), .Y(SCPU_ALU_CTRL_UUT_N539) );
  AO22X1TF U568 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N112), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[15] ), .Y(SCPU_ALU_CTRL_UUT_N527) );
  AO22X1TF U569 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N113), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[14] ), .Y(SCPU_ALU_CTRL_UUT_N528) );
  AO22X1TF U570 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N114), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[13] ), .Y(SCPU_ALU_CTRL_UUT_N529) );
  AO22X1TF U571 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N115), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[12] ), .Y(SCPU_ALU_CTRL_UUT_N530) );
  AO22X1TF U572 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N116), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[11] ), .Y(SCPU_ALU_CTRL_UUT_N531) );
  AO22X1TF U573 ( .A0(N313), .A1(SCPU_ALU_CTRL_UUT_N117), .B0(N237), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[10] ), .Y(SCPU_ALU_CTRL_UUT_N532) );
  OAI2BB1X1TF U574 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[16] ), .A1N(N1145), .B0(
        N1135), .Y(N61) );
  OAI2BB1X1TF U575 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[15] ), .A1N(N1145), .B0(
        N1136), .Y(N60) );
  OAI2BB1X1TF U576 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[14] ), .A1N(N1145), .B0(
        N1137), .Y(N59) );
  OAI2BB1X1TF U577 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[13] ), .A1N(N1145), .B0(
        N1138), .Y(N58) );
  OAI2BB1X1TF U578 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[12] ), .A1N(N1145), .B0(
        N1139), .Y(N57) );
  OAI2BB1X1TF U579 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[11] ), .A1N(N1145), .B0(
        N1140), .Y(N56) );
  OAI2BB1X1TF U580 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[10] ), .A1N(N1145), .B0(
        N1141), .Y(N55) );
  OAI2BB1X1TF U581 ( .A0N(\SCPU_ALU_CTRL_CCT_REG_BITS[9] ), .A1N(N1145), .B0(
        N1144), .Y(N54) );
  OAI2BB2XLTF U582 ( .B0(N263), .B1(SCPU_ALU_CTRL_UUT_N604), .A0N(N263), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[4]), .Y(SCPU_ALU_CTRL_UUT_N567) );
  OAI2BB2XLTF U583 ( .B0(N264), .B1(N179), .A0N(N264), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[0]), .Y(SCPU_ALU_CTRL_UUT_N575) );
  OAI2BB2XLTF U584 ( .B0(N263), .B1(N314), .A0N(N263), .A1N(
        SCPU_ALU_CTRL_I_DATAIN[5]), .Y(SCPU_ALU_CTRL_UUT_N565) );
  NOR2BX1TF U585 ( .AN(N506), .B(N832), .Y(N501) );
  AOI21X4TF U586 ( .A0(SCPU_ALU_CTRL_UUT_N450), .A1(N324), .B0(N580), .Y(N652)
         );
  AOI21X1TF U587 ( .A0(\SCPU_ALU_CTRL_CCT_CTRL_STATE[0] ), .A1(N458), .B0(N141), .Y(N136) );
  AOI22X1TF U588 ( .A0(N1115), .A1(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ), 
        .B0(N71), .B1(N1117), .Y(N125) );
  INVX2TF U589 ( .A(N1117), .Y(N1115) );
  AOI21X1TF U590 ( .A0(N1161), .A1(N21), .B0(N20), .Y(N1164) );
  OAI21X1TF U591 ( .A0(N1117), .A1(N1165), .B0(N450), .Y(N126) );
  OAI21X1TF U592 ( .A0(N71), .A1(N1117), .B0(N1116), .Y(N124) );
  OAI21X1TF U593 ( .A0(N450), .A1(N1117), .B0(
        \SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ), .Y(N1116) );
  OAI21X1TF U594 ( .A0(N25), .A1(N1168), .B0(N1160), .Y(N36) );
  NOR3BX1TF U595 ( .AN(N1133), .B(I_LOAD_N), .C(N299), .Y(
        SCPU_ALU_CTRL_CCT_N49) );
  NOR3X1TF U596 ( .A(I_LOAD_N), .B(N1133), .C(N298), .Y(N138) );
  NOR2X1TF U597 ( .A(\SCPU_ALU_CTRL_CCT_REG_LOAD[0] ), .B(
        \SCPU_ALU_CTRL_CCT_REG_LOAD[1] ), .Y(N1133) );
  OAI22X1TF U598 ( .A0(N1112), .A1(N1111), .B0(N140), .B1(N458), .Y(N137) );
  AOI21X1TF U599 ( .A0(I_CTRL_MODE[0]), .A1(N1134), .B0(N141), .Y(N1111) );
  AOI32X1TF U600 ( .A0(N25), .A1(N1169), .A2(N1168), .B0(N70), .B1(N1169), .Y(
        N35) );
  AND3X2TF U601 ( .A(N20), .B(N1161), .C(N21), .Y(N1168) );
  OR4X2TF U602 ( .A(N1167), .B(N450), .C(N1166), .D(N1165), .Y(N1169) );
  AOI21X1TF U603 ( .A0(N1118), .A1(N441), .B0(N466), .Y(N122) );
  OAI211X1TF U604 ( .A0(N1030), .A1(N1031), .B0(N325), .C0(N876), .Y(N1029) );
  AOI21X1TF U605 ( .A0(N1032), .A1(N1033), .B0(N862), .Y(N1031) );
  AOI22X1TF U606 ( .A0(SCPU_ALU_CTRL_I_ADDR[5]), .A1(N769), .B0(N770), .B1(
        SCPU_ALU_CTRL_D_ADDR[5]), .Y(N1028) );
  OAI21X1TF U607 ( .A0(SCPU_ALU_CTRL_I_ADDR[1]), .A1(N272), .B0(N768), .Y(
        SCPU_ALU_CTRL_UUT_N581) );
  OAI21X1TF U608 ( .A0(N1127), .A1(N1126), .B0(N1125), .Y(N116) );
  OAI31X1TF U609 ( .A0(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[4] ), .A1(N1166), 
        .A2(N1124), .B0(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[5] ), .Y(N1125) );
  AOI32X1TF U610 ( .A0(N1121), .A1(N1122), .A2(N440), .B0(N464), .B1(N1122), 
        .Y(N118) );
  AOI22X1TF U611 ( .A0(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[0] ), .A1(N1161), 
        .B0(N1127), .B1(N439), .Y(N121) );
  AOI22X1TF U612 ( .A0(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[2] ), .A1(N1121), 
        .B0(N1119), .B1(N440), .Y(N119) );
  NOR3X1TF U613 ( .A(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[1] ), .B(
        \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[0] ), .C(N1166), .Y(N1121) );
  OAI32X1TF U614 ( .A0(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[6] ), .A1(N1126), 
        .A2(N1127), .B0(N1118), .B1(N441), .Y(N123) );
  NOR2X1TF U615 ( .A(N1166), .B(N1126), .Y(N1118) );
  INVX2TF U616 ( .A(N1120), .Y(N1127) );
  AOI32X1TF U617 ( .A0(N1123), .A1(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[4] ), 
        .A2(N1161), .B0(N1122), .B1(N463), .Y(N117) );
  AOI32X1TF U618 ( .A0(N1161), .A1(N1119), .A2(N439), .B0(N460), .B1(N1119), 
        .Y(N120) );
  INVX2TF U619 ( .A(N1161), .Y(N1166) );
  NOR3X1TF U620 ( .A(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[7] ), .B(
        \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[6] ), .C(N1126), .Y(N1128) );
  INVX2TF U621 ( .A(N1123), .Y(N1124) );
  NOR4X1TF U622 ( .A(\SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[1] ), .B(
        \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[0] ), .C(
        \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[3] ), .D(
        \SCPU_ALU_CTRL_CTRL_02_CNT_WAIT_PLL[2] ), .Y(N1123) );
  OAI31X1TF U623 ( .A0(SCPU_ALU_CTRL_I_ADDR[3]), .A1(N870), .A2(N272), .B0(
        N871), .Y(SCPU_ALU_CTRL_UUT_N315) );
  AOI22X1TF U624 ( .A0(SCPU_ALU_CTRL_I_ADDR[3]), .A1(N872), .B0(N770), .B1(
        SCPU_ALU_CTRL_D_ADDR[3]), .Y(N871) );
  OAI31X1TF U625 ( .A0(SCPU_ALU_CTRL_I_ADDR[2]), .A1(N461), .A2(N272), .B0(
        N873), .Y(SCPU_ALU_CTRL_UUT_N313) );
  AOI22X1TF U626 ( .A0(SCPU_ALU_CTRL_I_ADDR[2]), .A1(N874), .B0(N770), .B1(
        SCPU_ALU_CTRL_D_ADDR[2]), .Y(N873) );
  OAI21X1TF U627 ( .A0(SCPU_ALU_CTRL_I_ADDR[1]), .A1(N271), .B0(N325), .Y(N874) );
  OAI31X1TF U628 ( .A0(SCPU_ALU_CTRL_I_ADDR[4]), .A1(N866), .A2(N272), .B0(
        N867), .Y(SCPU_ALU_CTRL_UUT_N317) );
  AOI22X1TF U629 ( .A0(SCPU_ALU_CTRL_I_ADDR[4]), .A1(N868), .B0(N770), .B1(
        SCPU_ALU_CTRL_D_ADDR[4]), .Y(N867) );
  OAI21X1TF U630 ( .A0(N869), .A1(N271), .B0(N325), .Y(N868) );
  OAI31X1TF U631 ( .A0(SCPU_ALU_CTRL_I_ADDR[7]), .A1(N859), .A2(N272), .B0(
        N860), .Y(SCPU_ALU_CTRL_UUT_N321) );
  AOI22X1TF U632 ( .A0(SCPU_ALU_CTRL_I_ADDR[7]), .A1(N861), .B0(N770), .B1(
        SCPU_ALU_CTRL_D_ADDR[7]), .Y(N860) );
  OAI31X1TF U633 ( .A0(SCPU_ALU_CTRL_I_ADDR[6]), .A1(N863), .A2(N272), .B0(
        N864), .Y(SCPU_ALU_CTRL_UUT_N319) );
  AOI22X1TF U634 ( .A0(SCPU_ALU_CTRL_I_ADDR[6]), .A1(N865), .B0(N770), .B1(
        SCPU_ALU_CTRL_D_ADDR[6]), .Y(N864) );
  OAI21X1TF U635 ( .A0(N862), .A1(N271), .B0(N325), .Y(N865) );
  AOI32X1TF U636 ( .A0(N325), .A1(N857), .A2(N272), .B0(N457), .B1(N857), .Y(
        SCPU_ALU_CTRL_UUT_N323) );
  NOR2X2TF U637 ( .A(N876), .B(N769), .Y(N770) );
  OAI211X1TF U638 ( .A0(N255), .A1(N1034), .B0(N1035), .C0(N1036), .Y(N876) );
  INVX2TF U639 ( .A(N1157), .Y(N45) );
  INVX2TF U640 ( .A(N1148), .Y(N51) );
  INVX2TF U641 ( .A(N1151), .Y(N48) );
  INVX2TF U642 ( .A(N1152), .Y(N47) );
  INVX2TF U643 ( .A(N1153), .Y(N46) );
  INVX2TF U644 ( .A(N1150), .Y(N49) );
  INVX2TF U645 ( .A(N1149), .Y(N50) );
  INVX2TF U646 ( .A(N1147), .Y(N52) );
  OAI211X1TF U647 ( .A0(N1131), .A1(N1130), .B0(N1132), .C0(N1129), .Y(
        SCPU_ALU_CTRL_CTRL_02_N35) );
  AOI21X1TF U648 ( .A0(N306), .A1(N276), .B0(N1161), .Y(N78) );
  OAI211X1TF U649 ( .A0(N1040), .A1(N1041), .B0(N1042), .C0(N1043), .Y(
        SCPU_ALU_CTRL_UUT_NEXT_STATE[0]) );
  AOI211X1TF U650 ( .A0(N1085), .A1(N1044), .B0(N265), .C0(N1077), .Y(N1046)
         );
  NOR2X1TF U651 ( .A(\SCPU_ALU_CTRL_UUT_STATE[1] ), .B(
        \SCPU_ALU_CTRL_UUT_STATE[0] ), .Y(N1044) );
  NOR2X1TF U652 ( .A(N1030), .B(N769), .Y(N875) );
  NOR2X1TF U653 ( .A(N457), .B(N858), .Y(N1030) );
  INVX2TF U654 ( .A(N866), .Y(N869) );
  NOR2X1TF U655 ( .A(N1090), .B(N1083), .Y(N1040) );
  OAI211X1TF U656 ( .A0(N654), .A1(N472), .B0(N848), .C0(N849), .Y(
        SCPU_ALU_CTRL_UUT_N483) );
  AOI22X1TF U657 ( .A0(N330), .A1(SCPU_ALU_CTRL_FOUT[1]), .B0(N845), .B1(
        \SCPU_ALU_CTRL_CTRL_02_PLL_STATE[1] ), .Y(N849) );
  AOI22X1TF U658 ( .A0(SCPU_ALU_CTRL_POUT[1]), .A1(N275), .B0(
        SCPU_ALU_CTRL_D_ADDR[2]), .B1(N236), .Y(N848) );
  OAI211X1TF U659 ( .A0(N547), .A1(N472), .B0(N546), .C0(N545), .Y(
        SCPU_ALU_CTRL_UUT_N403) );
  AOI21X1TF U660 ( .A0(SCPU_ALU_CTRL_FOUT[9]), .A1(N659), .B0(N544), .Y(N546)
         );
  INVX2TF U661 ( .A(N643), .Y(N547) );
  OAI21X1TF U662 ( .A0(N638), .A1(N842), .B0(N531), .Y(SCPU_ALU_CTRL_UUT_N423)
         );
  AOI21X1TF U663 ( .A0(SCPU_ALU_CTRL_UUT_N4930), .A1(N563), .B0(N530), .Y(N531) );
  AOI22X1TF U664 ( .A0(N236), .A1(SCPU_ALU_CTRL_D_ADDR[8]), .B0(
        SCPU_ALU_CTRL_POUT[7]), .B1(N274), .Y(N529) );
  OAI211X1TF U665 ( .A0(N653), .A1(N472), .B0(N843), .C0(N844), .Y(
        SCPU_ALU_CTRL_UUT_N493) );
  AOI22X1TF U666 ( .A0(N330), .A1(SCPU_ALU_CTRL_FOUT[0]), .B0(N845), .B1(
        SCPU_ALU_CTRL_IO_STATUS[0]), .Y(N844) );
  AOI22X1TF U667 ( .A0(SCPU_ALU_CTRL_POUT[0]), .A1(N275), .B0(
        SCPU_ALU_CTRL_D_ADDR[1]), .B1(N279), .Y(N843) );
  OAI211X1TF U668 ( .A0(N656), .A1(N472), .B0(N850), .C0(N851), .Y(
        SCPU_ALU_CTRL_UUT_N463) );
  AOI22X1TF U669 ( .A0(SCPU_ALU_CTRL_POUT[3]), .A1(N275), .B0(
        SCPU_ALU_CTRL_D_ADDR[4]), .B1(N279), .Y(N850) );
  OAI21X1TF U670 ( .A0(N443), .A1(N776), .B0(N785), .Y(SCPU_ALU_CTRL_UUT_N520)
         );
  AOI22X1TF U671 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N121), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N158), .Y(N785) );
  AOI22X1TF U672 ( .A0(N290), .A1(N722), .B0(N721), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N158) );
  AOI22X1TF U673 ( .A0(N492), .A1(N307), .B0(\SCPU_ALU_CTRL_UUT_GR[0][6] ), 
        .B1(N494), .Y(N721) );
  AOI22X1TF U674 ( .A0(N492), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[6]), .B0(N252), 
        .B1(N456), .Y(N722) );
  AOI22X1TF U675 ( .A0(N482), .A1(N754), .B0(N753), .B1(N310), .Y(
        SCPU_ALU_CTRL_UUT_N121) );
  AOI22X1TF U676 ( .A0(N486), .A1(N307), .B0(\SCPU_ALU_CTRL_UUT_GR[0][6] ), 
        .B1(N489), .Y(N753) );
  AOI22X1TF U677 ( .A0(N486), .A1(N240), .B0(N252), .B1(N489), .Y(N754) );
  OAI21X1TF U678 ( .A0(N444), .A1(N776), .B0(N792), .Y(SCPU_ALU_CTRL_UUT_N513)
         );
  AOI22X1TF U679 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N114), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N151), .Y(N792) );
  AOI22X1TF U680 ( .A0(N290), .A1(N708), .B0(N707), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N151) );
  AOI22X1TF U681 ( .A0(N437), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[13] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][13] ), .B1(N494), .Y(N707) );
  AOI22X1TF U682 ( .A0(N176), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[13] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[13] ), .B1(N494), .Y(N708) );
  AOI22X1TF U683 ( .A0(N476), .A1(N740), .B0(N739), .B1(N311), .Y(
        SCPU_ALU_CTRL_UUT_N114) );
  AOI22X1TF U684 ( .A0(N171), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[13] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][13] ), .B1(N179), .Y(N739) );
  AOI22X1TF U685 ( .A0(N171), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[13] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[13] ), .B1(N178), .Y(N740) );
  OAI21X1TF U686 ( .A0(N429), .A1(N776), .B0(N789), .Y(SCPU_ALU_CTRL_UUT_N516)
         );
  AOI22X1TF U687 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N117), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N154), .Y(N789) );
  AOI22X1TF U688 ( .A0(N290), .A1(N714), .B0(N713), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N154) );
  AOI22X1TF U689 ( .A0(N437), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[10] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][10] ), .B1(N456), .Y(N713) );
  AOI22X1TF U690 ( .A0(N437), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[10]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[10]), .B1(N495), .Y(N714) );
  AOI22X1TF U691 ( .A0(N482), .A1(N746), .B0(N745), .B1(N310), .Y(
        SCPU_ALU_CTRL_UUT_N117) );
  AOI22X1TF U692 ( .A0(N487), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[10] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][10] ), .B1(N178), .Y(N745) );
  AOI22X1TF U693 ( .A0(N487), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[10]), .B0(N239), 
        .B1(N179), .Y(N746) );
  OAI21X1TF U694 ( .A0(N428), .A1(N776), .B0(N790), .Y(SCPU_ALU_CTRL_UUT_N515)
         );
  AOI22X1TF U695 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N116), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N153), .Y(N790) );
  AOI22X1TF U696 ( .A0(N290), .A1(N712), .B0(N711), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N153) );
  AOI22X1TF U697 ( .A0(N437), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[11] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][11] ), .B1(N495), .Y(N711) );
  AOI22X1TF U698 ( .A0(N437), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[11]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[11]), .B1(N495), .Y(N712) );
  AOI22X1TF U699 ( .A0(N177), .A1(N744), .B0(N743), .B1(N311), .Y(
        SCPU_ALU_CTRL_UUT_N116) );
  AOI22X1TF U700 ( .A0(N487), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[11] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][11] ), .B1(N179), .Y(N743) );
  AOI22X1TF U701 ( .A0(N487), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[11]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[11]), .B1(N178), .Y(N744) );
  OAI21X1TF U702 ( .A0(N454), .A1(N776), .B0(N791), .Y(SCPU_ALU_CTRL_UUT_N514)
         );
  AOI22X1TF U703 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N115), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N152), .Y(N791) );
  AOI22X1TF U704 ( .A0(N290), .A1(N710), .B0(N709), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N152) );
  AOI22X1TF U705 ( .A0(N437), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[12] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][12] ), .B1(N495), .Y(N709) );
  AOI22X1TF U706 ( .A0(N437), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[12]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[12]), .B1(N495), .Y(N710) );
  AOI22X1TF U707 ( .A0(N482), .A1(N742), .B0(N741), .B1(N310), .Y(
        SCPU_ALU_CTRL_UUT_N115) );
  AOI22X1TF U708 ( .A0(N487), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[12] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][12] ), .B1(N488), .Y(N741) );
  AOI22X1TF U709 ( .A0(N487), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[12]), .B0(N253), 
        .B1(N179), .Y(N742) );
  OAI21X1TF U710 ( .A0(N426), .A1(N776), .B0(N784), .Y(SCPU_ALU_CTRL_UUT_N521)
         );
  AOI22X1TF U711 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N122), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N159), .Y(N784) );
  AOI22X1TF U712 ( .A0(N290), .A1(N724), .B0(N723), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N159) );
  AOI22X1TF U713 ( .A0(N492), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[5]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[5]), .B1(N494), .Y(N724) );
  AOI22X1TF U714 ( .A0(N177), .A1(N756), .B0(N755), .B1(N311), .Y(
        SCPU_ALU_CTRL_UUT_N122) );
  AOI22X1TF U715 ( .A0(N486), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[5]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[5]), .B1(N489), .Y(N756) );
  OAI21X1TF U716 ( .A0(N449), .A1(N776), .B0(N788), .Y(SCPU_ALU_CTRL_UUT_N517)
         );
  AOI22X1TF U717 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N118), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N155), .Y(N788) );
  AOI22X1TF U718 ( .A0(N290), .A1(N716), .B0(N715), .B1(N289), .Y(
        SCPU_ALU_CTRL_UUT_N155) );
  AOI22X1TF U719 ( .A0(N437), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[9] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][9] ), .B1(N495), .Y(N715) );
  AOI22X1TF U720 ( .A0(N492), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[9]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[9]), .B1(N495), .Y(N716) );
  AOI22X1TF U721 ( .A0(N177), .A1(N748), .B0(N747), .B1(N310), .Y(
        SCPU_ALU_CTRL_UUT_N118) );
  AOI22X1TF U722 ( .A0(N487), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[9] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][9] ), .B1(N179), .Y(N747) );
  AOI22X1TF U723 ( .A0(N487), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[9]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[9]), .B1(N178), .Y(N748) );
  OAI21X1TF U724 ( .A0(N442), .A1(N776), .B0(N783), .Y(SCPU_ALU_CTRL_UUT_N522)
         );
  AOI22X1TF U725 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N123), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N160), .Y(N783) );
  AOI22X1TF U726 ( .A0(N290), .A1(N726), .B0(N725), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N160) );
  AOI22X1TF U727 ( .A0(N492), .A1(SCPU_ALU_CTRL_IO_CONTROL[4]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][4] ), .B1(N493), .Y(N725) );
  AOI22X1TF U728 ( .A0(N491), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[4]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[4]), .B1(N493), .Y(N726) );
  AOI22X1TF U729 ( .A0(N482), .A1(N758), .B0(N757), .B1(N311), .Y(
        SCPU_ALU_CTRL_UUT_N123) );
  AOI22X1TF U730 ( .A0(N486), .A1(SCPU_ALU_CTRL_IO_CONTROL[4]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][4] ), .B1(N488), .Y(N757) );
  AOI22X1TF U731 ( .A0(N486), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[4]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[4]), .B1(N489), .Y(N758) );
  OAI21X1TF U732 ( .A0(N425), .A1(N776), .B0(N793), .Y(SCPU_ALU_CTRL_UUT_N512)
         );
  AOI22X1TF U733 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N113), .B0(N281), .B1(
        SCPU_ALU_CTRL_UUT_N150), .Y(N793) );
  AOI22X1TF U734 ( .A0(N290), .A1(N706), .B0(N705), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N150) );
  AOI22X1TF U735 ( .A0(N437), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[14] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][14] ), .B1(N494), .Y(N705) );
  AOI22X1TF U736 ( .A0(N176), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[14] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[14] ), .B1(N494), .Y(N706) );
  AOI22X1TF U737 ( .A0(N482), .A1(N738), .B0(N737), .B1(N310), .Y(
        SCPU_ALU_CTRL_UUT_N113) );
  AOI22X1TF U738 ( .A0(N171), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[14] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][14] ), .B1(N178), .Y(N737) );
  AOI22X1TF U739 ( .A0(N171), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[14] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[14] ), .B1(N178), .Y(N738) );
  OAI21X1TF U740 ( .A0(N423), .A1(N319), .B0(N781), .Y(SCPU_ALU_CTRL_UUT_N524)
         );
  AOI22X1TF U741 ( .A0(N323), .A1(SCPU_ALU_CTRL_UUT_N125), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N162), .Y(N781) );
  AOI22X1TF U742 ( .A0(N293), .A1(N730), .B0(N729), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N162) );
  AOI22X1TF U743 ( .A0(N491), .A1(SCPU_ALU_CTRL_IO_CONTROL[2]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][2] ), .B1(N494), .Y(N729) );
  AOI22X1TF U744 ( .A0(N491), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[2]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[2]), .B1(N456), .Y(N730) );
  AOI22X1TF U745 ( .A0(N476), .A1(N762), .B0(N761), .B1(N309), .Y(
        SCPU_ALU_CTRL_UUT_N125) );
  AOI22X1TF U746 ( .A0(N485), .A1(SCPU_ALU_CTRL_IO_CONTROL[2]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][2] ), .B1(N178), .Y(N761) );
  AOI22X1TF U747 ( .A0(N485), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[2]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[2]), .B1(N488), .Y(N762) );
  OAI21X1TF U748 ( .A0(N430), .A1(N319), .B0(N786), .Y(SCPU_ALU_CTRL_UUT_N519)
         );
  AOI22X1TF U749 ( .A0(N323), .A1(SCPU_ALU_CTRL_UUT_N120), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N157), .Y(N786) );
  AOI22X1TF U750 ( .A0(N293), .A1(N720), .B0(N719), .B1(N289), .Y(
        SCPU_ALU_CTRL_UUT_N157) );
  AOI22X1TF U751 ( .A0(N492), .A1(N278), .B0(\SCPU_ALU_CTRL_UUT_GR[0][7] ), 
        .B1(N493), .Y(N719) );
  AOI22X1TF U752 ( .A0(N492), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[7]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[7]), .B1(N456), .Y(N720) );
  AOI22X1TF U753 ( .A0(N177), .A1(N752), .B0(N751), .B1(N309), .Y(
        SCPU_ALU_CTRL_UUT_N120) );
  AOI22X1TF U754 ( .A0(N486), .A1(N278), .B0(\SCPU_ALU_CTRL_UUT_GR[0][7] ), 
        .B1(N179), .Y(N751) );
  AOI22X1TF U755 ( .A0(N486), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[7]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[7]), .B1(N488), .Y(N752) );
  OAI21X1TF U756 ( .A0(N445), .A1(N319), .B0(N782), .Y(SCPU_ALU_CTRL_UUT_N523)
         );
  AOI22X1TF U757 ( .A0(N323), .A1(SCPU_ALU_CTRL_UUT_N124), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N161), .Y(N782) );
  AOI22X1TF U758 ( .A0(N293), .A1(N728), .B0(N727), .B1(N289), .Y(
        SCPU_ALU_CTRL_UUT_N161) );
  AOI22X1TF U759 ( .A0(N491), .A1(SCPU_ALU_CTRL_IO_CONTROL[3]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][3] ), .B1(N493), .Y(N727) );
  AOI22X1TF U760 ( .A0(N491), .A1(N173), .B0(SCPU_ALU_CTRL_IO_DATAOUTA[3]), 
        .B1(N493), .Y(N728) );
  AOI22X1TF U761 ( .A0(N482), .A1(N760), .B0(N759), .B1(N309), .Y(
        SCPU_ALU_CTRL_UUT_N124) );
  AOI22X1TF U762 ( .A0(N486), .A1(SCPU_ALU_CTRL_IO_CONTROL[3]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][3] ), .B1(N489), .Y(N759) );
  AOI22X1TF U763 ( .A0(N486), .A1(N173), .B0(SCPU_ALU_CTRL_IO_DATAOUTA[3]), 
        .B1(N489), .Y(N760) );
  INVX2TF U764 ( .A(N490), .Y(N486) );
  OAI21X1TF U765 ( .A0(N446), .A1(N319), .B0(N794), .Y(SCPU_ALU_CTRL_UUT_N511)
         );
  AOI22X1TF U766 ( .A0(N323), .A1(SCPU_ALU_CTRL_UUT_N112), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N149), .Y(N794) );
  AOI22X1TF U767 ( .A0(N293), .A1(N704), .B0(N703), .B1(N289), .Y(
        SCPU_ALU_CTRL_UUT_N149) );
  AOI22X1TF U768 ( .A0(N437), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[15] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][15] ), .B1(N493), .Y(N703) );
  AOI22X1TF U769 ( .A0(N176), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[15] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[15] ), .B1(N494), .Y(N704) );
  AOI22X1TF U770 ( .A0(N482), .A1(N736), .B0(N735), .B1(N309), .Y(
        SCPU_ALU_CTRL_UUT_N112) );
  AOI22X1TF U771 ( .A0(N171), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[15] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][15] ), .B1(N488), .Y(N735) );
  AOI22X1TF U772 ( .A0(N171), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[15] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[15] ), .B1(N179), .Y(N736) );
  OAI21X1TF U773 ( .A0(N453), .A1(N319), .B0(N787), .Y(SCPU_ALU_CTRL_UUT_N518)
         );
  AOI22X1TF U774 ( .A0(N323), .A1(SCPU_ALU_CTRL_UUT_N119), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N156), .Y(N787) );
  AOI22X1TF U775 ( .A0(N293), .A1(N718), .B0(N717), .B1(N289), .Y(
        SCPU_ALU_CTRL_UUT_N156) );
  AOI22X1TF U776 ( .A0(N492), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[8] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][8] ), .B1(N495), .Y(N717) );
  AOI22X1TF U777 ( .A0(N492), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[8]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[8]), .B1(N493), .Y(N718) );
  INVX2TF U778 ( .A(N494), .Y(N492) );
  AOI22X1TF U779 ( .A0(N177), .A1(N750), .B0(N749), .B1(N309), .Y(
        SCPU_ALU_CTRL_UUT_N119) );
  AOI22X1TF U780 ( .A0(N487), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[8] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][8] ), .B1(N178), .Y(N749) );
  AOI22X1TF U781 ( .A0(N487), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[8]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[8]), .B1(N179), .Y(N750) );
  INVX2TF U782 ( .A(N490), .Y(N487) );
  OAI21X1TF U783 ( .A0(N452), .A1(N319), .B0(N780), .Y(SCPU_ALU_CTRL_UUT_N525)
         );
  AOI22X1TF U784 ( .A0(N323), .A1(SCPU_ALU_CTRL_UUT_N126), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N163), .Y(N780) );
  AOI22X1TF U785 ( .A0(N293), .A1(N732), .B0(N731), .B1(N289), .Y(
        SCPU_ALU_CTRL_UUT_N163) );
  AOI22X1TF U786 ( .A0(N491), .A1(SCPU_ALU_CTRL_IO_CONTROL[1]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][1] ), .B1(N495), .Y(N731) );
  AOI22X1TF U787 ( .A0(N491), .A1(N235), .B0(N242), .B1(N494), .Y(N732) );
  AOI22X1TF U788 ( .A0(N482), .A1(N764), .B0(N763), .B1(N309), .Y(
        SCPU_ALU_CTRL_UUT_N126) );
  AOI22X1TF U789 ( .A0(N485), .A1(SCPU_ALU_CTRL_IO_CONTROL[1]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][1] ), .B1(N488), .Y(N763) );
  AOI22X1TF U790 ( .A0(N485), .A1(N235), .B0(N242), .B1(N489), .Y(N764) );
  OAI21X1TF U791 ( .A0(N427), .A1(N319), .B0(N777), .Y(SCPU_ALU_CTRL_UUT_N526)
         );
  AOI22X1TF U792 ( .A0(N778), .A1(SCPU_ALU_CTRL_UUT_N127), .B0(N282), .B1(
        SCPU_ALU_CTRL_UUT_N164), .Y(N777) );
  AOI22X1TF U793 ( .A0(N293), .A1(N734), .B0(N733), .B1(N294), .Y(
        SCPU_ALU_CTRL_UUT_N164) );
  AOI22X1TF U794 ( .A0(N491), .A1(SCPU_ALU_CTRL_IO_CONTROL[0]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][0] ), .B1(N493), .Y(N733) );
  AOI22X1TF U795 ( .A0(N491), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[0]), .B0(N234), 
        .B1(N495), .Y(N734) );
  AOI22X1TF U796 ( .A0(N177), .A1(N766), .B0(N765), .B1(N309), .Y(
        SCPU_ALU_CTRL_UUT_N127) );
  AOI22X1TF U797 ( .A0(N485), .A1(SCPU_ALU_CTRL_IO_CONTROL[0]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][0] ), .B1(N488), .Y(N765) );
  AOI22X1TF U798 ( .A0(N485), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[0]), .B0(N234), 
        .B1(N489), .Y(N766) );
  AOI32X4TF U799 ( .A0(N801), .A1(N800), .A2(N795), .B0(N798), .B1(N800), .Y(
        N776) );
  AOI21X1TF U800 ( .A0(N665), .A1(N804), .B0(N805), .Y(N802) );
  INVX2TF U801 ( .A(N799), .Y(N801) );
  AOI22X1TF U802 ( .A0(N283), .A1(SCPU_ALU_CTRL_I_ADDR[8]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[8]), .Y(N1135) );
  AOI22X1TF U803 ( .A0(N283), .A1(SCPU_ALU_CTRL_I_ADDR[7]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[7]), .Y(N1136) );
  AOI22X1TF U804 ( .A0(N283), .A1(SCPU_ALU_CTRL_I_ADDR[6]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[6]), .Y(N1137) );
  AOI22X1TF U805 ( .A0(N283), .A1(SCPU_ALU_CTRL_I_ADDR[5]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[5]), .Y(N1138) );
  AOI22X1TF U806 ( .A0(N284), .A1(SCPU_ALU_CTRL_I_ADDR[4]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[4]), .Y(N1139) );
  AOI22X1TF U807 ( .A0(N284), .A1(SCPU_ALU_CTRL_I_ADDR[3]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[3]), .Y(N1140) );
  AOI22X1TF U808 ( .A0(N284), .A1(SCPU_ALU_CTRL_I_ADDR[2]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[2]), .Y(N1141) );
  AOI22X1TF U809 ( .A0(N284), .A1(SCPU_ALU_CTRL_I_ADDR[1]), .B0(N322), .B1(
        SCPU_ALU_CTRL_D_ADDR[1]), .Y(N1144) );
  NOR4X1TF U810 ( .A(N314), .B(N236), .C(N838), .D(N804), .Y(N845) );
  OAI211X1TF U811 ( .A0(N539), .A1(N472), .B0(N538), .C0(N537), .Y(
        SCPU_ALU_CTRL_UUT_N413) );
  AOI21X1TF U812 ( .A0(SCPU_ALU_CTRL_FOUT[8]), .A1(N659), .B0(N536), .Y(N538)
         );
  INVX2TF U813 ( .A(N642), .Y(N539) );
  AOI22X1TF U814 ( .A0(N264), .A1(N431), .B0(N166), .B1(N771), .Y(
        SCPU_ALU_CTRL_UUT_N563) );
  AOI22X1TF U815 ( .A0(N264), .A1(N424), .B0(N433), .B1(N771), .Y(
        SCPU_ALU_CTRL_UUT_N569) );
  AOI22X1TF U816 ( .A0(N266), .A1(N424), .B0(SCPU_ALU_CTRL_UUT_N285), .B1(N772), .Y(SCPU_ALU_CTRL_UUT_N552) );
  AOI22X1TF U817 ( .A0(N266), .A1(N431), .B0(SCPU_ALU_CTRL_UUT_N286), .B1(N772), .Y(SCPU_ALU_CTRL_UUT_N546) );
  AOI22X1TF U818 ( .A0(N266), .A1(N432), .B0(SCPU_ALU_CTRL_UUT_N287), .B1(N772), .Y(SCPU_ALU_CTRL_UUT_N544) );
  OAI211X1TF U819 ( .A0(N648), .A1(N472), .B0(N557), .C0(N556), .Y(
        SCPU_ALU_CTRL_UUT_N393) );
  AOI21X1TF U820 ( .A0(SCPU_ALU_CTRL_FOUT[10]), .A1(N659), .B0(N555), .Y(N557)
         );
  AND2X2TF U821 ( .A(Q_FROM_SRAM[4]), .B(N284), .Y(SCPU_ALU_CTRL_I_DATAIN[4])
         );
  AND2X2TF U822 ( .A(Q_FROM_SRAM[0]), .B(N284), .Y(SCPU_ALU_CTRL_I_DATAIN[0])
         );
  AND2X2TF U823 ( .A(Q_FROM_SRAM[2]), .B(N284), .Y(SCPU_ALU_CTRL_I_DATAIN[2])
         );
  AND2X2TF U824 ( .A(Q_FROM_SRAM[5]), .B(N284), .Y(SCPU_ALU_CTRL_I_DATAIN[5])
         );
  AND2X2TF U825 ( .A(Q_FROM_SRAM[1]), .B(N284), .Y(SCPU_ALU_CTRL_I_DATAIN[1])
         );
  OAI211X1TF U826 ( .A0(N649), .A1(N472), .B0(N565), .C0(N564), .Y(
        SCPU_ALU_CTRL_UUT_N383) );
  NOR2X2TF U827 ( .A(N842), .B(N259), .Y(N563) );
  AOI21X1TF U828 ( .A0(N330), .A1(SCPU_ALU_CTRL_FOUT[11]), .B0(N562), .Y(N565)
         );
  OAI211X1TF U829 ( .A0(N254), .A1(N166), .B0(N248), .C0(N837), .Y(N1081) );
  OAI21X1TF U830 ( .A0(SCPU_ALU_CTRL_UUT_N612), .A1(N820), .B0(N827), .Y(
        SCPU_ALU_CTRL_UUT_N498) );
  AOI22X1TF U831 ( .A0(N822), .A1(N491), .B0(N286), .B1(SCPU_ALU_CTRL_UUT_N192), .Y(N827) );
  AOI22X1TF U832 ( .A0(N291), .A1(N678), .B0(N677), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N192) );
  AOI22X1TF U833 ( .A0(N497), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[12] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][12] ), .B1(N499), .Y(N677) );
  AOI22X1TF U834 ( .A0(N497), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[12]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[12]), .B1(N455), .Y(N678) );
  INVX2TF U835 ( .A(N456), .Y(N491) );
  OAI21X1TF U836 ( .A0(SCPU_ALU_CTRL_UUT_N609), .A1(N820), .B0(N830), .Y(
        SCPU_ALU_CTRL_UUT_N495) );
  AOI22X1TF U837 ( .A0(N288), .A1(N672), .B0(N671), .B1(N287), .Y(
        SCPU_ALU_CTRL_UUT_N189) );
  AOI22X1TF U838 ( .A0(N436), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[15] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][15] ), .B1(N498), .Y(N671) );
  AOI22X1TF U839 ( .A0(N175), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[15] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[15] ), .B1(N500), .Y(N672) );
  OAI21X1TF U840 ( .A0(SCPU_ALU_CTRL_UUT_N615), .A1(N820), .B0(N823), .Y(
        SCPU_ALU_CTRL_UUT_N501) );
  AOI22X1TF U841 ( .A0(N822), .A1(N288), .B0(N286), .B1(SCPU_ALU_CTRL_UUT_N195), .Y(N823) );
  AOI22X1TF U842 ( .A0(N291), .A1(N684), .B0(N683), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N195) );
  AOI22X1TF U843 ( .A0(N497), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[9] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][9] ), .B1(N500), .Y(N683) );
  AOI22X1TF U844 ( .A0(N496), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[9]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[9]), .B1(N500), .Y(N684) );
  OAI21X1TF U845 ( .A0(SCPU_ALU_CTRL_UUT_N616), .A1(N820), .B0(N821), .Y(
        SCPU_ALU_CTRL_UUT_N502) );
  AOI22X1TF U846 ( .A0(N822), .A1(N175), .B0(N286), .B1(SCPU_ALU_CTRL_UUT_N196), .Y(N821) );
  AOI22X1TF U847 ( .A0(N291), .A1(N686), .B0(N685), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N196) );
  AOI22X1TF U848 ( .A0(N496), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[8] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][8] ), .B1(N500), .Y(N685) );
  AOI22X1TF U849 ( .A0(N496), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[8]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[8]), .B1(N498), .Y(N686) );
  OAI21X1TF U850 ( .A0(SCPU_ALU_CTRL_UUT_N611), .A1(N820), .B0(N828), .Y(
        SCPU_ALU_CTRL_UUT_N497) );
  AOI22X1TF U851 ( .A0(N822), .A1(N293), .B0(N286), .B1(SCPU_ALU_CTRL_UUT_N191), .Y(N828) );
  AOI22X1TF U852 ( .A0(N291), .A1(N676), .B0(N675), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N191) );
  AOI22X1TF U853 ( .A0(N497), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[13] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][13] ), .B1(N498), .Y(N675) );
  AOI22X1TF U854 ( .A0(N497), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[13] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[13] ), .B1(N498), .Y(N676) );
  INVX2TF U855 ( .A(N824), .Y(N822) );
  OAI21X1TF U856 ( .A0(SCPU_ALU_CTRL_UUT_N610), .A1(N820), .B0(N829), .Y(
        SCPU_ALU_CTRL_UUT_N496) );
  AOI22X1TF U857 ( .A0(N288), .A1(N674), .B0(N673), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N190) );
  AOI22X1TF U858 ( .A0(N436), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[14] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][14] ), .B1(N499), .Y(N673) );
  AOI22X1TF U859 ( .A0(N497), .A1(\SCPU_ALU_CTRL_UUT_IO_DATAOUTB[14] ), .B0(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[14] ), .B1(N455), .Y(N674) );
  OAI21X1TF U860 ( .A0(N806), .A1(N499), .B0(N807), .Y(SCPU_ALU_CTRL_UUT_N510)
         );
  AOI22X1TF U861 ( .A0(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .A1(N808), .B0(
        N285), .B1(SCPU_ALU_CTRL_UUT_N204), .Y(N807) );
  AOI22X1TF U862 ( .A0(N291), .A1(N702), .B0(N701), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N204) );
  AOI22X1TF U863 ( .A0(N436), .A1(SCPU_ALU_CTRL_IO_CONTROL[0]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][0] ), .B1(N455), .Y(N701) );
  AOI22X1TF U864 ( .A0(N436), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[0]), .B0(N234), 
        .B1(N498), .Y(N702) );
  OAI21X1TF U865 ( .A0(SCPU_ALU_CTRL_UUT_N284), .A1(N806), .B0(N811), .Y(
        SCPU_ALU_CTRL_UUT_N508) );
  AOI22X1TF U866 ( .A0(N249), .A1(N808), .B0(N286), .B1(SCPU_ALU_CTRL_UUT_N202), .Y(N811) );
  AOI22X1TF U867 ( .A0(N291), .A1(N698), .B0(N697), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N202) );
  AOI22X1TF U868 ( .A0(N436), .A1(SCPU_ALU_CTRL_IO_CONTROL[2]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][2] ), .B1(N499), .Y(N697) );
  AOI22X1TF U869 ( .A0(N436), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[2]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[2]), .B1(N499), .Y(N698) );
  OAI21X1TF U870 ( .A0(N806), .A1(N287), .B0(N810), .Y(SCPU_ALU_CTRL_UUT_N509)
         );
  AOI22X1TF U871 ( .A0(\SCPU_ALU_CTRL_UUT_REG_B[1] ), .A1(N808), .B0(N285), 
        .B1(SCPU_ALU_CTRL_UUT_N203), .Y(N810) );
  AOI22X1TF U872 ( .A0(N291), .A1(N700), .B0(N699), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N203) );
  AOI22X1TF U873 ( .A0(N436), .A1(SCPU_ALU_CTRL_IO_CONTROL[1]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][1] ), .B1(N499), .Y(N699) );
  AOI22X1TF U874 ( .A0(N436), .A1(N235), .B0(N242), .B1(N499), .Y(N700) );
  OAI21X1TF U875 ( .A0(SCPU_ALU_CTRL_UUT_N285), .A1(N806), .B0(N812), .Y(
        SCPU_ALU_CTRL_UUT_N507) );
  AOI22X1TF U876 ( .A0(N258), .A1(N808), .B0(N286), .B1(SCPU_ALU_CTRL_UUT_N201), .Y(N812) );
  AOI22X1TF U877 ( .A0(N291), .A1(N696), .B0(N695), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N201) );
  AOI22X1TF U878 ( .A0(N436), .A1(SCPU_ALU_CTRL_IO_CONTROL[3]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][3] ), .B1(N455), .Y(N695) );
  AOI22X1TF U879 ( .A0(N436), .A1(N173), .B0(SCPU_ALU_CTRL_IO_DATAOUTA[3]), 
        .B1(N499), .Y(N696) );
  AOI31X1TF U880 ( .A0(N775), .A1(N813), .A2(N166), .B0(N814), .Y(N806) );
  INVX2TF U881 ( .A(N815), .Y(N814) );
  OAI21X1TF U882 ( .A0(N815), .A1(N493), .B0(N816), .Y(SCPU_ALU_CTRL_UUT_N506)
         );
  AOI22X1TF U883 ( .A0(SCPU_ALU_CTRL_UUT_N200), .A1(N285), .B0(N808), .B1(
        \SCPU_ALU_CTRL_UUT_REG_B[4] ), .Y(N816) );
  AOI22X1TF U884 ( .A0(N288), .A1(N694), .B0(N693), .B1(N292), .Y(
        SCPU_ALU_CTRL_UUT_N200) );
  AOI22X1TF U885 ( .A0(N496), .A1(SCPU_ALU_CTRL_IO_CONTROL[4]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][4] ), .B1(N498), .Y(N693) );
  AOI22X1TF U886 ( .A0(N175), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[4]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[4]), .B1(N498), .Y(N694) );
  OAI21X1TF U887 ( .A0(SCPU_ALU_CTRL_UUT_N286), .A1(N815), .B0(N818), .Y(
        SCPU_ALU_CTRL_UUT_N504) );
  AOI22X1TF U888 ( .A0(SCPU_ALU_CTRL_UUT_N198), .A1(N285), .B0(N808), .B1(
        \SCPU_ALU_CTRL_UUT_REG_B[6] ), .Y(N818) );
  AOI22X1TF U889 ( .A0(N288), .A1(N690), .B0(N689), .B1(N287), .Y(
        SCPU_ALU_CTRL_UUT_N198) );
  AOI22X1TF U890 ( .A0(N496), .A1(N307), .B0(\SCPU_ALU_CTRL_UUT_GR[0][6] ), 
        .B1(N500), .Y(N689) );
  AOI22X1TF U891 ( .A0(N496), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[6]), .B0(N252), 
        .B1(N500), .Y(N690) );
  OAI21X1TF U892 ( .A0(SCPU_ALU_CTRL_UUT_N287), .A1(N815), .B0(N819), .Y(
        SCPU_ALU_CTRL_UUT_N503) );
  AOI22X1TF U893 ( .A0(SCPU_ALU_CTRL_UUT_N197), .A1(N285), .B0(N808), .B1(
        \SCPU_ALU_CTRL_UUT_REG_B[7] ), .Y(N819) );
  AOI22X1TF U894 ( .A0(N288), .A1(N688), .B0(N687), .B1(N287), .Y(
        SCPU_ALU_CTRL_UUT_N197) );
  AOI22X1TF U895 ( .A0(N496), .A1(N278), .B0(\SCPU_ALU_CTRL_UUT_GR[0][7] ), 
        .B1(N498), .Y(N687) );
  AOI22X1TF U896 ( .A0(N496), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[7]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[7]), .B1(N500), .Y(N688) );
  OAI21X1TF U897 ( .A0(SCPU_ALU_CTRL_UUT_N285), .A1(N824), .B0(N826), .Y(
        SCPU_ALU_CTRL_UUT_N499) );
  AOI22X1TF U898 ( .A0(SCPU_ALU_CTRL_UUT_N193), .A1(N285), .B0(N808), .B1(
        \SCPU_ALU_CTRL_UUT_REG_B[11] ), .Y(N826) );
  AOI22X1TF U899 ( .A0(N288), .A1(N680), .B0(N679), .B1(N287), .Y(
        SCPU_ALU_CTRL_UUT_N193) );
  AOI22X1TF U900 ( .A0(N497), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[11] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][11] ), .B1(N455), .Y(N679) );
  AOI22X1TF U901 ( .A0(N497), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[11]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[11]), .B1(N455), .Y(N680) );
  OAI21X1TF U902 ( .A0(SCPU_ALU_CTRL_UUT_N284), .A1(N824), .B0(N825), .Y(
        SCPU_ALU_CTRL_UUT_N500) );
  AOI22X1TF U903 ( .A0(SCPU_ALU_CTRL_UUT_N194), .A1(N285), .B0(N808), .B1(
        \SCPU_ALU_CTRL_UUT_REG_B[10] ), .Y(N825) );
  AOI22X1TF U904 ( .A0(N288), .A1(N682), .B0(N681), .B1(N287), .Y(
        SCPU_ALU_CTRL_UUT_N194) );
  AOI22X1TF U905 ( .A0(N497), .A1(\SCPU_ALU_CTRL_UUT_IO_CONTROL[10] ), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][10] ), .B1(N499), .Y(N681) );
  AOI22X1TF U906 ( .A0(N497), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[10]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[10]), .B1(N500), .Y(N682) );
  INVX2TF U907 ( .A(N500), .Y(N497) );
  OAI21X1TF U908 ( .A0(N815), .A1(N289), .B0(N817), .Y(SCPU_ALU_CTRL_UUT_N505)
         );
  AOI22X1TF U909 ( .A0(SCPU_ALU_CTRL_UUT_N199), .A1(N285), .B0(N808), .B1(
        \SCPU_ALU_CTRL_UUT_REG_B[5] ), .Y(N817) );
  AOI21X1TF U910 ( .A0(N665), .A1(N839), .B0(N841), .Y(N836) );
  OR4X2TF U911 ( .A(\SCPU_ALU_CTRL_UUT_CODE_TYPE[3] ), .B(N470), .C(N835), .D(
        N813), .Y(N841) );
  NOR2X1TF U912 ( .A(N315), .B(N832), .Y(N835) );
  AOI22X1TF U913 ( .A0(N288), .A1(N692), .B0(N691), .B1(N287), .Y(
        SCPU_ALU_CTRL_UUT_N199) );
  AOI22X1TF U914 ( .A0(N496), .A1(SCPU_ALU_CTRL_IO_DATAOUTB[5]), .B0(
        SCPU_ALU_CTRL_IO_DATAOUTA[5]), .B1(N500), .Y(N692) );
  INVX2TF U915 ( .A(N498), .Y(N496) );
  AOI22X1TF U916 ( .A0(N330), .A1(SCPU_ALU_CTRL_FOUT[12]), .B0(N275), .B1(
        SCPU_ALU_CTRL_POUT[12]), .Y(N853) );
  NOR3X1TF U917 ( .A(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[1] ), .B(
        \SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] ), .C(N71), .Y(N1163) );
  AND2X2TF U918 ( .A(N1159), .B(N277), .Y(I_CLK_ADC) );
  NOR2X1TF U919 ( .A(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] ), .B(N1165), .Y(
        N1159) );
  INVX2TF U920 ( .A(N472), .Y(N1091) );
  OAI21X1TF U921 ( .A0(SCPU_ALU_CTRL_UUT_N4970), .A1(N645), .B0(N666), .Y(N646) );
  OR4X2TF U922 ( .A(SCPU_ALU_CTRL_UUT_N4960), .B(SCPU_ALU_CTRL_UUT_N4950), .C(
        SCPU_ALU_CTRL_UUT_N494), .D(N644), .Y(N645) );
  OR4X2TF U923 ( .A(SCPU_ALU_CTRL_UUT_N4930), .B(SCPU_ALU_CTRL_UUT_N492), .C(
        SCPU_ALU_CTRL_UUT_N491), .D(SCPU_ALU_CTRL_UUT_N490), .Y(N644) );
  NOR2X1TF U924 ( .A(N923), .B(N637), .Y(N654) );
  OAI211X1TF U925 ( .A0(N636), .A1(N170), .B0(N635), .C0(N634), .Y(N637) );
  OAI31X1TF U926 ( .A0(N920), .A1(N919), .A2(N921), .B0(N267), .Y(N634) );
  NOR2X1TF U927 ( .A(N922), .B(N445), .Y(N921) );
  AOI21X1TF U928 ( .A0(N297), .A1(SCPU_ALU_CTRL_UUT_N5040), .B0(N633), .Y(N635) );
  AOI22X1TF U929 ( .A0(SCPU_ALU_CTRL_UUT_N572), .A1(N470), .B0(N932), .B1(N931), .Y(N631) );
  INVX2TF U930 ( .A(N907), .Y(N931) );
  NOR2X1TF U931 ( .A(N258), .B(N933), .Y(N932) );
  AOI21X1TF U932 ( .A0(N327), .A1(N452), .B0(N250), .Y(N636) );
  OAI22X1TF U933 ( .A0(N924), .A1(N887), .B0(N925), .B1(N452), .Y(N923) );
  OAI31X1TF U934 ( .A0(N895), .A1(N896), .A2(N894), .B0(N268), .Y(N629) );
  AOI21X1TF U935 ( .A0(SCPU_ALU_CTRL_UUT_N5060), .A1(N297), .B0(N627), .Y(N630) );
  OAI21X1TF U936 ( .A0(N881), .A1(N626), .B0(N625), .Y(N627) );
  AOI21X1TF U937 ( .A0(SCPU_ALU_CTRL_UUT_N438), .A1(N474), .B0(N624), .Y(N625)
         );
  AOI22X1TF U938 ( .A0(N880), .A1(N879), .B0(N471), .B1(SCPU_ALU_CTRL_UUT_N574), .Y(N623) );
  INVX2TF U939 ( .A(N657), .Y(N626) );
  AOI221X1TF U940 ( .A0(N445), .A1(N328), .B0(\SCPU_ALU_CTRL_UUT_REG_A[3] ), 
        .B1(N270), .C0(N886), .Y(N884) );
  OAI31X1TF U941 ( .A0(N887), .A1(N168), .A2(N888), .B0(N658), .Y(N886) );
  OAI21X1TF U942 ( .A0(N258), .A1(N889), .B0(N890), .Y(N883) );
  AOI211X1TF U943 ( .A0(SCPU_ALU_CTRL_UUT_N442), .A1(N474), .B0(N955), .C0(
        N528), .Y(N638) );
  OAI211X1TF U944 ( .A0(N893), .A1(N888), .B0(N527), .C0(N526), .Y(N528) );
  AOI22X1TF U945 ( .A0(N525), .A1(\SCPU_ALU_CTRL_UUT_REG_A[7] ), .B0(N470), 
        .B1(SCPU_ALU_CTRL_UUT_N578), .Y(N527) );
  OAI21X1TF U946 ( .A0(\SCPU_ALU_CTRL_UUT_REG_B[7] ), .A1(N473), .B0(N906), 
        .Y(N525) );
  OAI211X1TF U947 ( .A0(SCPU_ALU_CTRL_UUT_N617), .A1(N956), .B0(N957), .C0(
        N958), .Y(N955) );
  AOI22X1TF U948 ( .A0(N661), .A1(N670), .B0(N879), .B1(N897), .Y(N958) );
  AOI211X1TF U949 ( .A0(N260), .A1(SCPU_ALU_CTRL_UUT_N488), .B0(N618), .C0(
        N855), .Y(N619) );
  INVX2TF U950 ( .A(N854), .Y(N855) );
  AOI211X1TF U951 ( .A0(N616), .A1(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .B0(N939), 
        .C0(N615), .Y(N617) );
  AOI21X1TF U952 ( .A0(N260), .A1(SCPU_ALU_CTRL_UUT_N486), .B0(N938), .Y(N613)
         );
  AOI31X1TF U953 ( .A0(N940), .A1(N941), .A2(N942), .B0(N943), .Y(N939) );
  AOI22X1TF U954 ( .A0(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .A1(N269), .B0(
        N662), .B1(N238), .Y(N936) );
  AOI211X1TF U955 ( .A0(SCPU_ALU_CTRL_UUT_N439), .A1(N474), .B0(N978), .C0(
        N511), .Y(N620) );
  OAI211X1TF U956 ( .A0(N442), .A1(N510), .B0(N509), .C0(N508), .Y(N511) );
  OAI211X1TF U957 ( .A0(SCPU_ALU_CTRL_UUT_N620), .A1(N979), .B0(N980), .C0(
        N981), .Y(N978) );
  AOI22X1TF U958 ( .A0(N879), .A1(N946), .B0(N982), .B1(N945), .Y(N981) );
  AND3X2TF U959 ( .A(N1014), .B(N521), .C(N520), .Y(N621) );
  AOI21X1TF U960 ( .A0(N927), .A1(N267), .B0(N519), .Y(N520) );
  NOR3X1TF U961 ( .A(N1013), .B(N258), .C(N933), .Y(N519) );
  AOI211X1TF U962 ( .A0(SCPU_ALU_CTRL_UUT_N5080), .A1(N297), .B0(N518), .C0(
        N517), .Y(N521) );
  AOI21X1TF U963 ( .A0(N658), .A1(N516), .B0(SCPU_ALU_CTRL_UUT_N619), .Y(N517)
         );
  OAI21X1TF U964 ( .A0(N515), .A1(N426), .B0(N514), .Y(N518) );
  AOI22X1TF U965 ( .A0(N916), .A1(N879), .B0(SCPU_ALU_CTRL_UUT_N576), .B1(N470), .Y(N514) );
  AOI21X1TF U966 ( .A0(N327), .A1(SCPU_ALU_CTRL_UUT_N619), .B0(N918), .Y(N515)
         );
  AOI22X1TF U967 ( .A0(N982), .A1(N914), .B0(SCPU_ALU_CTRL_UUT_N440), .B1(N474), .Y(N1014) );
  INVX2TF U968 ( .A(N893), .Y(N982) );
  AOI211X1TF U969 ( .A0(SCPU_ALU_CTRL_UUT_N441), .A1(N474), .B0(N970), .C0(
        N524), .Y(N622) );
  OAI211X1TF U970 ( .A0(N967), .A1(N968), .B0(N523), .C0(N522), .Y(N524) );
  INVX2TF U971 ( .A(N969), .Y(N522) );
  OAI32X1TF U972 ( .A0(N443), .A1(N473), .A2(\SCPU_ALU_CTRL_UUT_REG_B[6] ), 
        .B0(N906), .B1(N443), .Y(N969) );
  AOI22X1TF U973 ( .A0(N296), .A1(SCPU_ALU_CTRL_UUT_N5090), .B0(
        SCPU_ALU_CTRL_UUT_N577), .B1(N471), .Y(N523) );
  OAI211X1TF U974 ( .A0(SCPU_ALU_CTRL_UUT_N618), .A1(N971), .B0(N972), .C0(
        N973), .Y(N970) );
  AOI22X1TF U975 ( .A0(N661), .A1(N974), .B0(N879), .B1(N975), .Y(N973) );
  AOI22X1TF U976 ( .A0(N296), .A1(SCPU_ALU_CTRL_UUT_N5050), .B0(
        SCPU_ALU_CTRL_UUT_N5730), .B1(N470), .Y(N502) );
  OAI211X1TF U977 ( .A0(N1004), .A1(N967), .B0(N1017), .C0(N1018), .Y(N1016)
         );
  AOI211X1TF U978 ( .A0(SCPU_ALU_CTRL_UUT_N437), .A1(N474), .B0(N1019), .C0(
        N1020), .Y(N1018) );
  AOI31X1TF U979 ( .A0(N995), .A1(N1023), .A2(N997), .B0(N943), .Y(N1019) );
  AOI22X1TF U980 ( .A0(N249), .A1(N1024), .B0(\SCPU_ALU_CTRL_UUT_REG_A[2] ), 
        .B1(N1025), .Y(N1017) );
  INVX2TF U981 ( .A(N926), .Y(N890) );
  AOI211X1TF U982 ( .A0(SCPU_ALU_CTRL_UUT_N5110), .A1(N297), .B0(N949), .C0(
        N534), .Y(N535) );
  OAI21X1TF U983 ( .A0(N533), .A1(N453), .B0(N532), .Y(N534) );
  AOI21X1TF U984 ( .A0(N327), .A1(SCPU_ALU_CTRL_UUT_N616), .B0(N918), .Y(N533)
         );
  OAI211X1TF U985 ( .A0(SCPU_ALU_CTRL_UUT_N616), .A1(N950), .B0(N951), .C0(
        N952), .Y(N949) );
  AOI22X1TF U986 ( .A0(N661), .A1(N953), .B0(N879), .B1(N945), .Y(N952) );
  AOI21X1TF U987 ( .A0(N296), .A1(SCPU_ALU_CTRL_UUT_N5120), .B0(N541), .Y(N542) );
  AOI32X1TF U988 ( .A0(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .A1(N328), .A2(
        SCPU_ALU_CTRL_UUT_N615), .B0(N918), .B1(\SCPU_ALU_CTRL_UUT_REG_A[9] ), 
        .Y(N917) );
  OAI211X1TF U989 ( .A0(SCPU_ALU_CTRL_UUT_N615), .A1(N910), .B0(N911), .C0(
        N912), .Y(N909) );
  AOI22X1TF U990 ( .A0(N661), .A1(N913), .B0(N879), .B1(N914), .Y(N912) );
  INVX2TF U991 ( .A(N898), .Y(N879) );
  OAI31X1TF U992 ( .A0(N258), .A1(N1004), .A2(N887), .B0(N1005), .Y(N1002) );
  AOI22X1TF U993 ( .A0(N904), .A1(N974), .B0(SCPU_ALU_CTRL_UUT_N445), .B1(N474), .Y(N1005) );
  AOI22X1TF U994 ( .A0(N249), .A1(N1026), .B0(N975), .B1(N168), .Y(N1004) );
  OAI211X1TF U995 ( .A0(N444), .A1(N959), .B0(N1027), .C0(N1000), .Y(N975) );
  AOI22X1TF U996 ( .A0(N660), .A1(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .B0(N262), 
        .B1(\SCPU_ALU_CTRL_UUT_REG_A[12] ), .Y(N1027) );
  AOI211X1TF U997 ( .A0(SCPU_ALU_CTRL_UUT_N5130), .A1(N297), .B0(N553), .C0(
        N552), .Y(N554) );
  AOI21X1TF U998 ( .A0(N658), .A1(N551), .B0(SCPU_ALU_CTRL_UUT_N614), .Y(N552)
         );
  OAI211X1TF U999 ( .A0(N550), .A1(N429), .B0(N549), .C0(N548), .Y(N553) );
  AOI22X1TF U1000 ( .A0(SCPU_ALU_CTRL_UUT_N5810), .A1(N471), .B0(N1003), .B1(
        N331), .Y(N549) );
  AOI21X1TF U1001 ( .A0(N328), .A1(SCPU_ALU_CTRL_UUT_N614), .B0(N918), .Y(N550) );
  INVX2TF U1002 ( .A(N906), .Y(N918) );
  AOI211X1TF U1003 ( .A0(SCPU_ALU_CTRL_UUT_N446), .A1(N324), .B0(N899), .C0(
        N561), .Y(N649) );
  OAI211X1TF U1004 ( .A0(N898), .A1(N888), .B0(N560), .C0(N559), .Y(N561) );
  AOI22X1TF U1005 ( .A0(N558), .A1(\SCPU_ALU_CTRL_UUT_REG_A[11] ), .B0(N470), 
        .B1(SCPU_ALU_CTRL_UUT_N582), .Y(N560) );
  OAI21X1TF U1006 ( .A0(\SCPU_ALU_CTRL_UUT_REG_B[11] ), .A1(N473), .B0(N906), 
        .Y(N558) );
  OAI211X1TF U1007 ( .A0(SCPU_ALU_CTRL_UUT_N613), .A1(N900), .B0(N901), .C0(
        N902), .Y(N899) );
  AOI22X1TF U1008 ( .A0(N661), .A1(N903), .B0(N904), .B1(N670), .Y(N902) );
  INVX2TF U1009 ( .A(N881), .Y(N670) );
  OAI211X1TF U1010 ( .A0(N425), .A1(N959), .B0(N960), .C0(N961), .Y(N897) );
  AOI22X1TF U1011 ( .A0(N660), .A1(\SCPU_ALU_CTRL_UUT_REG_A[11] ), .B0(N262), 
        .B1(\SCPU_ALU_CTRL_UUT_REG_A[13] ), .Y(N960) );
  AOI221X1TF U1012 ( .A0(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .A1(N446), 
        .B0(N238), .B1(N425), .C0(\SCPU_ALU_CTRL_UUT_REG_B[1] ), .Y(N1026) );
  INVX2TF U1013 ( .A(N887), .Y(N1015) );
  OAI211X1TF U1014 ( .A0(SCPU_ALU_CTRL_UUT_N610), .A1(N885), .B0(N610), .C0(
        N592), .Y(N593) );
  INVX2TF U1015 ( .A(N600), .Y(N610) );
  NOR2X1TF U1016 ( .A(N922), .B(N454), .Y(N1101) );
  NOR2X1TF U1017 ( .A(N959), .B(N428), .Y(N983) );
  NOR2X1TF U1018 ( .A(N588), .B(SCPU_ALU_CTRL_UUT_N610), .Y(N591) );
  AOI21X1TF U1019 ( .A0(N327), .A1(N425), .B0(N251), .Y(N588) );
  OAI22X1TF U1020 ( .A0(N427), .A1(N922), .B0(N1104), .B1(N423), .Y(N1103) );
  OAI211X1TF U1021 ( .A0(N585), .A1(SCPU_ALU_CTRL_UUT_N611), .B0(N584), .C0(
        N583), .Y(N586) );
  OAI21X1TF U1022 ( .A0(N600), .A1(N582), .B0(\SCPU_ALU_CTRL_UUT_REG_A[13] ), 
        .Y(N583) );
  AOI22X1TF U1023 ( .A0(N297), .A1(SCPU_ALU_CTRL_UUT_N5160), .B0(
        SCPU_ALU_CTRL_UUT_N584), .B1(N471), .Y(N584) );
  AOI21X1TF U1024 ( .A0(N328), .A1(N444), .B0(N251), .Y(N585) );
  OAI211X1TF U1025 ( .A0(N1013), .A1(N908), .B0(N1093), .C0(N1094), .Y(N1092)
         );
  OAI21X1TF U1026 ( .A0(N446), .A1(N922), .B0(N1095), .Y(N914) );
  AOI22X1TF U1027 ( .A0(N475), .A1(\SCPU_ALU_CTRL_UUT_REG_A[13] ), .B0(
        \SCPU_ALU_CTRL_UUT_REG_A[14] ), .B1(N668), .Y(N1095) );
  OAI211X1TF U1028 ( .A0(N429), .A1(N959), .B0(N961), .C0(N1010), .Y(N1096) );
  NOR2X1TF U1029 ( .A(N959), .B(N443), .Y(N896) );
  AOI22X1TF U1030 ( .A0(N249), .A1(N934), .B0(N913), .B1(N168), .Y(N1013) );
  OAI211X1TF U1031 ( .A0(N423), .A1(N959), .B0(N1097), .C0(N1098), .Y(N913) );
  INVX2TF U1032 ( .A(N894), .Y(N1098) );
  NOR2X1TF U1033 ( .A(N442), .B(N1099), .Y(N894) );
  AOI22X1TF U1034 ( .A0(N475), .A1(\SCPU_ALU_CTRL_UUT_REG_A[5] ), .B0(N262), 
        .B1(\SCPU_ALU_CTRL_UUT_REG_A[3] ), .Y(N1097) );
  AOI221X1TF U1035 ( .A0(\SCPU_ALU_CTRL_UUT_ADD_X_264_3_B[0] ), .A1(N427), 
        .B0(N238), .B1(N452), .C0(\SCPU_ALU_CTRL_UUT_REG_B[1] ), .Y(N934) );
  OAI211X1TF U1036 ( .A0(N992), .A1(SCPU_ALU_CTRL_UUT_N612), .B0(N608), .C0(
        N607), .Y(N609) );
  AOI211X1TF U1037 ( .A0(N268), .A1(N945), .B0(N606), .C0(N605), .Y(N607) );
  OAI211X1TF U1038 ( .A0(N604), .A1(N454), .B0(N603), .C0(N602), .Y(N605) );
  AOI21X1TF U1039 ( .A0(N327), .A1(SCPU_ALU_CTRL_UUT_N612), .B0(N600), .Y(N604) );
  NOR2X1TF U1040 ( .A(N933), .B(N991), .Y(N606) );
  OAI211X1TF U1041 ( .A0(N423), .A1(N922), .B0(N994), .C0(N995), .Y(N953) );
  AOI22X1TF U1042 ( .A0(\SCPU_ALU_CTRL_UUT_REG_A[4] ), .A1(N475), .B0(N966), 
        .B1(\SCPU_ALU_CTRL_UUT_REG_A[1] ), .Y(N994) );
  INVX2TF U1043 ( .A(N947), .Y(N993) );
  INVX2TF U1044 ( .A(N581), .Y(N945) );
  AOI211X1TF U1045 ( .A0(\SCPU_ALU_CTRL_UUT_REG_A[12] ), .A1(N475), .B0(N999), 
        .C0(N998), .Y(N581) );
  NOR2X1TF U1046 ( .A(N444), .B(N1099), .Y(N998) );
  OAI22X1TF U1047 ( .A0(N446), .A1(N959), .B0(N425), .B1(N922), .Y(N999) );
  NOR2X1TF U1048 ( .A(N838), .B(N1083), .Y(N831) );
  INVX2TF U1049 ( .A(N667), .Y(N1083) );
  INVX2TF U1050 ( .A(N665), .Y(N838) );
  INVX2TF U1051 ( .A(N948), .Y(N904) );
  INVX2TF U1052 ( .A(N933), .Y(N540) );
  NOR2X1TF U1053 ( .A(N442), .B(N959), .Y(N919) );
  INVX2TF U1054 ( .A(N966), .Y(N959) );
  NOR2X1TF U1055 ( .A(N922), .B(N426), .Y(N895) );
  AOI211X1TF U1056 ( .A0(\SCPU_ALU_CTRL_UUT_REG_A[15] ), .A1(N270), .B0(N251), 
        .C0(N573), .Y(N575) );
  NOR2X1TF U1057 ( .A(N473), .B(\SCPU_ALU_CTRL_UUT_REG_A[15] ), .Y(N573) );
  AND2X2TF U1058 ( .A(N906), .B(N513), .Y(N658) );
  AOI22X1TF U1059 ( .A0(\SCPU_ALU_CTRL_UUT_REG_A[14] ), .A1(N316), .B0(
        \SCPU_ALU_CTRL_UUT_REG_A[13] ), .B1(N262), .Y(N567) );
  INVX2TF U1060 ( .A(N469), .Y(N471) );
  INVX2TF U1061 ( .A(N664), .Y(N469) );
  NOR2X1TF U1062 ( .A(N168), .B(N256), .Y(N930) );
  NOR2X1TF U1063 ( .A(N1099), .B(N423), .Y(N920) );
  OAI22X1TF U1064 ( .A0(N1104), .A1(N445), .B0(N922), .B1(N452), .Y(N1106) );
  INVX2TF U1065 ( .A(N475), .Y(N1104) );
  NAND2X2TF U1066 ( .A(N238), .B(\SCPU_ALU_CTRL_UUT_REG_B[1] ), .Y(N922) );
  NOR2X2TF U1067 ( .A(N507), .B(N933), .Y(N661) );
  INVX2TF U1068 ( .A(N928), .Y(N507) );
  AOI21X1TF U1069 ( .A0(SCPU_ALU_CTRL_UUT_N609), .A1(N327), .B0(N600), .Y(N572) );
  NAND2X2TF U1070 ( .A(N506), .B(N505), .Y(N933) );
  INVX2TF U1071 ( .A(N1090), .Y(N505) );
  NAND3X2TF U1072 ( .A(N254), .B(N774), .C(N799), .Y(N906) );
  OR2X2TF U1073 ( .A(N1082), .B(N503), .Y(N889) );
  OR2X2TF U1074 ( .A(N887), .B(N447), .Y(N943) );
  OR2X2TF U1075 ( .A(N249), .B(N258), .Y(N447) );
  INVX2TF U1076 ( .A(N888), .Y(N578) );
  AOI221X1TF U1077 ( .A0(N270), .A1(\SCPU_ALU_CTRL_UUT_REG_B[1] ), .B0(N328), 
        .B1(N170), .C0(N926), .Y(N925) );
  AOI22X1TF U1078 ( .A0(N331), .A1(N903), .B0(N267), .B1(N880), .Y(N957) );
  AOI221X1TF U1079 ( .A0(N327), .A1(N430), .B0(N270), .B1(
        \SCPU_ALU_CTRL_UUT_REG_A[7] ), .C0(N250), .Y(N956) );
  AOI22X1TF U1080 ( .A0(N657), .A1(N953), .B0(N267), .B1(N944), .Y(N980) );
  AOI221X1TF U1081 ( .A0(N269), .A1(\SCPU_ALU_CTRL_UUT_REG_A[4] ), .B0(N327), 
        .B1(N442), .C0(N250), .Y(N979) );
  AOI22X1TF U1082 ( .A0(N657), .A1(N976), .B0(N267), .B1(N977), .Y(N972) );
  AOI221X1TF U1083 ( .A0(N328), .A1(N443), .B0(N269), .B1(
        \SCPU_ALU_CTRL_UUT_REG_A[6] ), .C0(N250), .Y(N971) );
  AOI22X1TF U1084 ( .A0(N331), .A1(N954), .B0(N268), .B1(N946), .Y(N951) );
  AOI221X1TF U1085 ( .A0(N328), .A1(N453), .B0(N270), .B1(
        \SCPU_ALU_CTRL_UUT_REG_A[8] ), .C0(N250), .Y(N950) );
  AOI22X1TF U1086 ( .A0(N331), .A1(N915), .B0(N268), .B1(N916), .Y(N911) );
  AOI221X1TF U1087 ( .A0(N327), .A1(N449), .B0(N270), .B1(
        \SCPU_ALU_CTRL_UUT_REG_A[9] ), .C0(N251), .Y(N910) );
  AOI22X1TF U1088 ( .A0(N331), .A1(N905), .B0(N268), .B1(N897), .Y(N901) );
  AOI221X1TF U1089 ( .A0(N328), .A1(N428), .B0(N270), .B1(
        \SCPU_ALU_CTRL_UUT_REG_A[11] ), .C0(N251), .Y(N900) );
  OAI31X1TF U1090 ( .A0(N983), .A1(N1101), .A2(N998), .B0(N331), .Y(N589) );
  AOI22X1TF U1091 ( .A0(N661), .A1(N915), .B0(N331), .B1(N1096), .Y(N1093) );
  AOI22X1TF U1092 ( .A0(SCPU_ALU_CTRL_UUT_N583), .A1(N470), .B0(N331), .B1(
        N601), .Y(N603) );
  AOI221X1TF U1093 ( .A0(N327), .A1(N454), .B0(N270), .B1(
        \SCPU_ALU_CTRL_UUT_REG_A[12] ), .C0(N251), .Y(N992) );
  AOI211X1TF U1094 ( .A0(N966), .A1(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .B0(N1106), 
        .C0(N920), .Y(N881) );
  AOI211XLTF U1095 ( .A0(N433), .A1(SCPU_ALU_CTRL_UUT_ZF), .B0(
        SCPU_ALU_CTRL_UUT_N604), .C0(N254), .Y(N1037) );
  NAND2X1TF U1096 ( .A(SCPU_ALU_CTRL_UUT_N4950), .B(N563), .Y(N545) );
  OAI2BB2XLTF U1097 ( .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N305), .A0N(
        SCPU_ALU_CTRL_POUT[9]), .A1N(N275), .Y(N544) );
  OAI2BB1X1TF U1098 ( .A0N(N659), .A1N(SCPU_ALU_CTRL_FOUT[7]), .B0(N529), .Y(
        N530) );
  AOI22XLTF U1099 ( .A0(N492), .A1(SCPU_ALU_CTRL_IO_CONTROL[5]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][5] ), .B1(N456), .Y(N723) );
  AOI22XLTF U1100 ( .A0(N486), .A1(SCPU_ALU_CTRL_IO_CONTROL[5]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][5] ), .B1(N178), .Y(N755) );
  NAND2X1TF U1101 ( .A(SCPU_ALU_CTRL_UUT_N494), .B(N563), .Y(N537) );
  OAI2BB2XLTF U1102 ( .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N304), .A0N(
        SCPU_ALU_CTRL_POUT[8]), .A1N(N275), .Y(N536) );
  NAND2X1TF U1103 ( .A(SCPU_ALU_CTRL_UUT_N4960), .B(N563), .Y(N556) );
  OAI2BB2XLTF U1104 ( .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N306), .A0N(
        SCPU_ALU_CTRL_POUT[10]), .A1N(N275), .Y(N555) );
  NAND2X1TF U1105 ( .A(SCPU_ALU_CTRL_UUT_N4970), .B(N563), .Y(N564) );
  OAI2BB2XLTF U1106 ( .B0(N663), .B1(SCPU_ALU_CTRL_UUT_N307), .A0N(
        SCPU_ALU_CTRL_POUT[11]), .A1N(N274), .Y(N562) );
  AOI22XLTF U1107 ( .A0(N496), .A1(SCPU_ALU_CTRL_IO_CONTROL[5]), .B0(
        \SCPU_ALU_CTRL_UUT_GR[0][5] ), .B1(N498), .Y(N691) );
  NAND4X1TF U1108 ( .A(N649), .B(N648), .C(N647), .D(N646), .Y(N650) );
  NAND4BX1TF U1109 ( .AN(N639), .B(N638), .C(N656), .D(N654), .Y(N640) );
  AO21X1TF U1110 ( .A0(SCPU_ALU_CTRL_UUT_N487), .A1(N260), .B0(N632), .Y(N633)
         );
  OAI2BB1X1TF U1111 ( .A0N(SCPU_ALU_CTRL_UUT_N436), .A1N(N474), .B0(N631), .Y(
        N632) );
  AND4X1TF U1112 ( .A(N882), .B(N630), .C(N629), .D(N628), .Y(N656) );
  NAND2BX1TF U1113 ( .AN(N893), .B(N897), .Y(N628) );
  OAI2BB1X1TF U1114 ( .A0N(N260), .A1N(SCPU_ALU_CTRL_UUT_N489), .B0(N623), .Y(
        N624) );
  NAND2X1TF U1115 ( .A(N297), .B(SCPU_ALU_CTRL_UUT_N5100), .Y(N526) );
  OA21XLTF U1116 ( .A0(N887), .A1(N935), .B0(N617), .Y(N653) );
  AO21X1TF U1117 ( .A0(N296), .A1(SCPU_ALU_CTRL_UUT_N5030), .B0(N614), .Y(N615) );
  NAND3X1TF U1118 ( .A(N613), .B(N612), .C(N611), .Y(N614) );
  NAND2X1TF U1119 ( .A(N471), .B(SCPU_ALU_CTRL_UUT_N5710), .Y(N611) );
  NAND2X1TF U1120 ( .A(SCPU_ALU_CTRL_UUT_N435), .B(N474), .Y(N612) );
  NAND3X1TF U1121 ( .A(N937), .B(N610), .C(N936), .Y(N616) );
  NAND2X1TF U1122 ( .A(N296), .B(SCPU_ALU_CTRL_UUT_N5070), .Y(N508) );
  OA21XLTF U1123 ( .A0(\SCPU_ALU_CTRL_UUT_REG_B[4] ), .A1(N473), .B0(N906), 
        .Y(N510) );
  OA22X1TF U1124 ( .A0(N889), .A1(\SCPU_ALU_CTRL_UUT_REG_A[5] ), .B0(N885), 
        .B1(N426), .Y(N516) );
  NAND2BX1TF U1125 ( .AN(N1016), .B(N502), .Y(N641) );
  NAND2BX1TF U1126 ( .AN(N943), .B(N475), .Y(N937) );
  OAI2BB1X1TF U1127 ( .A0N(N324), .A1N(SCPU_ALU_CTRL_UUT_N4430), .B0(N535), 
        .Y(N642) );
  AOI2BB2X1TF U1128 ( .B0(N471), .B1(SCPU_ALU_CTRL_UUT_N579), .A0N(N948), 
        .A1N(N947), .Y(N532) );
  NAND4BX1TF U1129 ( .AN(N909), .B(N543), .C(N917), .D(N542), .Y(N643) );
  OAI2BB2XLTF U1130 ( .B0(N907), .B1(N908), .A0N(N470), .A1N(
        SCPU_ALU_CTRL_UUT_N5800), .Y(N541) );
  NAND2X1TF U1131 ( .A(SCPU_ALU_CTRL_UUT_N444), .B(N324), .Y(N543) );
  NAND4X1TF U1132 ( .A(N1010), .B(N1012), .C(N1011), .D(N566), .Y(N916) );
  NOR2BX1TF U1133 ( .AN(N554), .B(N1002), .Y(N648) );
  OA22X1TF U1134 ( .A0(N889), .A1(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .B0(N429), 
        .B1(N885), .Y(N551) );
  NAND2X1TF U1135 ( .A(N661), .B(N976), .Y(N548) );
  NAND2X1TF U1136 ( .A(N297), .B(SCPU_ALU_CTRL_UUT_N5140), .Y(N559) );
  AOI2BB2X1TF U1137 ( .B0(N593), .B1(\SCPU_ALU_CTRL_UUT_REG_A[14] ), .A0N(
        N1102), .A1N(N968), .Y(N594) );
  NAND2X1TF U1138 ( .A(N328), .B(SCPU_ALU_CTRL_UUT_N610), .Y(N592) );
  MXI2X1TF U1139 ( .A(N885), .B(N889), .S0(SCPU_ALU_CTRL_UUT_N611), .Y(N582)
         );
  NAND2X1TF U1140 ( .A(N540), .B(N258), .Y(N908) );
  NAND2X1TF U1141 ( .A(N297), .B(SCPU_ALU_CTRL_UUT_N5150), .Y(N602) );
  NAND3X1TF U1142 ( .A(N1001), .B(N984), .C(N1000), .Y(N601) );
  NAND2X1TF U1143 ( .A(SCPU_ALU_CTRL_UUT_N4980), .B(N666), .Y(N608) );
  XOR2X1TF U1144 ( .A(N598), .B(N248), .Y(N599) );
  NAND2X1TF U1145 ( .A(N567), .B(N566), .Y(N568) );
  NAND2X1TF U1146 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[12] ), .B(N966), .Y(N566) );
  NAND2X1TF U1147 ( .A(N475), .B(\SCPU_ALU_CTRL_UUT_REG_A[15] ), .Y(N888) );
  NOR2BX1TF U1148 ( .AN(N1108), .B(N1035), .Y(N504) );
  CLKBUFX2TF U1149 ( .A(N455), .Y(N498) );
  NAND2X1TF U1150 ( .A(N475), .B(\SCPU_ALU_CTRL_UUT_REG_A[0] ), .Y(N947) );
  CLKBUFX2TF U1151 ( .A(N889), .Y(N473) );
  NAND2X1TF U1152 ( .A(N929), .B(N540), .Y(N948) );
  CLKBUFX2TF U1153 ( .A(N455), .Y(N500) );
  CLKBUFX2TF U1154 ( .A(N455), .Y(N499) );
  CLKBUFX2TF U1155 ( .A(N456), .Y(N494) );
  CLKBUFX2TF U1156 ( .A(N456), .Y(N493) );
  CLKBUFX2TF U1157 ( .A(N456), .Y(N495) );
  AO22X1TF U1158 ( .A0(N263), .A1(SCPU_ALU_CTRL_I_DATAIN[2]), .B0(N771), .B1(
        \SCPU_ALU_CTRL_UUT_OPER1_R1[2] ), .Y(SCPU_ALU_CTRL_UUT_N571) );
  AOI2BB2X1TF U1159 ( .B0(SCPU_ALU_CTRL_UUT_N284), .B1(N772), .A0N(N772), 
        .A1N(SCPU_ALU_CTRL_I_DATAIN[2]), .Y(SCPU_ALU_CTRL_UUT_N554) );
  NAND2X1TF U1160 ( .A(N248), .B(N799), .Y(N796) );
  AOI2BB2X1TF U1161 ( .B0(N286), .B1(SCPU_ALU_CTRL_UUT_N190), .A0N(
        SCPU_ALU_CTRL_UUT_N286), .A1N(N824), .Y(N829) );
  AOI2BB2X1TF U1162 ( .B0(SCPU_ALU_CTRL_UUT_N189), .B1(N286), .A0N(
        SCPU_ALU_CTRL_UUT_N287), .A1N(N824), .Y(N830) );
  AO22X1TF U1163 ( .A0(N854), .A1(SCPU_ALU_CTRL_UUT_CF_BUF), .B0(N855), .B1(
        SCPU_ALU_CTRL_UUT_CF), .Y(SCPU_ALU_CTRL_UUT_N329) );
  AOI2BB2X1TF U1164 ( .B0(N770), .B1(SCPU_ALU_CTRL_D_ADDR[8]), .A0N(N858), 
        .A1N(N271), .Y(N857) );
  AOI2BB2X1TF U1165 ( .B0(\SCPU_ALU_CTRL_UUT_REG_A[3] ), .B1(N883), .A0N(N256), 
        .A1N(N884), .Y(N882) );
  AOI222XLTF U1166 ( .A0(N927), .A1(N928), .B0(N916), .B1(N929), .C0(N914), 
        .C1(N930), .Y(N924) );
  NAND2X1TF U1167 ( .A(N168), .B(N934), .Y(N907) );
  NAND2X1TF U1168 ( .A(N262), .B(\SCPU_ALU_CTRL_UUT_REG_A[2] ), .Y(N940) );
  AOI222XLTF U1169 ( .A0(N944), .A1(N928), .B0(N945), .B1(N930), .C0(N946), 
        .C1(N929), .Y(N935) );
  NAND4X1TF U1170 ( .A(N962), .B(N963), .C(N964), .D(N965), .Y(N880) );
  NAND4BX1TF U1171 ( .AN(N983), .B(N984), .C(N985), .D(N986), .Y(N946) );
  NAND4X1TF U1172 ( .A(N987), .B(N988), .C(N989), .D(N990), .Y(N944) );
  AOI222XLTF U1173 ( .A0(N954), .A1(N928), .B0(N993), .B1(N930), .C0(N953), 
        .C1(N929), .Y(N991) );
  NAND4X1TF U1174 ( .A(N986), .B(N989), .C(N996), .D(N997), .Y(N954) );
  NAND2X1TF U1175 ( .A(N261), .B(\SCPU_ALU_CTRL_UUT_REG_A[6] ), .Y(N989) );
  NAND2X1TF U1176 ( .A(N475), .B(\SCPU_ALU_CTRL_UUT_REG_A[8] ), .Y(N986) );
  NAND2X1TF U1177 ( .A(N261), .B(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .Y(N984) );
  NAND4X1TF U1178 ( .A(N1006), .B(N1007), .C(N1008), .D(N1009), .Y(N927) );
  NAND2X1TF U1179 ( .A(N929), .B(N1015), .Y(N893) );
  AO22X1TF U1180 ( .A0(N974), .A1(N331), .B0(N977), .B1(N879), .Y(N1020) );
  NAND2X1TF U1181 ( .A(N928), .B(N1015), .Y(N898) );
  NAND4X1TF U1182 ( .A(N1021), .B(N1001), .C(N1022), .D(N996), .Y(N977) );
  NAND2X1TF U1183 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[7] ), .Y(N996) );
  NAND2X1TF U1184 ( .A(N966), .B(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .Y(N1001) );
  NAND2X1TF U1185 ( .A(N966), .B(\SCPU_ALU_CTRL_UUT_REG_A[5] ), .Y(N997) );
  NAND2X1TF U1186 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[3] ), .Y(N995) );
  NAND2X1TF U1187 ( .A(N906), .B(N937), .Y(N926) );
  OAI221XLTF U1188 ( .A0(\SCPU_ALU_CTRL_UUT_REG_A[2] ), .A1(N889), .B0(N423), 
        .B1(N885), .C0(N658), .Y(N1024) );
  NAND2X1TF U1189 ( .A(N258), .B(N1015), .Y(N967) );
  NAND2X1TF U1190 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[11] ), .Y(N1000) );
  XNOR2X1TF U1191 ( .A(N433), .B(N1038), .Y(N1034) );
  AOI2BB2X1TF U1192 ( .B0(SCPU_ALU_CTRL_UUT_N604), .B1(SCPU_ALU_CTRL_UUT_N641), 
        .A0N(SCPU_ALU_CTRL_UUT_CF), .A1N(SCPU_ALU_CTRL_UUT_N604), .Y(N1038) );
  NAND3X1TF U1194 ( .A(N862), .B(SCPU_ALU_CTRL_I_ADDR[6]), .C(
        SCPU_ALU_CTRL_I_ADDR[7]), .Y(N858) );
  NAND2X1TF U1195 ( .A(N869), .B(SCPU_ALU_CTRL_I_ADDR[4]), .Y(N1032) );
  NAND3X1TF U1196 ( .A(SCPU_ALU_CTRL_I_ADDR[3]), .B(SCPU_ALU_CTRL_I_ADDR[2]), 
        .C(SCPU_ALU_CTRL_I_ADDR[1]), .Y(N866) );
  AOI2BB2X1TF U1197 ( .B0(N478), .B1(N1048), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[15] ), .A1N(N478), .Y(
        SCPU_ALU_CTRL_UUT_N816) );
  AOI2BB2X1TF U1198 ( .B0(N320), .B1(N1049), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[14] ), .A1N(N478), .Y(
        SCPU_ALU_CTRL_UUT_N817) );
  AOI2BB2X1TF U1199 ( .B0(N320), .B1(N1050), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTB[13] ), .A1N(N478), .Y(
        SCPU_ALU_CTRL_UUT_N818) );
  AOI2BB2X1TF U1200 ( .B0(N320), .B1(N1051), .A0N(
        SCPU_ALU_CTRL_IO_DATAOUTB[12]), .A1N(N478), .Y(SCPU_ALU_CTRL_UUT_N819)
         );
  AOI2BB2X1TF U1201 ( .B0(N320), .B1(N1052), .A0N(
        SCPU_ALU_CTRL_IO_DATAOUTB[11]), .A1N(N478), .Y(SCPU_ALU_CTRL_UUT_N820)
         );
  AOI2BB2X1TF U1202 ( .B0(N320), .B1(N1053), .A0N(
        SCPU_ALU_CTRL_IO_DATAOUTB[10]), .A1N(N478), .Y(SCPU_ALU_CTRL_UUT_N821)
         );
  AOI2BB2X1TF U1203 ( .B0(N320), .B1(N1054), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[9]), .A1N(N478), .Y(SCPU_ALU_CTRL_UUT_N822) );
  AOI2BB2X1TF U1204 ( .B0(N320), .B1(N1055), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[8]), .A1N(N478), .Y(SCPU_ALU_CTRL_UUT_N823) );
  AOI2BB2X1TF U1205 ( .B0(N479), .B1(N1048), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[15] ), .A1N(N479), .Y(
        SCPU_ALU_CTRL_UUT_N824) );
  AOI2BB2X1TF U1206 ( .B0(N321), .B1(N1049), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[14] ), .A1N(N479), .Y(
        SCPU_ALU_CTRL_UUT_N825) );
  AOI2BB2X1TF U1207 ( .B0(N321), .B1(N1050), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_DATAOUTA[13] ), .A1N(N479), .Y(
        SCPU_ALU_CTRL_UUT_N826) );
  AOI2BB2X1TF U1208 ( .B0(N321), .B1(N1051), .A0N(
        SCPU_ALU_CTRL_IO_DATAOUTA[12]), .A1N(N479), .Y(SCPU_ALU_CTRL_UUT_N827)
         );
  AOI2BB2X1TF U1209 ( .B0(N321), .B1(N1052), .A0N(
        SCPU_ALU_CTRL_IO_DATAOUTA[11]), .A1N(N479), .Y(SCPU_ALU_CTRL_UUT_N828)
         );
  AOI2BB2X1TF U1210 ( .B0(N321), .B1(N1053), .A0N(
        SCPU_ALU_CTRL_IO_DATAOUTA[10]), .A1N(N479), .Y(SCPU_ALU_CTRL_UUT_N829)
         );
  AOI2BB2X1TF U1211 ( .B0(N321), .B1(N1054), .A0N(SCPU_ALU_CTRL_IO_DATAOUTA[9]), .A1N(N479), .Y(SCPU_ALU_CTRL_UUT_N830) );
  AOI2BB2X1TF U1212 ( .B0(N321), .B1(N1055), .A0N(SCPU_ALU_CTRL_IO_DATAOUTA[8]), .A1N(N479), .Y(SCPU_ALU_CTRL_UUT_N831) );
  AOI2BB2X1TF U1213 ( .B0(N305), .B1(N1048), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[15] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N832) );
  AOI2BB2X1TF U1214 ( .B0(N305), .B1(N1049), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[14] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N833) );
  AOI2BB2X1TF U1215 ( .B0(N305), .B1(N1050), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[13] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N834) );
  AOI2BB2X1TF U1216 ( .B0(N305), .B1(N1051), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[12] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N835) );
  AOI2BB2X1TF U1217 ( .B0(N305), .B1(N1052), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[11] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N836) );
  AOI2BB2X1TF U1218 ( .B0(N305), .B1(N1053), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[10] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N837) );
  AOI2BB2X1TF U1219 ( .B0(N305), .B1(N1054), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[9] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N838) );
  AOI2BB2X1TF U1220 ( .B0(N305), .B1(N1055), .A0N(
        \SCPU_ALU_CTRL_UUT_IO_CONTROL[8] ), .A1N(N304), .Y(
        SCPU_ALU_CTRL_UUT_N839) );
  AOI2BB2X1TF U1221 ( .B0(N1059), .B1(N1048), .A0N(
        \SCPU_ALU_CTRL_UUT_GR[0][15] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N840) );
  AOI2BB2X1TF U1222 ( .B0(N329), .B1(N1049), .A0N(
        \SCPU_ALU_CTRL_UUT_GR[0][14] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N841) );
  AOI2BB2X1TF U1223 ( .B0(N329), .B1(N1050), .A0N(
        \SCPU_ALU_CTRL_UUT_GR[0][13] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N842) );
  AOI2BB2X1TF U1224 ( .B0(N329), .B1(N1051), .A0N(
        \SCPU_ALU_CTRL_UUT_GR[0][12] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N843) );
  AOI2BB2X1TF U1225 ( .B0(N329), .B1(N1052), .A0N(
        \SCPU_ALU_CTRL_UUT_GR[0][11] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N844) );
  AOI2BB2X1TF U1226 ( .B0(N329), .B1(N1053), .A0N(
        \SCPU_ALU_CTRL_UUT_GR[0][10] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N845) );
  AOI2BB2X1TF U1227 ( .B0(N329), .B1(N1054), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][9] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N846) );
  AOI2BB2X1TF U1228 ( .B0(N329), .B1(N1055), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][8] ), .A1N(N1059), .Y(SCPU_ALU_CTRL_UUT_N847) );
  AOI2BB2X1TF U1229 ( .B0(N317), .B1(N1065), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[7]), .A1N(N480), .Y(SCPU_ALU_CTRL_UUT_N848) );
  AOI2BB2X1TF U1230 ( .B0(N317), .B1(N1066), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[6]), .A1N(N480), .Y(SCPU_ALU_CTRL_UUT_N849) );
  AOI2BB2X1TF U1231 ( .B0(N317), .B1(N1067), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[5]), .A1N(N480), .Y(SCPU_ALU_CTRL_UUT_N850) );
  AOI2BB2X1TF U1232 ( .B0(N317), .B1(N1068), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[4]), .A1N(N480), .Y(SCPU_ALU_CTRL_UUT_N851) );
  AOI2BB2X1TF U1233 ( .B0(N480), .B1(N1069), .A0N(N173), .A1N(N480), .Y(
        SCPU_ALU_CTRL_UUT_N852) );
  AOI2BB2X1TF U1234 ( .B0(N317), .B1(N1070), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[2]), .A1N(N480), .Y(SCPU_ALU_CTRL_UUT_N853) );
  AOI2BB2X1TF U1235 ( .B0(N317), .B1(N1071), .A0N(N235), .A1N(N480), .Y(
        SCPU_ALU_CTRL_UUT_N854) );
  AOI2BB2X1TF U1236 ( .B0(N317), .B1(N1072), .A0N(SCPU_ALU_CTRL_IO_DATAOUTB[0]), .A1N(N480), .Y(SCPU_ALU_CTRL_UUT_N855) );
  AOI2BB2X1TF U1237 ( .B0(N318), .B1(N1065), .A0N(SCPU_ALU_CTRL_IO_DATAOUTA[7]), .A1N(N481), .Y(SCPU_ALU_CTRL_UUT_N856) );
  AOI2BB2X1TF U1238 ( .B0(N318), .B1(N1066), .A0N(N252), .A1N(N481), .Y(
        SCPU_ALU_CTRL_UUT_N857) );
  AOI2BB2X1TF U1239 ( .B0(N318), .B1(N1067), .A0N(SCPU_ALU_CTRL_IO_DATAOUTA[5]), .A1N(N481), .Y(SCPU_ALU_CTRL_UUT_N858) );
  AOI2BB2X1TF U1240 ( .B0(N318), .B1(N1068), .A0N(SCPU_ALU_CTRL_IO_DATAOUTA[4]), .A1N(N481), .Y(SCPU_ALU_CTRL_UUT_N859) );
  AOI2BB2X1TF U1241 ( .B0(N318), .B1(N1069), .A0N(SCPU_ALU_CTRL_IO_DATAOUTA[3]), .A1N(N481), .Y(SCPU_ALU_CTRL_UUT_N860) );
  AOI2BB2X1TF U1242 ( .B0(N318), .B1(N1070), .A0N(SCPU_ALU_CTRL_IO_DATAOUTA[2]), .A1N(N481), .Y(SCPU_ALU_CTRL_UUT_N861) );
  AOI2BB2X1TF U1243 ( .B0(N481), .B1(N1071), .A0N(N242), .A1N(N481), .Y(
        SCPU_ALU_CTRL_UUT_N862) );
  AOI2BB2X1TF U1244 ( .B0(N318), .B1(N1072), .A0N(N234), .A1N(N481), .Y(
        SCPU_ALU_CTRL_UUT_N863) );
  AOI2BB2X1TF U1245 ( .B0(N301), .B1(N1065), .A0N(N278), .A1N(N300), .Y(
        SCPU_ALU_CTRL_UUT_N864) );
  AOI2BB2X1TF U1246 ( .B0(N301), .B1(N1066), .A0N(N308), .A1N(N300), .Y(
        SCPU_ALU_CTRL_UUT_N865) );
  AOI2BB2X1TF U1247 ( .B0(N301), .B1(N1067), .A0N(SCPU_ALU_CTRL_IO_CONTROL[5]), 
        .A1N(N300), .Y(SCPU_ALU_CTRL_UUT_N866) );
  AOI2BB2X1TF U1248 ( .B0(N301), .B1(N1068), .A0N(SCPU_ALU_CTRL_IO_CONTROL[4]), 
        .A1N(N300), .Y(SCPU_ALU_CTRL_UUT_N867) );
  AOI2BB2X1TF U1249 ( .B0(N301), .B1(N1069), .A0N(SCPU_ALU_CTRL_IO_CONTROL[3]), 
        .A1N(N300), .Y(SCPU_ALU_CTRL_UUT_N868) );
  AOI2BB2X1TF U1250 ( .B0(N301), .B1(N1070), .A0N(SCPU_ALU_CTRL_IO_CONTROL[2]), 
        .A1N(N300), .Y(SCPU_ALU_CTRL_UUT_N869) );
  AOI2BB2X1TF U1251 ( .B0(N301), .B1(N1071), .A0N(SCPU_ALU_CTRL_IO_CONTROL[1]), 
        .A1N(N300), .Y(SCPU_ALU_CTRL_UUT_N870) );
  AOI2BB2X1TF U1252 ( .B0(N301), .B1(N1072), .A0N(SCPU_ALU_CTRL_IO_CONTROL[0]), 
        .A1N(N300), .Y(SCPU_ALU_CTRL_UUT_N871) );
  AOI2BB2X1TF U1253 ( .B0(N303), .B1(N1065), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][7] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N872) );
  AOI2BB2X1TF U1254 ( .B0(N303), .B1(N1066), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][6] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N873) );
  AOI2BB2X1TF U1255 ( .B0(N303), .B1(N1067), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][5] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N874) );
  AOI2BB2X1TF U1256 ( .B0(N303), .B1(N1068), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][4] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N875) );
  AOI2BB2X1TF U1257 ( .B0(N303), .B1(N1069), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][3] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N876) );
  AOI2BB2X1TF U1258 ( .B0(N303), .B1(N1070), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][2] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N877) );
  AOI2BB2X1TF U1259 ( .B0(N303), .B1(N1071), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][1] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N878) );
  AOI2BB2X1TF U1260 ( .B0(N303), .B1(N1072), .A0N(\SCPU_ALU_CTRL_UUT_GR[0][0] ), .A1N(N302), .Y(SCPU_ALU_CTRL_UUT_N879) );
  NAND3X1TF U1261 ( .A(\SCPU_ALU_CTRL_UUT_STATE[0] ), .B(N1085), .C(N438), .Y(
        N1043) );
  OAI2BB1X1TF U1262 ( .A0N(SCPU_ALU_CTRL_I_ADDR[0]), .A1N(N1086), .B0(N1046), 
        .Y(SCPU_ALU_CTRL_UUT_N881) );
  NAND2X1TF U1263 ( .A(\SCPU_ALU_CTRL_UUT_STATE[1] ), .B(N467), .Y(N1039) );
  AO22X1TF U1264 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[15] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[7] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[7]) );
  AO22X1TF U1265 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[14] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[6] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[6]) );
  AO22X1TF U1266 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[13] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[5] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[5]) );
  AO22X1TF U1267 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[12] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[4] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[4]) );
  AO22X1TF U1268 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[11] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[3] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[3]) );
  AO22X1TF U1269 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[10] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[2] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[2]) );
  AO22X1TF U1270 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[9] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[1] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[1]) );
  AO22X1TF U1271 ( .A0(SCPU_ALU_CTRL_I_ADDR[0]), .A1(
        \SCPU_ALU_CTRL_UUT_SMDR[8] ), .B0(N435), .B1(
        \SCPU_ALU_CTRL_UUT_SMDR[0] ), .Y(SCPU_ALU_CTRL_D_DATAOUT[0]) );
  NOR2BX1TF U1272 ( .AN(N1040), .B(N769), .Y(SCPU_ALU_CTRL_UUT_N109) );
  AO21X1TF U1273 ( .A0(N468), .A1(N1044), .B0(N840), .Y(SCPU_ALU_CTRL_UUT_N108) );
  NAND2X1TF U1274 ( .A(N262), .B(\SCPU_ALU_CTRL_UUT_REG_A[11] ), .Y(N1010) );
  NAND2X1TF U1275 ( .A(N316), .B(\SCPU_ALU_CTRL_UUT_REG_A[12] ), .Y(N961) );
  NAND4BX1TF U1276 ( .AN(N896), .B(N965), .C(N1012), .D(N1008), .Y(N915) );
  NAND2X1TF U1277 ( .A(N262), .B(\SCPU_ALU_CTRL_UUT_REG_A[7] ), .Y(N1008) );
  NAND2X1TF U1278 ( .A(N660), .B(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .Y(N1012) );
  NAND2X1TF U1279 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[8] ), .Y(N965) );
  NAND2X1TF U1280 ( .A(N1026), .B(N168), .Y(N968) );
  NAND2X1TF U1281 ( .A(N256), .B(N1015), .Y(N1102) );
  AOI222XLTF U1282 ( .A0(N1003), .A1(N928), .B0(N976), .B1(N929), .C0(N974), 
        .C1(N930), .Y(N1100) );
  AO21X1TF U1283 ( .A0(N316), .A1(\SCPU_ALU_CTRL_UUT_REG_A[1] ), .B0(N1103), 
        .Y(N974) );
  NAND4X1TF U1284 ( .A(N990), .B(N942), .C(N1023), .D(N1021), .Y(N976) );
  NAND2X1TF U1285 ( .A(N660), .B(\SCPU_ALU_CTRL_UUT_REG_A[6] ), .Y(N1021) );
  NAND2X1TF U1286 ( .A(\SCPU_ALU_CTRL_UUT_REG_A[4] ), .B(N261), .Y(N1023) );
  NAND2X1TF U1287 ( .A(N966), .B(\SCPU_ALU_CTRL_UUT_REG_A[3] ), .Y(N942) );
  NAND2X1TF U1288 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[5] ), .Y(N990) );
  NAND4X1TF U1289 ( .A(N985), .B(N988), .C(N1105), .D(N1022), .Y(N1003) );
  NAND2X1TF U1290 ( .A(N262), .B(\SCPU_ALU_CTRL_UUT_REG_A[8] ), .Y(N1022) );
  NAND2X1TF U1291 ( .A(N966), .B(\SCPU_ALU_CTRL_UUT_REG_A[7] ), .Y(N988) );
  NAND2X1TF U1292 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .Y(N985) );
  NAND4BBX1TF U1293 ( .AN(N895), .BN(N919), .C(N1006), .D(N962), .Y(N903) );
  NAND2X1TF U1294 ( .A(N660), .B(\SCPU_ALU_CTRL_UUT_REG_A[7] ), .Y(N962) );
  NAND2X1TF U1295 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[6] ), .Y(N1006) );
  NAND4X1TF U1296 ( .A(N1107), .B(N964), .C(N1011), .D(N1007), .Y(N905) );
  NAND2X1TF U1297 ( .A(N966), .B(\SCPU_ALU_CTRL_UUT_REG_A[8] ), .Y(N1007) );
  NAND2X1TF U1298 ( .A(N668), .B(\SCPU_ALU_CTRL_UUT_REG_A[10] ), .Y(N1011) );
  NAND2X1TF U1299 ( .A(N261), .B(\SCPU_ALU_CTRL_UUT_REG_A[9] ), .Y(N964) );
  NAND3X1TF U1300 ( .A(N254), .B(N166), .C(N774), .Y(N887) );
  NAND2BX1TF U1301 ( .AN(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[1] ), .B(N459), 
        .Y(N1109) );
  OAI2BB1X1TF U1302 ( .A0N(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[0] ), .A1N(
        \SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[1] ), .B0(N1109), .Y(
        SCPU_ALU_CTRL_CTRL_02_N23) );
  AO22X1TF U1304 ( .A0(N1110), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[1] ), .B0(
        SCPU_ALU_CTRL_D_DATAOUT[1]), .B1(N299), .Y(D_AFTER_MUX[1]) );
  AO22X1TF U1305 ( .A0(N1110), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[2] ), .B0(
        SCPU_ALU_CTRL_D_DATAOUT[2]), .B1(N298), .Y(D_AFTER_MUX[2]) );
  AO22X1TF U1306 ( .A0(N1110), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[3] ), .B0(
        SCPU_ALU_CTRL_D_DATAOUT[3]), .B1(N299), .Y(D_AFTER_MUX[3]) );
  AO22X1TF U1307 ( .A0(N1110), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[4] ), .B0(
        SCPU_ALU_CTRL_D_DATAOUT[4]), .B1(N298), .Y(D_AFTER_MUX[4]) );
  AO22X1TF U1308 ( .A0(N1110), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[5] ), .B0(
        SCPU_ALU_CTRL_D_DATAOUT[5]), .B1(N299), .Y(D_AFTER_MUX[5]) );
  AO22X1TF U1309 ( .A0(N1110), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[6] ), .B0(
        SCPU_ALU_CTRL_D_DATAOUT[6]), .B1(N298), .Y(D_AFTER_MUX[6]) );
  AO22X1TF U1310 ( .A0(N1110), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[7] ), .B0(
        SCPU_ALU_CTRL_D_DATAOUT[7]), .B1(N299), .Y(D_AFTER_MUX[7]) );
  AOI2BB2X1TF U1311 ( .B0(SCPU_ALU_CTRL_D_WE), .B1(N299), .A0N(N299), .A1N(
        SCPU_ALU_CTRL_WEN), .Y(WEN_AFTER_MUX) );
  NAND3BX1TF U1312 ( .AN(N1165), .B(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] ), 
        .C(N277), .Y(I_RSTN_ADC) );
  NAND2BX1TF U1313 ( .AN(N140), .B(I_CTRL_MODE[1]), .Y(N139) );
  AO22X1TF U1314 ( .A0(N326), .A1(I_CTRL_SI), .B0(N1146), .B1(
        \SCPU_ALU_CTRL_CCT_REG_BITS[16] ), .Y(N135) );
  AO22X1TF U1315 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[9] ), .B0(N1146), 
        .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[8] ), .Y(N134) );
  AO22X1TF U1316 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[10] ), .B0(N1146), .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[9] ), .Y(N133) );
  AO22X1TF U1317 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[11] ), .B0(N1146), .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[10] ), .Y(N132) );
  AO22X1TF U1318 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[12] ), .B0(N1146), .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[11] ), .Y(N131) );
  AO22X1TF U1319 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[13] ), .B0(N1146), .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[12] ), .Y(N130) );
  AO22X1TF U1320 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[14] ), .B0(N1146), .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[13] ), .Y(N129) );
  AO22X1TF U1321 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[15] ), .B0(N1146), .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[14] ), .Y(N128) );
  AO22X1TF U1322 ( .A0(N326), .A1(\SCPU_ALU_CTRL_CCT_REG_BITS[16] ), .B0(N1146), .B1(\SCPU_ALU_CTRL_CCT_REG_BITS[15] ), .Y(N127) );
  NAND4X1TF U1323 ( .A(N25), .B(N20), .C(N70), .D(N21), .Y(N1167) );
  OAI2BB2XLTF U1324 ( .B0(N1167), .B1(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] ), 
        .A0N(N71), .A1N(N1113), .Y(N1114) );
  NAND3X1TF U1325 ( .A(N460), .B(N439), .C(N1120), .Y(N1119) );
  NAND2X1TF U1326 ( .A(N1123), .B(N1120), .Y(N1122) );
  NAND2X1TF U1327 ( .A(N306), .B(N276), .Y(N1129) );
  OAI2BB1X1TF U1328 ( .A0N(\SCPU_ALU_CTRL_CTRL_02_CNT_CLK_SCALE[4] ), .A1N(
        N1132), .B0(N78), .Y(SCPU_ALU_CTRL_CTRL_02_N36) );
  AOI2BB1X1TF U1330 ( .A0N(\SCPU_ALU_CTRL_CTRL_02_MEAS_STATE[2] ), .A1N(N71), 
        .B0(N1167), .Y(N1158) );
  NAND3X1TF U1331 ( .A(N25), .B(N20), .C(N70), .Y(N1162) );
endmodule

