--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_N = PERIOD TIMEGRP "clk_N" 5 ns LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_N = PERIOD TIMEGRP "clk_N" 5 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Logical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: instance_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: instance_clk_gen/dcm_sp_inst/CLK0
  Logical resource: instance_clk_gen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: instance_clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Logical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: instance_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_p = PERIOD TIMEGRP "clk_p" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_p = PERIOD TIMEGRP "clk_p" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Logical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: instance_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: instance_clk_gen/dcm_sp_inst/CLK0
  Logical resource: instance_clk_gen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: instance_clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Logical resource: instance_clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: instance_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_instance_clk_gen_clkdv = PERIOD TIMEGRP 
"instance_clk_gen_clkdv" TS_clk_N *         2 PHASE -2.5 ns LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_instance_clk_gen_clkdv = PERIOD TIMEGRP "instance_clk_gen_clkdv" TS_clk_N *
        2 PHASE -2.5 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: instance_clk_gen/clkout1_buf/I0
  Logical resource: instance_clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: instance_clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: baud_gen/internal_count<6>/CLK
  Logical resource: baud_gen/internal_count_5/CK
  Location pin: SLICE_X16Y85.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: baud_gen/internal_count<6>/CLK
  Logical resource: baud_gen/internal_count_0/CK
  Location pin: SLICE_X16Y85.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_instance_clk_gen_clkdv_0 = PERIOD TIMEGRP 
"instance_clk_gen_clkdv_0"         TS_clk_p * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 579 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.752ns.
--------------------------------------------------------------------------------

Paths for end point rx_module/OUT_BYTE_3 (SLICE_X41Y37.C6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_module/Serial_Bit (FF)
  Destination:          rx_module/OUT_BYTE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.510ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.545 - 0.602)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_module/Serial_Bit to rx_module/OUT_BYTE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y81.AQ      Tcko                  0.391   rx_module/Serial_Bit
                                                       rx_module/Serial_Bit
    SLICE_X41Y37.D3      net (fanout=17)       4.420   rx_module/Serial_Bit
    SLICE_X41Y37.D       Tilo                  0.259   rx_module/OUT_BYTE<3>
                                                       rx_module/Mmux_OUT_BYTE[3]_Serial_Bit_MUX_65_o11
    SLICE_X41Y37.C6      net (fanout=1)        0.118   rx_module/OUT_BYTE[3]_Serial_Bit_MUX_65_o
    SLICE_X41Y37.CLK     Tas                   0.322   rx_module/OUT_BYTE<3>
                                                       rx_module/OUT_BYTE_3_dpot
                                                       rx_module/OUT_BYTE_3
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (0.972ns logic, 4.538ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_module/bit_position_2 (FF)
  Destination:          rx_module/OUT_BYTE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.439ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.237 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_module/bit_position_2 to rx_module/OUT_BYTE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.BQ      Tcko                  0.391   rx_module/bit_position<3>
                                                       rx_module/bit_position_2
    SLICE_X41Y37.D2      net (fanout=10)       1.349   rx_module/bit_position<2>
    SLICE_X41Y37.D       Tilo                  0.259   rx_module/OUT_BYTE<3>
                                                       rx_module/Mmux_OUT_BYTE[3]_Serial_Bit_MUX_65_o11
    SLICE_X41Y37.C6      net (fanout=1)        0.118   rx_module/OUT_BYTE[3]_Serial_Bit_MUX_65_o
    SLICE_X41Y37.CLK     Tas                   0.322   rx_module/OUT_BYTE<3>
                                                       rx_module/OUT_BYTE_3_dpot
                                                       rx_module/OUT_BYTE_3
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.972ns logic, 1.467ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_module/bit_position_1 (FF)
  Destination:          rx_module/OUT_BYTE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.237 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_module/bit_position_1 to rx_module/OUT_BYTE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.AQ      Tcko                  0.391   rx_module/bit_position<3>
                                                       rx_module/bit_position_1
    SLICE_X41Y37.D4      net (fanout=11)       1.309   rx_module/bit_position<1>
    SLICE_X41Y37.D       Tilo                  0.259   rx_module/OUT_BYTE<3>
                                                       rx_module/Mmux_OUT_BYTE[3]_Serial_Bit_MUX_65_o11
    SLICE_X41Y37.C6      net (fanout=1)        0.118   rx_module/OUT_BYTE[3]_Serial_Bit_MUX_65_o
    SLICE_X41Y37.CLK     Tas                   0.322   rx_module/OUT_BYTE<3>
                                                       rx_module/OUT_BYTE_3_dpot
                                                       rx_module/OUT_BYTE_3
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.972ns logic, 1.427ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point rx_module/OUT_BYTE_2 (SLICE_X41Y37.A5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_module/Serial_Bit (FF)
  Destination:          rx_module/OUT_BYTE_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.545 - 0.602)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_module/Serial_Bit to rx_module/OUT_BYTE_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y81.AQ      Tcko                  0.391   rx_module/Serial_Bit
                                                       rx_module/Serial_Bit
    SLICE_X41Y37.B6      net (fanout=17)       4.222   rx_module/Serial_Bit
    SLICE_X41Y37.B       Tilo                  0.259   rx_module/OUT_BYTE<3>
                                                       rx_module/Mmux_OUT_BYTE[2]_Serial_Bit_MUX_66_o11
    SLICE_X41Y37.A5      net (fanout=1)        0.187   rx_module/OUT_BYTE[2]_Serial_Bit_MUX_66_o
    SLICE_X41Y37.CLK     Tas                   0.322   rx_module/OUT_BYTE<3>
                                                       rx_module/OUT_BYTE_2_dpot
                                                       rx_module/OUT_BYTE_2
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (0.972ns logic, 4.409ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_module/bit_position_0 (FF)
  Destination:          rx_module/OUT_BYTE_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.237 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_module/bit_position_0 to rx_module/OUT_BYTE_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.BMUX    Tshcko                0.488   rx_module/Mmux_current_status[1]_GND_10_o_wide_mux_35_OUT11
                                                       rx_module/bit_position_0
    SLICE_X41Y37.B3      net (fanout=12)       1.276   rx_module/bit_position<0>
    SLICE_X41Y37.B       Tilo                  0.259   rx_module/OUT_BYTE<3>
                                                       rx_module/Mmux_OUT_BYTE[2]_Serial_Bit_MUX_66_o11
    SLICE_X41Y37.A5      net (fanout=1)        0.187   rx_module/OUT_BYTE[2]_Serial_Bit_MUX_66_o
    SLICE_X41Y37.CLK     Tas                   0.322   rx_module/OUT_BYTE<3>
                                                       rx_module/OUT_BYTE_2_dpot
                                                       rx_module/OUT_BYTE_2
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (1.069ns logic, 1.463ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_module/bit_position_1 (FF)
  Destination:          rx_module/OUT_BYTE_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.237 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_module/bit_position_1 to rx_module/OUT_BYTE_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.AQ      Tcko                  0.391   rx_module/bit_position<3>
                                                       rx_module/bit_position_1
    SLICE_X41Y37.B1      net (fanout=11)       1.327   rx_module/bit_position<1>
    SLICE_X41Y37.B       Tilo                  0.259   rx_module/OUT_BYTE<3>
                                                       rx_module/Mmux_OUT_BYTE[2]_Serial_Bit_MUX_66_o11
    SLICE_X41Y37.A5      net (fanout=1)        0.187   rx_module/OUT_BYTE[2]_Serial_Bit_MUX_66_o
    SLICE_X41Y37.CLK     Tas                   0.322   rx_module/OUT_BYTE<3>
                                                       rx_module/OUT_BYTE_2_dpot
                                                       rx_module/OUT_BYTE_2
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.972ns logic, 1.514ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point rx_module/OUT_BYTE_6 (SLICE_X41Y38.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen/baud_x16_en_reg (FF)
  Destination:          rx_module/OUT_BYTE_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.542 - 0.598)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen/baud_x16_en_reg to rx_module/OUT_BYTE_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y84.AQ      Tcko                  0.391   baud_gen/baud_x16_en_reg
                                                       baud_gen/baud_x16_en_reg
    SLICE_X41Y38.A1      net (fanout=20)       4.649   baud_gen/baud_x16_en_reg
    SLICE_X41Y38.CLK     Tas                   0.322   rx_module/OUT_BYTE<7>
                                                       rx_module/OUT_BYTE_6_dpot
                                                       rx_module/OUT_BYTE_6
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (0.713ns logic, 4.649ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_instance_clk_gen_clkdv_0 = PERIOD TIMEGRP "instance_clk_gen_clkdv_0"
        TS_clk_p * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point baud_gen/internal_count_0 (SLICE_X16Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_gen/internal_count_6 (FF)
  Destination:          baud_gen/internal_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_gen/internal_count_6 to baud_gen/internal_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.200   baud_gen/internal_count<6>
                                                       baud_gen/internal_count_6
    SLICE_X16Y85.C5      net (fanout=4)        0.070   baud_gen/internal_count<6>
    SLICE_X16Y85.CLK     Tah         (-Th)    -0.121   baud_gen/internal_count<6>
                                                       baud_gen/Mmux_internal_count_m_1[6]_PWR_7_o_mux_5_OUT11
                                                       baud_gen/internal_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point TX_MOD/current_status_0 (SLICE_X26Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TX_MOD/next_status_0 (FF)
  Destination:          TX_MOD/current_status_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TX_MOD/next_status_0 to TX_MOD/current_status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.AQ      Tcko                  0.198   TX_MOD/Serial_out
                                                       TX_MOD/next_status_0
    SLICE_X26Y53.AX      net (fanout=1)        0.162   TX_MOD/next_status<0>
    SLICE_X26Y53.CLK     Tckdi       (-Th)    -0.041   TX_MOD/current_status<1>
                                                       TX_MOD/current_status_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point rx_module/current_status_0 (SLICE_X34Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx_module/next_status_0 (FF)
  Destination:          rx_module/current_status_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx_module/next_status_0 to rx_module/current_status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.AQ      Tcko                  0.198   rx_module/next_status<1>
                                                       rx_module/next_status_0
    SLICE_X34Y47.AX      net (fanout=2)        0.168   rx_module/next_status<0>
    SLICE_X34Y47.CLK     Tckdi       (-Th)    -0.041   rx_module/current_status<1>
                                                       rx_module/current_status_0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_instance_clk_gen_clkdv_0 = PERIOD TIMEGRP "instance_clk_gen_clkdv_0"
        TS_clk_p * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: instance_clk_gen/clkout1_buf/I0
  Logical resource: instance_clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: instance_clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: baud_gen/internal_count<6>/CLK
  Logical resource: baud_gen/internal_count_5/CK
  Location pin: SLICE_X16Y85.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: baud_gen/internal_count<6>/CLK
  Logical resource: baud_gen/internal_count_0/CK
  Location pin: SLICE_X16Y85.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_N                       |      5.000ns|      3.570ns|      0.865ns|            0|            0|            0|            0|
| TS_instance_clk_gen_clkdv     |     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_p                       |      5.000ns|      3.570ns|      2.876ns|            0|            0|            0|          579|
| TS_instance_clk_gen_clkdv_0   |     10.000ns|      5.752ns|          N/A|            0|            0|          579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_N          |    5.752|         |         |         |
clk_p          |    5.752|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_N          |    5.752|         |         |         |
clk_p          |    5.752|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 579 paths, 0 nets, and 389 connections

Design statistics:
   Minimum period:   5.752ns{1}   (Maximum frequency: 173.853MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 10 15:02:24 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4628 MB



