// Seed: 511287585
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input uwire id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    input tri id_3
    , id_7,
    input supply0 id_4,
    output tri id_5
);
  id_8(
      .id_0(1), .id_1(1), .id_2(id_4 == id_0), .id_3(1), .id_4(1), .id_5(1), .id_6(id_3)
  );
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_3
  );
endmodule
