{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 650 -defaultsOSRD
preplace port DTMROC_DATA_OUT_N -pg 1 -y 960 -defaultsOSRD
preplace port DTMROC_CMD_OUT_N -pg 1 -y 1020 -defaultsOSRD
preplace port DTMROC_DATA_OUT_P -pg 1 -y 940 -defaultsOSRD
preplace port DTMROC_CMD_OUT_P -pg 1 -y 920 -defaultsOSRD
preplace port DTMROC_CMD_IN_N -pg 1 -y 740 -defaultsOSRD
preplace port DTMROC_CMD_IN_P -pg 1 -y 720 -defaultsOSRD
preplace port DTMROC_HARD_N -pg 1 -y 820 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1030 -defaultsOSRD
preplace port DTMROC_HARD_P -pg 1 -y 800 -defaultsOSRD
preplace portBus comparators_0_0 -pg 1 -y 900 -defaultsOSRD
preplace portBus DTMROC_BX_N -pg 1 -y 780 -defaultsOSRD
preplace portBus DTMROC_BX_P -pg 1 -y 760 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 3 -y 950 -defaultsOSRD
preplace inst tdc_0 -pg 1 -lvl 3 -y 770 -defaultsOSRD
preplace inst bram_controller_addr_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 500 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 280 -defaultsOSRD
preplace inst main_0 -pg 1 -lvl 4 -y 790 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 520 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 750 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -y 250 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 270 -defaultsOSRD
preplace inst cccd_0 -pg 1 -lvl 3 -y 530 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -y 940 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 750 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 4 NJ 660 830J 650 NJ 650 NJ
preplace netloc axi_bram_ctrl_0_bram_addr_a 1 2 2 880 160 1200
preplace netloc util_ds_buf_1_IBUF_OUT 1 3 1 1280
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 530
preplace netloc main_0_dtm_hard_n 1 4 1 NJ
preplace netloc processing_system7_0_M_AXI_GP1 1 1 1 470
preplace netloc comparators_0_0_1 1 0 3 20J 910 520J 850 830J
preplace netloc tdc_0_is_data_mode 1 3 1 1210
preplace netloc cccd_0_field15 1 3 1 1260
preplace netloc DTMROC_CMD_OUT_P_1 1 0 3 NJ 920 530J 860 850J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 40 600 460
preplace netloc bram_controller_addr_0_we 1 3 1 1230
preplace netloc DTMROC_DATA_OUT_P_1 1 0 2 NJ 940 NJ
preplace netloc main_0_dtm_hard_p 1 4 1 NJ
preplace netloc main_0_clkbx_n 1 4 1 NJ
preplace netloc bram_controller_addr_0_addrout 1 3 1 1270
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 1 880
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 480
preplace netloc main_0_dtm_cmd_in_n 1 4 1 NJ
preplace netloc DTMROC_CMD_OUT_N_1 1 0 3 NJ 1020 NJ 1020 860J
preplace netloc main_0_clkbx_p 1 4 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 4 510J 1030 NJ 1030 NJ 1030 NJ
preplace netloc axi_bram_ctrl_0_bram_rst_a 1 3 1 1220
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 3 1 N
preplace netloc DTMROC_DATA_OUT_N_1 1 0 2 NJ 960 NJ
preplace netloc clk_wiz_0_clk_out1 1 2 1 N
preplace netloc tdc_0_data_mode_cmd 1 3 1 1200
preplace netloc main_0_dtm_cmd_in_p 1 4 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 840
preplace netloc cccd_0_field6 1 3 1 1240
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 490 380 860 640 1230
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 830
preplace netloc blk_mem_gen_0_doutb 1 3 1 N
preplace netloc Net 1 2 3 870 420 NJ 420 1590
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 30 900 500 370 850 630 1250
preplace netloc axi_interconnect_1_M00_AXI 1 2 1 N
preplace netloc bram_controller_addr_0_en 1 3 1 1260
preplace netloc Net2 1 3 1 N
preplace netloc main_0_received_data 1 2 3 880 430 NJ 430 1580
preplace netloc cccd_0_trigger 1 3 1 1270
preplace netloc tdc_0_BRAM_PORT_A 1 3 1 1210
preplace netloc cccd_0_req_hard_rst 1 3 1 1220
levelinfo -pg 1 0 250 680 1040 1430 1610 -top 0 -bot 1050
",
}
{
   da_axi4_cnt: "4",
   da_board_cnt: "2",
   da_clkrst_cnt: "14",
   da_ps7_cnt: "1",
}
