Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 19 12:42:00 2023
| Host         : Yunhai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_sig_control_sets_placed.rpt
| Design       : top_sig
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |              45 |           19 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+----------------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+---------------+----------------------------+------------------+----------------+
|  u_clk_div/CLK           |               | reset_IBUF                 |                1 |              2 |
|  u_spi2dac/clk_1MHz      |               | u_spi2dac/shift_reg1__0    |                1 |              3 |
|  u_spi2dac/clk_1MHz      |               | u_spi2dac/state[4]_i_1_n_0 |                1 |              4 |
|  u_clk_div/CLK           |               |                            |                2 |              9 |
|  u_spi2dac/clk_1MHz      |               |                            |                4 |             12 |
|  clk_IBUF_BUFG           |               | reset_IBUF                 |                9 |             20 |
|  u_clk_div/clk_10k_reg_0 |               | reset_IBUF                 |                9 |             23 |
+--------------------------+---------------+----------------------------+------------------+----------------+


