// Seed: 824144547
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output uwire id_2,
    output uwire id_3,
    input supply1 id_4
);
  id_6(
      1, 1 - 1
  );
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    output tri0 id_8,
    input wor id_9,
    input wor id_10
    , id_22,
    output supply0 id_11,
    output wand id_12,
    input wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wand id_16,
    output tri1 id_17,
    output uwire id_18,
    input supply0 id_19,
    output tri id_20
);
  assign id_11 = 1'b0;
  module_0(
      id_2, id_10, id_2, id_8, id_9
  );
endmodule
