Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 28 21:35:33 2025
| Host         : DESKTOP-KQKB7F1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keccak_timing_summary_routed.rpt -pb keccak_timing_summary_routed.pb -rpx keccak_timing_summary_routed.rpx -warn_on_violation
| Design       : keccak
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   155         
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (89)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_gray_c_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_gray_c_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_gray_c_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (89)
-------------------------------
 There are 89 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                 3532        0.167        0.000                      0                 3532        2.250        0.000                       0                  1779  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.750}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.028        0.000                      0                 3532        0.167        0.000                      0                 3532        2.250        0.000                       0                  1779  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 keccak_istate_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[1074]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.428ns (26.083%)  route 4.047ns (73.917%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 9.642 - 5.500 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.636     4.421    i_clk_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  keccak_istate_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDCE (Prop_fdce_C_Q)         0.379     4.800 r  keccak_istate_reg[50]/Q
                         net (fo=6, routed)           1.258     6.058    p_0_in9_in[2]
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.105     6.163 r  o_obytes[50]_i_12/O
                         net (fo=1, routed)           0.000     6.163    o_obytes[50]_i_12_n_0
    SLICE_X38Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     6.341 r  o_obytes_reg[50]_i_5/O
                         net (fo=1, routed)           0.671     7.012    o_obytes_reg[50]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.252     7.264 r  o_obytes[50]_i_1/O
                         net (fo=2, routed)           0.555     7.819    o_obytes[50]_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.105     7.924 r  keccak_istate[1522]_i_2/O
                         net (fo=14, routed)          0.604     8.529    keccak_istate[1522]_i_2_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.126     8.655 r  keccak_istate[1586]_i_2/O
                         net (fo=12, routed)          0.958     9.613    keccak_istate[1586]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.283     9.896 r  keccak_istate[1074]_i_1/O
                         net (fo=1, routed)           0.000     9.896    keccak_istate[1074]_i_1_n_0
    SLICE_X42Y40         FDCE                                         r  keccak_istate_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.585     9.642    i_clk_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  keccak_istate_reg[1074]/C
                         clock pessimism              0.241     9.883    
                         clock uncertainty           -0.035     9.848    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)        0.076     9.924    keccak_istate_reg[1074]
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 cnt_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[1184]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.176ns (22.848%)  route 3.971ns (77.152%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 9.496 - 5.500 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.786     4.571    i_clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  cnt_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.379     4.950 r  cnt_block_reg[2]/Q
                         net (fo=265, routed)         1.353     6.303    cnt_block_reg_n_0_[2]
    SLICE_X40Y54         MUXF7 (Prop_muxf7_S_O)       0.241     6.544 r  o_obytes_reg[32]_i_5/O
                         net (fo=1, routed)           0.735     7.279    o_obytes_reg[32]_i_5_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.241     7.520 r  o_obytes[32]_i_1/O
                         net (fo=2, routed)           0.371     7.890    o_obytes[32]_i_1_n_0
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.105     7.995 r  keccak_istate[1504]_i_2/O
                         net (fo=15, routed)          0.528     8.523    keccak_istate[1504]_i_2_n_0
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.105     8.628 r  keccak_istate[1568]_i_2/O
                         net (fo=12, routed)          0.985     9.613    keccak_istate[1568]_i_2_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.105     9.718 r  keccak_istate[1184]_i_1/O
                         net (fo=1, routed)           0.000     9.718    keccak_istate[1184]_i_1_n_0
    SLICE_X46Y52         FDCE                                         r  keccak_istate_reg[1184]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.439     9.496    i_clk_IBUF_BUFG
    SLICE_X46Y52         FDCE                                         r  keccak_istate_reg[1184]/C
                         clock pessimism              0.241     9.737    
                         clock uncertainty           -0.035     9.702    
    SLICE_X46Y52         FDCE (Setup_fdce_C_D)        0.072     9.774    keccak_istate_reg[1184]
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 cnt_block_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[1445]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.432ns (28.090%)  route 3.666ns (71.910%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 9.496 - 5.500 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.789     4.574    i_clk_IBUF_BUFG
    SLICE_X32Y49         FDCE                                         r  cnt_block_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.379     4.953 r  cnt_block_reg[3]_rep__1/Q
                         net (fo=97, routed)          1.144     6.097    cnt_block_reg[3]_rep__1_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.105     6.202 r  o_obytes[37]_i_11/O
                         net (fo=1, routed)           0.000     6.202    o_obytes[37]_i_11_n_0
    SLICE_X41Y54         MUXF7 (Prop_muxf7_I1_O)      0.182     6.384 r  o_obytes_reg[37]_i_4/O
                         net (fo=1, routed)           0.668     7.052    o_obytes_reg[37]_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.252     7.304 r  o_obytes[37]_i_1/O
                         net (fo=2, routed)           0.242     7.546    o_obytes[37]_i_1_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.105     7.651 r  keccak_istate[1509]_i_2/O
                         net (fo=14, routed)          0.679     8.330    keccak_istate[1509]_i_2_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I0_O)        0.126     8.456 r  keccak_istate[1573]_i_2/O
                         net (fo=12, routed)          0.933     9.389    keccak_istate[1573]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I1_O)        0.283     9.672 r  keccak_istate[1445]_i_1/O
                         net (fo=1, routed)           0.000     9.672    keccak_istate[1445]_i_1_n_0
    SLICE_X47Y53         FDCE                                         r  keccak_istate_reg[1445]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.439     9.496    i_clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  keccak_istate_reg[1445]/C
                         clock pessimism              0.241     9.737    
                         clock uncertainty           -0.035     9.702    
    SLICE_X47Y53         FDCE (Setup_fdce_C_D)        0.030     9.732    keccak_istate_reg[1445]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 cnt_block_reg[5]_fret__8/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[140]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.799ns (15.887%)  route 4.230ns (84.113%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 9.633 - 5.500 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.793     4.578    i_clk_IBUF_BUFG
    SLICE_X25Y48         FDCE                                         r  cnt_block_reg[5]_fret__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.379     4.957 f  cnt_block_reg[5]_fret__8/Q
                         net (fo=2, routed)           0.812     5.769    u_keccakf1600/keccak_istate[1535]_i_11_18
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.874 f  u_keccakf1600/keccak_istate[959]_i_9/O
                         net (fo=2, routed)           0.690     6.564    u_keccakf1600/cnt_block_reg[5]_fret__7
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105     6.669 f  u_keccakf1600/keccak_istate[959]_i_3/O
                         net (fo=133, routed)         0.467     7.136    u_keccakf1600_n_80
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.105     7.241 r  keccak_istate[1471]_i_3/O
                         net (fo=5, routed)           0.528     7.769    keccak_istate[1471]_i_3_n_0
    SLICE_X27Y55         LUT6 (Prop_lut6_I3_O)        0.105     7.874 r  keccak_istate[191]_i_1/O
                         net (fo=64, routed)          1.734     9.608    keccak_istate[191]
    SLICE_X43Y29         FDCE                                         r  keccak_istate_reg[140]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.576     9.633    i_clk_IBUF_BUFG
    SLICE_X43Y29         FDCE                                         r  keccak_istate_reg[140]/C
                         clock pessimism              0.308     9.941    
                         clock uncertainty           -0.035     9.906    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.168     9.738    keccak_istate_reg[140]
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 cnt_block_reg[5]_fret__8/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[651]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.799ns (15.938%)  route 4.214ns (84.062%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 9.628 - 5.500 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.793     4.578    i_clk_IBUF_BUFG
    SLICE_X25Y48         FDCE                                         r  cnt_block_reg[5]_fret__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.379     4.957 f  cnt_block_reg[5]_fret__8/Q
                         net (fo=2, routed)           0.812     5.769    u_keccakf1600/keccak_istate[1535]_i_11_18
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.874 f  u_keccakf1600/keccak_istate[959]_i_9/O
                         net (fo=2, routed)           0.690     6.564    u_keccakf1600/cnt_block_reg[5]_fret__7
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105     6.669 f  u_keccakf1600/keccak_istate[959]_i_3/O
                         net (fo=133, routed)         0.467     7.136    u_keccakf1600_n_80
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.105     7.241 r  keccak_istate[1471]_i_3/O
                         net (fo=5, routed)           0.789     8.031    keccak_istate[1471]_i_3_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.105     8.136 r  keccak_istate[703]_i_1/O
                         net (fo=64, routed)          1.456     9.591    keccak_istate[663]
    SLICE_X43Y24         FDCE                                         r  keccak_istate_reg[651]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.571     9.628    i_clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  keccak_istate_reg[651]/C
                         clock pessimism              0.308     9.936    
                         clock uncertainty           -0.035     9.901    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.168     9.733    keccak_istate_reg[651]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 cnt_block_reg[5]_fret__8/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[652]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.799ns (15.938%)  route 4.214ns (84.062%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 9.628 - 5.500 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.793     4.578    i_clk_IBUF_BUFG
    SLICE_X25Y48         FDCE                                         r  cnt_block_reg[5]_fret__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.379     4.957 f  cnt_block_reg[5]_fret__8/Q
                         net (fo=2, routed)           0.812     5.769    u_keccakf1600/keccak_istate[1535]_i_11_18
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.874 f  u_keccakf1600/keccak_istate[959]_i_9/O
                         net (fo=2, routed)           0.690     6.564    u_keccakf1600/cnt_block_reg[5]_fret__7
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105     6.669 f  u_keccakf1600/keccak_istate[959]_i_3/O
                         net (fo=133, routed)         0.467     7.136    u_keccakf1600_n_80
    SLICE_X24Y55         LUT3 (Prop_lut3_I2_O)        0.105     7.241 r  keccak_istate[1471]_i_3/O
                         net (fo=5, routed)           0.789     8.031    keccak_istate[1471]_i_3_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.105     8.136 r  keccak_istate[703]_i_1/O
                         net (fo=64, routed)          1.456     9.591    keccak_istate[663]
    SLICE_X43Y24         FDCE                                         r  keccak_istate_reg[652]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.571     9.628    i_clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  keccak_istate_reg[652]/C
                         clock pessimism              0.308     9.936    
                         clock uncertainty           -0.035     9.901    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.168     9.733    keccak_istate_reg[652]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 keccak_istate_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[946]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 1.428ns (26.871%)  route 3.886ns (73.129%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.639 - 5.500 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.636     4.421    i_clk_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  keccak_istate_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDCE (Prop_fdce_C_Q)         0.379     4.800 r  keccak_istate_reg[50]/Q
                         net (fo=6, routed)           1.258     6.058    p_0_in9_in[2]
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.105     6.163 r  o_obytes[50]_i_12/O
                         net (fo=1, routed)           0.000     6.163    o_obytes[50]_i_12_n_0
    SLICE_X38Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     6.341 r  o_obytes_reg[50]_i_5/O
                         net (fo=1, routed)           0.671     7.012    o_obytes_reg[50]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.252     7.264 r  o_obytes[50]_i_1/O
                         net (fo=2, routed)           0.555     7.819    o_obytes[50]_i_1_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.105     7.924 r  keccak_istate[1522]_i_2/O
                         net (fo=14, routed)          0.604     8.529    keccak_istate[1522]_i_2_n_0
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.126     8.655 r  keccak_istate[1586]_i_2/O
                         net (fo=12, routed)          0.798     9.452    keccak_istate[1586]_i_2_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.283     9.735 r  keccak_istate[946]_i_1/O
                         net (fo=1, routed)           0.000     9.735    keccak_istate[946]_i_1_n_0
    SLICE_X47Y36         FDCE                                         r  keccak_istate_reg[946]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.582     9.639    i_clk_IBUF_BUFG
    SLICE_X47Y36         FDCE                                         r  keccak_istate_reg[946]/C
                         clock pessimism              0.241     9.880    
                         clock uncertainty           -0.035     9.845    
    SLICE_X47Y36         FDCE (Setup_fdce_C_D)        0.032     9.877    keccak_istate_reg[946]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 cnt_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[672]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.176ns (23.488%)  route 3.831ns (76.512%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 9.496 - 5.500 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.786     4.571    i_clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  cnt_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.379     4.950 r  cnt_block_reg[2]/Q
                         net (fo=265, routed)         1.353     6.303    cnt_block_reg_n_0_[2]
    SLICE_X40Y54         MUXF7 (Prop_muxf7_S_O)       0.241     6.544 r  o_obytes_reg[32]_i_5/O
                         net (fo=1, routed)           0.735     7.279    o_obytes_reg[32]_i_5_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.241     7.520 r  o_obytes[32]_i_1/O
                         net (fo=2, routed)           0.371     7.890    o_obytes[32]_i_1_n_0
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.105     7.995 r  keccak_istate[1504]_i_2/O
                         net (fo=15, routed)          0.528     8.523    keccak_istate[1504]_i_2_n_0
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.105     8.628 r  keccak_istate[1568]_i_2/O
                         net (fo=12, routed)          0.845     9.473    keccak_istate[1568]_i_2_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.105     9.578 r  keccak_istate[672]_i_1/O
                         net (fo=1, routed)           0.000     9.578    keccak_istate[672]_i_1_n_0
    SLICE_X43Y57         FDCE                                         r  keccak_istate_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.439     9.496    i_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  keccak_istate_reg[672]/C
                         clock pessimism              0.241     9.737    
                         clock uncertainty           -0.035     9.702    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.030     9.732    keccak_istate_reg[672]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 cnt_block_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[1061]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.432ns (28.657%)  route 3.565ns (71.343%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 9.496 - 5.500 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.789     4.574    i_clk_IBUF_BUFG
    SLICE_X32Y49         FDCE                                         r  cnt_block_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.379     4.953 r  cnt_block_reg[3]_rep__1/Q
                         net (fo=97, routed)          1.144     6.097    cnt_block_reg[3]_rep__1_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.105     6.202 r  o_obytes[37]_i_11/O
                         net (fo=1, routed)           0.000     6.202    o_obytes[37]_i_11_n_0
    SLICE_X41Y54         MUXF7 (Prop_muxf7_I1_O)      0.182     6.384 r  o_obytes_reg[37]_i_4/O
                         net (fo=1, routed)           0.668     7.052    o_obytes_reg[37]_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.252     7.304 r  o_obytes[37]_i_1/O
                         net (fo=2, routed)           0.242     7.546    o_obytes[37]_i_1_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.105     7.651 r  keccak_istate[1509]_i_2/O
                         net (fo=14, routed)          0.679     8.330    keccak_istate[1509]_i_2_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I0_O)        0.126     8.456 r  keccak_istate[1573]_i_2/O
                         net (fo=12, routed)          0.832     9.288    keccak_istate[1573]_i_2_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.283     9.571 r  keccak_istate[1061]_i_1/O
                         net (fo=1, routed)           0.000     9.571    keccak_istate[1061]_i_1_n_0
    SLICE_X49Y52         FDCE                                         r  keccak_istate_reg[1061]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.439     9.496    i_clk_IBUF_BUFG
    SLICE_X49Y52         FDCE                                         r  keccak_istate_reg[1061]/C
                         clock pessimism              0.241     9.737    
                         clock uncertainty           -0.035     9.702    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.030     9.732    keccak_istate_reg[1061]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cnt_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[544]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (CLK rise@5.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.176ns (23.346%)  route 3.861ns (76.654%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 9.496 - 5.500 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.786     4.571    i_clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  cnt_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.379     4.950 r  cnt_block_reg[2]/Q
                         net (fo=265, routed)         1.353     6.303    cnt_block_reg_n_0_[2]
    SLICE_X40Y54         MUXF7 (Prop_muxf7_S_O)       0.241     6.544 r  o_obytes_reg[32]_i_5/O
                         net (fo=1, routed)           0.735     7.279    o_obytes_reg[32]_i_5_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.241     7.520 r  o_obytes[32]_i_1/O
                         net (fo=2, routed)           0.371     7.890    o_obytes[32]_i_1_n_0
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.105     7.995 r  keccak_istate[1504]_i_2/O
                         net (fo=15, routed)          0.528     8.523    keccak_istate[1504]_i_2_n_0
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.105     8.628 r  keccak_istate[1568]_i_2/O
                         net (fo=12, routed)          0.875     9.503    keccak_istate[1568]_i_2_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.105     9.608 r  keccak_istate[544]_i_1/O
                         net (fo=1, routed)           0.000     9.608    keccak_istate[544]_i_1_n_0
    SLICE_X46Y51         FDCE                                         r  keccak_istate_reg[544]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.500     5.500 r  
    M2                                                0.000     5.500 r  i_clk (IN)
                         net (fo=0)                   0.000     5.500    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     6.281 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.980    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.057 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.439     9.496    i_clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  keccak_istate_reg[544]/C
                         clock pessimism              0.241     9.737    
                         clock uncertainty           -0.035     9.702    
    SLICE_X46Y51         FDCE (Setup_fdce_C_D)        0.072     9.774    keccak_istate_reg[544]
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_keccakf1600/round_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            u_keccakf1600/round_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.754%)  route 0.085ns (31.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.678     1.589    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X26Y72         FDCE                                         r  u_keccakf1600/round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  u_keccakf1600/round_reg[2]/Q
                         net (fo=4, routed)           0.085     1.815    u_keccakf1600/round_reg_n_0_[2]
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  u_keccakf1600/round[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    u_keccakf1600/round[3]_i_1_n_0
    SLICE_X27Y72         FDCE                                         r  u_keccakf1600/round_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.951     2.111    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X27Y72         FDCE                                         r  u_keccakf1600/round_reg[3]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X27Y72         FDCE (Hold_fdce_C_D)         0.091     1.693    u_keccakf1600/round_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_keccakf1600/r_init_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            u_keccakf1600/r_init_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.753%)  route 0.131ns (41.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.686     1.597    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X25Y61         FDCE                                         r  u_keccakf1600/r_init_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  u_keccakf1600/r_init_reg[5]/Q
                         net (fo=10, routed)          0.131     1.869    u_keccakf1600/r[0]10_in[6]
    SLICE_X24Y61         LUT5 (Prop_lut5_I2_O)        0.045     1.914 r  u_keccakf1600/r_init[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    u_keccakf1600/r_init[2]_i_1_n_0
    SLICE_X24Y61         FDCE                                         r  u_keccakf1600/r_init_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.962     2.122    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X24Y61         FDCE                                         r  u_keccakf1600/r_init_reg[2]/C
                         clock pessimism             -0.512     1.610    
    SLICE_X24Y61         FDCE (Hold_fdce_C_D)         0.092     1.702    u_keccakf1600/r_init_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_keccakf1600/r_init_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            u_keccakf1600/r_init_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.671%)  route 0.137ns (42.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.686     1.597    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X26Y61         FDCE                                         r  u_keccakf1600/r_init_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  u_keccakf1600/r_init_reg[7]/Q
                         net (fo=7, routed)           0.137     1.875    u_keccakf1600/r_init_reg_n_0_[7]
    SLICE_X25Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.920 r  u_keccakf1600/r_init[4]_i_1/O
                         net (fo=1, routed)           0.000     1.920    u_keccakf1600/r_init[4]_i_1_n_0
    SLICE_X25Y61         FDCE                                         r  u_keccakf1600/r_init_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.962     2.122    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X25Y61         FDCE                                         r  u_keccakf1600/r_init_reg[4]/C
                         clock pessimism             -0.509     1.613    
    SLICE_X25Y61         FDCE (Hold_fdce_C_D)         0.092     1.705    u_keccakf1600/r_init_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_keccakf1600/r_init_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            u_keccakf1600/r_init_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.370%)  route 0.150ns (44.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.686     1.597    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X25Y61         FDCE                                         r  u_keccakf1600/r_init_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  u_keccakf1600/r_init_reg[5]/Q
                         net (fo=10, routed)          0.150     1.888    u_keccakf1600/r[0]10_in[6]
    SLICE_X26Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.933 r  u_keccakf1600/r_init[1]_i_1/O
                         net (fo=1, routed)           0.000     1.933    u_keccakf1600/r_init[1]
    SLICE_X26Y61         FDCE                                         r  u_keccakf1600/r_init_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.962     2.122    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X26Y61         FDCE                                         r  u_keccakf1600/r_init_reg[1]/C
                         clock pessimism             -0.509     1.613    
    SLICE_X26Y61         FDCE (Hold_fdce_C_D)         0.092     1.705    u_keccakf1600/r_init_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 keccak_istate_reg[803]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[1598]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.231ns (33.274%)  route 0.463ns (66.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.652     1.563    i_clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  keccak_istate_reg[803]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.141     1.704 r  keccak_istate_reg[803]/Q
                         net (fo=7, routed)           0.409     2.113    p_0_in197_in[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.158 r  keccak_istate[1598]_i_4/O
                         net (fo=1, routed)           0.054     2.212    keccak_ostate[1598]
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.257 r  keccak_istate[1598]_i_1/O
                         net (fo=1, routed)           0.000     2.257    keccak_istate[1598]_i_1_n_0
    SLICE_X48Y41         FDCE                                         r  keccak_istate_reg[1598]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.001     2.161    i_clk_IBUF_BUFG
    SLICE_X48Y41         FDCE                                         r  keccak_istate_reg[1598]/C
                         clock pessimism             -0.258     1.903    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.120     2.023    keccak_istate_reg[1598]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keccak_istate_reg[703]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[703]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.686%)  route 0.160ns (43.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.752     1.663    i_clk_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  keccak_istate_reg[703]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.164     1.827 r  keccak_istate_reg[703]/Q
                         net (fo=6, routed)           0.160     1.986    p_0_in171_in[7]
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.031 r  keccak_istate[703]_i_2/O
                         net (fo=1, routed)           0.000     2.031    keccak_istate[703]_i_2_n_0
    SLICE_X40Y38         FDCE                                         r  keccak_istate_reg[703]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.031     2.191    i_clk_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  keccak_istate_reg[703]/C
                         clock pessimism             -0.528     1.663    
    SLICE_X40Y38         FDCE (Hold_fdce_C_D)         0.121     1.784    keccak_istate_reg[703]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keccak_istate_reg[258]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[258]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.673%)  route 0.160ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.744     1.655    i_clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  keccak_istate_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.164     1.819 r  keccak_istate_reg[258]/Q
                         net (fo=6, routed)           0.160     1.979    p_0_in61_in[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.045     2.024 r  keccak_istate[258]_i_1/O
                         net (fo=1, routed)           0.000     2.024    keccak_istate[258]_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  keccak_istate_reg[258]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.020     2.180    i_clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  keccak_istate_reg[258]/C
                         clock pessimism             -0.525     1.655    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.121     1.776    keccak_istate_reg[258]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 obytes_len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            block_size_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.629%)  route 0.196ns (51.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.676     1.587    i_clk_IBUF_BUFG
    SLICE_X31Y71         FDCE                                         r  obytes_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  obytes_len_reg[4]/Q
                         net (fo=11, routed)          0.196     1.925    obytes_len_reg_n_0_[4]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.970 r  block_size[4]_i_1/O
                         net (fo=1, routed)           0.000     1.970    block_size[4]_i_1_n_0
    SLICE_X33Y69         FDCE                                         r  block_size_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.951     2.111    i_clk_IBUF_BUFG
    SLICE_X33Y69         FDCE                                         r  block_size_reg[4]/C
                         clock pessimism             -0.487     1.624    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.091     1.715    block_size_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_keccakf1600/r_init_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            u_keccakf1600/r_init_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.480%)  route 0.162ns (46.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.686     1.597    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X25Y61         FDCE                                         r  u_keccakf1600/r_init_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  u_keccakf1600/r_init_reg[6]/Q
                         net (fo=9, routed)           0.162     1.900    u_keccakf1600/r[0]10_in[7]
    SLICE_X25Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.945 r  u_keccakf1600/r_init[5]_i_1/O
                         net (fo=1, routed)           0.000     1.945    u_keccakf1600/r_init[5]_i_1_n_0
    SLICE_X25Y61         FDCE                                         r  u_keccakf1600/r_init_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.962     2.122    u_keccakf1600/i_clk_IBUF_BUFG
    SLICE_X25Y61         FDCE                                         r  u_keccakf1600/r_init_reg[5]/C
                         clock pessimism             -0.525     1.597    
    SLICE_X25Y61         FDCE (Hold_fdce_C_D)         0.091     1.688    u_keccakf1600/r_init_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keccak_istate_reg[1341]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            keccak_istate_reg[1341]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.751     1.662    i_clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  keccak_istate_reg[1341]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     1.803 r  keccak_istate_reg[1341]/Q
                         net (fo=6, routed)           0.167     1.970    p_0_in331_in[5]
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.015 r  keccak_istate[1341]_i_1/O
                         net (fo=1, routed)           0.000     2.015    keccak_istate[1341]_i_1_n_0
    SLICE_X39Y37         FDCE                                         r  keccak_istate_reg[1341]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.029     2.189    i_clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  keccak_istate_reg[1341]/C
                         clock pessimism             -0.527     1.662    
    SLICE_X39Y37         FDCE (Hold_fdce_C_D)         0.091     1.753    keccak_istate_reg[1341]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.500       3.908      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X31Y62   FSM_gray_c_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X32Y69   FSM_gray_c_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X30Y70   FSM_gray_c_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X27Y60   absb_active_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X32Y64   block_size_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X33Y52   block_size_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X33Y62   block_size_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X33Y66   block_size_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X33Y58   block_size_reg[3]_rep/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X31Y62   FSM_gray_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X31Y62   FSM_gray_c_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y69   FSM_gray_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y69   FSM_gray_c_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X30Y70   FSM_gray_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X30Y70   FSM_gray_c_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X27Y60   absb_active_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X27Y60   absb_active_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y64   block_size_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y64   block_size_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X31Y62   FSM_gray_c_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X31Y62   FSM_gray_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y69   FSM_gray_c_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y69   FSM_gray_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X30Y70   FSM_gray_c_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X30Y70   FSM_gray_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X27Y60   absb_active_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X27Y60   absb_active_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y64   block_size_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.750       2.250      SLICE_X32Y64   block_size_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_mode[0]
                            (input port)
  Destination:            o_ibytes_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.327ns  (logic 3.497ns (19.083%)  route 14.830ns (80.917%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  i_mode[0] (IN)
                         net (fo=0)                   0.000     0.000    i_mode[0]
    L4                   IBUF (Prop_ibuf_I_O)         0.895     0.895 r  i_mode_IBUF[0]_inst/O
                         net (fo=27, routed)          7.522     8.417    u_keccakf1600/i_mode_IBUF[0]
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.105     8.522 r  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.735     9.257    u_keccakf1600_n_74
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.105     9.362 r  o_ibytes_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.573    15.935    o_ibytes_ready_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.392    18.327 r  o_ibytes_ready_OBUF_inst/O
                         net (fo=0)                   0.000    18.327    o_ibytes_ready
    J3                                                                r  o_ibytes_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_mode[0]
                            (input port)
  Destination:            FSM_gray_n_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.199ns  (logic 1.210ns (11.866%)  route 8.989ns (88.134%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  i_mode[0] (IN)
                         net (fo=0)                   0.000     0.000    i_mode[0]
    L4                   IBUF (Prop_ibuf_I_O)         0.895     0.895 r  i_mode_IBUF[0]_inst/O
                         net (fo=27, routed)          7.522     8.417    u_keccakf1600/i_mode_IBUF[0]
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.105     8.522 f  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.492     9.014    u_keccakf1600/block_size_reg[6]
    SLICE_X33Y71         LUT6 (Prop_lut6_I0_O)        0.105     9.119 r  u_keccakf1600/FSM_gray_n_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.546     9.665    u_keccakf1600/FSM_gray_n_state_reg[0]_i_2_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.105     9.770 r  u_keccakf1600/FSM_gray_n_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.429    10.199    n_state__0[0]
    SLICE_X33Y71         LDCE                                         r  FSM_gray_n_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_mode[0]
                            (input port)
  Destination:            FSM_gray_n_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.625ns  (logic 1.210ns (12.574%)  route 8.415ns (87.426%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  i_mode[0] (IN)
                         net (fo=0)                   0.000     0.000    i_mode[0]
    L4                   IBUF (Prop_ibuf_I_O)         0.895     0.895 r  i_mode_IBUF[0]_inst/O
                         net (fo=27, routed)          7.522     8.417    u_keccakf1600/i_mode_IBUF[0]
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.105     8.522 f  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.402     8.924    u_keccakf1600/block_size_reg[6]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.105     9.029 r  u_keccakf1600/FSM_gray_n_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.204     9.234    u_keccakf1600/FSM_gray_n_state_reg[1]_i_4_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.105     9.339 r  u_keccakf1600/FSM_gray_n_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.286     9.625    n_state__0[1]
    SLICE_X33Y71         LDCE                                         r  FSM_gray_n_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ibytes_len[10]
                            (input port)
  Destination:            FSM_gray_n_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.226ns  (logic 0.487ns (15.093%)  route 2.739ns (84.907%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  i_ibytes_len[10] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes_len[10]
    N1                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_ibytes_len_IBUF[10]_inst/O
                         net (fo=5, routed)           2.274     2.506    u_keccakf1600/i_ibytes_len_IBUF[10]
    SLICE_X38Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.551 r  u_keccakf1600/FSM_gray_n_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     2.551    u_keccakf1600/FSM_gray_n_state_reg[0]_i_6_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.647 r  u_keccakf1600/FSM_gray_n_state_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.293     2.940    u_keccakf1600/FSM_gray_n_state_reg[0]_i_3_n_2
    SLICE_X32Y71         LUT6 (Prop_lut6_I1_O)        0.114     3.054 r  u_keccakf1600/FSM_gray_n_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     3.226    n_state__0[0]
    SLICE_X33Y71         LDCE                                         r  FSM_gray_n_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ibytes_len[10]
                            (input port)
  Destination:            FSM_gray_n_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.333ns  (logic 0.530ns (15.899%)  route 2.803ns (84.101%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  i_ibytes_len[10] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes_len[10]
    N1                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_ibytes_len_IBUF[10]_inst/O
                         net (fo=5, routed)           2.285     2.517    u_keccakf1600/i_ibytes_len_IBUF[10]
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.043     2.560 r  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.560    u_keccakf1600/o_ibytes_ready_OBUF_inst_i_8_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.656 f  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_3/CO[1]
                         net (fo=3, routed)           0.324     2.981    u_keccakf1600/o_ibytes_ready_OBUF_inst_i_11_0[0]
    SLICE_X33Y71         LUT6 (Prop_lut6_I0_O)        0.114     3.095 r  u_keccakf1600/FSM_gray_n_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.080     3.175    u_keccakf1600/FSM_gray_n_state_reg[1]_i_4_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.045     3.220 r  u_keccakf1600/FSM_gray_n_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     3.333    n_state__0[1]
    SLICE_X33Y71         LDCE                                         r  FSM_gray_n_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ibytes_len[10]
                            (input port)
  Destination:            o_ibytes_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        7.555ns  (logic 1.647ns (21.803%)  route 5.908ns (78.197%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  i_ibytes_len[10] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes_len[10]
    N1                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_ibytes_len_IBUF[10]_inst/O
                         net (fo=5, routed)           2.285     2.517    u_keccakf1600/i_ibytes_len_IBUF[10]
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.043     2.560 r  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.560    u_keccakf1600/o_ibytes_ready_OBUF_inst_i_8_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.656 r  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_3/CO[1]
                         net (fo=3, routed)           0.357     3.014    n_state4
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.114     3.128 r  o_ibytes_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.265     6.393    o_ibytes_ready_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.162     7.555 r  o_ibytes_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.555    o_ibytes_ready
    J3                                                                r  o_ibytes_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_size_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_ibytes_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.746ns  (logic 4.601ns (31.203%)  route 10.145ns (68.797%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.635     4.420    i_clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  block_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.379     4.799 r  block_size_reg[1]/Q
                         net (fo=403, routed)         1.969     6.768    u_keccakf1600/FSM_gray_n_state_reg[1]_i_9_0[1]
    SLICE_X35Y72         LUT2 (Prop_lut2_I1_O)        0.105     6.873 r  u_keccakf1600/input_offset[3]_i_5/O
                         net (fo=1, routed)           0.000     6.873    u_keccakf1600/input_offset[3]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.330 r  u_keccakf1600/input_offset_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    u_keccakf1600/input_offset_reg[3]_i_2_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.428 r  u_keccakf1600/input_offset_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.428    u_keccakf1600/input_offset_reg[7]_i_2_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.693 r  u_keccakf1600/input_offset_reg[10]_i_3/O[1]
                         net (fo=3, routed)           0.796     8.488    u_keccakf1600/input_offset_reg[10][1]
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.250     8.738 r  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     8.738    u_keccakf1600/o_ibytes_ready_OBUF_inst_i_11_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.118 r  u_keccakf1600/o_ibytes_ready_OBUF_inst_i_3/CO[1]
                         net (fo=3, routed)           0.807     9.926    n_state4
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.275    10.201 r  o_ibytes_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.573    16.774    o_ibytes_ready_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.392    19.166 r  o_ibytes_ready_OBUF_inst/O
                         net (fo=0)                   0.000    19.166    o_ibytes_ready
    J3                                                                r  o_ibytes_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.492ns  (logic 2.864ns (27.298%)  route 7.628ns (72.702%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.623     4.408    i_clk_IBUF_BUFG
    SLICE_X30Y70         FDCE                                         r  FSM_gray_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDCE (Prop_fdce_C_Q)         0.379     4.787 r  FSM_gray_c_state_reg[2]/Q
                         net (fo=48, routed)          0.925     5.712    c_state[2]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.105     5.817 r  o_obytes_done_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.703    12.520    o_obytes_done_OBUF
    K3                   OBUF (Prop_obuf_I_O)         2.380    14.900 r  o_obytes_done_OBUF_inst/O
                         net (fo=0)                   0.000    14.900    o_obytes_done
    K3                                                                r  o_obytes_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 2.747ns (27.711%)  route 7.167ns (72.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.706     4.491    i_clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  o_obytes_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.379     4.870 r  o_obytes_reg[62]/Q
                         net (fo=1, routed)           7.167    12.037    o_obytes_OBUF[62]
    K15                  OBUF (Prop_obuf_I_O)         2.368    14.405 r  o_obytes_OBUF[62]_inst/O
                         net (fo=0)                   0.000    14.405    o_obytes[62]
    K15                                                               r  o_obytes[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 2.797ns (30.034%)  route 6.517ns (69.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.641     4.426    i_clk_IBUF_BUFG
    SLICE_X22Y58         FDCE                                         r  o_obytes_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDCE (Prop_fdce_C_Q)         0.433     4.859 r  o_obytes_reg[53]/Q
                         net (fo=1, routed)           6.517    11.376    o_obytes_OBUF[53]
    L15                  OBUF (Prop_obuf_I_O)         2.364    13.740 r  o_obytes_OBUF[53]_inst/O
                         net (fo=0)                   0.000    13.740    o_obytes[53]
    L15                                                               r  o_obytes[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 2.723ns (30.416%)  route 6.229ns (69.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.544     4.329    i_clk_IBUF_BUFG
    SLICE_X47Y69         FDCE                                         r  o_obytes_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDCE (Prop_fdce_C_Q)         0.379     4.708 r  o_obytes_valid_reg/Q
                         net (fo=1, routed)           6.229    10.937    o_obytes_valid_OBUF
    N8                   OBUF (Prop_obuf_I_O)         2.344    13.280 r  o_obytes_valid_OBUF_inst/O
                         net (fo=0)                   0.000    13.280    o_obytes_valid
    N8                                                                r  o_obytes_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 2.728ns (31.202%)  route 6.015ns (68.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.630     4.415    i_clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  o_obytes_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.379     4.794 r  o_obytes_reg[57]/Q
                         net (fo=1, routed)           6.015    10.809    o_obytes_OBUF[57]
    K17                  OBUF (Prop_obuf_I_O)         2.349    13.158 r  o_obytes_OBUF[57]_inst/O
                         net (fo=0)                   0.000    13.158    o_obytes[57]
    K17                                                               r  o_obytes[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 2.727ns (32.262%)  route 5.727ns (67.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.789     4.574    i_clk_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  o_obytes_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.379     4.953 r  o_obytes_reg[51]/Q
                         net (fo=1, routed)           5.727    10.680    o_obytes_OBUF[51]
    M17                  OBUF (Prop_obuf_I_O)         2.348    13.028 r  o_obytes_OBUF[51]_inst/O
                         net (fo=0)                   0.000    13.028    o_obytes[51]
    M17                                                               r  o_obytes[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.307ns  (logic 2.728ns (32.842%)  route 5.579ns (67.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.780     4.565    i_clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  o_obytes_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.379     4.944 r  o_obytes_reg[61]/Q
                         net (fo=1, routed)           5.579    10.523    o_obytes_OBUF[61]
    J16                  OBUF (Prop_obuf_I_O)         2.349    12.872 r  o_obytes_OBUF[61]_inst/O
                         net (fo=0)                   0.000    12.872    o_obytes[61]
    J16                                                               r  o_obytes[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 2.761ns (32.985%)  route 5.610ns (67.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.709     4.494    i_clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  o_obytes_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.433     4.927 r  o_obytes_reg[63]/Q
                         net (fo=1, routed)           5.610    10.538    o_obytes_OBUF[63]
    K18                  OBUF (Prop_obuf_I_O)         2.328    12.866 r  o_obytes_OBUF[63]_inst/O
                         net (fo=0)                   0.000    12.866    o_obytes[63]
    K18                                                               r  o_obytes[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 2.760ns (32.691%)  route 5.682ns (67.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.635     4.420    i_clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  o_obytes_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.379     4.799 r  o_obytes_reg[56]/Q
                         net (fo=1, routed)           5.682    10.481    o_obytes_OBUF[56]
    M14                  OBUF (Prop_obuf_I_O)         2.381    12.861 r  o_obytes_OBUF[56]_inst/O
                         net (fo=0)                   0.000    12.861    o_obytes[56]
    M14                                                               r  o_obytes[56] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_gray_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            FSM_gray_n_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.186ns (27.666%)  route 0.486ns (72.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.677     1.588    i_clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  FSM_gray_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  FSM_gray_c_state_reg[1]/Q
                         net (fo=52, routed)          0.374     2.103    u_keccakf1600/FSM_gray_c_state_reg[2]_0[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  u_keccakf1600/FSM_gray_n_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.113     2.260    n_state__0[2]
    SLICE_X33Y71         LDCE                                         r  FSM_gray_n_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            FSM_gray_n_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.186ns (27.464%)  route 0.491ns (72.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.677     1.588    i_clk_IBUF_BUFG
    SLICE_X30Y70         FDCE                                         r  FSM_gray_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  FSM_gray_c_state_reg[2]/Q
                         net (fo=48, routed)          0.319     2.049    u_keccakf1600/FSM_gray_c_state_reg[2]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.094 r  u_keccakf1600/FSM_gray_n_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     2.265    n_state__0[0]
    SLICE_X33Y71         LDCE                                         r  FSM_gray_n_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            FSM_gray_n_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.186ns (24.834%)  route 0.563ns (75.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.677     1.588    i_clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  FSM_gray_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  FSM_gray_c_state_reg[1]/Q
                         net (fo=52, routed)          0.450     2.179    u_keccakf1600/FSM_gray_c_state_reg[2]_0[1]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.224 r  u_keccakf1600/FSM_gray_n_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     2.337    n_state__0[1]
    SLICE_X33Y71         LDCE                                         r  FSM_gray_n_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.315ns (59.885%)  route 0.881ns (40.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.793     1.704    i_clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  o_obytes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.845 r  o_obytes_reg[6]/Q
                         net (fo=1, routed)           0.881     2.726    o_obytes_OBUF[6]
    R26                  OBUF (Prop_obuf_I_O)         1.174     3.900 r  o_obytes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.900    o_obytes[6]
    R26                                                               r  o_obytes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.322ns (57.041%)  route 0.996ns (42.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.721     1.632    i_clk_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  o_obytes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.164     1.796 r  o_obytes_reg[31]/Q
                         net (fo=1, routed)           0.996     2.792    o_obytes_OBUF[31]
    L25                  OBUF (Prop_obuf_I_O)         1.158     3.951 r  o_obytes_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.951    o_obytes[31]
    L25                                                               r  o_obytes[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.253ns (55.382%)  route 1.010ns (44.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.789     1.700    i_clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  o_obytes_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.841 r  o_obytes_reg[17]/Q
                         net (fo=1, routed)           1.010     2.850    o_obytes_OBUF[17]
    N19                  OBUF (Prop_obuf_I_O)         1.112     3.963 r  o_obytes_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.963    o_obytes[17]
    N19                                                               r  o_obytes[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.288ns (56.440%)  route 0.994ns (43.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.793     1.704    i_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  o_obytes_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.845 r  o_obytes_reg[19]/Q
                         net (fo=1, routed)           0.994     2.839    o_obytes_OBUF[19]
    N24                  OBUF (Prop_obuf_I_O)         1.147     3.985 r  o_obytes_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.985    o_obytes[19]
    N24                                                               r  o_obytes[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.284ns (55.087%)  route 1.047ns (44.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.792     1.703    i_clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  o_obytes_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     1.844 r  o_obytes_reg[16]/Q
                         net (fo=1, routed)           1.047     2.891    o_obytes_OBUF[16]
    P23                  OBUF (Prop_obuf_I_O)         1.143     4.034 r  o_obytes_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.034    o_obytes[16]
    P23                                                               r  o_obytes[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.304ns (53.465%)  route 1.135ns (46.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.693     1.604    i_clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  o_obytes_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.164     1.768 r  o_obytes_reg[26]/Q
                         net (fo=1, routed)           1.135     2.904    o_obytes_OBUF[26]
    M21                  OBUF (Prop_obuf_I_O)         1.140     4.044 r  o_obytes_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.044    o_obytes[26]
    M21                                                               r  o_obytes[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_obytes_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            o_obytes[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.328ns (53.526%)  route 1.153ns (46.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.693     1.604    i_clk_IBUF_BUFG
    SLICE_X8Y56          FDCE                                         r  o_obytes_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.164     1.768 r  o_obytes_reg[29]/Q
                         net (fo=1, routed)           1.153     2.921    o_obytes_OBUF[29]
    M25                  OBUF (Prop_obuf_I_O)         1.164     4.085 r  o_obytes_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.085    o_obytes[29]
    M25                                                               r  o_obytes[29] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay          3408 Endpoints
Min Delay          3408 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[1326]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.702ns  (logic 0.994ns (5.616%)  route 16.708ns (94.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.620    17.702    u_keccakf1600_n_36
    SLICE_X23Y50         FDCE                                         f  keccak_istate_reg[1326]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.526     4.083    i_clk_IBUF_BUFG
    SLICE_X23Y50         FDCE                                         r  keccak_istate_reg[1326]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[533]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.702ns  (logic 0.994ns (5.616%)  route 16.708ns (94.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.620    17.702    u_keccakf1600_n_36
    SLICE_X22Y50         FDCE                                         f  keccak_istate_reg[533]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.526     4.083    i_clk_IBUF_BUFG
    SLICE_X22Y50         FDCE                                         r  keccak_istate_reg[533]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[470]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.518ns  (logic 0.994ns (5.675%)  route 16.524ns (94.325%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.435    17.518    u_keccakf1600_n_36
    SLICE_X23Y57         FDCE                                         f  keccak_istate_reg[470]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.526     4.083    i_clk_IBUF_BUFG
    SLICE_X23Y57         FDCE                                         r  keccak_istate_reg[470]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[876]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.518ns  (logic 0.994ns (5.675%)  route 16.524ns (94.325%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.435    17.518    u_keccakf1600_n_36
    SLICE_X22Y57         FDCE                                         f  keccak_istate_reg[876]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.526     4.083    i_clk_IBUF_BUFG
    SLICE_X22Y57         FDCE                                         r  keccak_istate_reg[876]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[213]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.350ns  (logic 0.994ns (5.730%)  route 16.356ns (94.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.267    17.350    u_keccakf1600_n_36
    SLICE_X23Y49         FDCE                                         f  keccak_istate_reg[213]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.673     4.230    i_clk_IBUF_BUFG
    SLICE_X23Y49         FDCE                                         r  keccak_istate_reg[213]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[85]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.350ns  (logic 0.994ns (5.730%)  route 16.356ns (94.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.267    17.350    u_keccakf1600_n_36
    SLICE_X22Y49         FDCE                                         f  keccak_istate_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.673     4.230    i_clk_IBUF_BUFG
    SLICE_X22Y49         FDCE                                         r  keccak_istate_reg[85]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[1454]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.299ns  (logic 0.994ns (5.747%)  route 16.305ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.217    17.299    u_keccakf1600_n_36
    SLICE_X23Y54         FDCE                                         f  keccak_istate_reg[1454]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.526     4.083    i_clk_IBUF_BUFG
    SLICE_X23Y54         FDCE                                         r  keccak_istate_reg[1454]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[174]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.299ns  (logic 0.994ns (5.747%)  route 16.305ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.217    17.299    u_keccakf1600_n_36
    SLICE_X22Y54         FDCE                                         f  keccak_istate_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.526     4.083    i_clk_IBUF_BUFG
    SLICE_X22Y54         FDCE                                         r  keccak_istate_reg[174]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[877]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.277ns  (logic 0.994ns (5.755%)  route 16.283ns (94.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.194    17.277    u_keccakf1600_n_36
    SLICE_X23Y56         FDCE                                         f  keccak_istate_reg[877]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.526     4.083    i_clk_IBUF_BUFG
    SLICE_X23Y56         FDCE                                         r  keccak_istate_reg[877]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            keccak_istate_reg[235]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.219ns  (logic 0.994ns (5.774%)  route 16.225ns (94.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M7                                                0.000     0.000 r  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    M7                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           5.088     5.977    u_keccakf1600/i_rstn_IBUF
    SLICE_X58Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.082 f  u_keccakf1600/FSM_gray_c_state[1]_i_2/O
                         net (fo=1778, routed)       11.136    17.219    u_keccakf1600_n_36
    SLICE_X20Y54         FDCE                                         f  keccak_istate_reg[235]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.527     4.084    i_clk_IBUF_BUFG
    SLICE_X20Y54         FDCE                                         r  keccak_istate_reg[235]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_gray_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_gray_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.220ns (55.097%)  route 0.179ns (44.903%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         LDCE                         0.000     0.000 r  FSM_gray_n_state_reg[2]/G
    SLICE_X33Y71         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_gray_n_state_reg[2]/Q
                         net (fo=1, routed)           0.179     0.399    n_state[2]
    SLICE_X30Y70         FDCE                                         r  FSM_gray_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.951     2.111    i_clk_IBUF_BUFG
    SLICE_X30Y70         FDCE                                         r  FSM_gray_c_state_reg[2]/C

Slack:                    inf
  Source:                 FSM_gray_n_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_gray_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.220ns (49.191%)  route 0.227ns (50.809%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         LDCE                         0.000     0.000 r  FSM_gray_n_state_reg[1]/G
    SLICE_X33Y71         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_gray_n_state_reg[1]/Q
                         net (fo=1, routed)           0.227     0.447    n_state[1]
    SLICE_X32Y69         FDCE                                         r  FSM_gray_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.951     2.111    i_clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  FSM_gray_c_state_reg[1]/C

Slack:                    inf
  Source:                 FSM_gray_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_gray_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.220ns (43.594%)  route 0.285ns (56.406%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         LDCE                         0.000     0.000 r  FSM_gray_n_state_reg[0]/G
    SLICE_X33Y71         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_gray_n_state_reg[0]/Q
                         net (fo=1, routed)           0.285     0.505    n_state[0]
    SLICE_X31Y62         FDCE                                         r  FSM_gray_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        0.958     2.118    i_clk_IBUF_BUFG
    SLICE_X31Y62         FDCE                                         r  FSM_gray_c_state_reg[0]/C

Slack:                    inf
  Source:                 i_ibytes[40]
                            (input port)
  Destination:            keccak_istate_reg[744]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.263ns (25.209%)  route 0.781ns (74.791%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  i_ibytes[40] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes[40]
    U15                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_ibytes_IBUF[40]_inst/O
                         net (fo=1, routed)           0.585     0.758    i_ibytes_IBUF[40]
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  keccak_istate[1512]_i_2/O
                         net (fo=14, routed)          0.196     0.999    keccak_istate[1512]_i_2_n_0
    SLICE_X7Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.044 r  keccak_istate[744]_i_1/O
                         net (fo=1, routed)           0.000     1.044    keccak_istate[744]_i_1_n_0
    SLICE_X7Y44          FDCE                                         r  keccak_istate_reg[744]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.074     2.234    i_clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  keccak_istate_reg[744]/C

Slack:                    inf
  Source:                 i_ibytes[40]
                            (input port)
  Destination:            keccak_istate_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.263ns (21.572%)  route 0.957ns (78.428%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  i_ibytes[40] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes[40]
    U15                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_ibytes_IBUF[40]_inst/O
                         net (fo=1, routed)           0.585     0.758    i_ibytes_IBUF[40]
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  keccak_istate[1512]_i_2/O
                         net (fo=14, routed)          0.372     1.176    keccak_istate[1512]_i_2_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.221 r  keccak_istate[104]_i_1/O
                         net (fo=1, routed)           0.000     1.221    keccak_istate[104]_i_1_n_0
    SLICE_X10Y44         FDCE                                         r  keccak_istate_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.045     2.205    i_clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  keccak_istate_reg[104]/C

Slack:                    inf
  Source:                 i_ibytes[16]
                            (input port)
  Destination:            keccak_istate_reg[1488]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.260ns (20.994%)  route 0.978ns (79.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_ibytes[16] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes[16]
    V16                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_ibytes_IBUF[16]_inst/O
                         net (fo=1, routed)           0.657     0.827    i_ibytes_IBUF[16]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.045     0.872 r  keccak_istate[1488]_i_2/O
                         net (fo=14, routed)          0.321     1.192    keccak_istate[1488]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.237 r  keccak_istate[1488]_i_1/O
                         net (fo=1, routed)           0.000     1.237    keccak_istate[1488]_i_1_n_0
    SLICE_X7Y34          FDCE                                         r  keccak_istate_reg[1488]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.068     2.228    i_clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  keccak_istate_reg[1488]/C

Slack:                    inf
  Source:                 i_ibytes[16]
                            (input port)
  Destination:            keccak_istate_reg[848]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.260ns (20.456%)  route 1.010ns (79.544%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_ibytes[16] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes[16]
    V16                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_ibytes_IBUF[16]_inst/O
                         net (fo=1, routed)           0.657     0.827    i_ibytes_IBUF[16]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.045     0.872 r  keccak_istate[1488]_i_2/O
                         net (fo=14, routed)          0.353     1.225    keccak_istate[1488]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I1_O)        0.045     1.270 r  keccak_istate[848]_i_1/O
                         net (fo=1, routed)           0.000     1.270    keccak_istate[848]_i_1_n_0
    SLICE_X4Y35          FDCE                                         r  keccak_istate_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.069     2.229    i_clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  keccak_istate_reg[848]/C

Slack:                    inf
  Source:                 i_ibytes[16]
                            (input port)
  Destination:            keccak_istate_reg[464]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.260ns (20.186%)  route 1.027ns (79.814%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_ibytes[16] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes[16]
    V16                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_ibytes_IBUF[16]_inst/O
                         net (fo=1, routed)           0.657     0.827    i_ibytes_IBUF[16]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.045     0.872 r  keccak_istate[1488]_i_2/O
                         net (fo=14, routed)          0.370     1.242    keccak_istate[1488]_i_2_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.287 r  keccak_istate[464]_i_1/O
                         net (fo=1, routed)           0.000     1.287    keccak_istate[464]_i_1_n_0
    SLICE_X15Y40         FDCE                                         r  keccak_istate_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.044     2.204    i_clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  keccak_istate_reg[464]/C

Slack:                    inf
  Source:                 i_ibytes[40]
                            (input port)
  Destination:            keccak_istate_reg[1384]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.263ns (20.376%)  route 1.029ns (79.624%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  i_ibytes[40] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes[40]
    U15                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_ibytes_IBUF[40]_inst/O
                         net (fo=1, routed)           0.585     0.758    i_ibytes_IBUF[40]
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  keccak_istate[1512]_i_2/O
                         net (fo=14, routed)          0.444     1.247    keccak_istate[1512]_i_2_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.292 r  keccak_istate[1384]_i_1/O
                         net (fo=1, routed)           0.000     1.292    keccak_istate[1384]_i_1_n_0
    SLICE_X14Y45         FDCE                                         r  keccak_istate_reg[1384]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.045     2.205    i_clk_IBUF_BUFG
    SLICE_X14Y45         FDCE                                         r  keccak_istate_reg[1384]/C

Slack:                    inf
  Source:                 i_ibytes[40]
                            (input port)
  Destination:            keccak_istate_reg[360]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.263ns (20.275%)  route 1.035ns (79.725%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  i_ibytes[40] (IN)
                         net (fo=0)                   0.000     0.000    i_ibytes[40]
    U15                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_ibytes_IBUF[40]_inst/O
                         net (fo=1, routed)           0.585     0.758    i_ibytes_IBUF[40]
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  keccak_istate[1512]_i_2/O
                         net (fo=14, routed)          0.450     1.254    keccak_istate[1512]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.299 r  keccak_istate[360]_i_1/O
                         net (fo=1, routed)           0.000     1.299    keccak_istate[360]_i_1_n_0
    SLICE_X16Y42         FDCE                                         r  keccak_istate_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1778, routed)        1.043     2.203    i_clk_IBUF_BUFG
    SLICE_X16Y42         FDCE                                         r  keccak_istate_reg[360]/C
