ARM GAS  /tmp/ccEsYTCz.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****  ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****  * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****  * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****  *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****  ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****  * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****  *
  10:Core/Src/stm32f4xx_hal_msp.c ****  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****  * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****  *
  13:Core/Src/stm32f4xx_hal_msp.c ****  * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****  * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****  * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****  *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****  *
  18:Core/Src/stm32f4xx_hal_msp.c ****  ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****  */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccEsYTCz.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccEsYTCz.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_RTC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_RTC_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccEsYTCz.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 08B5     		push	{r3, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 3, -8
 104              		.cfi_offset 14, -4
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 105              		.loc 1 88 3 is_stmt 1 view .LVU16
 106              		.loc 1 88 10 is_stmt 0 view .LVU17
 107 0002 0268     		ldr	r2, [r0]
 108              		.loc 1 88 5 view .LVU18
 109 0004 074B     		ldr	r3, .L9
 110 0006 9A42     		cmp	r2, r3
 111 0008 00D0     		beq	.L8
 112              	.LVL1:
 113              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* RTC interrupt Init */
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 1, 0);
  97:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c ****   }
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c **** }
 114              		.loc 1 103 1 view .LVU19
 115 000a 08BD     		pop	{r3, pc}
 116              	.LVL2:
 117              	.L8:
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* RTC interrupt Init */
 118              		.loc 1 94 5 is_stmt 1 view .LVU20
 119 000c 0121     		movs	r1, #1
 120 000e 064B     		ldr	r3, .L9+4
 121 0010 C3F83C1E 		str	r1, [r3, #3644]
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 122              		.loc 1 96 5 view .LVU21
 123 0014 0022     		movs	r2, #0
 124 0016 0320     		movs	r0, #3
 125              	.LVL3:
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
ARM GAS  /tmp/ccEsYTCz.s 			page 5


 126              		.loc 1 96 5 is_stmt 0 view .LVU22
 127 0018 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 128              	.LVL4:
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 129              		.loc 1 97 5 is_stmt 1 view .LVU23
 130 001c 0320     		movs	r0, #3
 131 001e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 132              	.LVL5:
 133              		.loc 1 103 1 is_stmt 0 view .LVU24
 134 0022 F2E7     		b	.L5
 135              	.L10:
 136              		.align	2
 137              	.L9:
 138 0024 00280040 		.word	1073752064
 139 0028 00004742 		.word	1111949312
 140              		.cfi_endproc
 141              	.LFE131:
 143              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 144              		.align	1
 145              		.global	HAL_RTC_MspDeInit
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu fpv4-sp-d16
 151              	HAL_RTC_MspDeInit:
 152              	.LVL6:
 153              	.LFB132:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c **** /**
 106:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 107:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 108:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 109:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 110:Core/Src/stm32f4xx_hal_msp.c **** */
 111:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 112:Core/Src/stm32f4xx_hal_msp.c **** {
 154              		.loc 1 112 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		.loc 1 112 1 is_stmt 0 view .LVU26
 159 0000 08B5     		push	{r3, lr}
 160              	.LCFI3:
 161              		.cfi_def_cfa_offset 8
 162              		.cfi_offset 3, -8
 163              		.cfi_offset 14, -4
 113:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 164              		.loc 1 113 3 is_stmt 1 view .LVU27
 165              		.loc 1 113 10 is_stmt 0 view .LVU28
 166 0002 0268     		ldr	r2, [r0]
 167              		.loc 1 113 5 view .LVU29
 168 0004 054B     		ldr	r3, .L15
 169 0006 9A42     		cmp	r2, r3
 170 0008 00D0     		beq	.L14
 171              	.LVL7:
 172              	.L11:
 114:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccEsYTCz.s 			page 6


 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 118:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 119:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****     /* RTC interrupt DeInit */
 122:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_WKUP_IRQn);
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 126:Core/Src/stm32f4xx_hal_msp.c ****   }
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c **** }
 173              		.loc 1 128 1 view .LVU30
 174 000a 08BD     		pop	{r3, pc}
 175              	.LVL8:
 176              	.L14:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 177              		.loc 1 119 5 is_stmt 1 view .LVU31
 178 000c 044B     		ldr	r3, .L15+4
 179 000e 0022     		movs	r2, #0
 180 0010 C3F83C2E 		str	r2, [r3, #3644]
 122:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 181              		.loc 1 122 5 view .LVU32
 182 0014 0320     		movs	r0, #3
 183              	.LVL9:
 122:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 184              		.loc 1 122 5 is_stmt 0 view .LVU33
 185 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 186              	.LVL10:
 187              		.loc 1 128 1 view .LVU34
 188 001a F6E7     		b	.L11
 189              	.L16:
 190              		.align	2
 191              	.L15:
 192 001c 00280040 		.word	1073752064
 193 0020 00004742 		.word	1111949312
 194              		.cfi_endproc
 195              	.LFE132:
 197              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_UART_MspInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu fpv4-sp-d16
 205              	HAL_UART_MspInit:
 206              	.LVL11:
 207              	.LFB133:
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c **** /**
 131:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 132:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 133:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 134:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 135:Core/Src/stm32f4xx_hal_msp.c **** */
ARM GAS  /tmp/ccEsYTCz.s 			page 7


 136:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 137:Core/Src/stm32f4xx_hal_msp.c **** {
 208              		.loc 1 137 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 32
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 137 1 is_stmt 0 view .LVU36
 213 0000 00B5     		push	{lr}
 214              	.LCFI4:
 215              		.cfi_def_cfa_offset 4
 216              		.cfi_offset 14, -4
 217 0002 89B0     		sub	sp, sp, #36
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 40
 138:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 220              		.loc 1 138 3 is_stmt 1 view .LVU37
 221              		.loc 1 138 20 is_stmt 0 view .LVU38
 222 0004 0023     		movs	r3, #0
 223 0006 0393     		str	r3, [sp, #12]
 224 0008 0493     		str	r3, [sp, #16]
 225 000a 0593     		str	r3, [sp, #20]
 226 000c 0693     		str	r3, [sp, #24]
 227 000e 0793     		str	r3, [sp, #28]
 139:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 228              		.loc 1 139 3 is_stmt 1 view .LVU39
 229              		.loc 1 139 11 is_stmt 0 view .LVU40
 230 0010 0268     		ldr	r2, [r0]
 231              		.loc 1 139 5 view .LVU41
 232 0012 154B     		ldr	r3, .L21
 233 0014 9A42     		cmp	r2, r3
 234 0016 02D0     		beq	.L20
 235              	.LVL12:
 236              	.L17:
 140:Core/Src/stm32f4xx_hal_msp.c ****   {
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 145:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 149:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 150:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 151:Core/Src/stm32f4xx_hal_msp.c ****     */
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c ****   }
 163:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccEsYTCz.s 			page 8


 164:Core/Src/stm32f4xx_hal_msp.c **** }
 237              		.loc 1 164 1 view .LVU42
 238 0018 09B0     		add	sp, sp, #36
 239              	.LCFI6:
 240              		.cfi_remember_state
 241              		.cfi_def_cfa_offset 4
 242              		@ sp needed
 243 001a 5DF804FB 		ldr	pc, [sp], #4
 244              	.LVL13:
 245              	.L20:
 246              	.LCFI7:
 247              		.cfi_restore_state
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 248              		.loc 1 145 5 is_stmt 1 view .LVU43
 249              	.LBB4:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 250              		.loc 1 145 5 view .LVU44
 251 001e 0021     		movs	r1, #0
 252 0020 0191     		str	r1, [sp, #4]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 253              		.loc 1 145 5 view .LVU45
 254 0022 03F5F833 		add	r3, r3, #126976
 255 0026 1A6C     		ldr	r2, [r3, #64]
 256 0028 42F48022 		orr	r2, r2, #262144
 257 002c 1A64     		str	r2, [r3, #64]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 258              		.loc 1 145 5 view .LVU46
 259 002e 1A6C     		ldr	r2, [r3, #64]
 260 0030 02F48022 		and	r2, r2, #262144
 261 0034 0192     		str	r2, [sp, #4]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 145 5 view .LVU47
 263 0036 019A     		ldr	r2, [sp, #4]
 264              	.LBE4:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 265              		.loc 1 145 5 view .LVU48
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 266              		.loc 1 147 5 view .LVU49
 267              	.LBB5:
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 268              		.loc 1 147 5 view .LVU50
 269 0038 0291     		str	r1, [sp, #8]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 270              		.loc 1 147 5 view .LVU51
 271 003a 1A6B     		ldr	r2, [r3, #48]
 272 003c 42F00202 		orr	r2, r2, #2
 273 0040 1A63     		str	r2, [r3, #48]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 274              		.loc 1 147 5 view .LVU52
 275 0042 1B6B     		ldr	r3, [r3, #48]
 276 0044 03F00203 		and	r3, r3, #2
 277 0048 0293     		str	r3, [sp, #8]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 278              		.loc 1 147 5 view .LVU53
 279 004a 029B     		ldr	r3, [sp, #8]
 280              	.LBE5:
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
ARM GAS  /tmp/ccEsYTCz.s 			page 9


 281              		.loc 1 147 5 view .LVU54
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 282              		.loc 1 152 5 view .LVU55
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 283              		.loc 1 152 25 is_stmt 0 view .LVU56
 284 004c 4FF44063 		mov	r3, #3072
 285 0050 0393     		str	r3, [sp, #12]
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 153 5 is_stmt 1 view .LVU57
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287              		.loc 1 153 26 is_stmt 0 view .LVU58
 288 0052 0223     		movs	r3, #2
 289 0054 0493     		str	r3, [sp, #16]
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 290              		.loc 1 154 5 is_stmt 1 view .LVU59
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 291              		.loc 1 155 5 view .LVU60
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 292              		.loc 1 155 27 is_stmt 0 view .LVU61
 293 0056 0323     		movs	r3, #3
 294 0058 0693     		str	r3, [sp, #24]
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 295              		.loc 1 156 5 is_stmt 1 view .LVU62
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 296              		.loc 1 156 31 is_stmt 0 view .LVU63
 297 005a 0723     		movs	r3, #7
 298 005c 0793     		str	r3, [sp, #28]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 299              		.loc 1 157 5 is_stmt 1 view .LVU64
 300 005e 03A9     		add	r1, sp, #12
 301 0060 0248     		ldr	r0, .L21+4
 302              	.LVL14:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 303              		.loc 1 157 5 is_stmt 0 view .LVU65
 304 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 305              	.LVL15:
 306              		.loc 1 164 1 view .LVU66
 307 0066 D7E7     		b	.L17
 308              	.L22:
 309              		.align	2
 310              	.L21:
 311 0068 00480040 		.word	1073760256
 312 006c 00040240 		.word	1073873920
 313              		.cfi_endproc
 314              	.LFE133:
 316              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 317              		.align	1
 318              		.global	HAL_UART_MspDeInit
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 322              		.fpu fpv4-sp-d16
 324              	HAL_UART_MspDeInit:
 325              	.LVL16:
 326              	.LFB134:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccEsYTCz.s 			page 10


 167:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 168:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 169:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 170:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 171:Core/Src/stm32f4xx_hal_msp.c **** */
 172:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 173:Core/Src/stm32f4xx_hal_msp.c **** {
 327              		.loc 1 173 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		.loc 1 173 1 is_stmt 0 view .LVU68
 332 0000 08B5     		push	{r3, lr}
 333              	.LCFI8:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 3, -8
 336              		.cfi_offset 14, -4
 174:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 337              		.loc 1 174 3 is_stmt 1 view .LVU69
 338              		.loc 1 174 11 is_stmt 0 view .LVU70
 339 0002 0268     		ldr	r2, [r0]
 340              		.loc 1 174 5 view .LVU71
 341 0004 074B     		ldr	r3, .L27
 342 0006 9A42     		cmp	r2, r3
 343 0008 00D0     		beq	.L26
 344              	.LVL17:
 345              	.L23:
 175:Core/Src/stm32f4xx_hal_msp.c ****   {
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 183:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 184:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 185:Core/Src/stm32f4xx_hal_msp.c ****     */
 186:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c ****   }
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c **** }
 346              		.loc 1 193 1 view .LVU72
 347 000a 08BD     		pop	{r3, pc}
 348              	.LVL18:
 349              	.L26:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 180 5 is_stmt 1 view .LVU73
 351 000c 064A     		ldr	r2, .L27+4
 352 000e 136C     		ldr	r3, [r2, #64]
 353 0010 23F48023 		bic	r3, r3, #262144
 354 0014 1364     		str	r3, [r2, #64]
 186:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccEsYTCz.s 			page 11


 355              		.loc 1 186 5 view .LVU74
 356 0016 4FF44061 		mov	r1, #3072
 357 001a 0448     		ldr	r0, .L27+8
 358              	.LVL19:
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 359              		.loc 1 186 5 is_stmt 0 view .LVU75
 360 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 361              	.LVL20:
 362              		.loc 1 193 1 view .LVU76
 363 0020 F3E7     		b	.L23
 364              	.L28:
 365 0022 00BF     		.align	2
 366              	.L27:
 367 0024 00480040 		.word	1073760256
 368 0028 00380240 		.word	1073887232
 369 002c 00040240 		.word	1073873920
 370              		.cfi_endproc
 371              	.LFE134:
 373              		.text
 374              	.Letext0:
 375              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 376              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 377              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 378              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 379              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 380              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 381              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 382              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 383              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 384              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccEsYTCz.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccEsYTCz.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccEsYTCz.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccEsYTCz.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccEsYTCz.s:85     .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccEsYTCz.s:92     .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccEsYTCz.s:138    .text.HAL_RTC_MspInit:0000000000000024 $d
     /tmp/ccEsYTCz.s:144    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccEsYTCz.s:151    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccEsYTCz.s:192    .text.HAL_RTC_MspDeInit:000000000000001c $d
     /tmp/ccEsYTCz.s:198    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccEsYTCz.s:205    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccEsYTCz.s:311    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/ccEsYTCz.s:317    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccEsYTCz.s:324    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccEsYTCz.s:367    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
