{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717497729674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717497729674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 18:42:09 2024 " "Processing started: Tue Jun 04 18:42:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717497729674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717497729674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab13_2 -c Lab13_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab13_2 -c Lab13_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717497729674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717497729899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab13_2.vhd 6 3 " "Found 6 design units, including 3 entities, in source file lab13_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab13_2-Behavior " "Found design unit 1: lab13_2-Behavior" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717497730166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dec3to8-Behavior " "Found design unit 2: dec3to8-Behavior" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 295 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717497730166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 regn-Behavior " "Found design unit 3: regn-Behavior" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 326 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717497730166 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab13_2 " "Found entity 1: Lab13_2" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717497730166 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717497730166 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717497730166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717497730166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab13_2 " "Elaborating entity \"Lab13_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717497730190 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G Lab13_2.vhd(141) " "VHDL Process Statement warning at Lab13_2.vhd(141): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717497730192 "|Lab13_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addxor Lab13_2.vhd(87) " "VHDL Process Statement warning at Lab13_2.vhd(87): inferring latch(es) for signal or variable \"addxor\", which holds its previous value in one or more paths through the process" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717497730193 "|Lab13_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addxor Lab13_2.vhd(87) " "Inferred latch for \"addxor\" at Lab13_2.vhd(87)" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717497730199 "|Lab13_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "Lab13_2.vhd" "decX" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717497730213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "Lab13_2.vhd" "reg_0" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717497730220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addxor " "Latch addxor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[8\]" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 330 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717497730693 ""}  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717497730693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717497730820 "|Lab13_2|HEX3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717497730820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717497730911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717497731222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717497731222 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Lab13_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab13/Lab13_2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717497731274 "|Lab13_2|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1717497731274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "367 " "Implemented 367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717497731274 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717497731274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717497731274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717497731274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717497731302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 18:42:11 2024 " "Processing ended: Tue Jun 04 18:42:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717497731302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717497731302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717497731302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717497731302 ""}
