// Seed: 3071959657
module module_0 (
    output tri0 id_0
);
  wire id_3;
  reg id_4, id_5, id_6, id_7, id_8;
  reg id_9, id_10, id_11;
  id_12(
      id_10, id_4, 1
  );
  wire id_13, id_14;
  always id_5 <= 1;
endmodule
module module_1 (
    output tri id_0
    , id_18, id_19,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    output supply1 id_5,
    input wand id_6,
    input uwire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    output uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    input wand id_14,
    input tri id_15,
    output tri id_16
);
  wire id_20, id_21;
  supply1 id_22 = 1'h0, id_23, id_24 = 1 | id_2;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_8 = 0;
  wire id_25, id_26, id_27, id_28;
endmodule
