INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/TB_Tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Tester'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Top_Level'
ERROR: [VRFC 10-719] formal port/generic <axi_resetn> is not declared in <\PL_CLASSIFIER_w_VOTING\> [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_Top_Level.vhd:66]
ERROR: [VRFC 10-3353] formal port 's_axis_aclk' has no actual or default value [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_Top_Level.vhd:62]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_Top_Level.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_Top_Level.vhd' ignored due to errors
