{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653856764101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653856764102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 08:39:23 2022 " "Processing started: Mon May 30 08:39:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653856764102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653856764102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mainDiagram -c Miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off mainDiagram -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653856764102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653856765199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/gift_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/gift_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_gift-behavior " "Found design unit 1: bouncy_gift-behavior" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766257 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_gift " "Found entity 1: bouncy_gift" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maindiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mainDiagram " "Found entity 1: mainDiagram" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/lfsr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766276 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/lfsr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766284 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display-BEHAVIOUR " "Found design unit 1: text_display-BEHAVIOUR" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766296 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766307 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/main_menu_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/main_menu_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_menu_display-BEHAVIOUR " "Found design unit 1: main_menu_display-BEHAVIOUR" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766320 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_menu_display " "Found entity 1: main_menu_display" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lives_display_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lives_display_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-BEHAVIOUR " "Found design unit 1: lives_display-BEHAVIOUR" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/lives_display_text.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766331 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/lives_display_text.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_over_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_over_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_display-BEHAVIOUR " "Found design unit 1: game_over_display-BEHAVIOUR" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766343 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_over_display " "Found entity 1: game_over_display" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766353 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766366 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcdtosegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcdtosegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdToSegment-beh " "Found design unit 1: bcdToSegment-beh" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bcdToSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766375 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdToSegment " "Found entity 1: bcdToSegment" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bcdToSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766386 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766399 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_mode_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_mode_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_mode_display-BEHAVIOUR " "Found design unit 1: game_mode_display-BEHAVIOUR" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766412 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_mode_display " "Found entity 1: game_mode_display" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/levels_text_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/levels_text_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 levels_display-BEHAVIOUR " "Found design unit 1: levels_display-BEHAVIOUR" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766424 ""} { "Info" "ISGN_ENTITY_NAME" "1 levels_display " "Found entity 1: levels_display" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856766424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856766424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainDiagram " "Elaborating entity \"mainDiagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653856766724 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 776 2688 2688 824 "" "" } { 792 2680 2680 840 "" "" } { 120 2680 2680 264 "" "" } { 264 2688 2688 424 "" "" } { 264 2680 2680 440 "" "" } { 680 2688 2688 776 "" "" } { 696 2680 2680 792 "" "" } { 424 2688 2688 584 "" "" } { 584 2688 2688 680 "" "" } { 440 2680 2680 600 "" "" } { 600 2680 2680 696 "" "" } { 104 2688 2688 248 "" "" } { 248 2688 2688 264 "" "" } { 264 2680 2688 264 "" "" } { 408 2688 3064 424 "pixel_row\[9..0\]" "" } { 424 2680 3064 440 "pixel_column\[9..0\]" "" } { 88 2688 3064 104 "pixel_row\[9..0\]" "" } { 104 2680 3064 120 "pixel_column\[9..0\]" "" } { 664 2688 3064 680 "pixel_row\[9..0\]" "" } { 680 2680 3064 696 "pixel_column\[9..0\]" "" } { 568 2688 3064 584 "pixel_row\[9..0\]" "" } { 584 2680 3064 600 "pixel_column\[9..0\]" "" } { 232 2688 3064 248 "pixel_row\[9..0\]" "" } { 248 2688 3064 264 "pixel_column\[9..0\]" "" } { 992 1280 1552 1008 "pixel_row\[9..0\]" "" } { 1008 1272 1552 1024 "pixel_column\[9..0\]" "" } { 848 1272 1272 1024 "" "" } { 856 1280 1280 1008 "" "" } { 856 1280 2288 856 "" "" } { 776 2288 2288 856 "" "" } { 776 2224 2288 776 "" "" } { 760 2288 2688 776 "pixel_row\[9..0\]" "" } { 848 1272 2280 848 "" "" } { 792 2280 2280 848 "" "" } { 792 2224 2280 792 "" "" } { 776 2280 2680 792 "pixel_column\[9..0\]" "" } { 824 2680 3064 840 "pixel_column\[9..0\]" "" } { 808 2688 3064 824 "pixel_row\[9..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1653856766729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "mainDiagram.bdf" "inst1" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 664 2000 2224 840 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst6 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst6\"" {  } { { "mainDiagram.bdf" "inst6" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 616 1494 1870 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "altpll_component" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653856766899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst6\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856766901 ""}  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653856766901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856767123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856767123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst\"" {  } { { "mainDiagram.bdf" "inst" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 864 1552 1808 1168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767147 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XLeft bouncy_ball.vhd(72) " "VHDL Signal Declaration warning at bouncy_ball.vhd(72): used explicit default value for signal \"pipe1XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767168 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XRight bouncy_ball.vhd(73) " "VHDL Signal Declaration warning at bouncy_ball.vhd(73): used explicit default value for signal \"pipe1XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767170 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XLeft bouncy_ball.vhd(74) " "VHDL Signal Declaration warning at bouncy_ball.vhd(74): used explicit default value for signal \"pipe2XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767172 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XRight bouncy_ball.vhd(75) " "VHDL Signal Declaration warning at bouncy_ball.vhd(75): used explicit default value for signal \"pipe2XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767175 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ballPadding bouncy_ball.vhd(87) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(87): object \"ballPadding\" assigned a value but never read" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653856767178 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable1 bouncy_ball.vhd(93) " "VHDL Signal Declaration warning at bouncy_ball.vhd(93): used explicit default value for signal \"rand_num_variable1\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767178 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable2 bouncy_ball.vhd(97) " "VHDL Signal Declaration warning at bouncy_ball.vhd(97): used explicit default value for signal \"rand_num_variable2\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767178 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "incrementScore bouncy_ball.vhd(185) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(185): object \"incrementScore\" assigned a value but never read" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653856767215 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "incrementScore2 bouncy_ball.vhd(186) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(186): object \"incrementScore2\" assigned a value but never read" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653856767216 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(192) " "VHDL Process Statement warning at bouncy_ball.vhd(192): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767216 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(193) " "VHDL Process Statement warning at bouncy_ball.vhd(193): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767217 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainmenuText bouncy_ball.vhd(193) " "VHDL Process Statement warning at bouncy_ball.vhd(193): signal \"mainmenuText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767217 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(194) " "VHDL Process Statement warning at bouncy_ball.vhd(194): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767218 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(198) " "VHDL Process Statement warning at bouncy_ball.vhd(198): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767218 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(198) " "VHDL Process Statement warning at bouncy_ball.vhd(198): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767219 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(199) " "VHDL Process Statement warning at bouncy_ball.vhd(199): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767220 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameModeText bouncy_ball.vhd(199) " "VHDL Process Statement warning at bouncy_ball.vhd(199): signal \"gameModeText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767221 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(200) " "VHDL Process Statement warning at bouncy_ball.vhd(200): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767221 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(201) " "VHDL Process Statement warning at bouncy_ball.vhd(201): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767222 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainmenuText bouncy_ball.vhd(201) " "VHDL Process Statement warning at bouncy_ball.vhd(201): signal \"mainmenuText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767222 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(205) " "VHDL Process Statement warning at bouncy_ball.vhd(205): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767223 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(205) " "VHDL Process Statement warning at bouncy_ball.vhd(205): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767224 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(206) " "VHDL Process Statement warning at bouncy_ball.vhd(206): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767224 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(207) " "VHDL Process Statement warning at bouncy_ball.vhd(207): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767224 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameModeText bouncy_ball.vhd(207) " "VHDL Process Statement warning at bouncy_ball.vhd(207): signal \"gameModeText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767225 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(208) " "VHDL Process Statement warning at bouncy_ball.vhd(208): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767226 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameModeText bouncy_ball.vhd(208) " "VHDL Process Statement warning at bouncy_ball.vhd(208): signal \"gameModeText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767226 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(212) " "VHDL Process Statement warning at bouncy_ball.vhd(212): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767226 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767227 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767227 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767227 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767228 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"gift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767228 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "levelsText bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"levelsText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767228 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767229 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767230 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767230 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767230 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767231 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"gift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767231 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "levelsText bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"levelsText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767232 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767232 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(215) " "VHDL Process Statement warning at bouncy_ball.vhd(215): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767233 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(215) " "VHDL Process Statement warning at bouncy_ball.vhd(215): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767233 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(215) " "VHDL Process Statement warning at bouncy_ball.vhd(215): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767233 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(215) " "VHDL Process Statement warning at bouncy_ball.vhd(215): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767234 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift bouncy_ball.vhd(215) " "VHDL Process Statement warning at bouncy_ball.vhd(215): signal \"gift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767234 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "levelsText bouncy_ball.vhd(215) " "VHDL Process Statement warning at bouncy_ball.vhd(215): signal \"levelsText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767235 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(215) " "VHDL Process Statement warning at bouncy_ball.vhd(215): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767235 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(217) " "VHDL Process Statement warning at bouncy_ball.vhd(217): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767236 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(217) " "VHDL Process Statement warning at bouncy_ball.vhd(217): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767236 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(217) " "VHDL Process Statement warning at bouncy_ball.vhd(217): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767237 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(217) " "VHDL Process Statement warning at bouncy_ball.vhd(217): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767238 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "levelsText bouncy_ball.vhd(217) " "VHDL Process Statement warning at bouncy_ball.vhd(217): signal \"levelsText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767238 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(217) " "VHDL Process Statement warning at bouncy_ball.vhd(217): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767239 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(218) " "VHDL Process Statement warning at bouncy_ball.vhd(218): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767239 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(218) " "VHDL Process Statement warning at bouncy_ball.vhd(218): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767239 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(218) " "VHDL Process Statement warning at bouncy_ball.vhd(218): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767240 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(218) " "VHDL Process Statement warning at bouncy_ball.vhd(218): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767240 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "levelsText bouncy_ball.vhd(218) " "VHDL Process Statement warning at bouncy_ball.vhd(218): signal \"levelsText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767240 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(218) " "VHDL Process Statement warning at bouncy_ball.vhd(218): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767241 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(219) " "VHDL Process Statement warning at bouncy_ball.vhd(219): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767241 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(219) " "VHDL Process Statement warning at bouncy_ball.vhd(219): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767242 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(219) " "VHDL Process Statement warning at bouncy_ball.vhd(219): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767242 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(219) " "VHDL Process Statement warning at bouncy_ball.vhd(219): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767243 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "levelsText bouncy_ball.vhd(219) " "VHDL Process Statement warning at bouncy_ball.vhd(219): signal \"levelsText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767243 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(219) " "VHDL Process Statement warning at bouncy_ball.vhd(219): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767244 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(224) " "VHDL Process Statement warning at bouncy_ball.vhd(224): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767245 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(225) " "VHDL Process Statement warning at bouncy_ball.vhd(225): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767246 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(225) " "VHDL Process Statement warning at bouncy_ball.vhd(225): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767247 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(225) " "VHDL Process Statement warning at bouncy_ball.vhd(225): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767247 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(225) " "VHDL Process Statement warning at bouncy_ball.vhd(225): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767248 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(225) " "VHDL Process Statement warning at bouncy_ball.vhd(225): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767248 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(226) " "VHDL Process Statement warning at bouncy_ball.vhd(226): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767249 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(226) " "VHDL Process Statement warning at bouncy_ball.vhd(226): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767249 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(226) " "VHDL Process Statement warning at bouncy_ball.vhd(226): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767249 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(226) " "VHDL Process Statement warning at bouncy_ball.vhd(226): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767250 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(226) " "VHDL Process Statement warning at bouncy_ball.vhd(226): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767250 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(227) " "VHDL Process Statement warning at bouncy_ball.vhd(227): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767251 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(227) " "VHDL Process Statement warning at bouncy_ball.vhd(227): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767251 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(227) " "VHDL Process Statement warning at bouncy_ball.vhd(227): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767251 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(227) " "VHDL Process Statement warning at bouncy_ball.vhd(227): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767252 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(227) " "VHDL Process Statement warning at bouncy_ball.vhd(227): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767252 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(231) " "VHDL Process Statement warning at bouncy_ball.vhd(231): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767253 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(232) " "VHDL Process Statement warning at bouncy_ball.vhd(232): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767255 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(233) " "VHDL Process Statement warning at bouncy_ball.vhd(233): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767256 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverText bouncy_ball.vhd(233) " "VHDL Process Statement warning at bouncy_ball.vhd(233): signal \"gameOverText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767257 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(234) " "VHDL Process Statement warning at bouncy_ball.vhd(234): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767258 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(235) " "VHDL Process Statement warning at bouncy_ball.vhd(235): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767259 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameOver bouncy_ball.vhd(183) " "VHDL Process Statement warning at bouncy_ball.vhd(183): inferring latch(es) for signal or variable \"gameOver\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653856767313 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameOver\[0\] bouncy_ball.vhd(183) " "Inferred latch for \"gameOver\[0\]\" at bouncy_ball.vhd(183)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767373 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameOver\[1\] bouncy_ball.vhd(183) " "Inferred latch for \"gameOver\[1\]\" at bouncy_ball.vhd(183)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767373 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst3 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst3\"" {  } { { "mainDiagram.bdf" "inst3" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 880 720 984 1024 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653856767480 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767480 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767480 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767480 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767480 "|mainDiagram|MOUSE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display text_display:inst13 " "Elaborating entity \"text_display\" for hierarchy \"text_display:inst13\"" {  } { { "mainDiagram.bdf" "inst13" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 776 3064 3288 920 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767483 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[0\] text.vhd(47) " "Inferred latch for \"score_display\[0\]\" at text.vhd(47)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767484 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[1\] text.vhd(47) " "Inferred latch for \"score_display\[1\]\" at text.vhd(47)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767484 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[2\] text.vhd(47) " "Inferred latch for \"score_display\[2\]\" at text.vhd(47)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767484 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[3\] text.vhd(47) " "Inferred latch for \"score_display\[3\]\" at text.vhd(47)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767485 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[4\] text.vhd(47) " "Inferred latch for \"score_display\[4\]\" at text.vhd(47)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767485 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[5\] text.vhd(47) " "Inferred latch for \"score_display\[5\]\" at text.vhd(47)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767485 "|mainDiagram|text_display:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_display:inst13\|char_rom:scoretext " "Elaborating entity \"char_rom\" for hierarchy \"text_display:inst13\|char_rom:scoretext\"" {  } { { "VHDL FIles/text.vhd" "scoretext" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\"" {  } { { "VHDL FIles/char_rom.vhd" "altsyncram_component" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\"" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767540 ""}  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653856767540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653856767594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653856767594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_display game_over_display:inst5 " "Elaborating entity \"game_over_display\" for hierarchy \"game_over_display:inst5\"" {  } { { "mainDiagram.bdf" "inst5" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 376 3064 3288 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767601 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[0\] game_over_text2.vhd(47) " "Inferred latch for \"game_over_display\[0\]\" at game_over_text2.vhd(47)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767603 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[1\] game_over_text2.vhd(47) " "Inferred latch for \"game_over_display\[1\]\" at game_over_text2.vhd(47)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767603 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[2\] game_over_text2.vhd(47) " "Inferred latch for \"game_over_display\[2\]\" at game_over_text2.vhd(47)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767603 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[3\] game_over_text2.vhd(47) " "Inferred latch for \"game_over_display\[3\]\" at game_over_text2.vhd(47)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767604 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[4\] game_over_text2.vhd(47) " "Inferred latch for \"game_over_display\[4\]\" at game_over_text2.vhd(47)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767604 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[5\] game_over_text2.vhd(47) " "Inferred latch for \"game_over_display\[5\]\" at game_over_text2.vhd(47)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_over_text2.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767604 "|mainDiagram|game_over_display:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_menu_display main_menu_display:inst7 " "Elaborating entity \"main_menu_display\" for hierarchy \"main_menu_display:inst7\"" {  } { { "mainDiagram.bdf" "inst7" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 56 3064 3288 200 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767619 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[0\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[0\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767623 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[1\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[1\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767623 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[2\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[2\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767623 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[3\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[3\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767623 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[4\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[4\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767623 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[5\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[5\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767623 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_mode_display game_mode_display:inst11 " "Elaborating entity \"game_mode_display\" for hierarchy \"game_mode_display:inst11\"" {  } { { "mainDiagram.bdf" "inst11" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 632 3064 3288 776 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767635 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[0\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[0\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767638 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[1\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[1\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767638 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[2\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[2\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767638 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[3\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[3\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767638 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[4\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[4\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767638 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[5\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[5\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767638 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_gift bouncy_gift:inst9 " "Elaborating entity \"bouncy_gift\" for hierarchy \"bouncy_gift:inst9\"" {  } { { "mainDiagram.bdf" "inst9" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 520 3064 3328 632 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767649 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gift_x_pos_output gift_display.vhd(12) " "VHDL Signal Declaration warning at gift_display.vhd(12): used implicit default value for signal \"gift_x_pos_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_ones_out gift_display.vhd(13) " "VHDL Signal Declaration warning at gift_display.vhd(13): used explicit default value for signal \"score_ones_out\" because signal was never assigned a value" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_tens_out gift_display.vhd(13) " "VHDL Signal Declaration warning at gift_display.vhd(13): used explicit default value for signal \"score_tens_out\" because signal was never assigned a value" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column gift_display.vhd(32) " "VHDL Process Statement warning at gift_display.vhd(32): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_size gift_display.vhd(32) " "VHDL Process Statement warning at gift_display.vhd(32): signal \"gift_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_x_pos gift_display.vhd(32) " "VHDL Process Statement warning at gift_display.vhd(32): signal \"gift_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column gift_display.vhd(33) " "VHDL Process Statement warning at gift_display.vhd(33): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_x_pos gift_display.vhd(33) " "VHDL Process Statement warning at gift_display.vhd(33): signal \"gift_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_size gift_display.vhd(33) " "VHDL Process Statement warning at gift_display.vhd(33): signal \"gift_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row gift_display.vhd(34) " "VHDL Process Statement warning at gift_display.vhd(34): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_size gift_display.vhd(34) " "VHDL Process Statement warning at gift_display.vhd(34): signal \"gift_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_y_pos gift_display.vhd(34) " "VHDL Process Statement warning at gift_display.vhd(34): signal \"gift_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row gift_display.vhd(35) " "VHDL Process Statement warning at gift_display.vhd(35): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_y_pos gift_display.vhd(35) " "VHDL Process Statement warning at gift_display.vhd(35): signal \"gift_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gift_size gift_display.vhd(35) " "VHDL Process Statement warning at gift_display.vhd(35): signal \"gift_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653856767650 "|mainDiagram|bouncy_gift:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gift_display gift_display.vhd(30) " "VHDL Process Statement warning at gift_display.vhd(30): inferring latch(es) for signal or variable \"gift_display\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653856767651 "|mainDiagram|bouncy_gift:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gift_display gift_display.vhd(30) " "Inferred latch for \"gift_display\" at gift_display.vhd(30)" {  } { { "VHDL FIles/gift_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/gift_display.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767651 "|mainDiagram|bouncy_gift:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levels_display levels_display:inst12 " "Elaborating entity \"levels_display\" for hierarchy \"levels_display:inst12\"" {  } { { "mainDiagram.bdf" "inst12" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 200 3064 3288 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "levels_display\[0\] levels_text_display.vhd(45) " "Inferred latch for \"levels_display\[0\]\" at levels_text_display.vhd(45)" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767654 "|mainDiagram|levels_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "levels_display\[1\] levels_text_display.vhd(45) " "Inferred latch for \"levels_display\[1\]\" at levels_text_display.vhd(45)" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767654 "|mainDiagram|levels_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "levels_display\[2\] levels_text_display.vhd(45) " "Inferred latch for \"levels_display\[2\]\" at levels_text_display.vhd(45)" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767654 "|mainDiagram|levels_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "levels_display\[3\] levels_text_display.vhd(45) " "Inferred latch for \"levels_display\[3\]\" at levels_text_display.vhd(45)" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767654 "|mainDiagram|levels_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "levels_display\[4\] levels_text_display.vhd(45) " "Inferred latch for \"levels_display\[4\]\" at levels_text_display.vhd(45)" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767654 "|mainDiagram|levels_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "levels_display\[5\] levels_text_display.vhd(45) " "Inferred latch for \"levels_display\[5\]\" at levels_text_display.vhd(45)" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/levels_text_display.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653856767654 "|mainDiagram|levels_display:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst10 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst10\"" {  } { { "mainDiagram.bdf" "inst10" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 1056 792 944 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdToSegment bcdToSegment:inst2 " "Elaborating entity \"bcdToSegment\" for hierarchy \"bcdToSegment:inst2\"" {  } { { "mainDiagram.bdf" "inst2" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 992 2104 2336 1072 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653856767672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[0\] " "Latch text_display:inst13\|score_display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_column\[6\]" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653856798371 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653856798371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[1\] " "Latch text_display:inst13\|score_display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[1\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[1\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653856798371 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653856798371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[2\] " "Latch text_display:inst13\|score_display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[2\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[2\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653856798371 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653856798371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[3\] " "Latch text_display:inst13\|score_display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[3\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[3\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653856798371 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653856798371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[4\] " "Latch text_display:inst13\|score_display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[4\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[4\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653856798371 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653856798371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[5\] " "Latch text_display:inst13\|score_display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[5\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[5\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/bouncy_ball.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653856798371 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/text.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653856798371 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 37 -1 0 } } { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/VHDL FIles/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653856798378 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653856798379 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0_dec VCC " "Pin \"seg0_dec\" is stuck at VCC" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/penel/OneDrive/Documents/GitHub/COMPSYS305/Flappy-Bird-Mini-Project-main/Project Files/mainDiagram.bdf" { { 1264 2470 2646 1280 "seg0_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653856804853 "|mainDiagram|seg0_dec"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653856804853 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653856805765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653856814869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653856815644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653856815644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1721 " "Implemented 1721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653856816144 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653856816144 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1653856816144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1661 " "Implemented 1661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653856816144 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1653856816144 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1653856816144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653856816144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653856816244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 08:40:16 2022 " "Processing ended: Mon May 30 08:40:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653856816244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653856816244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653856816244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653856816244 ""}
