// Seed: 594672659
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  always begin : LABEL_0
    @((1)) begin : LABEL_0
      #1;
    end
  end
  wire id_2, id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 ();
  assign id_1 = id_1 - id_1;
  module_0 modCall_1 (id_1);
  assign modCall_1.type_4 = 0;
  id_2(
      1, 1 == 1
  );
endmodule
