<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation_accelerator.cpp:384:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1536 has been inferred" OldID="for.inc.load.6," ID="in0seq" BundleName="gmem0" VarName="in0" LoopLoc="activation_accelerator.cpp:384:5" LoopName="LOAD_ROW" ParentFunc="load_rows(ap_uint&lt;512&gt; const*, ap_uint&lt;512&gt; const*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)" Length="1536" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation_accelerator.cpp:384:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1536 has been inferred" OldID="for.inc.load.12," ID="in1seq" BundleName="gmem1" VarName="in1" LoopLoc="activation_accelerator.cpp:384:5" LoopName="LOAD_ROW" ParentFunc="load_rows(ap_uint&lt;512&gt; const*, ap_uint&lt;512&gt; const*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)" Length="1536" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation_accelerator.cpp:499:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 1536 has been inferred" OldID="for.inc.store.8," ID="outseq" BundleName="gmem2" VarName="out" LoopLoc="activation_accelerator.cpp:499:5" LoopName="STORE_ROW" ParentFunc="store_rows(hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;512&gt;*)" Length="1536" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation_accelerator.cpp:391:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="in0seq" BundleName="gmem0" VarName="in0" LoopLoc="activation_accelerator.cpp:391:9" LoopName="LOAD_W" ParentFunc="load_rows(ap_uint&lt;512&gt; const*, ap_uint&lt;512&gt; const*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation_accelerator.cpp:391:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="in1seq" BundleName="gmem1" VarName="in1" LoopLoc="activation_accelerator.cpp:391:9" LoopName="LOAD_W" ParentFunc="load_rows(ap_uint&lt;512&gt; const*, ap_uint&lt;512&gt; const*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation_accelerator.cpp:503:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="outseq" BundleName="gmem2" VarName="out" LoopLoc="activation_accelerator.cpp:503:9" LoopName="STORE_W" ParentFunc="store_rows(hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;512&gt;*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation_accelerator.cpp:384:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1536 and bit width 512 in loop 'LOAD_ROW'(activation_accelerator.cpp:384:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="activation_accelerator.cpp:384:5" LoopName="LOAD_ROW" Length="1536" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation_accelerator.cpp:384:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1536 and bit width 512 in loop 'LOAD_ROW'(activation_accelerator.cpp:384:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="activation_accelerator.cpp:384:5" LoopName="LOAD_ROW" Length="1536" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation_accelerator.cpp:499:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 1536 and bit width 512 in loop 'STORE_ROW' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="activation_accelerator.cpp:499:5" LoopName="STORE_ROW" Length="1536" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

