<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: Tcc Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">Tcc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___t_c_c.html">Timer Counter Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="Tcc" -->
<p>TCC hardware registers.  
 <a href="struct_tcc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="comp__tcc_8h_source.html">comp_tcc.h</a>&gt;</code></p>

<p><a href="struct_tcc-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32d3c991c1c006f20a6b193618729798"></a><!-- doxytag: member="Tcc::CTRLA" ref="a32d3c991c1c006f20a6b193618729798" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a32d3c991c1c006f20a6b193618729798">CTRLA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Control A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2293428bb668bc0367cbe834987eca3e"></a><!-- doxytag: member="Tcc::CTRLBCLR" ref="a2293428bb668bc0367cbe834987eca3e" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a2293428bb668bc0367cbe834987eca3e">CTRLBCLR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 8) Control B Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfdedd396ae9f95b86ed4b4333b08464"></a><!-- doxytag: member="Tcc::CTRLBSET" ref="abfdedd396ae9f95b86ed4b4333b08464" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#abfdedd396ae9f95b86ed4b4333b08464">CTRLBSET</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x05 (R/W 8) Control B Set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91b5d6ff9a0d3c5e6707cbaeb672e3e1"></a><!-- doxytag: member="Tcc::Reserved1" ref="a91b5d6ff9a0d3c5e6707cbaeb672e3e1" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f372e5370e478af6eaf94095ff171fe"></a><!-- doxytag: member="Tcc::SYNCBUSY" ref="a5f372e5370e478af6eaf94095ff171fe" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a5f372e5370e478af6eaf94095ff171fe">SYNCBUSY</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/ 32) Synchronization Busy. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5abb734e3b76cfbe2e535ac65f5a205e"></a><!-- doxytag: member="Tcc::FCTRLA" ref="a5abb734e3b76cfbe2e535ac65f5a205e" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a5abb734e3b76cfbe2e535ac65f5a205e">FCTRLA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 32) Recoverable Fault A Configuration. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff0b84e22604af0a6b12b824ab6c1ee3"></a><!-- doxytag: member="Tcc::FCTRLB" ref="aff0b84e22604af0a6b12b824ab6c1ee3" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aff0b84e22604af0a6b12b824ab6c1ee3">FCTRLB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Recoverable Fault B Configuration. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07d5bc9674cead25445060479c66acd1"></a><!-- doxytag: member="Tcc::WEXCTRL" ref="a07d5bc9674cead25445060479c66acd1" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a07d5bc9674cead25445060479c66acd1">WEXCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Waveform Extension Configuration. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e19a270dad42364b5b1b3c19a31e45b"></a><!-- doxytag: member="Tcc::DRVCTRL" ref="a9e19a270dad42364b5b1b3c19a31e45b" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a9e19a270dad42364b5b1b3c19a31e45b">DRVCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) Driver Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d46ef37ba76a0b27199b460a7d248d5"></a><!-- doxytag: member="Tcc::Reserved2" ref="a3d46ef37ba76a0b27199b460a7d248d5" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a570f4dfd9ace6f9e31a407114d91ea98"></a><!-- doxytag: member="Tcc::DBGCTRL" ref="a570f4dfd9ace6f9e31a407114d91ea98" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a570f4dfd9ace6f9e31a407114d91ea98">DBGCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1E (R/W 8) Debug Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a711b0d92b25bba3bfe1c521d748327c9"></a><!-- doxytag: member="Tcc::Reserved3" ref="a711b0d92b25bba3bfe1c521d748327c9" args="[0x1]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0x1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b01c1033af6dc64d9c7adfbe1e6e302"></a><!-- doxytag: member="Tcc::EVCTRL" ref="a4b01c1033af6dc64d9c7adfbe1e6e302" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a4b01c1033af6dc64d9c7adfbe1e6e302">EVCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) Event Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a0528a9bada8511ddc01889842aa0ef"></a><!-- doxytag: member="Tcc::INTENCLR" ref="a9a0528a9bada8511ddc01889842aa0ef" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a9a0528a9bada8511ddc01889842aa0ef">INTENCLR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Interrupt Enable Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87325a9da9bb14bbbb254f07161c3824"></a><!-- doxytag: member="Tcc::INTENSET" ref="a87325a9da9bb14bbbb254f07161c3824" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a87325a9da9bb14bbbb254f07161c3824">INTENSET</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 32) Interrupt Enable Set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45850dfe47f384be457edd8185d2ada0"></a><!-- doxytag: member="Tcc::INTFLAG" ref="a45850dfe47f384be457edd8185d2ada0" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a45850dfe47f384be457edd8185d2ada0">INTFLAG</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) Interrupt Flag Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14f0707a16105fc215acc14d786476ff"></a><!-- doxytag: member="Tcc::STATUS" ref="a14f0707a16105fc215acc14d786476ff" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a14f0707a16105fc215acc14d786476ff">STATUS</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 32) Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ee2b473a9570d65643b9b3251cb31ce"></a><!-- doxytag: member="Tcc::COUNT" ref="a8ee2b473a9570d65643b9b3251cb31ce" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a8ee2b473a9570d65643b9b3251cb31ce">COUNT</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) Count. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9045f5074f643a3f8a70c681f644be3"></a><!-- doxytag: member="Tcc::PATT" ref="ae9045f5074f643a3f8a70c681f644be3" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#ae9045f5074f643a3f8a70c681f644be3">PATT</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/W 16) Pattern. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25b609996ba0c2a79bd4687f696a218c"></a><!-- doxytag: member="Tcc::Reserved4" ref="a25b609996ba0c2a79bd4687f696a218c" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae49d975936cde132f53115171858a97"></a><!-- doxytag: member="Tcc::WAVE" ref="aae49d975936cde132f53115171858a97" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aae49d975936cde132f53115171858a97">WAVE</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/W 32) Waveform Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ea2a8862e07c7525629412b1839c656"></a><!-- doxytag: member="Tcc::PER" ref="a9ea2a8862e07c7525629412b1839c656" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a9ea2a8862e07c7525629412b1839c656">PER</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) Period. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66099751f8f40b3c237fd48df9b0f509"></a><!-- doxytag: member="Tcc::CC" ref="a66099751f8f40b3c237fd48df9b0f509" args="[4]" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a66099751f8f40b3c237fd48df9b0f509">CC</a> [4]</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 32) Compare and Capture. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a786a935412be074d80449e9cb836687e"></a><!-- doxytag: member="Tcc::Reserved5" ref="a786a935412be074d80449e9cb836687e" args="[0x10]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [0x10]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd4ccbf90f9510f9bcf8c588743aebc1"></a><!-- doxytag: member="Tcc::PATTB" ref="abd4ccbf90f9510f9bcf8c588743aebc1" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#abd4ccbf90f9510f9bcf8c588743aebc1">PATTB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x64 (R/W 16) Pattern Buffer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ac7b4bae7990ff1cfb1f045cb0c696d"></a><!-- doxytag: member="Tcc::Reserved6" ref="a6ac7b4bae7990ff1cfb1f045cb0c696d" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8408ab23c5a454d4bfad1966d107156"></a><!-- doxytag: member="Tcc::WAVEB" ref="ac8408ab23c5a454d4bfad1966d107156" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#ac8408ab23c5a454d4bfad1966d107156">WAVEB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x68 (R/W 32) Waveform Control Buffer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a687bb3711af28bd89255814571895f5b"></a><!-- doxytag: member="Tcc::PERB" ref="a687bb3711af28bd89255814571895f5b" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a687bb3711af28bd89255814571895f5b">PERB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x6C (R/W 32) Period Buffer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99a3152a04bc038d81dce0ca2cfaa05b"></a><!-- doxytag: member="Tcc::CCB" ref="a99a3152a04bc038d81dce0ca2cfaa05b" args="[4]" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a99a3152a04bc038d81dce0ca2cfaa05b">CCB</a> [4]</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x70 (R/W 32) Compare and Capture Buffer. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>TCC hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__tcc_8h_source.html">comp_tcc.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:19 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
