
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.34

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.17

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[7]$_DFF_P_/CK (DFF_X1)
     1    2.35    0.01    0.06    0.06 ^ u0.u1.d[7]$_DFF_P_/QN (DFF_X1)
                                         _00431_ (net)
                  0.01    0.00    0.06 ^ _15940_/A (XOR2_X1)
     2    4.03    0.01    0.02    0.08 v _15940_/Z (XOR2_X1)
                                         _06769_ (net)
                  0.01    0.00    0.08 v _16030_/B1 (AOI21_X1)
     1    1.37    0.01    0.03    0.11 ^ _16030_/ZN (AOI21_X1)
                                         _00336_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][23]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][23]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa33_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa03_sr[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa33_sr[1]$_DFF_P_/CK (DFF_X1)
     3   21.38    0.05    0.13    0.13 ^ sa33_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa32_sub[1] (net)
                  0.05    0.01    0.13 ^ _20453_/A (XNOR2_X2)
     6   14.79    0.04    0.06    0.19 ^ _20453_/ZN (XNOR2_X2)
                                         _11123_ (net)
                  0.04    0.00    0.19 ^ _20454_/B (XNOR2_X2)
     1    4.97    0.02    0.05    0.24 ^ _20454_/ZN (XNOR2_X2)
                                         _11124_ (net)
                  0.02    0.00    0.24 ^ _20455_/B (XNOR2_X2)
     2    8.46    0.03    0.05    0.29 ^ _20455_/ZN (XNOR2_X2)
                                         _11125_ (net)
                  0.03    0.00    0.29 ^ _20456_/S (MUX2_X1)
     2    9.78    0.02    0.08    0.37 v _20456_/Z (MUX2_X1)
                                         _11126_ (net)
                  0.02    0.00    0.37 v _20460_/A2 (NOR2_X4)
     8   18.68    0.03    0.05    0.41 ^ _20460_/ZN (NOR2_X4)
                                         _11130_ (net)
                  0.03    0.00    0.41 ^ _20643_/A (BUF_X4)
     6   23.35    0.02    0.04    0.45 ^ _20643_/Z (BUF_X4)
                                         _11308_ (net)
                  0.02    0.00    0.45 ^ _20711_/A (BUF_X8)
     6   26.60    0.01    0.03    0.48 ^ _20711_/Z (BUF_X8)
                                         _11376_ (net)
                  0.01    0.00    0.48 ^ _20923_/A (BUF_X16)
     8   33.58    0.01    0.02    0.50 ^ _20923_/Z (BUF_X16)
                                         _14891_ (net)
                  0.01    0.00    0.50 ^ _29645_/B (HA_X1)
     6   23.81    0.12    0.16    0.66 ^ _29645_/S (HA_X1)
                                         _14893_ (net)
                  0.12    0.00    0.66 ^ _20701_/A (OAI21_X2)
    10   22.12    0.04    0.06    0.72 v _20701_/ZN (OAI21_X2)
                                         _11366_ (net)
                  0.04    0.00    0.72 v _20844_/A (OAI21_X1)
     2    4.90    0.03    0.04    0.77 ^ _20844_/ZN (OAI21_X1)
                                         _11507_ (net)
                  0.03    0.00    0.77 ^ _20884_/B1 (OAI21_X1)
     1    1.30    0.01    0.02    0.78 v _20884_/ZN (OAI21_X1)
                                         _11547_ (net)
                  0.01    0.00    0.78 v _20890_/A (MUX2_X1)
     1    1.09    0.01    0.06    0.84 v _20890_/Z (MUX2_X1)
                                         _11553_ (net)
                  0.01    0.00    0.84 v _20899_/A (MUX2_X1)
     1    3.75    0.01    0.06    0.90 v _20899_/Z (MUX2_X1)
                                         _11562_ (net)
                  0.01    0.00    0.90 v _20900_/C1 (AOI221_X2)
     1    4.16    0.04    0.05    0.95 ^ _20900_/ZN (AOI221_X2)
                                         _00058_ (net)
                  0.04    0.00    0.95 ^ sa03_sr[2]$_DFF_P_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa03_sr[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa33_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa03_sr[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa33_sr[1]$_DFF_P_/CK (DFF_X1)
     3   21.38    0.05    0.13    0.13 ^ sa33_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa32_sub[1] (net)
                  0.05    0.01    0.13 ^ _20453_/A (XNOR2_X2)
     6   14.79    0.04    0.06    0.19 ^ _20453_/ZN (XNOR2_X2)
                                         _11123_ (net)
                  0.04    0.00    0.19 ^ _20454_/B (XNOR2_X2)
     1    4.97    0.02    0.05    0.24 ^ _20454_/ZN (XNOR2_X2)
                                         _11124_ (net)
                  0.02    0.00    0.24 ^ _20455_/B (XNOR2_X2)
     2    8.46    0.03    0.05    0.29 ^ _20455_/ZN (XNOR2_X2)
                                         _11125_ (net)
                  0.03    0.00    0.29 ^ _20456_/S (MUX2_X1)
     2    9.78    0.02    0.08    0.37 v _20456_/Z (MUX2_X1)
                                         _11126_ (net)
                  0.02    0.00    0.37 v _20460_/A2 (NOR2_X4)
     8   18.68    0.03    0.05    0.41 ^ _20460_/ZN (NOR2_X4)
                                         _11130_ (net)
                  0.03    0.00    0.41 ^ _20643_/A (BUF_X4)
     6   23.35    0.02    0.04    0.45 ^ _20643_/Z (BUF_X4)
                                         _11308_ (net)
                  0.02    0.00    0.45 ^ _20711_/A (BUF_X8)
     6   26.60    0.01    0.03    0.48 ^ _20711_/Z (BUF_X8)
                                         _11376_ (net)
                  0.01    0.00    0.48 ^ _20923_/A (BUF_X16)
     8   33.58    0.01    0.02    0.50 ^ _20923_/Z (BUF_X16)
                                         _14891_ (net)
                  0.01    0.00    0.50 ^ _29645_/B (HA_X1)
     6   23.81    0.12    0.16    0.66 ^ _29645_/S (HA_X1)
                                         _14893_ (net)
                  0.12    0.00    0.66 ^ _20701_/A (OAI21_X2)
    10   22.12    0.04    0.06    0.72 v _20701_/ZN (OAI21_X2)
                                         _11366_ (net)
                  0.04    0.00    0.72 v _20844_/A (OAI21_X1)
     2    4.90    0.03    0.04    0.77 ^ _20844_/ZN (OAI21_X1)
                                         _11507_ (net)
                  0.03    0.00    0.77 ^ _20884_/B1 (OAI21_X1)
     1    1.30    0.01    0.02    0.78 v _20884_/ZN (OAI21_X1)
                                         _11547_ (net)
                  0.01    0.00    0.78 v _20890_/A (MUX2_X1)
     1    1.09    0.01    0.06    0.84 v _20890_/Z (MUX2_X1)
                                         _11553_ (net)
                  0.01    0.00    0.84 v _20899_/A (MUX2_X1)
     1    3.75    0.01    0.06    0.90 v _20899_/Z (MUX2_X1)
                                         _11562_ (net)
                  0.01    0.00    0.90 v _20900_/C1 (AOI221_X2)
     1    4.16    0.04    0.05    0.95 ^ _20900_/ZN (AOI221_X2)
                                         _00058_ (net)
                  0.04    0.00    0.95 ^ sa03_sr[2]$_DFF_P_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa03_sr[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   17.15   -1.13 (VIOLATED)
_17290_/ZN                             10.47   11.12   -0.65 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06751206517219543

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3401

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.1298826932907104

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0705

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa33_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa03_sr[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa33_sr[1]$_DFF_P_/CK (DFF_X1)
   0.13    0.13 ^ sa33_sr[1]$_DFF_P_/Q (DFF_X1)
   0.07    0.19 ^ _20453_/ZN (XNOR2_X2)
   0.05    0.24 ^ _20454_/ZN (XNOR2_X2)
   0.05    0.29 ^ _20455_/ZN (XNOR2_X2)
   0.08    0.37 v _20456_/Z (MUX2_X1)
   0.05    0.41 ^ _20460_/ZN (NOR2_X4)
   0.04    0.45 ^ _20643_/Z (BUF_X4)
   0.03    0.48 ^ _20711_/Z (BUF_X8)
   0.02    0.50 ^ _20923_/Z (BUF_X16)
   0.16    0.66 ^ _29645_/S (HA_X1)
   0.06    0.72 v _20701_/ZN (OAI21_X2)
   0.04    0.77 ^ _20844_/ZN (OAI21_X1)
   0.02    0.78 v _20884_/ZN (OAI21_X1)
   0.06    0.84 v _20890_/Z (MUX2_X1)
   0.06    0.90 v _20899_/Z (MUX2_X1)
   0.05    0.95 ^ _20900_/ZN (AOI221_X2)
   0.00    0.95 ^ sa03_sr[2]$_DFF_P_/D (DFF_X1)
           0.95   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa03_sr[2]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.95   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[7]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[7]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15940_/Z (XOR2_X1)
   0.03    0.11 ^ _16030_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][23]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][23]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9538

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1749

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-18.337178

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.24e-03   1.25e-03   4.44e-05   1.05e-02   3.0%
Combinational          1.67e-01   1.78e-01   5.07e-04   3.46e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.80e-01   5.51e-04   3.56e-01 100.0%
                          49.4%      50.4%       0.2%
