	.file	"md5_compress.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	md5_compress
	.type	md5_compress, @function
md5_compress:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,24
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 24 */
/* stack size = 42 */
.L__stack_usage = 42
	std Y+24,r25
	std Y+23,r24
	movw r26,r24
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	std Y+1,r24
	std Y+2,r25
	std Y+3,r26
	std Y+4,r27
	ldd r26,Y+23
	ldd r27,Y+24
	adiw r26,4
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	std Y+5,r24
	std Y+6,r25
	std Y+7,r26
	std Y+8,r27
	ldd r26,Y+23
	ldd r27,Y+24
	adiw r26,8
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	std Y+9,r24
	std Y+10,r25
	std Y+11,r26
	std Y+12,r27
	ldd r26,Y+23
	ldd r27,Y+24
	adiw r26,12
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	std Y+19,r24
	std Y+20,r25
	std Y+21,r26
	std Y+22,r27
	std Y+17,r22
	std Y+18,r23
	ldd r2,Y+17
	ldd r3,Y+18
	ldi r27,64
	add r2,r27
	adc r3,__zero_reg__
	ldd r12,Y+19
	ldd r13,Y+20
	ldd r14,Y+21
	ldd r15,Y+22
	ldd r8,Y+9
	ldd r9,Y+10
	ldd r10,Y+11
	ldd r11,Y+12
	ldd r16,Y+5
	ldd r17,Y+6
	ldd r18,Y+7
	ldd r19,Y+8
	ldd r4,Y+1
	ldd r5,Y+2
	ldd r6,Y+3
	ldd r7,Y+4
.L2:
	ldd r26,Y+17
	ldd r27,Y+18
	ld r20,X+
	ld r21,X+
	ld r22,X+
	ld r23,X+
	std Y+18,r27
	std Y+17,r26
	std Y+13,r20
	std Y+14,r21
	std Y+15,r22
	std Y+16,r23
	movw r22,r10
	movw r20,r8
	eor r20,r12
	eor r21,r13
	eor r22,r14
	eor r23,r15
	and r20,r16
	and r21,r17
	and r22,r18
	and r23,r19
	eor r20,r12
	eor r21,r13
	eor r22,r14
	eor r23,r15
	ldd r24,Y+13
	ldd r25,Y+14
	ldd r26,Y+15
	ldd r27,Y+16
	add r20,r24
	adc r21,r25
	adc r22,r26
	adc r23,r27
	add r20,r4
	adc r21,r5
	adc r22,r6
	adc r23,r7
	ldi r24,7
	1:
	lsl r20
	rol r21
	rol r22
	rol r23
	dec r24
	brne 1b
	add r20,r16
	adc r21,r17
	adc r22,r18
	adc r23,r19
	movw r4,r12
	movw r6,r14
	ldd r26,Y+17
	ldd r27,Y+18
	cp r2,r26
	cpc r3,r27
	breq .+2
	rjmp .L3
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	ldd r26,Y+23
	ldd r27,Y+24
	st X+,r12
	st X+,r13
	st X+,r14
	st X,r15
	sbiw r26,3
	ldd r24,Y+5
	ldd r25,Y+6
	ldd r26,Y+7
	ldd r27,Y+8
	add r20,r24
	adc r21,r25
	adc r22,r26
	adc r23,r27
	ldd r26,Y+23
	ldd r27,Y+24
	adiw r26,4
	st X+,r20
	st X+,r21
	st X+,r22
	st X,r23
	sbiw r26,4+3
	ldd r20,Y+9
	ldd r21,Y+10
	ldd r22,Y+11
	ldd r23,Y+12
	add r16,r20
	adc r17,r21
	adc r18,r22
	adc r19,r23
	adiw r26,8
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,8+3
	ldd r20,Y+19
	ldd r21,Y+20
	ldd r22,Y+21
	ldd r23,Y+22
	add r8,r20
	adc r9,r21
	adc r10,r22
	adc r11,r23
	adiw r26,12
	st X+,r8
	st X+,r9
	st X+,r10
	st X,r11
	sbiw r26,12+3
/* epilogue start */
	adiw r28,24
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L3:
	movw r14,r10
	movw r12,r8
	movw r8,r16
	movw r10,r18
	movw r16,r20
	movw r18,r22
	rjmp .L2
	.size	md5_compress, .-md5_compress
	.ident	"GCC: (GNU) 7.3.0"
