Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jul 23 11:34:30 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Array_Test_timing_summary_routed.rpt -pb top_MAC_Array_Test_timing_summary_routed.pb -rpx top_MAC_Array_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Array_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      46          
TIMING-16  Warning   Large setup violation          549         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.078    -1409.661                   1111                 2341        0.057        0.000                      0                 2341        0.067        0.000                       0                  1520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.111}        2.222           450.045         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.078    -1409.661                   1111                 2341        0.057        0.000                      0                 2341        0.067        0.000                       0                  1520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1111  Failing Endpoints,  Worst Slack       -4.078ns,  Total Violation    -1409.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.078ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 3.428ns (56.767%)  route 2.611ns (43.233%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.316    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.539 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.539    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                 -4.078    

Slack (VIOLATED) :        -4.075ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 3.425ns (56.746%)  route 2.611ns (43.254%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.536 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.536    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                 -4.075    

Slack (VIOLATED) :        -4.054ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 3.404ns (56.595%)  route 2.611ns (43.405%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.515 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.515    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                 -4.054    

Slack (VIOLATED) :        -3.980ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.330ns (56.054%)  route 2.611ns (43.946%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.441 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                 -3.980    

Slack (VIOLATED) :        -3.964ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 3.314ns (55.935%)  route 2.611ns (44.065%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.425 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.425    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                 -3.964    

Slack (VIOLATED) :        -3.961ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 3.311ns (55.913%)  route 2.611ns (44.087%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.422 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.422    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                 -3.961    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.290ns (55.756%)  route 2.611ns (44.244%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.401 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.401    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 3.216ns (55.194%)  route 2.611ns (44.806%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.327 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.327    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                 -3.866    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 3.200ns (55.071%)  route 2.611ns (44.929%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.311 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.311    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                 -3.850    

Slack (VIOLATED) :        -3.847ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 3.197ns (55.047%)  route 2.611ns (44.953%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.248 - 2.222 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     6.019 r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[3]/Q
                         net (fo=4, routed)           0.956     6.974    MAC_GEN[0].MAC_INST/add_inst/aligned_y_1[3]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     7.098    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.631 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.631    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.748    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.865    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.983    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.032     9.132    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.621     9.878    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.404 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.632    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.308 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.308    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.248    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.187     7.435    
                         clock uncertainty           -0.035     7.399    
    SLICE_X5Y53          FDCE (Setup_fdce_C_D)        0.062     7.461    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                 -3.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.326%)  route 0.184ns (56.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.184     1.883    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[5]
    SLICE_X36Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.070     1.826    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.882%)  route 0.196ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.196     1.895    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[8]
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.072     1.828    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.931%)  route 0.212ns (60.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.212     1.911    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[10]
    SLICE_X36Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.841     2.006    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.066     1.821    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.210%)  route 0.292ns (55.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.569     1.488    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/Q
                         net (fo=9, routed)           0.100     1.730    MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg_n_0_[0]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  MAC_GEN[3].MAC_INST/add_inst/final_exp[3]_i_4__1/O
                         net (fo=2, routed)           0.191     1.966    MAC_GEN[3].MAC_INST/add_inst/final_exp[3]_i_4__1_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.011 r  MAC_GEN[3].MAC_INST/add_inst/final_exp[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.011    MAC_GEN[3].MAC_INST/add_inst/final_exp[3]_i_1__2_n_0
    SLICE_X44Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.910     2.075    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[3]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)         0.091     1.915    MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/mult_inst/start_stage2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.343%)  route 0.209ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[3].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg/Q
                         net (fo=5, routed)           0.209     1.911    MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg_n_0
    SLICE_X14Y53         FDCE                                         r  MAC_GEN[3].MAC_INST/mult_inst/start_stage2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.846     2.011    MAC_GEN[3].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X14Y53         FDCE                                         r  MAC_GEN[3].MAC_INST/mult_inst/start_stage2_reg/C
                         clock pessimism             -0.250     1.760    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.053     1.813    MAC_GEN[3].MAC_INST/mult_inst/start_stage2_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MAC_GEN[0].MAC_INST/mult_inst/signe_x_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/mult_inst/signe_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.639     1.559    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/signe_x_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  MAC_GEN[0].MAC_INST/mult_inst/signe_x_reg_reg/Q
                         net (fo=1, routed)           0.054     1.754    MAC_GEN[0].MAC_INST/mult_inst/signe_x_reg
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  MAC_GEN[0].MAC_INST/mult_inst/signe_r_i_1/O
                         net (fo=1, routed)           0.000     1.799    MAC_GEN[0].MAC_INST/mult_inst/signe_r_i_1_n_0
    SLICE_X12Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/signe_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.914     2.079    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/signe_r_reg/C
                         clock pessimism             -0.507     1.572    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.121     1.693    MAC_GEN[0].MAC_INST/mult_inst/signe_r_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.687%)  route 0.220ns (57.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.220     1.939    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[4]
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.066     1.822    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.639     1.559    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.765    MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg[2]
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  MAC_GEN[0].MAC_INST/mult_inst/exp_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    MAC_GEN[0].MAC_INST/mult_inst/exp_r0[2]
    SLICE_X10Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.914     2.079    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[2]/C
                         clock pessimism             -0.507     1.572    
    SLICE_X10Y39         FDCE (Hold_fdce_C_D)         0.121     1.693    MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.331%)  route 0.247ns (63.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.247     1.946    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[6]
    SLICE_X36Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[6]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.072     1.828    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/stage2_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.279ns (49.332%)  route 0.287ns (50.668%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.569     1.488    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage2_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  MAC_GEN[3].MAC_INST/add_inst/stage2_valid_reg/Q
                         net (fo=76, routed)          0.287     1.939    MAC_GEN[3].MAC_INST/add_inst/stage2_valid
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.984 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2/O
                         net (fo=1, routed)           0.000     1.984    MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.054 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.054    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2_n_7
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.910     2.075    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.105     1.929    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.222       0.067      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.222       0.068      DSP48_X0Y14     MAC_GEN[0].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.222       0.068      DSP48_X1Y12     MAC_GEN[1].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.222       0.068      DSP48_X0Y12     MAC_GEN[2].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.222       0.068      DSP48_X0Y18     MAC_GEN[3].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         2.222       1.222      SLICE_X10Y35    InAs_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.222       1.222      SLICE_X12Y37    InAs_reg[0][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.222       1.222      SLICE_X11Y40    InAs_reg[0][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.222       1.222      SLICE_X11Y38    InAs_reg[0][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.222       1.222      SLICE_X11Y38    InAs_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X10Y35    InAs_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X10Y35    InAs_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X12Y37    InAs_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X12Y37    InAs_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y40    InAs_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y40    InAs_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X10Y35    InAs_reg[0][0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X10Y35    InAs_reg[0][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X12Y37    InAs_reg[0][10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X12Y37    InAs_reg[0][10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y40    InAs_reg[0][11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y40    InAs_reg[0][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.111       0.611      SLICE_X11Y38    InAs_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.257ns  (logic 5.266ns (36.935%)  route 8.991ns (63.065%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.774     5.271    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.395 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.498     6.893    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.017 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.719    10.737    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.257 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.257    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.003ns  (logic 5.298ns (37.835%)  route 8.705ns (62.165%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.972     5.470    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.594 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.913     6.506    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.630 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.820    10.450    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.003 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.003    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.710ns  (logic 5.281ns (38.516%)  route 8.430ns (61.484%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.771     5.268    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.392 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.851     6.243    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.367 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.808    10.175    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.710 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.710    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.625ns  (logic 5.296ns (38.868%)  route 8.330ns (61.132%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.965     5.463    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.587 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.101     6.688    MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.812 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.263    10.075    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.625 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.625    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.361ns  (logic 5.297ns (39.645%)  route 8.064ns (60.355%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.625     5.122    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.246 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.299     6.545    MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.669 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.141     9.810    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    13.361 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.361    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.052ns  (logic 5.300ns (40.609%)  route 7.752ns (59.391%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.970     5.468    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.020     6.612    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.761     9.497    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.052 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.052    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.927ns  (logic 5.300ns (40.997%)  route 7.627ns (59.003%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.577     5.074    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.198 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.941     6.139    MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.263 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.109     9.373    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.927 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.927    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.904ns  (logic 5.300ns (41.067%)  route 7.605ns (58.933%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.145     5.642    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.766 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.969     6.735    MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.859 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.491     9.350    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.904 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.904    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.882ns  (logic 5.297ns (41.120%)  route 7.585ns (58.880%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.077     5.574    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.698 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.788     6.486    MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.610 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.720     9.331    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.882 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.882    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.868ns  (logic 5.316ns (41.308%)  route 7.553ns (58.692%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.137     5.635    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.759 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.018     6.776    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.900 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.398     9.298    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.868 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.868    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.126ns  (logic 1.576ns (50.423%)  route 1.550ns (49.577%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.889     1.151    MAC_GEN[0].MAC_INST/switches_IBUF[3]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.196 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.661     1.857    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.126 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.126    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.246ns  (logic 1.542ns (47.512%)  route 1.704ns (52.488%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          0.922     1.168    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.213 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.781     1.994    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.246 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.246    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.543ns (47.380%)  route 1.714ns (52.620%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.066     1.311    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.356 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.648     2.004    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.257 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.257    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.545ns (46.692%)  route 1.764ns (53.308%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.051     1.296    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.341 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.054    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.309 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.309    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.561ns (46.243%)  route 1.814ns (53.757%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.125     1.370    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.415 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.104    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.375 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.375    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.421ns  (logic 1.600ns (46.778%)  route 1.821ns (53.222%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.837     1.099    switches_IBUF[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.144 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.186     1.330    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.375 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.172    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.421 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.421    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.443ns  (logic 1.584ns (46.002%)  route 1.859ns (53.998%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.837     1.099    switches_IBUF[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.144 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.147     1.291    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.336 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.211    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.443 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.443    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.594ns  (logic 1.543ns (42.924%)  route 2.051ns (57.076%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.237     1.482    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.527 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.814     2.341    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.594 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.594    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.600ns  (logic 1.608ns (44.663%)  route 1.992ns (55.337%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.837     1.099    switches_IBUF[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.144 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.325     1.469    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.514 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.344    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.600 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.600    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.558ns (42.856%)  route 2.077ns (57.144%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.059     1.320    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X16Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.365 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.018     2.382    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.635 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.635    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 4.257ns (41.465%)  route 6.009ns (58.535%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/Q
                         net (fo=2, routed)           1.276     7.147    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.913     8.184    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.308 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.820    12.128    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.680 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.680    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 4.286ns (42.091%)  route 5.897ns (57.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.813     5.416    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  MAC_GEN[3].MAC_INST/reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.680     6.613    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[0]
    SLICE_X38Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.737 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.498     8.236    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.719    12.079    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.599 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.599    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.301ns (42.765%)  route 5.757ns (57.235%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.047     6.986    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.901     8.011    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.135 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.808    11.943    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.479 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.479    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 4.318ns (45.020%)  route 5.273ns (54.980%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.813     5.416    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.833     6.767    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[4]
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.891 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.299     8.190    MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.314 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.141    11.455    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.006 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.006    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.529ns  (logic 4.320ns (45.340%)  route 5.208ns (54.660%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.047     6.986    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.052     8.162    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.109    11.395    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    14.949 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.949    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.361ns  (logic 4.317ns (46.113%)  route 5.044ns (53.887%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.047     6.986    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.734     7.844    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.263    11.231    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    14.781 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.781    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.349ns  (logic 4.321ns (46.217%)  route 5.028ns (53.783%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.047     6.986    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.220     8.330    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.454 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.761    11.215    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.770 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.770    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 4.318ns (46.391%)  route 4.990ns (53.609%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.047     6.986    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.222     8.332    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.720    11.176    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    14.728 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.728    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.290ns  (logic 4.235ns (45.592%)  route 5.054ns (54.408%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.917     6.787    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[11]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.911 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.352     8.264    MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_2_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.785    11.173    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    14.704 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.704    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.255ns  (logic 4.259ns (46.021%)  route 4.996ns (53.979%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           1.083     6.954    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[7]
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.078 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.173     8.251    MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_2_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.375 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.739    11.115    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    14.670 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.670    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.478ns (63.869%)  route 0.836ns (36.131%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.175     1.901    MAC_GEN[0].MAC_INST/reg_acc_reg_n_0_[15]
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.661     2.607    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.877 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.877    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.480ns (62.148%)  route 0.901ns (37.852%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.212     1.937    MAC_GEN[2].MAC_INST/Out_result[14][14]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.982 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.671    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.942 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.942    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.434ns (60.211%)  route 0.948ns (39.789%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.640     1.560    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.151     1.852    MAC_GEN[2].MAC_INST/Out_result[14][8]
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.694    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.942 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.942    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.464ns (60.701%)  route 0.948ns (39.299%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.235     1.960    MAC_GEN[2].MAC_INST/Out_result[14][13]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.718    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.972 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.972    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.439ns (57.610%)  route 1.059ns (42.390%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.639     1.559    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X27Y44         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.411     2.111    MAC_GEN[2].MAC_INST/Q[10]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.156 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.648     2.804    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     4.057 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.057    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.465ns (58.069%)  route 1.058ns (41.931%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.228     1.954    MAC_GEN[2].MAC_INST/Out_result[14][7]
    SLICE_X20Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.829    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.085 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.085    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.442ns (56.473%)  route 1.111ns (43.527%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[1].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.253     1.952    MAC_GEN[2].MAC_INST/Q[6]
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.858     2.855    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.111 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.111    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.438ns (56.335%)  route 1.115ns (43.665%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.640     1.560    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.301     2.002    MAC_GEN[2].MAC_INST/Out_result[14][5]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.814     2.861    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.113 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.113    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.464ns (56.737%)  route 1.116ns (43.263%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.132     1.858    MAC_GEN[2].MAC_INST/Out_result[14][9]
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.984     2.887    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     4.142 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.142    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.461ns (56.124%)  route 1.142ns (43.876%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.637     1.557    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  MAC_GEN[1].MAC_INST/reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.361     2.082    MAC_GEN[2].MAC_INST/Q[12]
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.908    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     4.161 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.161    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1542 Endpoints
Min Delay          1542 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.276ns  (logic 1.852ns (15.083%)  route 10.424ns (84.917%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        8.432     9.911    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.124    10.035 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           1.013    11.048    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.172 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.442    11.614    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.537    12.276    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.276ns  (logic 1.852ns (15.083%)  route 10.424ns (84.917%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        8.432     9.911    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.124    10.035 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           1.013    11.048    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.172 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.442    11.614    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.537    12.276    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.142ns  (logic 1.852ns (15.250%)  route 10.290ns (84.750%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        8.432     9.911    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.124    10.035 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           1.013    11.048    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.172 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.442    11.614    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.403    12.142    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.142ns  (logic 1.852ns (15.250%)  route 10.290ns (84.750%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        8.432     9.911    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.124    10.035 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           1.013    11.048    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.172 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.442    11.614    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.403    12.142    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.142ns  (logic 1.852ns (15.250%)  route 10.290ns (84.750%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        8.432     9.911    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.124    10.035 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           1.013    11.048    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.172 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.442    11.614    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.403    12.142    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.121ns  (logic 1.604ns (13.229%)  route 10.518ns (86.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.646    11.126    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.250 r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1[4]_i_1__1/O
                         net (fo=5, routed)           0.871    12.121    MAC_GEN[2].MAC_INST/add_inst/exp_common_10
    SLICE_X37Y41         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.684     5.106    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.932ns  (logic 1.604ns (13.439%)  route 10.328ns (86.561%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.646    11.126    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.250 r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1[4]_i_1__1/O
                         net (fo=5, routed)           0.682    11.932    MAC_GEN[2].MAC_INST/add_inst/exp_common_10
    SLICE_X36Y41         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.684     5.106    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.790ns  (logic 1.604ns (13.601%)  route 10.186ns (86.399%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.646    11.126    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.250 r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1[4]_i_1__1/O
                         net (fo=5, routed)           0.540    11.790    MAC_GEN[2].MAC_INST/add_inst/exp_common_10
    SLICE_X37Y39         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.683     5.105    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.741ns  (logic 1.604ns (13.658%)  route 10.137ns (86.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.646    11.126    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.250 r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1[4]_i_1__1/O
                         net (fo=5, routed)           0.491    11.741    MAC_GEN[2].MAC_INST/add_inst/exp_common_10
    SLICE_X36Y40         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.683     5.105    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.741ns  (logic 1.604ns (13.658%)  route 10.137ns (86.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.646    11.126    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.250 r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1[4]_i_1__1/O
                         net (fo=5, routed)           0.491    11.741    MAC_GEN[2].MAC_INST/add_inst/exp_common_10
    SLICE_X36Y40         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.683     5.105    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.247ns (19.672%)  route 1.010ns (80.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.010     1.258    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X1Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.247ns (19.604%)  route 1.015ns (80.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.015     1.262    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X0Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.247ns (19.604%)  route 1.015ns (80.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.015     1.262    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X0Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.247ns (18.068%)  route 1.122ns (81.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.122     1.369    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[32]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[36]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.247ns (18.068%)  route 1.122ns (81.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.122     1.369    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[36]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.247ns (18.068%)  route 1.122ns (81.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.122     1.369    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X2Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/stage2_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.247ns (18.068%)  route 1.122ns (81.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.122     1.369    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/stage2_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/stage2_valid_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.247ns (15.922%)  route 1.307ns (84.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.307     1.554    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X1Y49          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.948     2.113    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.247ns (15.922%)  route 1.307ns (84.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.307     1.554    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X1Y49          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.948     2.113    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.247ns (15.878%)  route 1.311ns (84.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.311     1.558    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X0Y49          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.948     2.113    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[29]/C





