// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_3 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_10_val,
        x_11_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_340_p2;
reg   [0:0] icmp_ln86_reg_1334;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1334_pp0_iter1_reg;
wire   [0:0] icmp_ln86_88_fu_346_p2;
reg   [0:0] icmp_ln86_88_reg_1341;
reg   [0:0] icmp_ln86_88_reg_1341_pp0_iter1_reg;
wire   [0:0] icmp_ln86_89_fu_352_p2;
reg   [0:0] icmp_ln86_89_reg_1347;
wire   [0:0] icmp_ln86_90_fu_358_p2;
reg   [0:0] icmp_ln86_90_reg_1353;
reg   [0:0] icmp_ln86_90_reg_1353_pp0_iter1_reg;
wire   [0:0] icmp_ln86_91_fu_364_p2;
reg   [0:0] icmp_ln86_91_reg_1359;
reg   [0:0] icmp_ln86_91_reg_1359_pp0_iter1_reg;
wire   [0:0] icmp_ln86_92_fu_370_p2;
reg   [0:0] icmp_ln86_92_reg_1365;
reg   [0:0] icmp_ln86_92_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_92_reg_1365_pp0_iter2_reg;
reg   [0:0] icmp_ln86_92_reg_1365_pp0_iter3_reg;
wire   [0:0] icmp_ln86_93_fu_376_p2;
reg   [0:0] icmp_ln86_93_reg_1371;
wire   [0:0] icmp_ln86_94_fu_382_p2;
reg   [0:0] icmp_ln86_94_reg_1377;
reg   [0:0] icmp_ln86_94_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_95_fu_388_p2;
reg   [0:0] icmp_ln86_95_reg_1383;
reg   [0:0] icmp_ln86_95_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_95_reg_1383_pp0_iter2_reg;
wire   [0:0] icmp_ln86_96_fu_394_p2;
reg   [0:0] icmp_ln86_96_reg_1389;
reg   [0:0] icmp_ln86_96_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_96_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_96_reg_1389_pp0_iter3_reg;
wire   [0:0] icmp_ln86_97_fu_400_p2;
reg   [0:0] icmp_ln86_97_reg_1395;
reg   [0:0] icmp_ln86_97_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_97_reg_1395_pp0_iter2_reg;
reg   [0:0] icmp_ln86_97_reg_1395_pp0_iter3_reg;
wire   [0:0] icmp_ln86_98_fu_406_p2;
reg   [0:0] icmp_ln86_98_reg_1401;
reg   [0:0] icmp_ln86_98_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_98_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_98_reg_1401_pp0_iter3_reg;
reg   [0:0] icmp_ln86_98_reg_1401_pp0_iter4_reg;
wire   [0:0] icmp_ln86_99_fu_412_p2;
reg   [0:0] icmp_ln86_99_reg_1407;
reg   [0:0] icmp_ln86_99_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_99_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_99_reg_1407_pp0_iter3_reg;
reg   [0:0] icmp_ln86_99_reg_1407_pp0_iter4_reg;
reg   [0:0] icmp_ln86_99_reg_1407_pp0_iter5_reg;
wire   [0:0] icmp_ln86_100_fu_418_p2;
reg   [0:0] icmp_ln86_100_reg_1413;
reg   [0:0] icmp_ln86_100_reg_1413_pp0_iter1_reg;
wire   [0:0] icmp_ln86_101_fu_424_p2;
reg   [0:0] icmp_ln86_101_reg_1420;
reg   [0:0] icmp_ln86_101_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_101_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_101_reg_1420_pp0_iter3_reg;
reg   [0:0] icmp_ln86_101_reg_1420_pp0_iter4_reg;
reg   [0:0] icmp_ln86_101_reg_1420_pp0_iter5_reg;
reg   [0:0] icmp_ln86_101_reg_1420_pp0_iter6_reg;
wire   [0:0] icmp_ln86_102_fu_430_p2;
reg   [0:0] icmp_ln86_102_reg_1426;
reg   [0:0] icmp_ln86_102_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_103_fu_436_p2;
reg   [0:0] icmp_ln86_103_reg_1431;
reg   [0:0] icmp_ln86_103_reg_1431_pp0_iter1_reg;
wire   [0:0] icmp_ln86_104_fu_442_p2;
reg   [0:0] icmp_ln86_104_reg_1436;
reg   [0:0] icmp_ln86_104_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_104_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_105_fu_448_p2;
reg   [0:0] icmp_ln86_105_reg_1441;
reg   [0:0] icmp_ln86_105_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_105_reg_1441_pp0_iter2_reg;
wire   [0:0] icmp_ln86_106_fu_454_p2;
reg   [0:0] icmp_ln86_106_reg_1446;
reg   [0:0] icmp_ln86_106_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_106_reg_1446_pp0_iter2_reg;
wire   [0:0] icmp_ln86_107_fu_460_p2;
reg   [0:0] icmp_ln86_107_reg_1451;
reg   [0:0] icmp_ln86_107_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_107_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_107_reg_1451_pp0_iter3_reg;
wire   [0:0] icmp_ln86_108_fu_466_p2;
reg   [0:0] icmp_ln86_108_reg_1456;
reg   [0:0] icmp_ln86_108_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_108_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_108_reg_1456_pp0_iter3_reg;
wire   [0:0] icmp_ln86_109_fu_472_p2;
reg   [0:0] icmp_ln86_109_reg_1461;
reg   [0:0] icmp_ln86_109_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_109_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_109_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_110_fu_478_p2;
reg   [0:0] icmp_ln86_110_reg_1466;
reg   [0:0] icmp_ln86_110_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_110_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_110_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_110_reg_1466_pp0_iter4_reg;
wire   [0:0] icmp_ln86_111_fu_484_p2;
reg   [0:0] icmp_ln86_111_reg_1471;
reg   [0:0] icmp_ln86_111_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_111_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_111_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_111_reg_1471_pp0_iter4_reg;
wire   [0:0] icmp_ln86_112_fu_490_p2;
reg   [0:0] icmp_ln86_112_reg_1476;
reg   [0:0] icmp_ln86_112_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_112_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_112_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_112_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_113_fu_496_p2;
reg   [0:0] icmp_ln86_113_reg_1481;
reg   [0:0] icmp_ln86_113_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_113_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_113_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_113_reg_1481_pp0_iter4_reg;
reg   [0:0] icmp_ln86_113_reg_1481_pp0_iter5_reg;
wire   [0:0] icmp_ln86_114_fu_502_p2;
reg   [0:0] icmp_ln86_114_reg_1486;
reg   [0:0] icmp_ln86_114_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_114_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_114_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_114_reg_1486_pp0_iter4_reg;
reg   [0:0] icmp_ln86_114_reg_1486_pp0_iter5_reg;
wire   [0:0] icmp_ln86_115_fu_508_p2;
reg   [0:0] icmp_ln86_115_reg_1491;
reg   [0:0] icmp_ln86_115_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_115_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_115_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_115_reg_1491_pp0_iter4_reg;
reg   [0:0] icmp_ln86_115_reg_1491_pp0_iter5_reg;
wire   [0:0] icmp_ln86_116_fu_514_p2;
reg   [0:0] icmp_ln86_116_reg_1496;
reg   [0:0] icmp_ln86_116_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_116_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_116_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_116_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_116_reg_1496_pp0_iter5_reg;
reg   [0:0] icmp_ln86_116_reg_1496_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_520_p2;
reg   [0:0] xor_ln104_reg_1501;
wire   [0:0] and_ln102_fu_526_p2;
reg   [0:0] and_ln102_reg_1507;
wire   [0:0] and_ln102_85_fu_530_p2;
reg   [0:0] and_ln102_85_reg_1513;
reg   [0:0] and_ln102_85_reg_1513_pp0_iter2_reg;
reg   [0:0] and_ln102_85_reg_1513_pp0_iter3_reg;
reg   [0:0] and_ln102_85_reg_1513_pp0_iter4_reg;
wire   [0:0] and_ln102_86_fu_544_p2;
reg   [0:0] and_ln102_86_reg_1520;
wire   [0:0] and_ln102_89_fu_549_p2;
reg   [0:0] and_ln102_89_reg_1526;
wire   [0:0] and_ln104_23_fu_559_p2;
reg   [0:0] and_ln104_23_reg_1532;
reg   [0:0] and_ln104_23_reg_1532_pp0_iter2_reg;
reg   [0:0] and_ln104_23_reg_1532_pp0_iter3_reg;
reg   [0:0] and_ln104_23_reg_1532_pp0_iter4_reg;
reg   [0:0] and_ln104_23_reg_1532_pp0_iter5_reg;
reg   [0:0] and_ln104_23_reg_1532_pp0_iter6_reg;
reg   [0:0] and_ln104_23_reg_1532_pp0_iter7_reg;
wire   [0:0] and_ln102_90_fu_565_p2;
reg   [0:0] and_ln102_90_reg_1539;
wire   [0:0] and_ln104_24_fu_575_p2;
reg   [0:0] and_ln104_24_reg_1545;
wire   [0:0] and_ln104_20_fu_596_p2;
reg   [0:0] and_ln104_20_reg_1554;
wire   [0:0] and_ln102_87_fu_601_p2;
reg   [0:0] and_ln102_87_reg_1559;
reg   [0:0] and_ln102_87_reg_1559_pp0_iter3_reg;
wire   [0:0] and_ln104_21_fu_611_p2;
reg   [0:0] and_ln104_21_reg_1566;
reg   [0:0] and_ln104_21_reg_1566_pp0_iter3_reg;
wire   [0:0] and_ln102_91_fu_622_p2;
reg   [0:0] and_ln102_91_reg_1572;
wire   [0:0] and_ln102_96_fu_627_p2;
reg   [0:0] and_ln102_96_reg_1577;
reg   [0:0] and_ln102_96_reg_1577_pp0_iter3_reg;
reg   [0:0] and_ln102_96_reg_1577_pp0_iter4_reg;
reg   [0:0] and_ln102_96_reg_1577_pp0_iter5_reg;
wire   [0:0] or_ln117_85_fu_694_p2;
reg   [0:0] or_ln117_85_reg_1583;
wire   [2:0] select_ln117_87_fu_706_p3;
reg   [2:0] select_ln117_87_reg_1588;
wire   [0:0] or_ln117_87_fu_714_p2;
reg   [0:0] or_ln117_87_reg_1593;
wire   [0:0] or_ln117_89_fu_720_p2;
reg   [0:0] or_ln117_89_reg_1599;
wire   [0:0] or_ln117_97_fu_724_p2;
reg   [0:0] or_ln117_97_reg_1607;
reg   [0:0] or_ln117_97_reg_1607_pp0_iter3_reg;
reg   [0:0] or_ln117_97_reg_1607_pp0_iter4_reg;
wire   [0:0] and_ln102_93_fu_737_p2;
reg   [0:0] and_ln102_93_reg_1616;
wire   [0:0] or_ln117_91_fu_808_p2;
reg   [0:0] or_ln117_91_reg_1622;
wire   [3:0] select_ln117_93_fu_821_p3;
reg   [3:0] select_ln117_93_reg_1627;
wire   [0:0] or_ln117_93_fu_829_p2;
reg   [0:0] or_ln117_93_reg_1632;
wire   [0:0] and_ln102_88_fu_833_p2;
reg   [0:0] and_ln102_88_reg_1639;
wire   [0:0] and_ln104_22_fu_842_p2;
reg   [0:0] and_ln104_22_reg_1645;
reg   [0:0] and_ln104_22_reg_1645_pp0_iter5_reg;
wire   [0:0] and_ln102_94_fu_857_p2;
reg   [0:0] and_ln102_94_reg_1651;
wire   [4:0] select_ln117_99_fu_948_p3;
reg   [4:0] select_ln117_99_reg_1656;
wire   [0:0] or_ln117_99_fu_955_p2;
reg   [0:0] or_ln117_99_reg_1661;
wire   [0:0] or_ln117_103_fu_1038_p2;
reg   [0:0] or_ln117_103_reg_1667;
wire   [4:0] select_ln117_105_fu_1052_p3;
reg   [4:0] select_ln117_105_reg_1672;
wire   [0:0] or_ln117_105_fu_1060_p2;
reg   [0:0] or_ln117_105_reg_1677;
wire   [0:0] or_ln117_107_fu_1116_p2;
reg   [0:0] or_ln117_107_reg_1684;
reg   [0:0] or_ln117_107_reg_1684_pp0_iter7_reg;
wire   [0:0] or_ln117_109_fu_1142_p2;
reg   [0:0] or_ln117_109_reg_1689;
wire   [4:0] select_ln117_111_fu_1156_p3;
reg   [4:0] select_ln117_111_reg_1694;
wire   [11:0] tmp_fu_1191_p65;
reg   [11:0] tmp_reg_1699;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_44_fu_534_p2;
wire   [0:0] and_ln104_19_fu_539_p2;
wire   [0:0] xor_ln104_48_fu_554_p2;
wire   [0:0] xor_ln104_55_fu_570_p2;
wire   [0:0] xor_ln104_43_fu_581_p2;
wire   [0:0] xor_ln104_45_fu_591_p2;
wire   [0:0] and_ln104_fu_586_p2;
wire   [0:0] xor_ln104_46_fu_606_p2;
wire   [0:0] xor_ln104_49_fu_617_p2;
wire   [0:0] and_ln102_113_fu_635_p2;
wire   [0:0] and_ln102_98_fu_631_p2;
wire   [0:0] xor_ln117_fu_650_p2;
wire   [0:0] or_ln117_112_fu_655_p2;
wire   [0:0] or_ln117_fu_645_p2;
wire   [1:0] zext_ln117_fu_660_p1;
wire   [0:0] or_ln117_83_fu_664_p2;
wire   [0:0] and_ln102_99_fu_640_p2;
wire   [1:0] select_ln117_fu_668_p3;
wire   [1:0] select_ln117_85_fu_682_p3;
wire   [0:0] or_ln117_84_fu_676_p2;
wire   [2:0] zext_ln117_10_fu_690_p1;
wire   [2:0] select_ln117_86_fu_698_p3;
wire   [0:0] xor_ln104_50_fu_728_p2;
wire   [0:0] and_ln102_114_fu_745_p2;
wire   [0:0] and_ln102_92_fu_733_p2;
wire   [0:0] and_ln102_100_fu_741_p2;
wire   [0:0] or_ln117_86_fu_760_p2;
wire   [0:0] and_ln102_101_fu_750_p2;
wire   [2:0] select_ln117_88_fu_765_p3;
wire   [2:0] select_ln117_89_fu_777_p3;
wire   [0:0] or_ln117_88_fu_772_p2;
wire   [3:0] zext_ln117_11_fu_784_p1;
wire   [0:0] and_ln102_102_fu_755_p2;
wire   [3:0] select_ln117_90_fu_788_p3;
wire   [0:0] or_ln117_90_fu_796_p2;
wire   [3:0] select_ln117_91_fu_801_p3;
wire   [3:0] select_ln117_92_fu_813_p3;
wire   [0:0] xor_ln104_47_fu_837_p2;
wire   [0:0] xor_ln104_51_fu_847_p2;
wire   [0:0] and_ln102_115_fu_862_p2;
wire   [0:0] xor_ln104_52_fu_852_p2;
wire   [0:0] and_ln102_116_fu_876_p2;
wire   [0:0] and_ln102_103_fu_867_p2;
wire   [0:0] or_ln117_92_fu_886_p2;
wire   [0:0] and_ln102_104_fu_872_p2;
wire   [3:0] select_ln117_94_fu_891_p3;
wire   [0:0] or_ln117_94_fu_898_p2;
wire   [3:0] select_ln117_95_fu_903_p3;
wire   [0:0] or_ln117_95_fu_910_p2;
wire   [0:0] and_ln102_105_fu_881_p2;
wire   [3:0] select_ln117_96_fu_914_p3;
wire   [3:0] select_ln117_97_fu_928_p3;
wire   [0:0] or_ln117_96_fu_922_p2;
wire   [4:0] zext_ln117_12_fu_936_p1;
wire   [4:0] select_ln117_98_fu_940_p3;
wire   [0:0] xor_ln104_53_fu_960_p2;
wire   [0:0] and_ln102_117_fu_973_p2;
wire   [0:0] and_ln102_95_fu_965_p2;
wire   [0:0] and_ln102_106_fu_969_p2;
wire   [0:0] or_ln117_98_fu_988_p2;
wire   [0:0] and_ln102_107_fu_978_p2;
wire   [4:0] select_ln117_100_fu_993_p3;
wire   [0:0] or_ln117_100_fu_1000_p2;
wire   [4:0] select_ln117_101_fu_1005_p3;
wire   [0:0] or_ln117_101_fu_1012_p2;
wire   [0:0] and_ln102_108_fu_983_p2;
wire   [4:0] select_ln117_102_fu_1016_p3;
wire   [0:0] or_ln117_102_fu_1024_p2;
wire   [4:0] select_ln117_103_fu_1030_p3;
wire   [4:0] select_ln117_104_fu_1044_p3;
wire   [0:0] xor_ln104_54_fu_1064_p2;
wire   [0:0] and_ln102_118_fu_1073_p2;
wire   [0:0] and_ln102_97_fu_1069_p2;
wire   [0:0] and_ln102_109_fu_1078_p2;
wire   [0:0] or_ln117_104_fu_1092_p2;
wire   [0:0] and_ln102_110_fu_1083_p2;
wire   [4:0] select_ln117_106_fu_1097_p3;
wire   [0:0] or_ln117_106_fu_1104_p2;
wire   [4:0] select_ln117_107_fu_1109_p3;
wire   [0:0] and_ln102_111_fu_1087_p2;
wire   [4:0] select_ln117_108_fu_1120_p3;
wire   [0:0] or_ln117_108_fu_1128_p2;
wire   [4:0] select_ln117_109_fu_1134_p3;
wire   [4:0] select_ln117_110_fu_1148_p3;
wire   [0:0] xor_ln104_56_fu_1164_p2;
wire   [0:0] and_ln102_119_fu_1169_p2;
wire   [0:0] and_ln102_112_fu_1174_p2;
wire   [0:0] or_ln117_110_fu_1179_p2;
wire   [11:0] tmp_fu_1191_p63;
wire   [4:0] tmp_fu_1191_p64;
wire   [0:0] or_ln117_111_fu_1323_p2;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1191_p1;
wire   [4:0] tmp_fu_1191_p3;
wire   [4:0] tmp_fu_1191_p5;
wire   [4:0] tmp_fu_1191_p7;
wire   [4:0] tmp_fu_1191_p9;
wire   [4:0] tmp_fu_1191_p11;
wire   [4:0] tmp_fu_1191_p13;
wire   [4:0] tmp_fu_1191_p15;
wire   [4:0] tmp_fu_1191_p17;
wire   [4:0] tmp_fu_1191_p19;
wire   [4:0] tmp_fu_1191_p21;
wire   [4:0] tmp_fu_1191_p23;
wire   [4:0] tmp_fu_1191_p25;
wire   [4:0] tmp_fu_1191_p27;
wire   [4:0] tmp_fu_1191_p29;
wire   [4:0] tmp_fu_1191_p31;
wire  signed [4:0] tmp_fu_1191_p33;
wire  signed [4:0] tmp_fu_1191_p35;
wire  signed [4:0] tmp_fu_1191_p37;
wire  signed [4:0] tmp_fu_1191_p39;
wire  signed [4:0] tmp_fu_1191_p41;
wire  signed [4:0] tmp_fu_1191_p43;
wire  signed [4:0] tmp_fu_1191_p45;
wire  signed [4:0] tmp_fu_1191_p47;
wire  signed [4:0] tmp_fu_1191_p49;
wire  signed [4:0] tmp_fu_1191_p51;
wire  signed [4:0] tmp_fu_1191_p53;
wire  signed [4:0] tmp_fu_1191_p55;
wire  signed [4:0] tmp_fu_1191_p57;
wire  signed [4:0] tmp_fu_1191_p59;
wire  signed [4:0] tmp_fu_1191_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_63_5_12_1_1_x6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x6_U1221(
    .din0(12'd751),
    .din1(12'd3811),
    .din2(12'd3267),
    .din3(12'd3915),
    .din4(12'd600),
    .din5(12'd141),
    .din6(12'd3811),
    .din7(12'd202),
    .din8(12'd48),
    .din9(12'd156),
    .din10(12'd857),
    .din11(12'd3163),
    .din12(12'd4065),
    .din13(12'd961),
    .din14(12'd245),
    .din15(12'd3797),
    .din16(12'd501),
    .din17(12'd4092),
    .din18(12'd4025),
    .din19(12'd10),
    .din20(12'd4088),
    .din21(12'd4083),
    .din22(12'd3806),
    .din23(12'd1100),
    .din24(12'd4029),
    .din25(12'd3603),
    .din26(12'd19),
    .din27(12'd71),
    .din28(12'd392),
    .din29(12'd3784),
    .din30(12'd4091),
    .def(tmp_fu_1191_p63),
    .sel(tmp_fu_1191_p64),
    .dout(tmp_fu_1191_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_85_reg_1513 <= and_ln102_85_fu_530_p2;
        and_ln102_85_reg_1513_pp0_iter2_reg <= and_ln102_85_reg_1513;
        and_ln102_85_reg_1513_pp0_iter3_reg <= and_ln102_85_reg_1513_pp0_iter2_reg;
        and_ln102_85_reg_1513_pp0_iter4_reg <= and_ln102_85_reg_1513_pp0_iter3_reg;
        and_ln102_86_reg_1520 <= and_ln102_86_fu_544_p2;
        and_ln102_87_reg_1559 <= and_ln102_87_fu_601_p2;
        and_ln102_87_reg_1559_pp0_iter3_reg <= and_ln102_87_reg_1559;
        and_ln102_88_reg_1639 <= and_ln102_88_fu_833_p2;
        and_ln102_89_reg_1526 <= and_ln102_89_fu_549_p2;
        and_ln102_90_reg_1539 <= and_ln102_90_fu_565_p2;
        and_ln102_91_reg_1572 <= and_ln102_91_fu_622_p2;
        and_ln102_93_reg_1616 <= and_ln102_93_fu_737_p2;
        and_ln102_94_reg_1651 <= and_ln102_94_fu_857_p2;
        and_ln102_96_reg_1577 <= and_ln102_96_fu_627_p2;
        and_ln102_96_reg_1577_pp0_iter3_reg <= and_ln102_96_reg_1577;
        and_ln102_96_reg_1577_pp0_iter4_reg <= and_ln102_96_reg_1577_pp0_iter3_reg;
        and_ln102_96_reg_1577_pp0_iter5_reg <= and_ln102_96_reg_1577_pp0_iter4_reg;
        and_ln102_reg_1507 <= and_ln102_fu_526_p2;
        and_ln104_20_reg_1554 <= and_ln104_20_fu_596_p2;
        and_ln104_21_reg_1566 <= and_ln104_21_fu_611_p2;
        and_ln104_21_reg_1566_pp0_iter3_reg <= and_ln104_21_reg_1566;
        and_ln104_22_reg_1645 <= and_ln104_22_fu_842_p2;
        and_ln104_22_reg_1645_pp0_iter5_reg <= and_ln104_22_reg_1645;
        and_ln104_23_reg_1532 <= and_ln104_23_fu_559_p2;
        and_ln104_23_reg_1532_pp0_iter2_reg <= and_ln104_23_reg_1532;
        and_ln104_23_reg_1532_pp0_iter3_reg <= and_ln104_23_reg_1532_pp0_iter2_reg;
        and_ln104_23_reg_1532_pp0_iter4_reg <= and_ln104_23_reg_1532_pp0_iter3_reg;
        and_ln104_23_reg_1532_pp0_iter5_reg <= and_ln104_23_reg_1532_pp0_iter4_reg;
        and_ln104_23_reg_1532_pp0_iter6_reg <= and_ln104_23_reg_1532_pp0_iter5_reg;
        and_ln104_23_reg_1532_pp0_iter7_reg <= and_ln104_23_reg_1532_pp0_iter6_reg;
        and_ln104_24_reg_1545 <= and_ln104_24_fu_575_p2;
        icmp_ln86_100_reg_1413 <= icmp_ln86_100_fu_418_p2;
        icmp_ln86_100_reg_1413_pp0_iter1_reg <= icmp_ln86_100_reg_1413;
        icmp_ln86_101_reg_1420 <= icmp_ln86_101_fu_424_p2;
        icmp_ln86_101_reg_1420_pp0_iter1_reg <= icmp_ln86_101_reg_1420;
        icmp_ln86_101_reg_1420_pp0_iter2_reg <= icmp_ln86_101_reg_1420_pp0_iter1_reg;
        icmp_ln86_101_reg_1420_pp0_iter3_reg <= icmp_ln86_101_reg_1420_pp0_iter2_reg;
        icmp_ln86_101_reg_1420_pp0_iter4_reg <= icmp_ln86_101_reg_1420_pp0_iter3_reg;
        icmp_ln86_101_reg_1420_pp0_iter5_reg <= icmp_ln86_101_reg_1420_pp0_iter4_reg;
        icmp_ln86_101_reg_1420_pp0_iter6_reg <= icmp_ln86_101_reg_1420_pp0_iter5_reg;
        icmp_ln86_102_reg_1426 <= icmp_ln86_102_fu_430_p2;
        icmp_ln86_102_reg_1426_pp0_iter1_reg <= icmp_ln86_102_reg_1426;
        icmp_ln86_103_reg_1431 <= icmp_ln86_103_fu_436_p2;
        icmp_ln86_103_reg_1431_pp0_iter1_reg <= icmp_ln86_103_reg_1431;
        icmp_ln86_104_reg_1436 <= icmp_ln86_104_fu_442_p2;
        icmp_ln86_104_reg_1436_pp0_iter1_reg <= icmp_ln86_104_reg_1436;
        icmp_ln86_104_reg_1436_pp0_iter2_reg <= icmp_ln86_104_reg_1436_pp0_iter1_reg;
        icmp_ln86_105_reg_1441 <= icmp_ln86_105_fu_448_p2;
        icmp_ln86_105_reg_1441_pp0_iter1_reg <= icmp_ln86_105_reg_1441;
        icmp_ln86_105_reg_1441_pp0_iter2_reg <= icmp_ln86_105_reg_1441_pp0_iter1_reg;
        icmp_ln86_106_reg_1446 <= icmp_ln86_106_fu_454_p2;
        icmp_ln86_106_reg_1446_pp0_iter1_reg <= icmp_ln86_106_reg_1446;
        icmp_ln86_106_reg_1446_pp0_iter2_reg <= icmp_ln86_106_reg_1446_pp0_iter1_reg;
        icmp_ln86_107_reg_1451 <= icmp_ln86_107_fu_460_p2;
        icmp_ln86_107_reg_1451_pp0_iter1_reg <= icmp_ln86_107_reg_1451;
        icmp_ln86_107_reg_1451_pp0_iter2_reg <= icmp_ln86_107_reg_1451_pp0_iter1_reg;
        icmp_ln86_107_reg_1451_pp0_iter3_reg <= icmp_ln86_107_reg_1451_pp0_iter2_reg;
        icmp_ln86_108_reg_1456 <= icmp_ln86_108_fu_466_p2;
        icmp_ln86_108_reg_1456_pp0_iter1_reg <= icmp_ln86_108_reg_1456;
        icmp_ln86_108_reg_1456_pp0_iter2_reg <= icmp_ln86_108_reg_1456_pp0_iter1_reg;
        icmp_ln86_108_reg_1456_pp0_iter3_reg <= icmp_ln86_108_reg_1456_pp0_iter2_reg;
        icmp_ln86_109_reg_1461 <= icmp_ln86_109_fu_472_p2;
        icmp_ln86_109_reg_1461_pp0_iter1_reg <= icmp_ln86_109_reg_1461;
        icmp_ln86_109_reg_1461_pp0_iter2_reg <= icmp_ln86_109_reg_1461_pp0_iter1_reg;
        icmp_ln86_109_reg_1461_pp0_iter3_reg <= icmp_ln86_109_reg_1461_pp0_iter2_reg;
        icmp_ln86_110_reg_1466 <= icmp_ln86_110_fu_478_p2;
        icmp_ln86_110_reg_1466_pp0_iter1_reg <= icmp_ln86_110_reg_1466;
        icmp_ln86_110_reg_1466_pp0_iter2_reg <= icmp_ln86_110_reg_1466_pp0_iter1_reg;
        icmp_ln86_110_reg_1466_pp0_iter3_reg <= icmp_ln86_110_reg_1466_pp0_iter2_reg;
        icmp_ln86_110_reg_1466_pp0_iter4_reg <= icmp_ln86_110_reg_1466_pp0_iter3_reg;
        icmp_ln86_111_reg_1471 <= icmp_ln86_111_fu_484_p2;
        icmp_ln86_111_reg_1471_pp0_iter1_reg <= icmp_ln86_111_reg_1471;
        icmp_ln86_111_reg_1471_pp0_iter2_reg <= icmp_ln86_111_reg_1471_pp0_iter1_reg;
        icmp_ln86_111_reg_1471_pp0_iter3_reg <= icmp_ln86_111_reg_1471_pp0_iter2_reg;
        icmp_ln86_111_reg_1471_pp0_iter4_reg <= icmp_ln86_111_reg_1471_pp0_iter3_reg;
        icmp_ln86_112_reg_1476 <= icmp_ln86_112_fu_490_p2;
        icmp_ln86_112_reg_1476_pp0_iter1_reg <= icmp_ln86_112_reg_1476;
        icmp_ln86_112_reg_1476_pp0_iter2_reg <= icmp_ln86_112_reg_1476_pp0_iter1_reg;
        icmp_ln86_112_reg_1476_pp0_iter3_reg <= icmp_ln86_112_reg_1476_pp0_iter2_reg;
        icmp_ln86_112_reg_1476_pp0_iter4_reg <= icmp_ln86_112_reg_1476_pp0_iter3_reg;
        icmp_ln86_113_reg_1481 <= icmp_ln86_113_fu_496_p2;
        icmp_ln86_113_reg_1481_pp0_iter1_reg <= icmp_ln86_113_reg_1481;
        icmp_ln86_113_reg_1481_pp0_iter2_reg <= icmp_ln86_113_reg_1481_pp0_iter1_reg;
        icmp_ln86_113_reg_1481_pp0_iter3_reg <= icmp_ln86_113_reg_1481_pp0_iter2_reg;
        icmp_ln86_113_reg_1481_pp0_iter4_reg <= icmp_ln86_113_reg_1481_pp0_iter3_reg;
        icmp_ln86_113_reg_1481_pp0_iter5_reg <= icmp_ln86_113_reg_1481_pp0_iter4_reg;
        icmp_ln86_114_reg_1486 <= icmp_ln86_114_fu_502_p2;
        icmp_ln86_114_reg_1486_pp0_iter1_reg <= icmp_ln86_114_reg_1486;
        icmp_ln86_114_reg_1486_pp0_iter2_reg <= icmp_ln86_114_reg_1486_pp0_iter1_reg;
        icmp_ln86_114_reg_1486_pp0_iter3_reg <= icmp_ln86_114_reg_1486_pp0_iter2_reg;
        icmp_ln86_114_reg_1486_pp0_iter4_reg <= icmp_ln86_114_reg_1486_pp0_iter3_reg;
        icmp_ln86_114_reg_1486_pp0_iter5_reg <= icmp_ln86_114_reg_1486_pp0_iter4_reg;
        icmp_ln86_115_reg_1491 <= icmp_ln86_115_fu_508_p2;
        icmp_ln86_115_reg_1491_pp0_iter1_reg <= icmp_ln86_115_reg_1491;
        icmp_ln86_115_reg_1491_pp0_iter2_reg <= icmp_ln86_115_reg_1491_pp0_iter1_reg;
        icmp_ln86_115_reg_1491_pp0_iter3_reg <= icmp_ln86_115_reg_1491_pp0_iter2_reg;
        icmp_ln86_115_reg_1491_pp0_iter4_reg <= icmp_ln86_115_reg_1491_pp0_iter3_reg;
        icmp_ln86_115_reg_1491_pp0_iter5_reg <= icmp_ln86_115_reg_1491_pp0_iter4_reg;
        icmp_ln86_116_reg_1496 <= icmp_ln86_116_fu_514_p2;
        icmp_ln86_116_reg_1496_pp0_iter1_reg <= icmp_ln86_116_reg_1496;
        icmp_ln86_116_reg_1496_pp0_iter2_reg <= icmp_ln86_116_reg_1496_pp0_iter1_reg;
        icmp_ln86_116_reg_1496_pp0_iter3_reg <= icmp_ln86_116_reg_1496_pp0_iter2_reg;
        icmp_ln86_116_reg_1496_pp0_iter4_reg <= icmp_ln86_116_reg_1496_pp0_iter3_reg;
        icmp_ln86_116_reg_1496_pp0_iter5_reg <= icmp_ln86_116_reg_1496_pp0_iter4_reg;
        icmp_ln86_116_reg_1496_pp0_iter6_reg <= icmp_ln86_116_reg_1496_pp0_iter5_reg;
        icmp_ln86_88_reg_1341 <= icmp_ln86_88_fu_346_p2;
        icmp_ln86_88_reg_1341_pp0_iter1_reg <= icmp_ln86_88_reg_1341;
        icmp_ln86_89_reg_1347 <= icmp_ln86_89_fu_352_p2;
        icmp_ln86_90_reg_1353 <= icmp_ln86_90_fu_358_p2;
        icmp_ln86_90_reg_1353_pp0_iter1_reg <= icmp_ln86_90_reg_1353;
        icmp_ln86_91_reg_1359 <= icmp_ln86_91_fu_364_p2;
        icmp_ln86_91_reg_1359_pp0_iter1_reg <= icmp_ln86_91_reg_1359;
        icmp_ln86_92_reg_1365 <= icmp_ln86_92_fu_370_p2;
        icmp_ln86_92_reg_1365_pp0_iter1_reg <= icmp_ln86_92_reg_1365;
        icmp_ln86_92_reg_1365_pp0_iter2_reg <= icmp_ln86_92_reg_1365_pp0_iter1_reg;
        icmp_ln86_92_reg_1365_pp0_iter3_reg <= icmp_ln86_92_reg_1365_pp0_iter2_reg;
        icmp_ln86_93_reg_1371 <= icmp_ln86_93_fu_376_p2;
        icmp_ln86_94_reg_1377 <= icmp_ln86_94_fu_382_p2;
        icmp_ln86_94_reg_1377_pp0_iter1_reg <= icmp_ln86_94_reg_1377;
        icmp_ln86_95_reg_1383 <= icmp_ln86_95_fu_388_p2;
        icmp_ln86_95_reg_1383_pp0_iter1_reg <= icmp_ln86_95_reg_1383;
        icmp_ln86_95_reg_1383_pp0_iter2_reg <= icmp_ln86_95_reg_1383_pp0_iter1_reg;
        icmp_ln86_96_reg_1389 <= icmp_ln86_96_fu_394_p2;
        icmp_ln86_96_reg_1389_pp0_iter1_reg <= icmp_ln86_96_reg_1389;
        icmp_ln86_96_reg_1389_pp0_iter2_reg <= icmp_ln86_96_reg_1389_pp0_iter1_reg;
        icmp_ln86_96_reg_1389_pp0_iter3_reg <= icmp_ln86_96_reg_1389_pp0_iter2_reg;
        icmp_ln86_97_reg_1395 <= icmp_ln86_97_fu_400_p2;
        icmp_ln86_97_reg_1395_pp0_iter1_reg <= icmp_ln86_97_reg_1395;
        icmp_ln86_97_reg_1395_pp0_iter2_reg <= icmp_ln86_97_reg_1395_pp0_iter1_reg;
        icmp_ln86_97_reg_1395_pp0_iter3_reg <= icmp_ln86_97_reg_1395_pp0_iter2_reg;
        icmp_ln86_98_reg_1401 <= icmp_ln86_98_fu_406_p2;
        icmp_ln86_98_reg_1401_pp0_iter1_reg <= icmp_ln86_98_reg_1401;
        icmp_ln86_98_reg_1401_pp0_iter2_reg <= icmp_ln86_98_reg_1401_pp0_iter1_reg;
        icmp_ln86_98_reg_1401_pp0_iter3_reg <= icmp_ln86_98_reg_1401_pp0_iter2_reg;
        icmp_ln86_98_reg_1401_pp0_iter4_reg <= icmp_ln86_98_reg_1401_pp0_iter3_reg;
        icmp_ln86_99_reg_1407 <= icmp_ln86_99_fu_412_p2;
        icmp_ln86_99_reg_1407_pp0_iter1_reg <= icmp_ln86_99_reg_1407;
        icmp_ln86_99_reg_1407_pp0_iter2_reg <= icmp_ln86_99_reg_1407_pp0_iter1_reg;
        icmp_ln86_99_reg_1407_pp0_iter3_reg <= icmp_ln86_99_reg_1407_pp0_iter2_reg;
        icmp_ln86_99_reg_1407_pp0_iter4_reg <= icmp_ln86_99_reg_1407_pp0_iter3_reg;
        icmp_ln86_99_reg_1407_pp0_iter5_reg <= icmp_ln86_99_reg_1407_pp0_iter4_reg;
        icmp_ln86_reg_1334 <= icmp_ln86_fu_340_p2;
        icmp_ln86_reg_1334_pp0_iter1_reg <= icmp_ln86_reg_1334;
        or_ln117_103_reg_1667 <= or_ln117_103_fu_1038_p2;
        or_ln117_105_reg_1677 <= or_ln117_105_fu_1060_p2;
        or_ln117_107_reg_1684 <= or_ln117_107_fu_1116_p2;
        or_ln117_107_reg_1684_pp0_iter7_reg <= or_ln117_107_reg_1684;
        or_ln117_109_reg_1689 <= or_ln117_109_fu_1142_p2;
        or_ln117_85_reg_1583 <= or_ln117_85_fu_694_p2;
        or_ln117_87_reg_1593 <= or_ln117_87_fu_714_p2;
        or_ln117_89_reg_1599 <= or_ln117_89_fu_720_p2;
        or_ln117_91_reg_1622 <= or_ln117_91_fu_808_p2;
        or_ln117_93_reg_1632 <= or_ln117_93_fu_829_p2;
        or_ln117_97_reg_1607 <= or_ln117_97_fu_724_p2;
        or_ln117_97_reg_1607_pp0_iter3_reg <= or_ln117_97_reg_1607;
        or_ln117_97_reg_1607_pp0_iter4_reg <= or_ln117_97_reg_1607_pp0_iter3_reg;
        or_ln117_99_reg_1661 <= or_ln117_99_fu_955_p2;
        select_ln117_105_reg_1672 <= select_ln117_105_fu_1052_p3;
        select_ln117_111_reg_1694 <= select_ln117_111_fu_1156_p3;
        select_ln117_87_reg_1588 <= select_ln117_87_fu_706_p3;
        select_ln117_93_reg_1627 <= select_ln117_93_fu_821_p3;
        select_ln117_99_reg_1656 <= select_ln117_99_fu_948_p3;
        tmp_reg_1699 <= tmp_fu_1191_p65;
        xor_ln104_reg_1501 <= xor_ln104_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign and_ln102_100_fu_741_p2 = (icmp_ln86_104_reg_1436_pp0_iter2_reg & and_ln102_91_reg_1572);

assign and_ln102_101_fu_750_p2 = (and_ln104_20_reg_1554 & and_ln102_114_fu_745_p2);

assign and_ln102_102_fu_755_p2 = (icmp_ln86_106_reg_1446_pp0_iter2_reg & and_ln102_92_fu_733_p2);

assign and_ln102_103_fu_867_p2 = (and_ln102_87_reg_1559_pp0_iter3_reg & and_ln102_115_fu_862_p2);

assign and_ln102_104_fu_872_p2 = (icmp_ln86_108_reg_1456_pp0_iter3_reg & and_ln102_93_reg_1616);

assign and_ln102_105_fu_881_p2 = (and_ln104_21_reg_1566_pp0_iter3_reg & and_ln102_116_fu_876_p2);

assign and_ln102_106_fu_969_p2 = (icmp_ln86_110_reg_1466_pp0_iter4_reg & and_ln102_94_reg_1651);

assign and_ln102_107_fu_978_p2 = (and_ln102_88_reg_1639 & and_ln102_117_fu_973_p2);

assign and_ln102_108_fu_983_p2 = (icmp_ln86_112_reg_1476_pp0_iter4_reg & and_ln102_95_fu_965_p2);

assign and_ln102_109_fu_1078_p2 = (and_ln104_22_reg_1645_pp0_iter5_reg & and_ln102_118_fu_1073_p2);

assign and_ln102_110_fu_1083_p2 = (icmp_ln86_114_reg_1486_pp0_iter5_reg & and_ln102_96_reg_1577_pp0_iter5_reg);

assign and_ln102_111_fu_1087_p2 = (icmp_ln86_115_reg_1491_pp0_iter5_reg & and_ln102_97_fu_1069_p2);

assign and_ln102_112_fu_1174_p2 = (and_ln104_23_reg_1532_pp0_iter6_reg & and_ln102_119_fu_1169_p2);

assign and_ln102_113_fu_635_p2 = (xor_ln104_49_fu_617_p2 & icmp_ln86_103_reg_1431_pp0_iter1_reg);

assign and_ln102_114_fu_745_p2 = (xor_ln104_50_fu_728_p2 & icmp_ln86_105_reg_1441_pp0_iter2_reg);

assign and_ln102_115_fu_862_p2 = (xor_ln104_51_fu_847_p2 & icmp_ln86_107_reg_1451_pp0_iter3_reg);

assign and_ln102_116_fu_876_p2 = (xor_ln104_52_fu_852_p2 & icmp_ln86_109_reg_1461_pp0_iter3_reg);

assign and_ln102_117_fu_973_p2 = (xor_ln104_53_fu_960_p2 & icmp_ln86_111_reg_1471_pp0_iter4_reg);

assign and_ln102_118_fu_1073_p2 = (xor_ln104_54_fu_1064_p2 & icmp_ln86_113_reg_1481_pp0_iter5_reg);

assign and_ln102_119_fu_1169_p2 = (xor_ln104_56_fu_1164_p2 & icmp_ln86_116_reg_1496_pp0_iter6_reg);

assign and_ln102_85_fu_530_p2 = (xor_ln104_reg_1501 & icmp_ln86_89_reg_1347);

assign and_ln102_86_fu_544_p2 = (icmp_ln86_90_reg_1353 & and_ln102_fu_526_p2);

assign and_ln102_87_fu_601_p2 = (icmp_ln86_91_reg_1359_pp0_iter1_reg & and_ln104_fu_586_p2);

assign and_ln102_88_fu_833_p2 = (icmp_ln86_92_reg_1365_pp0_iter3_reg & and_ln102_85_reg_1513_pp0_iter3_reg);

assign and_ln102_89_fu_549_p2 = (icmp_ln86_93_reg_1371 & and_ln104_19_fu_539_p2);

assign and_ln102_90_fu_565_p2 = (icmp_ln86_94_reg_1377 & and_ln102_86_fu_544_p2);

assign and_ln102_91_fu_622_p2 = (icmp_ln86_95_reg_1383_pp0_iter1_reg & and_ln104_20_fu_596_p2);

assign and_ln102_92_fu_733_p2 = (icmp_ln86_96_reg_1389_pp0_iter2_reg & and_ln102_87_reg_1559);

assign and_ln102_93_fu_737_p2 = (icmp_ln86_97_reg_1395_pp0_iter2_reg & and_ln104_21_reg_1566);

assign and_ln102_94_fu_857_p2 = (icmp_ln86_98_reg_1401_pp0_iter3_reg & and_ln102_88_fu_833_p2);

assign and_ln102_95_fu_965_p2 = (icmp_ln86_99_reg_1407_pp0_iter4_reg & and_ln104_22_reg_1645);

assign and_ln102_96_fu_627_p2 = (icmp_ln86_100_reg_1413_pp0_iter1_reg & and_ln102_89_reg_1526);

assign and_ln102_97_fu_1069_p2 = (icmp_ln86_101_reg_1420_pp0_iter5_reg & and_ln104_23_reg_1532_pp0_iter5_reg);

assign and_ln102_98_fu_631_p2 = (icmp_ln86_102_reg_1426_pp0_iter1_reg & and_ln102_90_reg_1539);

assign and_ln102_99_fu_640_p2 = (and_ln102_86_reg_1520 & and_ln102_113_fu_635_p2);

assign and_ln102_fu_526_p2 = (icmp_ln86_reg_1334 & icmp_ln86_88_reg_1341);

assign and_ln104_19_fu_539_p2 = (xor_ln104_reg_1501 & xor_ln104_44_fu_534_p2);

assign and_ln104_20_fu_596_p2 = (xor_ln104_45_fu_591_p2 & and_ln102_reg_1507);

assign and_ln104_21_fu_611_p2 = (xor_ln104_46_fu_606_p2 & and_ln104_fu_586_p2);

assign and_ln104_22_fu_842_p2 = (xor_ln104_47_fu_837_p2 & and_ln102_85_reg_1513_pp0_iter3_reg);

assign and_ln104_23_fu_559_p2 = (xor_ln104_48_fu_554_p2 & and_ln104_19_fu_539_p2);

assign and_ln104_24_fu_575_p2 = (xor_ln104_55_fu_570_p2 & and_ln102_89_fu_549_p2);

assign and_ln104_fu_586_p2 = (xor_ln104_43_fu_581_p2 & icmp_ln86_reg_1334_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_111_fu_1323_p2[0:0] == 1'b1) ? tmp_reg_1699 : 12'd0);

assign icmp_ln86_100_fu_418_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2327)) ? 1'b1 : 1'b0);

assign icmp_ln86_101_fu_424_p2 = (($signed(x_12_val_int_reg) < $signed(18'd1735)) ? 1'b1 : 1'b0);

assign icmp_ln86_102_fu_430_p2 = (($signed(x_0_val_int_reg) < $signed(18'd996)) ? 1'b1 : 1'b0);

assign icmp_ln86_103_fu_436_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261274)) ? 1'b1 : 1'b0);

assign icmp_ln86_104_fu_442_p2 = (($signed(x_9_val_int_reg) < $signed(18'd260260)) ? 1'b1 : 1'b0);

assign icmp_ln86_105_fu_448_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260782)) ? 1'b1 : 1'b0);

assign icmp_ln86_106_fu_454_p2 = (($signed(x_13_val_int_reg) < $signed(18'd1171)) ? 1'b1 : 1'b0);

assign icmp_ln86_107_fu_460_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260780)) ? 1'b1 : 1'b0);

assign icmp_ln86_108_fu_466_p2 = (($signed(x_6_val_int_reg) < $signed(18'd866)) ? 1'b1 : 1'b0);

assign icmp_ln86_109_fu_472_p2 = (($signed(x_4_val_int_reg) < $signed(18'd260974)) ? 1'b1 : 1'b0);

assign icmp_ln86_110_fu_478_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261376)) ? 1'b1 : 1'b0);

assign icmp_ln86_111_fu_484_p2 = (($signed(x_7_val_int_reg) < $signed(18'd389)) ? 1'b1 : 1'b0);

assign icmp_ln86_112_fu_490_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261152)) ? 1'b1 : 1'b0);

assign icmp_ln86_113_fu_496_p2 = (($signed(x_3_val_int_reg) < $signed(18'd5345)) ? 1'b1 : 1'b0);

assign icmp_ln86_114_fu_502_p2 = (($signed(x_10_val_int_reg) < $signed(18'd2417)) ? 1'b1 : 1'b0);

assign icmp_ln86_115_fu_508_p2 = (($signed(x_9_val_int_reg) < $signed(18'd2008)) ? 1'b1 : 1'b0);

assign icmp_ln86_116_fu_514_p2 = (($signed(x_7_val_int_reg) < $signed(18'd746)) ? 1'b1 : 1'b0);

assign icmp_ln86_88_fu_346_p2 = (($signed(x_1_val_int_reg) < $signed(18'd259852)) ? 1'b1 : 1'b0);

assign icmp_ln86_89_fu_352_p2 = (($signed(x_10_val_int_reg) < $signed(18'd2076)) ? 1'b1 : 1'b0);

assign icmp_ln86_90_fu_358_p2 = (($signed(x_0_val_int_reg) < $signed(18'd1076)) ? 1'b1 : 1'b0);

assign icmp_ln86_91_fu_364_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261504)) ? 1'b1 : 1'b0);

assign icmp_ln86_92_fu_370_p2 = (($signed(x_14_val_int_reg) < $signed(18'd3077)) ? 1'b1 : 1'b0);

assign icmp_ln86_93_fu_376_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260071)) ? 1'b1 : 1'b0);

assign icmp_ln86_94_fu_382_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_95_fu_388_p2 = (($signed(x_1_val_int_reg) < $signed(18'd257108)) ? 1'b1 : 1'b0);

assign icmp_ln86_96_fu_394_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1809)) ? 1'b1 : 1'b0);

assign icmp_ln86_97_fu_400_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1367)) ? 1'b1 : 1'b0);

assign icmp_ln86_98_fu_406_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261290)) ? 1'b1 : 1'b0);

assign icmp_ln86_99_fu_412_p2 = (($signed(x_3_val_int_reg) < $signed(18'd5236)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_340_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260785)) ? 1'b1 : 1'b0);

assign or_ln117_100_fu_1000_p2 = (or_ln117_99_reg_1661 | and_ln102_107_fu_978_p2);

assign or_ln117_101_fu_1012_p2 = (or_ln117_97_reg_1607_pp0_iter4_reg | and_ln102_88_reg_1639);

assign or_ln117_102_fu_1024_p2 = (or_ln117_101_fu_1012_p2 | and_ln102_108_fu_983_p2);

assign or_ln117_103_fu_1038_p2 = (or_ln117_101_fu_1012_p2 | and_ln102_95_fu_965_p2);

assign or_ln117_104_fu_1092_p2 = (or_ln117_103_reg_1667 | and_ln102_109_fu_1078_p2);

assign or_ln117_105_fu_1060_p2 = (or_ln117_97_reg_1607_pp0_iter4_reg | and_ln102_85_reg_1513_pp0_iter4_reg);

assign or_ln117_106_fu_1104_p2 = (or_ln117_105_reg_1677 | and_ln102_110_fu_1083_p2);

assign or_ln117_107_fu_1116_p2 = (or_ln117_105_reg_1677 | and_ln102_96_reg_1577_pp0_iter5_reg);

assign or_ln117_108_fu_1128_p2 = (or_ln117_107_fu_1116_p2 | and_ln102_111_fu_1087_p2);

assign or_ln117_109_fu_1142_p2 = (or_ln117_107_fu_1116_p2 | and_ln102_97_fu_1069_p2);

assign or_ln117_110_fu_1179_p2 = (or_ln117_109_reg_1689 | and_ln102_112_fu_1174_p2);

assign or_ln117_111_fu_1323_p2 = (or_ln117_107_reg_1684_pp0_iter7_reg | and_ln104_23_reg_1532_pp0_iter7_reg);

assign or_ln117_112_fu_655_p2 = (xor_ln117_fu_650_p2 | icmp_ln86_100_reg_1413_pp0_iter1_reg);

assign or_ln117_83_fu_664_p2 = (and_ln104_24_reg_1545 | and_ln102_90_reg_1539);

assign or_ln117_84_fu_676_p2 = (or_ln117_83_fu_664_p2 | and_ln102_99_fu_640_p2);

assign or_ln117_85_fu_694_p2 = (and_ln104_24_reg_1545 | and_ln102_86_reg_1520);

assign or_ln117_86_fu_760_p2 = (or_ln117_85_reg_1583 | and_ln102_100_fu_741_p2);

assign or_ln117_87_fu_714_p2 = (or_ln117_85_fu_694_p2 | and_ln102_91_fu_622_p2);

assign or_ln117_88_fu_772_p2 = (or_ln117_87_reg_1593 | and_ln102_101_fu_750_p2);

assign or_ln117_89_fu_720_p2 = (and_ln104_24_reg_1545 | and_ln102_reg_1507);

assign or_ln117_90_fu_796_p2 = (or_ln117_89_reg_1599 | and_ln102_102_fu_755_p2);

assign or_ln117_91_fu_808_p2 = (or_ln117_89_reg_1599 | and_ln102_92_fu_733_p2);

assign or_ln117_92_fu_886_p2 = (or_ln117_91_reg_1622 | and_ln102_103_fu_867_p2);

assign or_ln117_93_fu_829_p2 = (or_ln117_89_reg_1599 | and_ln102_87_reg_1559);

assign or_ln117_94_fu_898_p2 = (or_ln117_93_reg_1632 | and_ln102_104_fu_872_p2);

assign or_ln117_95_fu_910_p2 = (or_ln117_93_reg_1632 | and_ln102_93_reg_1616);

assign or_ln117_96_fu_922_p2 = (or_ln117_95_fu_910_p2 | and_ln102_105_fu_881_p2);

assign or_ln117_97_fu_724_p2 = (icmp_ln86_reg_1334_pp0_iter1_reg | and_ln104_24_reg_1545);

assign or_ln117_98_fu_988_p2 = (or_ln117_97_reg_1607_pp0_iter4_reg | and_ln102_106_fu_969_p2);

assign or_ln117_99_fu_955_p2 = (or_ln117_97_reg_1607_pp0_iter3_reg | and_ln102_94_fu_857_p2);

assign or_ln117_fu_645_p2 = (and_ln104_24_reg_1545 | and_ln102_98_fu_631_p2);

assign select_ln117_100_fu_993_p3 = ((or_ln117_98_fu_988_p2[0:0] == 1'b1) ? select_ln117_99_reg_1656 : 5'd18);

assign select_ln117_101_fu_1005_p3 = ((or_ln117_99_reg_1661[0:0] == 1'b1) ? select_ln117_100_fu_993_p3 : 5'd19);

assign select_ln117_102_fu_1016_p3 = ((or_ln117_100_fu_1000_p2[0:0] == 1'b1) ? select_ln117_101_fu_1005_p3 : 5'd20);

assign select_ln117_103_fu_1030_p3 = ((or_ln117_101_fu_1012_p2[0:0] == 1'b1) ? select_ln117_102_fu_1016_p3 : 5'd21);

assign select_ln117_104_fu_1044_p3 = ((or_ln117_102_fu_1024_p2[0:0] == 1'b1) ? select_ln117_103_fu_1030_p3 : 5'd22);

assign select_ln117_105_fu_1052_p3 = ((or_ln117_103_fu_1038_p2[0:0] == 1'b1) ? select_ln117_104_fu_1044_p3 : 5'd23);

assign select_ln117_106_fu_1097_p3 = ((or_ln117_104_fu_1092_p2[0:0] == 1'b1) ? select_ln117_105_reg_1672 : 5'd24);

assign select_ln117_107_fu_1109_p3 = ((or_ln117_105_reg_1677[0:0] == 1'b1) ? select_ln117_106_fu_1097_p3 : 5'd25);

assign select_ln117_108_fu_1120_p3 = ((or_ln117_106_fu_1104_p2[0:0] == 1'b1) ? select_ln117_107_fu_1109_p3 : 5'd26);

assign select_ln117_109_fu_1134_p3 = ((or_ln117_107_fu_1116_p2[0:0] == 1'b1) ? select_ln117_108_fu_1120_p3 : 5'd27);

assign select_ln117_110_fu_1148_p3 = ((or_ln117_108_fu_1128_p2[0:0] == 1'b1) ? select_ln117_109_fu_1134_p3 : 5'd28);

assign select_ln117_111_fu_1156_p3 = ((or_ln117_109_fu_1142_p2[0:0] == 1'b1) ? select_ln117_110_fu_1148_p3 : 5'd29);

assign select_ln117_85_fu_682_p3 = ((or_ln117_83_fu_664_p2[0:0] == 1'b1) ? select_ln117_fu_668_p3 : 2'd3);

assign select_ln117_86_fu_698_p3 = ((or_ln117_84_fu_676_p2[0:0] == 1'b1) ? zext_ln117_10_fu_690_p1 : 3'd4);

assign select_ln117_87_fu_706_p3 = ((or_ln117_85_fu_694_p2[0:0] == 1'b1) ? select_ln117_86_fu_698_p3 : 3'd5);

assign select_ln117_88_fu_765_p3 = ((or_ln117_86_fu_760_p2[0:0] == 1'b1) ? select_ln117_87_reg_1588 : 3'd6);

assign select_ln117_89_fu_777_p3 = ((or_ln117_87_reg_1593[0:0] == 1'b1) ? select_ln117_88_fu_765_p3 : 3'd7);

assign select_ln117_90_fu_788_p3 = ((or_ln117_88_fu_772_p2[0:0] == 1'b1) ? zext_ln117_11_fu_784_p1 : 4'd8);

assign select_ln117_91_fu_801_p3 = ((or_ln117_89_reg_1599[0:0] == 1'b1) ? select_ln117_90_fu_788_p3 : 4'd9);

assign select_ln117_92_fu_813_p3 = ((or_ln117_90_fu_796_p2[0:0] == 1'b1) ? select_ln117_91_fu_801_p3 : 4'd10);

assign select_ln117_93_fu_821_p3 = ((or_ln117_91_fu_808_p2[0:0] == 1'b1) ? select_ln117_92_fu_813_p3 : 4'd11);

assign select_ln117_94_fu_891_p3 = ((or_ln117_92_fu_886_p2[0:0] == 1'b1) ? select_ln117_93_reg_1627 : 4'd12);

assign select_ln117_95_fu_903_p3 = ((or_ln117_93_reg_1632[0:0] == 1'b1) ? select_ln117_94_fu_891_p3 : 4'd13);

assign select_ln117_96_fu_914_p3 = ((or_ln117_94_fu_898_p2[0:0] == 1'b1) ? select_ln117_95_fu_903_p3 : 4'd14);

assign select_ln117_97_fu_928_p3 = ((or_ln117_95_fu_910_p2[0:0] == 1'b1) ? select_ln117_96_fu_914_p3 : 4'd15);

assign select_ln117_98_fu_940_p3 = ((or_ln117_96_fu_922_p2[0:0] == 1'b1) ? zext_ln117_12_fu_936_p1 : 5'd16);

assign select_ln117_99_fu_948_p3 = ((or_ln117_97_reg_1607_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_98_fu_940_p3 : 5'd17);

assign select_ln117_fu_668_p3 = ((or_ln117_fu_645_p2[0:0] == 1'b1) ? zext_ln117_fu_660_p1 : 2'd2);

assign tmp_fu_1191_p63 = 'bx;

assign tmp_fu_1191_p64 = ((or_ln117_110_fu_1179_p2[0:0] == 1'b1) ? select_ln117_111_reg_1694 : 5'd30);

assign xor_ln104_43_fu_581_p2 = (icmp_ln86_88_reg_1341_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_44_fu_534_p2 = (icmp_ln86_89_reg_1347 ^ 1'd1);

assign xor_ln104_45_fu_591_p2 = (icmp_ln86_90_reg_1353_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_46_fu_606_p2 = (icmp_ln86_91_reg_1359_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_47_fu_837_p2 = (icmp_ln86_92_reg_1365_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_48_fu_554_p2 = (icmp_ln86_93_reg_1371 ^ 1'd1);

assign xor_ln104_49_fu_617_p2 = (icmp_ln86_94_reg_1377_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_50_fu_728_p2 = (icmp_ln86_95_reg_1383_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_51_fu_847_p2 = (icmp_ln86_96_reg_1389_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_52_fu_852_p2 = (icmp_ln86_97_reg_1395_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_53_fu_960_p2 = (icmp_ln86_98_reg_1401_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_54_fu_1064_p2 = (icmp_ln86_99_reg_1407_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_55_fu_570_p2 = (icmp_ln86_100_reg_1413 ^ 1'd1);

assign xor_ln104_56_fu_1164_p2 = (icmp_ln86_101_reg_1420_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_520_p2 = (icmp_ln86_fu_340_p2 ^ 1'd1);

assign xor_ln117_fu_650_p2 = (1'd1 ^ and_ln102_89_reg_1526);

assign zext_ln117_10_fu_690_p1 = select_ln117_85_fu_682_p3;

assign zext_ln117_11_fu_784_p1 = select_ln117_89_fu_777_p3;

assign zext_ln117_12_fu_936_p1 = select_ln117_97_fu_928_p3;

assign zext_ln117_fu_660_p1 = or_ln117_112_fu_655_p2;

endmodule //my_prj_decision_function_3
