module fa(s,c,a,b,cin);
  input a,b,cin;
  output s,c;
  
  wire w1,w2,w3;
  
  xor x1(s,a,b,cin);
  
  and a1(w1,a,b);
  and a2(w2,b,cin);
  and a3(w3,a,cin);
  
  or o1(c,w1,w2,w3);
  
endmodule
