digraph "CFG for '_Z14grayscaleVer2DP15HIP_vector_typeIhLj3EES1_ii' function" {
	label="CFG for '_Z14grayscaleVer2DP15HIP_vector_typeIhLj3EES1_ii' function";

	Node0x616a290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = add i32 %20, %14\l  %22 = icmp sgt i32 %13, %2\l  %23 = icmp sgt i32 %21, %3\l  %24 = select i1 %22, i1 true, i1 %23\l  br i1 %24, label %45, label %25\l|{<s0>T|<s1>F}}"];
	Node0x616a290:s0 -> Node0x616dcd0;
	Node0x616a290:s1 -> Node0x616dd60;
	Node0x616dd60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %21, %2\l  %27 = add nsw i32 %26, %13\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %30 = load i8, i8 addrspace(1)* %29, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %31 = zext i8 %30 to i16\l  %32 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  %33 = load i8, i8 addrspace(1)* %32, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %34 = zext i8 %33 to i16\l  %35 = add nuw nsw i16 %34, %31\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  %37 = load i8, i8 addrspace(1)* %36, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %38 = zext i8 %37 to i16\l  %39 = add nuw nsw i16 %35, %38\l  %40 = udiv i16 %39, 3\l  %41 = trunc i16 %40 to i8\l  %42 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i8 %41, i8 addrspace(1)* %42, align 1, !tbaa !7\l  %43 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i8 %41, i8 addrspace(1)* %43, align 1, !tbaa !7\l  %44 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i8 %41, i8 addrspace(1)* %44, align 1, !tbaa !7\l  br label %45\l}"];
	Node0x616dd60 -> Node0x616dcd0;
	Node0x616dcd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
