{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690732712537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690732712537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 21:28:32 2023 " "Processing started: Sun Jul 30 21:28:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690732712537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732712537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traf_light -c traf_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traf_light -c traf_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732712537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690732712789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690732712789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_1 " "Found entity 1: tff_1" {  } { { "tff_1.v" "" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/tff_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690732718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sec_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file one_sec_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_clk " "Found entity 1: one_sec_clk" {  } { { "one_sec_clk.v" "" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/one_sec_clk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690732718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_10_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_10_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_counter " "Found entity 1: mod_10_counter" {  } { { "mod_10_counter.v" "" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/mod_10_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690732718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_5_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_5_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_5_counter " "Found entity 1: mod_5_counter" {  } { { "mod_5_counter.v" "" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/mod_5_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690732718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traf_light.v 1 1 " "Found 1 design units, including 1 entities, in source file traf_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traf_light " "Found entity 1: traf_light" {  } { { "traf_light.v" "" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/traf_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690732718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_4_2 " "Found entity 1: encoder_4_2" {  } { { "encoder_4_2.v" "" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/encoder_4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690732718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690732718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traf_light " "Elaborating entity \"traf_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690732718758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_clk one_sec_clk:sec_clk_1 " "Elaborating entity \"one_sec_clk\" for hierarchy \"one_sec_clk:sec_clk_1\"" {  } { { "traf_light.v" "sec_clk_1" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/traf_light.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690732718758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_10_counter one_sec_clk:sec_clk_1\|mod_10_counter:dividerby10_1 " "Elaborating entity \"mod_10_counter\" for hierarchy \"one_sec_clk:sec_clk_1\|mod_10_counter:dividerby10_1\"" {  } { { "one_sec_clk.v" "dividerby10_1" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/one_sec_clk.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690732718758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_1 one_sec_clk:sec_clk_1\|mod_10_counter:dividerby10_1\|tff_1:tff1 " "Elaborating entity \"tff_1\" for hierarchy \"one_sec_clk:sec_clk_1\|mod_10_counter:dividerby10_1\|tff_1:tff1\"" {  } { { "mod_10_counter.v" "tff1" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/mod_10_counter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690732718758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_5_counter one_sec_clk:sec_clk_1\|mod_5_counter:divideby5_1 " "Elaborating entity \"mod_5_counter\" for hierarchy \"one_sec_clk:sec_clk_1\|mod_5_counter:divideby5_1\"" {  } { { "one_sec_clk.v" "divideby5_1" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/one_sec_clk.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690732718758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_4_2 encoder_4_2:north_encoder " "Elaborating entity \"encoder_4_2\" for hierarchy \"encoder_4_2:north_encoder\"" {  } { { "traf_light.v" "north_encoder" { Text "C:/digital_design_course_iit_bombay/verilog/Traffic_light/traf_light.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690732718767 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690732718900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690732718915 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690732718915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690732718915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690732718915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690732718931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 21:28:38 2023 " "Processing ended: Sun Jul 30 21:28:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690732718931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690732718931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690732718931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690732718931 ""}
