Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 29 01:34:02 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.717        0.000                      0                  241        0.154        0.000                      0                  241        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.717        0.000                      0                  241        0.154        0.000                      0                  241        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 2.619ns (36.430%)  route 4.570ns (63.570%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.604    11.011    oled/pixel_data[12]_i_11_n_0
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.135 r  oled/pixel_data[10]_i_7/O
                         net (fo=11, routed)          0.996    12.130    oled/pixel_data[10]_i_7_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    12.254 r  oled/pixel_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.254    oled_n_106
    SLICE_X41Y43         FDRE                                         r  pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.447    14.788    CLK_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  pixel_data_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031    14.972    pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.857ns (39.935%)  route 4.297ns (60.065%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.302    10.709    oled/pixel_data[12]_i_11_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           1.025    11.857    oled/pixel_data[12]_i_3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I0_O)        0.124    11.981 r  oled/pixel_data[13]_i_2/O
                         net (fo=1, routed)           0.000    11.981    oled/pixel_data[13]_i_2_n_0
    SLICE_X37Y43         MUXF7 (Prop_muxf7_I0_O)      0.238    12.219 r  oled/pixel_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    12.219    oled_n_93
    SLICE_X37Y43         FDRE                                         r  pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  pixel_data_reg[13]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.064    15.003    pixel_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 2.831ns (39.599%)  route 4.318ns (60.401%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.302    10.709    oled/pixel_data[12]_i_11_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           1.046    11.878    oled/pixel_data[12]_i_3_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.124    12.002 r  oled/pixel_data[15]_i_2/O
                         net (fo=1, routed)           0.000    12.002    oled/pixel_data[15]_i_2_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.214 r  oled/pixel_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    12.214    oled_n_91
    SLICE_X37Y42         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.444    14.785    CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.064    15.002    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.857ns (40.269%)  route 4.238ns (59.731%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.302    10.709    oled/pixel_data[12]_i_11_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           0.965    11.798    oled/pixel_data[12]_i_3_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124    11.922 r  oled/pixel_data[14]_i_2/O
                         net (fo=1, routed)           0.000    11.922    oled/pixel_data[14]_i_2_n_0
    SLICE_X39Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    12.160 r  oled/pixel_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    12.160    oled_n_92
    SLICE_X39Y38         FDRE                                         r  pixel_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  pixel_data_reg[14]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.064    15.000    pixel_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 2.619ns (37.110%)  route 4.438ns (62.890%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.604    11.011    oled/pixel_data[12]_i_11_n_0
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.135 r  oled/pixel_data[10]_i_7/O
                         net (fo=11, routed)          0.864    11.999    oled/pixel_data[10]_i_7_n_0
    SLICE_X43Y40         LUT5 (Prop_lut5_I2_O)        0.124    12.123 r  oled/pixel_data[4]_i_1/O
                         net (fo=1, routed)           0.000    12.123    oled_n_102
    SLICE_X43Y40         FDRE                                         r  pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pixel_data_reg[4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    14.970    pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 2.619ns (37.239%)  route 4.414ns (62.761%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.604    11.011    oled/pixel_data[12]_i_11_n_0
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.135 r  oled/pixel_data[10]_i_7/O
                         net (fo=11, routed)          0.840    11.974    oled/pixel_data[10]_i_7_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.124    12.098 r  oled/pixel_data[1]_i_1/O
                         net (fo=1, routed)           0.000    12.098    oled_n_105
    SLICE_X39Y43         FDRE                                         r  pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  pixel_data_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    14.970    pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 2.831ns (40.721%)  route 4.121ns (59.279%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.302    10.709    oled/pixel_data[12]_i_11_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           0.849    11.681    oled/pixel_data[12]_i_3_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124    11.805 r  oled/pixel_data[11]_i_2/O
                         net (fo=1, routed)           0.000    11.805    oled/pixel_data[11]_i_2_n_0
    SLICE_X41Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    12.017 r  oled/pixel_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    12.017    oled_n_95
    SLICE_X41Y39         FDRE                                         r  pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  pixel_data_reg[11]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)        0.064    15.003    pixel_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.619ns (38.241%)  route 4.230ns (61.759%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.604    11.011    oled/pixel_data[12]_i_11_n_0
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.135 r  oled/pixel_data[10]_i_7/O
                         net (fo=11, routed)          0.655    11.790    oled/pixel_data[10]_i_7_n_0
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  oled/pixel_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.914    oled_n_104
    SLICE_X37Y39         FDRE                                         r  pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  pixel_data_reg[2]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.029    14.966    pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 2.619ns (38.820%)  route 4.127ns (61.180%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.302    10.709    oled/pixel_data[12]_i_11_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           0.855    11.688    oled/pixel_data[12]_i_3_n_0
    SLICE_X43Y40         LUT5 (Prop_lut5_I2_O)        0.124    11.812 r  oled/pixel_data[12]_i_1/O
                         net (fo=1, routed)           0.000    11.812    oled_n_94
    SLICE_X43Y40         FDRE                                         r  pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pixel_data_reg[12]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.029    14.968    pixel_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 2.619ns (38.535%)  route 4.177ns (61.465%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  board_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.934     6.456    board_x_pos_reg_n_0_[2]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.186 f  pixel_data_reg[12]_i_321/O[3]
                         net (fo=2, routed)           0.815     8.001    oled/board_x_pos_reg[5][2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.306     8.307 r  oled/pixel_data[12]_i_387/O
                         net (fo=1, routed)           0.330     8.637    oled/pixel_data[12]_i_387_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.041 r  oled/pixel_data_reg[12]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.041    oled/pixel_data_reg[12]_i_318_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  oled/pixel_data_reg[12]_i_212/CO[3]
                         net (fo=1, routed)           0.000     9.158    oled/pixel_data_reg[12]_i_212_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  oled/pixel_data_reg[12]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.275    oled/pixel_data_reg[12]_i_115_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  oled/pixel_data_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.891    10.283    oled/pixel_data316_in
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  oled/pixel_data[12]_i_11/O
                         net (fo=2, routed)           0.604    11.011    oled/pixel_data[12]_i_11_n_0
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.135 r  oled/pixel_data[10]_i_7/O
                         net (fo=11, routed)          0.603    11.738    oled/pixel_data[10]_i_7_n_0
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124    11.862 r  oled/pixel_data[3]_i_1/O
                         net (fo=1, routed)           0.000    11.862    oled_n_103
    SLICE_X33Y41         FDRE                                         r  pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.444    14.785    CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  pixel_data_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.029    15.039    pixel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.251ns (48.287%)  route 0.269ns (51.713%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.550     1.433    CLK_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  board_x_pos_reg[5]/Q
                         net (fo=12, routed)          0.269     1.843    board_x_pos_reg_n_0_[5]
    SLICE_X35Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  board_x_pos[8]_i_4/O
                         net (fo=1, routed)           0.000     1.888    board_x_pos[8]_i_4_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.953 r  board_x_pos_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    board_x_pos_reg[8]_i_1_n_6
    SLICE_X35Y26         FDRE                                         r  board_x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_pos_reg[6]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.105     1.799    board_x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.287ns (48.720%)  route 0.302ns (51.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.550     1.433    CLK_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  board_x_pos_reg[5]/Q
                         net (fo=12, routed)          0.302     1.876    board_x_pos_reg_n_0_[5]
    SLICE_X35Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.022 r  board_x_pos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.022    board_x_pos_reg[8]_i_1_n_5
    SLICE_X35Y26         FDRE                                         r  board_x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_pos_reg[7]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.105     1.799    board_x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 board_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.311ns (53.114%)  route 0.275ns (46.886%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  board_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  board_x_pos_reg[0]/Q
                         net (fo=10, routed)          0.275     1.875    board_x_pos_reg_n_0_[0]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.022 r  board_x_pos_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.022    board_x_pos_reg[3]_i_1_n_7
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.815     1.942    CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  board_x_pos_reg[1]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.105     1.798    board_x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  bounce_counter_reg[12]/Q
                         net (fo=4, routed)           0.079     1.679    bounce_counter_reg[12]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.808 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.808    bounce_counter_reg[12]_i_1_n_6
    SLICE_X38Y22         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.819     1.946    CLK_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.134     1.570    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.555     1.438    CLK_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  bounce_counter_reg[0]/Q
                         net (fo=3, routed)           0.079     1.681    bounce_counter_reg[0]
    SLICE_X38Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.810 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.810    bounce_counter_reg[0]_i_1_n_6
    SLICE_X38Y19         FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.134     1.572    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  bounce_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  bounce_counter_reg[30]/Q
                         net (fo=3, routed)           0.079     1.677    bounce_counter_reg[30]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.806 r  bounce_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    bounce_counter_reg[28]_i_1_n_4
    SLICE_X38Y26         FDRE                                         r  bounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.817     1.944    CLK_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.134     1.568    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.555     1.438    CLK_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  bounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  bounce_counter_reg[2]/Q
                         net (fo=4, routed)           0.079     1.681    bounce_counter_reg[2]
    SLICE_X38Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.810 r  bounce_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    bounce_counter_reg[0]_i_1_n_4
    SLICE_X38Y19         FDRE                                         r  bounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  bounce_counter_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.134     1.572    bounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.550     1.433    CLK_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  bounce_counter_reg[20]/Q
                         net (fo=3, routed)           0.079     1.676    bounce_counter_reg[20]
    SLICE_X38Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.805 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.805    bounce_counter_reg[20]_i_1_n_6
    SLICE_X38Y24         FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.134     1.567    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.550     1.433    CLK_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  bounce_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  bounce_counter_reg[24]/Q
                         net (fo=4, routed)           0.079     1.676    bounce_counter_reg[24]
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.805 r  bounce_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.805    bounce_counter_reg[24]_i_1_n_6
    SLICE_X38Y25         FDRE                                         r  bounce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  bounce_counter_reg[25]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.134     1.567    bounce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.550     1.433    CLK_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  bounce_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  bounce_counter_reg[26]/Q
                         net (fo=4, routed)           0.079     1.676    bounce_counter_reg[26]
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.805 r  bounce_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    bounce_counter_reg[24]_i_1_n_4
    SLICE_X38Y25         FDRE                                         r  bounce_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  bounce_counter_reg[27]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.134     1.567    bounce_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y27   ball_move_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   ball_move_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   ball_move_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y25   board_x_pos_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y25   board_x_pos_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y25   board_x_pos_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y25   board_x_pos_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y25   board_x_pos_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y26   board_x_pos_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   board_x_pos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   board_x_pos_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   board_x_pos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   pixel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk625/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk625/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk625/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk625/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   pixel_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   pixel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   ball_move_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   ball_move_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   ball_move_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   ball_move_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   ball_move_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   bounce_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   bounce_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   bounce_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   bounce_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   ball_y_pos_reg[0]/C



