

================================================================
== Vitis HLS Report for 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4'
================================================================
* Date:           Mon Feb  3 14:21:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        8|        8|  80.000 ns|  80.000 ns|    7|    7|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_445_4  |        6|        6|         2|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       60|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      150|    -|
|Register             |        -|     -|       47|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       47|      210|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln445_fu_161_p2               |         +|   0|  0|  10|           3|           1|
    |nb_1_fu_194_p2                    |         +|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_320                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln445_fu_155_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln446_fu_180_p2              |      icmp|   0|  0|  13|           6|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          26|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_dw_2_phi_fu_135_p4  |  14|          3|   32|         96|
    |ap_sig_allocacmp_i             |   9|          2|    3|          6|
    |ap_sig_allocacmp_nb_load       |   9|          2|    8|         16|
    |ap_sig_allocacmp_nb_load_1     |  14|          3|    8|         24|
    |cmpvv_cfg_strms_0_blk_n        |   9|          2|    1|          2|
    |cmpvv_cfg_strms_1_blk_n        |   9|          2|    1|          2|
    |cmpvv_cfg_strms_2_blk_n        |   9|          2|    1|          2|
    |cmpvv_cfg_strms_3_blk_n        |   9|          2|    1|          2|
    |cmpvv_cfg_strms_4_blk_n        |   9|          2|    1|          2|
    |cmpvv_cfg_strms_5_blk_n        |   9|          2|    1|          2|
    |filter_cfg_strm_blk_n          |   9|          2|    1|          2|
    |i_1_fu_76                      |   9|          2|    3|          6|
    |nb_fu_80                       |  14|          3|    8|         24|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 150|         33|   71|        190|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dw_fu_72                 |  28|   0|   28|          0|
    |i_1_fu_76                |   3|   0|    3|          0|
    |i_reg_265                |   3|   0|    3|          0|
    |icmp_ln445_reg_269       |   1|   0|    1|          0|
    |icmp_ln446_reg_273       |   1|   0|    1|          0|
    |nb_fu_80                 |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  47|   0|   47|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4|  return value|
|filter_cfg_strm_dout              |   in|   32|     ap_fifo|                                       filter_cfg_strm|       pointer|
|filter_cfg_strm_empty_n           |   in|    1|     ap_fifo|                                       filter_cfg_strm|       pointer|
|filter_cfg_strm_read              |  out|    1|     ap_fifo|                                       filter_cfg_strm|       pointer|
|cmpvv_cfg_strms_4_din             |  out|    4|     ap_fifo|                                     cmpvv_cfg_strms_4|       pointer|
|cmpvv_cfg_strms_4_num_data_valid  |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_4|       pointer|
|cmpvv_cfg_strms_4_fifo_cap        |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_4|       pointer|
|cmpvv_cfg_strms_4_full_n          |   in|    1|     ap_fifo|                                     cmpvv_cfg_strms_4|       pointer|
|cmpvv_cfg_strms_4_write           |  out|    1|     ap_fifo|                                     cmpvv_cfg_strms_4|       pointer|
|cmpvv_cfg_strms_3_din             |  out|    4|     ap_fifo|                                     cmpvv_cfg_strms_3|       pointer|
|cmpvv_cfg_strms_3_num_data_valid  |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_3|       pointer|
|cmpvv_cfg_strms_3_fifo_cap        |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_3|       pointer|
|cmpvv_cfg_strms_3_full_n          |   in|    1|     ap_fifo|                                     cmpvv_cfg_strms_3|       pointer|
|cmpvv_cfg_strms_3_write           |  out|    1|     ap_fifo|                                     cmpvv_cfg_strms_3|       pointer|
|cmpvv_cfg_strms_2_din             |  out|    4|     ap_fifo|                                     cmpvv_cfg_strms_2|       pointer|
|cmpvv_cfg_strms_2_num_data_valid  |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_2|       pointer|
|cmpvv_cfg_strms_2_fifo_cap        |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_2|       pointer|
|cmpvv_cfg_strms_2_full_n          |   in|    1|     ap_fifo|                                     cmpvv_cfg_strms_2|       pointer|
|cmpvv_cfg_strms_2_write           |  out|    1|     ap_fifo|                                     cmpvv_cfg_strms_2|       pointer|
|cmpvv_cfg_strms_1_din             |  out|    4|     ap_fifo|                                     cmpvv_cfg_strms_1|       pointer|
|cmpvv_cfg_strms_1_num_data_valid  |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_1|       pointer|
|cmpvv_cfg_strms_1_fifo_cap        |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_1|       pointer|
|cmpvv_cfg_strms_1_full_n          |   in|    1|     ap_fifo|                                     cmpvv_cfg_strms_1|       pointer|
|cmpvv_cfg_strms_1_write           |  out|    1|     ap_fifo|                                     cmpvv_cfg_strms_1|       pointer|
|cmpvv_cfg_strms_0_din             |  out|    4|     ap_fifo|                                     cmpvv_cfg_strms_0|       pointer|
|cmpvv_cfg_strms_0_num_data_valid  |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_0|       pointer|
|cmpvv_cfg_strms_0_fifo_cap        |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_0|       pointer|
|cmpvv_cfg_strms_0_full_n          |   in|    1|     ap_fifo|                                     cmpvv_cfg_strms_0|       pointer|
|cmpvv_cfg_strms_0_write           |  out|    1|     ap_fifo|                                     cmpvv_cfg_strms_0|       pointer|
|cmpvv_cfg_strms_5_din             |  out|    4|     ap_fifo|                                     cmpvv_cfg_strms_5|       pointer|
|cmpvv_cfg_strms_5_num_data_valid  |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_5|       pointer|
|cmpvv_cfg_strms_5_fifo_cap        |   in|    3|     ap_fifo|                                     cmpvv_cfg_strms_5|       pointer|
|cmpvv_cfg_strms_5_full_n          |   in|    1|     ap_fifo|                                     cmpvv_cfg_strms_5|       pointer|
|cmpvv_cfg_strms_5_write           |  out|    1|     ap_fifo|                                     cmpvv_cfg_strms_5|       pointer|
+----------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dw = alloca i32 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:444]   --->   Operation 5 'alloca' 'dw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nb = alloca i32 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:443]   --->   Operation 7 'alloca' 'nb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_cfg_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %cmpvv_cfg_strms_0, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %cmpvv_cfg_strms_1, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %cmpvv_cfg_strms_2, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %cmpvv_cfg_strms_3, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %cmpvv_cfg_strms_4, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %cmpvv_cfg_strms_5, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.41ns)   --->   "%store_ln443 = store i8 0, i8 %nb" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:443]   --->   Operation 15 'store' 'store_ln443' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln445 = store i3 0, i3 %i_1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 16 'store' 'store_ln445' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.body38" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 17 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%icmp_ln445 = icmp_eq  i3 %i, i3 6" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 19 'icmp' 'icmp_ln445' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln445 = add i3 %i, i3 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 20 'add' 'add_ln445' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %icmp_ln445, void %for.body38.split, void %for.inc59.preheader.exitStub" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 21 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%nb_load = load i8 %nb" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:446]   --->   Operation 22 'load' 'nb_load' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %nb_load, i32 2, i32 7" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:446]   --->   Operation 23 'partselect' 'tmp' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln446 = icmp_slt  i6 %tmp, i6 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:446]   --->   Operation 24 'icmp' 'icmp_ln446' <Predicate = (!icmp_ln445)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%store_ln443 = store i8 32, i8 %nb" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:443]   --->   Operation 25 'store' 'store_ln443' <Predicate = (!icmp_ln445 & icmp_ln446)> <Delay = 0.41>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%switch_ln452 = switch i3 %i, void %V.i3632.case.5, i3 0, void %V.i3632.case.0, i3 1, void %V.i3632.case.1, i3 2, void %V.i3632.case.2, i3 3, void %V.i3632.case.3, i3 4, void %V.i3632.case.4" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 26 'switch' 'switch_ln452' <Predicate = (!icmp_ln445)> <Delay = 0.67>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nb_load_1 = load i8 %nb" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:455]   --->   Operation 27 'load' 'nb_load_1' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%nb_1 = add i8 %nb_load_1, i8 252" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:455]   --->   Operation 28 'add' 'nb_1' <Predicate = (!icmp_ln445)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.41ns)   --->   "%store_ln443 = store i8 %nb_1, i8 %nb" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:443]   --->   Operation 29 'store' 'store_ln443' <Predicate = (!icmp_ln445)> <Delay = 0.41>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln445 = store i3 %add_ln445, i3 %i_1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 30 'store' 'store_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln445)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%dw_load = load i28 %dw" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 31 'load' 'dw_load' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i28 %dw_load" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 32 'zext' 'zext_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln444 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:444]   --->   Operation 33 'specpipeline' 'specpipeline_ln444' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln444 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:444]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln444' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 35 'specloopname' 'specloopname_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln446 = br i1 %icmp_ln446, void %for.inc50, void %if.then" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:446]   --->   Operation 36 'br' 'br_ln446' <Predicate = (!icmp_ln445)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (1.42ns)   --->   "%dw_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %filter_cfg_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:447]   --->   Operation 37 'read' 'dw_1' <Predicate = (!icmp_ln445 & icmp_ln446)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln449 = br void %for.inc50" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:449]   --->   Operation 38 'br' 'br_ln449' <Predicate = (!icmp_ln445 & icmp_ln446)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dw_2 = phi i32 %dw_1, void %if.then, i32 %zext_ln445, void %for.body38.split"   --->   Operation 39 'phi' 'dw_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cfg = trunc i32 %dw_2" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:451]   --->   Operation 40 'trunc' 'cfg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.40ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %cmpvv_cfg_strms_4, i4 %cfg" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 41 'write' 'write_ln452' <Predicate = (i == 4)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln452 = br void %V.i3632.exit" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 42 'br' 'br_ln452' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.40ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %cmpvv_cfg_strms_3, i4 %cfg" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 43 'write' 'write_ln452' <Predicate = (i == 3)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln452 = br void %V.i3632.exit" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 44 'br' 'br_ln452' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.40ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %cmpvv_cfg_strms_2, i4 %cfg" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 45 'write' 'write_ln452' <Predicate = (i == 2)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln452 = br void %V.i3632.exit" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 46 'br' 'br_ln452' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.40ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %cmpvv_cfg_strms_1, i4 %cfg" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 47 'write' 'write_ln452' <Predicate = (i == 1)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln452 = br void %V.i3632.exit" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 48 'br' 'br_ln452' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.40ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %cmpvv_cfg_strms_0, i4 %cfg" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 49 'write' 'write_ln452' <Predicate = (i == 0)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln452 = br void %V.i3632.exit" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 50 'br' 'br_ln452' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.40ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %cmpvv_cfg_strms_5, i4 %cfg" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 51 'write' 'write_ln452' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln452 = br void %V.i3632.exit" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:452]   --->   Operation 52 'br' 'br_ln452' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%dw_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %dw_2, i32 4, i32 31" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:454]   --->   Operation 53 'partselect' 'dw_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln444 = store i28 %dw_3, i28 %dw" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:444]   --->   Operation 54 'store' 'store_ln444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.body38" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445]   --->   Operation 55 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmpvv_cfg_strms_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ filter_cfg_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmpvv_cfg_strms_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmpvv_cfg_strms_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmpvv_cfg_strms_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmpvv_cfg_strms_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmpvv_cfg_strms_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dw                      (alloca           ) [ 011]
i_1                     (alloca           ) [ 010]
nb                      (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
store_ln443             (store            ) [ 000]
store_ln445             (store            ) [ 000]
br_ln445                (br               ) [ 000]
i                       (load             ) [ 011]
icmp_ln445              (icmp             ) [ 011]
add_ln445               (add              ) [ 000]
br_ln445                (br               ) [ 000]
nb_load                 (load             ) [ 000]
tmp                     (partselect       ) [ 000]
icmp_ln446              (icmp             ) [ 011]
store_ln443             (store            ) [ 000]
switch_ln452            (switch           ) [ 000]
nb_load_1               (load             ) [ 000]
nb_1                    (add              ) [ 000]
store_ln443             (store            ) [ 000]
store_ln445             (store            ) [ 000]
dw_load                 (load             ) [ 000]
zext_ln445              (zext             ) [ 000]
specpipeline_ln444      (specpipeline     ) [ 000]
speclooptripcount_ln444 (speclooptripcount) [ 000]
specloopname_ln445      (specloopname     ) [ 000]
br_ln446                (br               ) [ 000]
dw_1                    (read             ) [ 000]
br_ln449                (br               ) [ 000]
dw_2                    (phi              ) [ 000]
cfg                     (trunc            ) [ 000]
write_ln452             (write            ) [ 000]
br_ln452                (br               ) [ 000]
write_ln452             (write            ) [ 000]
br_ln452                (br               ) [ 000]
write_ln452             (write            ) [ 000]
br_ln452                (br               ) [ 000]
write_ln452             (write            ) [ 000]
br_ln452                (br               ) [ 000]
write_ln452             (write            ) [ 000]
br_ln452                (br               ) [ 000]
write_ln452             (write            ) [ 000]
br_ln452                (br               ) [ 000]
dw_3                    (partselect       ) [ 000]
store_ln444             (store            ) [ 000]
br_ln445                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmpvv_cfg_strms_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpvv_cfg_strms_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter_cfg_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_cfg_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmpvv_cfg_strms_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpvv_cfg_strms_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmpvv_cfg_strms_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpvv_cfg_strms_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmpvv_cfg_strms_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpvv_cfg_strms_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmpvv_cfg_strms_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpvv_cfg_strms_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmpvv_cfg_strms_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpvv_cfg_strms_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="dw_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dw/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="nb_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nb/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dw_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dw_1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln452_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln452/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln452_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln452/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln452_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln452/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln452_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="4" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln452/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln452_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln452/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln452_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln452/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="dw_2_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="dw_2 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="dw_2_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="28" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dw_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln443_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln443/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln445_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln445/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln445_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln445/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln445_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln445/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="nb_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nb_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="4" slack="0"/>
<pin id="175" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln446_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln446/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln443_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln443/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="nb_load_1_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nb_load_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="nb_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nb_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln443_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln443/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln445_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln445/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dw_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="28" slack="1"/>
<pin id="212" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dw_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln445_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="28" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="cfg_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cfg/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dw_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="28" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dw_3/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln444_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="28" slack="0"/>
<pin id="240" dir="0" index="1" bw="28" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="dw_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="28" slack="1"/>
<pin id="245" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="dw "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="nb_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="nb "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="1"/>
<pin id="267" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="269" class="1005" name="icmp_ln445_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln445 "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln446_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln446 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="64" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="84" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="161" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="221"><net_src comp="135" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="135" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="228" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="72" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="252"><net_src comp="76" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="259"><net_src comp="80" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="268"><net_src comp="152" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="155" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="180" pin="2"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cmpvv_cfg_strms_0 | {2 }
	Port: filter_cfg_strm | {}
	Port: cmpvv_cfg_strms_1 | {2 }
	Port: cmpvv_cfg_strms_2 | {2 }
	Port: cmpvv_cfg_strms_3 | {2 }
	Port: cmpvv_cfg_strms_4 | {2 }
	Port: cmpvv_cfg_strms_5 | {2 }
 - Input state : 
	Port: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 : cmpvv_cfg_strms_0 | {}
	Port: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 : filter_cfg_strm | {2 }
	Port: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 : cmpvv_cfg_strms_1 | {}
	Port: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 : cmpvv_cfg_strms_2 | {}
	Port: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 : cmpvv_cfg_strms_3 | {}
	Port: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 : cmpvv_cfg_strms_4 | {}
	Port: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 : cmpvv_cfg_strms_5 | {}
  - Chain level:
	State 1
		store_ln443 : 1
		store_ln445 : 1
		i : 1
		icmp_ln445 : 2
		add_ln445 : 2
		br_ln445 : 3
		nb_load : 1
		tmp : 2
		icmp_ln446 : 3
		store_ln443 : 1
		switch_ln452 : 2
		nb_load_1 : 1
		nb_1 : 2
		store_ln443 : 3
		store_ln445 : 3
	State 2
		zext_ln445 : 1
		dw_2 : 2
		cfg : 3
		write_ln452 : 4
		write_ln452 : 4
		write_ln452 : 4
		write_ln452 : 4
		write_ln452 : 4
		write_ln452 : 4
		dw_3 : 3
		store_ln444 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln445_fu_161     |    0    |    10   |
|          |        nb_1_fu_194       |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln445_fu_155    |    0    |    10   |
|          |     icmp_ln446_fu_180    |    0    |    13   |
|----------|--------------------------|---------|---------|
|   read   |      dw_1_read_fu_84     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln452_write_fu_90 |    0    |    0    |
|          |  write_ln452_write_fu_97 |    0    |    0    |
|   write  | write_ln452_write_fu_104 |    0    |    0    |
|          | write_ln452_write_fu_111 |    0    |    0    |
|          | write_ln452_write_fu_118 |    0    |    0    |
|          | write_ln452_write_fu_125 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_170        |    0    |    0    |
|          |        dw_3_fu_228       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln445_fu_213    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |        cfg_fu_218        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    48   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   dw_2_reg_132   |   32   |
|    dw_reg_243    |   28   |
|    i_1_reg_249   |    3   |
|     i_reg_265    |    3   |
|icmp_ln445_reg_269|    1   |
|icmp_ln446_reg_273|    1   |
|    nb_reg_256    |    8   |
+------------------+--------+
|       Total      |   76   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   76   |    -   |
+-----------+--------+--------+
|   Total   |   76   |   48   |
+-----------+--------+--------+
