{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696264003339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696264003339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 10:26:42 2023 " "Processing started: Mon Oct  2 10:26:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696264003339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1696264003339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim tarea2 tarea2 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim tarea2 tarea2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1696264003339 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim tarea2 tarea2 " "Quartus(args): --rtl_sim tarea2 tarea2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1696264003339 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1696264003837 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1696264004024 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1696264004029 ""}
{ "Error" "0" "" "missing \"" {  } {  } 0 0 "missing \"" 0 0 "Shell" 0 0 1696264007188 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1696264007188 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/tarea2_nativelink_simulation.rpt" {  } { { "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/tarea2_nativelink_simulation.rpt" "0" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/tarea2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/tarea2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1696264007189 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1696264007189 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 3 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696264007189 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  2 10:26:47 2023 " "Processing ended: Mon Oct  2 10:26:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696264007189 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696264007189 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696264007189 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1696264007189 ""}
