
BackupSRAM_StandByMode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dd4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08002fa4  08002fa4  00003fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003098  08003098  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003098  08003098  00004098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080030a0  080030a0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030a0  080030a0  000040a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080030a4  080030a4  000040a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080030a8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  08003104  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08003104  00005210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009266  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000193f  00000000  00000000  0000e2f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  0000fc38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005a3  00000000  00000000  000103a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021138  00000000  00000000  0001094b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009eb0  00000000  00000000  00031a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8356  00000000  00000000  0003b933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103c89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021dc  00000000  00000000  00103ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a6  00000000  00000000  00105ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002f8c 	.word	0x08002f8c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08002f8c 	.word	0x08002f8c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <SysTick_Handler>:
 *  Created on: Mar 31, 2024
 *      Author: mahen
 */

void SysTick_Handler (void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005b4:	f000 faf2 	bl	8000b9c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005b8:	f000 fc3e 	bl	8000e38 <HAL_SYSTICK_IRQHandler>

}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <printmsg>:
void GPIO_AnalogConfig(void);

UART_HandleTypeDef huart2;

void printmsg(char *format,...)
 {
 80005c0:	b40f      	push	{r0, r1, r2, r3}
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b096      	sub	sp, #88	@ 0x58
 80005c6:	af00      	add	r7, sp, #0
	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005c8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80005cc:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 80005ce:	f107 0308 	add.w	r3, r7, #8
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80005d6:	4618      	mov	r0, r3
 80005d8:	f002 f856 	bl	8002688 <vsiprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 80005dc:	f107 0308 	add.w	r3, r7, #8
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff fe15 	bl	8000210 <strlen>
 80005e6:	4603      	mov	r3, r0
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	f107 0108 	add.w	r1, r7, #8
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295
 80005f2:	4805      	ldr	r0, [pc, #20]	@ (8000608 <printmsg+0x48>)
 80005f4:	f001 fc76 	bl	8001ee4 <HAL_UART_Transmit>
	va_end(args);
 }
 80005f8:	bf00      	nop
 80005fa:	3758      	adds	r7, #88	@ 0x58
 80005fc:	46bd      	mov	sp, r7
 80005fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000602:	b004      	add	sp, #16
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	20000078 	.word	0x20000078

0800060c <main>:


int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b088      	sub	sp, #32
 8000610:	af00      	add	r7, sp, #0
	uint32_t * pBackupSRAMbase=0;
 8000612:	2300      	movs	r3, #0
 8000614:	61bb      	str	r3, [r7, #24]

	char write_buf[] = "Hello";
 8000616:	4a4b      	ldr	r2, [pc, #300]	@ (8000744 <main+0x138>)
 8000618:	f107 0310 	add.w	r3, r7, #16
 800061c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000620:	6018      	str	r0, [r3, #0]
 8000622:	3304      	adds	r3, #4
 8000624:	8019      	strh	r1, [r3, #0]

	HAL_Init();
 8000626:	f000 fa67 	bl	8000af8 <HAL_Init>

	GPIO_Init();
 800062a:	f000 f939 	bl	80008a0 <GPIO_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 800062e:	2032      	movs	r0, #50	@ 0x32
 8000630:	f000 f89c 	bl	800076c <SystemClock_Config_HSE>

	UART2_Init();
 8000634:	f000 f95a 	bl	80008ec <UART2_Init>

	//1. Turn on the clock in RCC register for backup sram
	__HAL_RCC_BKPSRAM_CLK_ENABLE();
 8000638:	2300      	movs	r3, #0
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	4b42      	ldr	r3, [pc, #264]	@ (8000748 <main+0x13c>)
 800063e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000640:	4a41      	ldr	r2, [pc, #260]	@ (8000748 <main+0x13c>)
 8000642:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000646:	6313      	str	r3, [r2, #48]	@ 0x30
 8000648:	4b3f      	ldr	r3, [pc, #252]	@ (8000748 <main+0x13c>)
 800064a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	68fb      	ldr	r3, [r7, #12]

	//2. Enable Write access to the backup domain
	__HAL_RCC_PWR_CLK_ENABLE(); //Clock
 8000654:	2300      	movs	r3, #0
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	4b3b      	ldr	r3, [pc, #236]	@ (8000748 <main+0x13c>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	4a3a      	ldr	r2, [pc, #232]	@ (8000748 <main+0x13c>)
 800065e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000662:	6413      	str	r3, [r2, #64]	@ 0x40
 8000664:	4b38      	ldr	r3, [pc, #224]	@ (8000748 <main+0x13c>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800066c:	60bb      	str	r3, [r7, #8]
 800066e:	68bb      	ldr	r3, [r7, #8]

	HAL_PWR_EnableBkUpAccess();
 8000670:	f000 fd9c 	bl	80011ac <HAL_PWR_EnableBkUpAccess>

	pBackupSRAMbase = (uint32_t*)BKPSRAM_BASE;
 8000674:	4b35      	ldr	r3, [pc, #212]	@ (800074c <main+0x140>)
 8000676:	61bb      	str	r3, [r7, #24]

	//Enable clock for PWR Controller block
	__HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b32      	ldr	r3, [pc, #200]	@ (8000748 <main+0x13c>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a31      	ldr	r2, [pc, #196]	@ (8000748 <main+0x13c>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <main+0x13c>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]

	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8000694:	4b2e      	ldr	r3, [pc, #184]	@ (8000750 <main+0x144>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	f003 0302 	and.w	r3, r3, #2
 800069c:	2b02      	cmp	r3, #2
 800069e:	d11c      	bne.n	80006da <main+0xce>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80006a0:	4b2b      	ldr	r3, [pc, #172]	@ (8000750 <main+0x144>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000750 <main+0x144>)
 80006a6:	f043 0308 	orr.w	r3, r3, #8
 80006aa:	6013      	str	r3, [r2, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80006ac:	4b28      	ldr	r3, [pc, #160]	@ (8000750 <main+0x144>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a27      	ldr	r2, [pc, #156]	@ (8000750 <main+0x144>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	6013      	str	r3, [r2, #0]

		printmsg("woke up from the standby mode\r\n");
 80006b8:	4826      	ldr	r0, [pc, #152]	@ (8000754 <main+0x148>)
 80006ba:	f7ff ff81 	bl	80005c0 <printmsg>
		uint8_t data = (uint8_t)*pBackupSRAMbase;
 80006be:	69bb      	ldr	r3, [r7, #24]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	75fb      	strb	r3, [r7, #23]
		if(data != 'H')
 80006c4:	7dfb      	ldrb	r3, [r7, #23]
 80006c6:	2b48      	cmp	r3, #72	@ 0x48
 80006c8:	d003      	beq.n	80006d2 <main+0xc6>
		{
			printmsg("Backup SRAM data is lost\r\n");
 80006ca:	4823      	ldr	r0, [pc, #140]	@ (8000758 <main+0x14c>)
 80006cc:	f7ff ff78 	bl	80005c0 <printmsg>
 80006d0:	e01e      	b.n	8000710 <main+0x104>
		}
		else
		{
			printmsg("Backup SRAM data is safe \r\n");
 80006d2:	4822      	ldr	r0, [pc, #136]	@ (800075c <main+0x150>)
 80006d4:	f7ff ff74 	bl	80005c0 <printmsg>
 80006d8:	e01a      	b.n	8000710 <main+0x104>
		}

	}else
	{
		for(uint32_t i =0 ; i < strlen(write_buf)+1 ; i++)
 80006da:	2300      	movs	r3, #0
 80006dc:	61fb      	str	r3, [r7, #28]
 80006de:	e00d      	b.n	80006fc <main+0xf0>
		{
	      *(pBackupSRAMbase+i) = write_buf[i];
 80006e0:	f107 0210 	add.w	r2, r7, #16
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	4413      	add	r3, r2
 80006e8:	7819      	ldrb	r1, [r3, #0]
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	69ba      	ldr	r2, [r7, #24]
 80006f0:	4413      	add	r3, r2
 80006f2:	460a      	mov	r2, r1
 80006f4:	601a      	str	r2, [r3, #0]
		for(uint32_t i =0 ; i < strlen(write_buf)+1 ; i++)
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	3301      	adds	r3, #1
 80006fa:	61fb      	str	r3, [r7, #28]
 80006fc:	f107 0310 	add.w	r3, r7, #16
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff fd85 	bl	8000210 <strlen>
 8000706:	4603      	mov	r3, r0
 8000708:	3301      	adds	r3, #1
 800070a:	69fa      	ldr	r2, [r7, #28]
 800070c:	429a      	cmp	r2, r3
 800070e:	d3e7      	bcc.n	80006e0 <main+0xd4>
		}
	}

	printmsg("Press the user button to enter standby mode\r\n");
 8000710:	4813      	ldr	r0, [pc, #76]	@ (8000760 <main+0x154>)
 8000712:	f7ff ff55 	bl	80005c0 <printmsg>

   while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13) != GPIO_PIN_RESET);
 8000716:	bf00      	nop
 8000718:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800071c:	4811      	ldr	r0, [pc, #68]	@ (8000764 <main+0x158>)
 800071e:	f000 fd2d 	bl	800117c <HAL_GPIO_ReadPin>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d1f7      	bne.n	8000718 <main+0x10c>

	//when user pushes the user button, it comes here
    printmsg("Going to Standby mode\r\n");
 8000728:	480f      	ldr	r0, [pc, #60]	@ (8000768 <main+0x15c>)
 800072a:	f7ff ff49 	bl	80005c0 <printmsg>

    //Enable the wakeup pin 1 in pwr_csr register
    HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 800072e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000732:	f000 fd4f 	bl	80011d4 <HAL_PWR_EnableWakeUpPin>

    //Enable backup voltage reg.
    HAL_PWREx_EnableBkUpReg();
 8000736:	f000 fd77 	bl	8001228 <HAL_PWREx_EnableBkUpReg>

    HAL_PWR_EnterSTANDBYMode();
 800073a:	f000 fd5d 	bl	80011f8 <HAL_PWR_EnterSTANDBYMode>

    while(1);
 800073e:	bf00      	nop
 8000740:	e7fd      	b.n	800073e <main+0x132>
 8000742:	bf00      	nop
 8000744:	08003044 	.word	0x08003044
 8000748:	40023800 	.word	0x40023800
 800074c:	40024000 	.word	0x40024000
 8000750:	40007000 	.word	0x40007000
 8000754:	08002fa4 	.word	0x08002fa4
 8000758:	08002fc4 	.word	0x08002fc4
 800075c:	08002fe0 	.word	0x08002fe0
 8000760:	08002ffc 	.word	0x08002ffc
 8000764:	40020800 	.word	0x40020800
 8000768:	0800302c 	.word	0x0800302c

0800076c <SystemClock_Config_HSE>:
	return 0;
}


void SystemClock_Config_HSE(uint8_t clock_freq)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b096      	sub	sp, #88	@ 0x58
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
    uint8_t flash_latency=0;
 8000776:	2300      	movs	r3, #0
 8000778:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE ;
 800077c:	2301      	movs	r3, #1
 800077e:	61fb      	str	r3, [r7, #28]
	Osc_Init.HSEState = RCC_HSE_ON;
 8000780:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000784:	623b      	str	r3, [r7, #32]
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 8000786:	2302      	movs	r3, #2
 8000788:	637b      	str	r3, [r7, #52]	@ 0x34
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800078a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800078e:	63bb      	str	r3, [r7, #56]	@ 0x38

	switch(clock_freq)
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2b78      	cmp	r3, #120	@ 0x78
 8000794:	d038      	beq.n	8000808 <SystemClock_Config_HSE+0x9c>
 8000796:	2b78      	cmp	r3, #120	@ 0x78
 8000798:	dc7c      	bgt.n	8000894 <SystemClock_Config_HSE+0x128>
 800079a:	2b32      	cmp	r3, #50	@ 0x32
 800079c:	d002      	beq.n	80007a4 <SystemClock_Config_HSE+0x38>
 800079e:	2b54      	cmp	r3, #84	@ 0x54
 80007a0:	d019      	beq.n	80007d6 <SystemClock_Config_HSE+0x6a>
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
          flash_latency = 3;
	     break;

	  default:
	   return ;
 80007a2:	e077      	b.n	8000894 <SystemClock_Config_HSE+0x128>
		  Osc_Init.PLL.PLLM = 4;
 80007a4:	2304      	movs	r3, #4
 80007a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  Osc_Init.PLL.PLLN = 50;
 80007a8:	2332      	movs	r3, #50	@ 0x32
 80007aa:	643b      	str	r3, [r7, #64]	@ 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	647b      	str	r3, [r7, #68]	@ 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	64bb      	str	r3, [r7, #72]	@ 0x48
		  Osc_Init.PLL.PLLR = 2;
 80007b4:	2302      	movs	r3, #2
 80007b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b8:	230f      	movs	r3, #15
 80007ba:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007bc:	2302      	movs	r3, #2
 80007be:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c0:	2300      	movs	r3, #0
 80007c2:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007c8:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
          flash_latency = 1;
 80007ce:	2301      	movs	r3, #1
 80007d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	     break;
 80007d4:	e032      	b.n	800083c <SystemClock_Config_HSE+0xd0>
		  Osc_Init.PLL.PLLM = 4;
 80007d6:	2304      	movs	r3, #4
 80007d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  Osc_Init.PLL.PLLN = 84;
 80007da:	2354      	movs	r3, #84	@ 0x54
 80007dc:	643b      	str	r3, [r7, #64]	@ 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80007de:	2302      	movs	r3, #2
 80007e0:	647b      	str	r3, [r7, #68]	@ 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80007e2:	2302      	movs	r3, #2
 80007e4:	64bb      	str	r3, [r7, #72]	@ 0x48
		  Osc_Init.PLL.PLLR = 2;
 80007e6:	2302      	movs	r3, #2
 80007e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ea:	230f      	movs	r3, #15
 80007ec:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ee:	2302      	movs	r3, #2
 80007f0:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80007f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007fa:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61bb      	str	r3, [r7, #24]
          flash_latency = 2;
 8000800:	2302      	movs	r3, #2
 8000802:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	     break;
 8000806:	e019      	b.n	800083c <SystemClock_Config_HSE+0xd0>
		  Osc_Init.PLL.PLLM = 4;
 8000808:	2304      	movs	r3, #4
 800080a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  Osc_Init.PLL.PLLN = 120;
 800080c:	2378      	movs	r3, #120	@ 0x78
 800080e:	643b      	str	r3, [r7, #64]	@ 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000810:	2302      	movs	r3, #2
 8000812:	647b      	str	r3, [r7, #68]	@ 0x44
		  Osc_Init.PLL.PLLQ = 2;
 8000814:	2302      	movs	r3, #2
 8000816:	64bb      	str	r3, [r7, #72]	@ 0x48
		  Osc_Init.PLL.PLLR = 2;
 8000818:	2302      	movs	r3, #2
 800081a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800081c:	230f      	movs	r3, #15
 800081e:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000820:	2302      	movs	r3, #2
 8000822:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000828:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800082c:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 800082e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000832:	61bb      	str	r3, [r7, #24]
          flash_latency = 3;
 8000834:	2303      	movs	r3, #3
 8000836:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	     break;
 800083a:	bf00      	nop
	 }

	if (HAL_RCC_OscConfig(&Osc_Init) != HAL_OK)
 800083c:	f107 031c 	add.w	r3, r7, #28
 8000840:	4618      	mov	r0, r3
 8000842:	f001 f861 	bl	8001908 <HAL_RCC_OscConfig>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config_HSE+0xe4>
	{
		Error_handler();
 800084c:	f000 f874 	bl	8000938 <Error_handler>
	}



	if (HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK)
 8000850:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8000854:	f107 0308 	add.w	r3, r7, #8
 8000858:	4611      	mov	r1, r2
 800085a:	4618      	mov	r0, r3
 800085c:	f000 fd0a 	bl	8001274 <HAL_RCC_ClockConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config_HSE+0xfe>
	{
		Error_handler();
 8000866:	f000 f867 	bl	8000938 <Error_handler>
	}


	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 800086a:	f000 fde9 	bl	8001440 <HAL_RCC_GetHCLKFreq>
 800086e:	6538      	str	r0, [r7, #80]	@ 0x50
	HAL_SYSTICK_Config(hclk_freq/1000);
 8000870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000872:	4a0a      	ldr	r2, [pc, #40]	@ (800089c <SystemClock_Config_HSE+0x130>)
 8000874:	fba2 2303 	umull	r2, r3, r2, r3
 8000878:	099b      	lsrs	r3, r3, #6
 800087a:	4618      	mov	r0, r3
 800087c:	f000 fab3 	bl	8000de6 <HAL_SYSTICK_Config>

	/**Configure the Systick
	*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000880:	2004      	movs	r0, #4
 8000882:	f000 fabd 	bl	8000e00 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	2100      	movs	r1, #0
 800088a:	f04f 30ff 	mov.w	r0, #4294967295
 800088e:	f000 fa80 	bl	8000d92 <HAL_NVIC_SetPriority>
 8000892:	e000      	b.n	8000896 <SystemClock_Config_HSE+0x12a>
	   return ;
 8000894:	bf00      	nop
 }
 8000896:	3758      	adds	r7, #88	@ 0x58
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	10624dd3 	.word	0x10624dd3

080008a0 <GPIO_Init>:


void GPIO_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <GPIO_Init+0x44>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a0d      	ldr	r2, [pc, #52]	@ (80008e4 <GPIO_Init+0x44>)
 80008b0:	f043 0304 	orr.w	r3, r3, #4
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <GPIO_Init+0x44>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0304 	and.w	r3, r3, #4
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef  buttongpio;

	buttongpio.Pin = GPIO_PIN_13;
 80008c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c6:	607b      	str	r3, [r7, #4]
	buttongpio.Mode = GPIO_MODE_INPUT;
 80008c8:	2300      	movs	r3, #0
 80008ca:	60bb      	str	r3, [r7, #8]
	buttongpio.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC,&buttongpio);
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	4619      	mov	r1, r3
 80008d4:	4804      	ldr	r0, [pc, #16]	@ (80008e8 <GPIO_Init+0x48>)
 80008d6:	f000 fabd 	bl	8000e54 <HAL_GPIO_Init>
}
 80008da:	bf00      	nop
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020800 	.word	0x40020800

080008ec <UART2_Init>:


void UART2_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000930 <UART2_Init+0x44>)
 80008f2:	4a10      	ldr	r2, [pc, #64]	@ (8000934 <UART2_Init+0x48>)
 80008f4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate =115200;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000930 <UART2_Init+0x44>)
 80008f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008fc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <UART2_Init+0x44>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000904:	4b0a      	ldr	r3, [pc, #40]	@ (8000930 <UART2_Init+0x44>)
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800090a:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <UART2_Init+0x44>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000910:	4b07      	ldr	r3, [pc, #28]	@ (8000930 <UART2_Init+0x44>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX;
 8000916:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <UART2_Init+0x44>)
 8000918:	2208      	movs	r2, #8
 800091a:	615a      	str	r2, [r3, #20]

	if ( HAL_UART_Init(&huart2) != HAL_OK )
 800091c:	4804      	ldr	r0, [pc, #16]	@ (8000930 <UART2_Init+0x44>)
 800091e:	f001 fa91 	bl	8001e44 <HAL_UART_Init>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <UART2_Init+0x40>
	{
		//There is a problem
		Error_handler();
 8000928:	f000 f806 	bl	8000938 <Error_handler>
	}
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000078 	.word	0x20000078
 8000934:	40004400 	.word	0x40004400

08000938 <Error_handler>:


void Error_handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
	while(1);
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <Error_handler+0x4>

08000940 <HAL_MspInit>:
 */

#include "main.h"

void HAL_MspInit(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 fa19 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 800094a:	4b0d      	ldr	r3, [pc, #52]	@ (8000980 <HAL_MspInit+0x40>)
 800094c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800094e:	4a0c      	ldr	r2, [pc, #48]	@ (8000980 <HAL_MspInit+0x40>)
 8000950:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000954:	6253      	str	r3, [r2, #36]	@ 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 8000956:	2200      	movs	r2, #0
 8000958:	2100      	movs	r1, #0
 800095a:	f06f 000b 	mvn.w	r0, #11
 800095e:	f000 fa18 	bl	8000d92 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	f06f 000a 	mvn.w	r0, #10
 800096a:	f000 fa12 	bl	8000d92 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 800096e:	2200      	movs	r2, #0
 8000970:	2100      	movs	r1, #0
 8000972:	f06f 0009 	mvn.w	r0, #9
 8000976:	f000 fa0c 	bl	8000d92 <HAL_NVIC_SetPriority>
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	e000ed00 	.word	0xe000ed00

08000984 <HAL_UART_MspInit>:



 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	@ 0x28
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 800098c:	2300      	movs	r3, #0
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	4b1e      	ldr	r3, [pc, #120]	@ (8000a0c <HAL_UART_MspInit+0x88>)
 8000992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000994:	4a1d      	ldr	r2, [pc, #116]	@ (8000a0c <HAL_UART_MspInit+0x88>)
 8000996:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800099a:	6413      	str	r3, [r2, #64]	@ 0x40
 800099c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <HAL_UART_MspInit+0x88>)
 800099e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	693b      	ldr	r3, [r7, #16]

	 __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	2300      	movs	r3, #0
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <HAL_UART_MspInit+0x88>)
 80009ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b0:	4a16      	ldr	r2, [pc, #88]	@ (8000a0c <HAL_UART_MspInit+0x88>)
 80009b2:	f043 0301 	orr.w	r3, r3, #1
 80009b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <HAL_UART_MspInit+0x88>)
 80009ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 80009c4:	2304      	movs	r3, #4
 80009c6:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 80009c8:	2302      	movs	r3, #2
 80009ca:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 80009cc:	2301      	movs	r3, #1
 80009ce:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80009d0:	2300      	movs	r3, #0
 80009d2:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 80009d4:	2307      	movs	r3, #7
 80009d6:	627b      	str	r3, [r7, #36]	@ 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	4619      	mov	r1, r3
 80009de:	480c      	ldr	r0, [pc, #48]	@ (8000a10 <HAL_UART_MspInit+0x8c>)
 80009e0:	f000 fa38 	bl	8000e54 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 80009e4:	2308      	movs	r3, #8
 80009e6:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 80009e8:	f107 0314 	add.w	r3, r7, #20
 80009ec:	4619      	mov	r1, r3
 80009ee:	4808      	ldr	r0, [pc, #32]	@ (8000a10 <HAL_UART_MspInit+0x8c>)
 80009f0:	f000 fa30 	bl	8000e54 <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009f4:	2026      	movs	r0, #38	@ 0x26
 80009f6:	f000 f9e8 	bl	8000dca <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,0,0);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2100      	movs	r1, #0
 80009fe:	2026      	movs	r0, #38	@ 0x26
 8000a00:	f000 f9c7 	bl	8000d92 <HAL_NVIC_SetPriority>
}
 8000a04:	bf00      	nop
 8000a06:	3728      	adds	r7, #40	@ 0x28
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	40020000 	.word	0x40020000

08000a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a1c:	4a14      	ldr	r2, [pc, #80]	@ (8000a70 <_sbrk+0x5c>)
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <_sbrk+0x60>)
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a28:	4b13      	ldr	r3, [pc, #76]	@ (8000a78 <_sbrk+0x64>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d102      	bne.n	8000a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a30:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <_sbrk+0x64>)
 8000a32:	4a12      	ldr	r2, [pc, #72]	@ (8000a7c <_sbrk+0x68>)
 8000a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a36:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <_sbrk+0x64>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d207      	bcs.n	8000a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a44:	f001 fe2a 	bl	800269c <__errno>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	220c      	movs	r2, #12
 8000a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	e009      	b.n	8000a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a54:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <_sbrk+0x64>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a5a:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <_sbrk+0x64>)
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4413      	add	r3, r2
 8000a62:	4a05      	ldr	r2, [pc, #20]	@ (8000a78 <_sbrk+0x64>)
 8000a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a66:	68fb      	ldr	r3, [r7, #12]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20020000 	.word	0x20020000
 8000a74:	00000400 	.word	0x00000400
 8000a78:	200000c0 	.word	0x200000c0
 8000a7c:	20000210 	.word	0x20000210

08000a80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <SystemInit+0x20>)
 8000a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a8a:	4a05      	ldr	r2, [pc, #20]	@ (8000aa0 <SystemInit+0x20>)
 8000a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000aa4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000adc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000aa8:	f7ff ffea 	bl	8000a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aac:	480c      	ldr	r0, [pc, #48]	@ (8000ae0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aae:	490d      	ldr	r1, [pc, #52]	@ (8000ae4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ab4:	e002      	b.n	8000abc <LoopCopyDataInit>

08000ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aba:	3304      	adds	r3, #4

08000abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac0:	d3f9      	bcc.n	8000ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8000aec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ac4:	4c0a      	ldr	r4, [pc, #40]	@ (8000af0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac8:	e001      	b.n	8000ace <LoopFillZerobss>

08000aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000acc:	3204      	adds	r2, #4

08000ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad0:	d3fb      	bcc.n	8000aca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000ad2:	f001 fde9 	bl	80026a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ad6:	f7ff fd99 	bl	800060c <main>
  bx  lr    
 8000ada:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000adc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ae8:	080030a8 	.word	0x080030a8
  ldr r2, =_sbss
 8000aec:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000af0:	20000210 	.word	0x20000210

08000af4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000af4:	e7fe      	b.n	8000af4 <ADC_IRQHandler>
	...

08000af8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000afc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <HAL_Init+0x40>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0d      	ldr	r2, [pc, #52]	@ (8000b38 <HAL_Init+0x40>)
 8000b02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b08:	4b0b      	ldr	r3, [pc, #44]	@ (8000b38 <HAL_Init+0x40>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b38 <HAL_Init+0x40>)
 8000b0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b14:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <HAL_Init+0x40>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a07      	ldr	r2, [pc, #28]	@ (8000b38 <HAL_Init+0x40>)
 8000b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b20:	2003      	movs	r0, #3
 8000b22:	f000 f92b 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b26:	2000      	movs	r0, #0
 8000b28:	f000 f808 	bl	8000b3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b2c:	f7ff ff08 	bl	8000940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40023c00 	.word	0x40023c00

08000b3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <HAL_InitTick+0x54>)
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	4b12      	ldr	r3, [pc, #72]	@ (8000b94 <HAL_InitTick+0x58>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 f943 	bl	8000de6 <HAL_SYSTICK_Config>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b66:	2301      	movs	r3, #1
 8000b68:	e00e      	b.n	8000b88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2b0f      	cmp	r3, #15
 8000b6e:	d80a      	bhi.n	8000b86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b70:	2200      	movs	r2, #0
 8000b72:	6879      	ldr	r1, [r7, #4]
 8000b74:	f04f 30ff 	mov.w	r0, #4294967295
 8000b78:	f000 f90b 	bl	8000d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b7c:	4a06      	ldr	r2, [pc, #24]	@ (8000b98 <HAL_InitTick+0x5c>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b82:	2300      	movs	r3, #0
 8000b84:	e000      	b.n	8000b88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000000 	.word	0x20000000
 8000b94:	20000008 	.word	0x20000008
 8000b98:	20000004 	.word	0x20000004

08000b9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba0:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <HAL_IncTick+0x20>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_IncTick+0x24>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4413      	add	r3, r2
 8000bac:	4a04      	ldr	r2, [pc, #16]	@ (8000bc0 <HAL_IncTick+0x24>)
 8000bae:	6013      	str	r3, [r2, #0]
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	20000008 	.word	0x20000008
 8000bc0:	200000c4 	.word	0x200000c4

08000bc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc8:	4b03      	ldr	r3, [pc, #12]	@ (8000bd8 <HAL_GetTick+0x14>)
 8000bca:	681b      	ldr	r3, [r3, #0]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	200000c4 	.word	0x200000c4

08000bdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bec:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <__NVIC_SetPriorityGrouping+0x44>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bf2:	68ba      	ldr	r2, [r7, #8]
 8000bf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c0e:	4a04      	ldr	r2, [pc, #16]	@ (8000c20 <__NVIC_SetPriorityGrouping+0x44>)
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	60d3      	str	r3, [r2, #12]
}
 8000c14:	bf00      	nop
 8000c16:	3714      	adds	r7, #20
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c28:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <__NVIC_GetPriorityGrouping+0x18>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	0a1b      	lsrs	r3, r3, #8
 8000c2e:	f003 0307 	and.w	r3, r3, #7
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	db0b      	blt.n	8000c6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	f003 021f 	and.w	r2, r3, #31
 8000c58:	4907      	ldr	r1, [pc, #28]	@ (8000c78 <__NVIC_EnableIRQ+0x38>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	095b      	lsrs	r3, r3, #5
 8000c60:	2001      	movs	r0, #1
 8000c62:	fa00 f202 	lsl.w	r2, r0, r2
 8000c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	e000e100 	.word	0xe000e100

08000c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	6039      	str	r1, [r7, #0]
 8000c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	db0a      	blt.n	8000ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	490c      	ldr	r1, [pc, #48]	@ (8000cc8 <__NVIC_SetPriority+0x4c>)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	0112      	lsls	r2, r2, #4
 8000c9c:	b2d2      	uxtb	r2, r2
 8000c9e:	440b      	add	r3, r1
 8000ca0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca4:	e00a      	b.n	8000cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	4908      	ldr	r1, [pc, #32]	@ (8000ccc <__NVIC_SetPriority+0x50>)
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	f003 030f 	and.w	r3, r3, #15
 8000cb2:	3b04      	subs	r3, #4
 8000cb4:	0112      	lsls	r2, r2, #4
 8000cb6:	b2d2      	uxtb	r2, r2
 8000cb8:	440b      	add	r3, r1
 8000cba:	761a      	strb	r2, [r3, #24]
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000e100 	.word	0xe000e100
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b089      	sub	sp, #36	@ 0x24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	f003 0307 	and.w	r3, r3, #7
 8000ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	f1c3 0307 	rsb	r3, r3, #7
 8000cea:	2b04      	cmp	r3, #4
 8000cec:	bf28      	it	cs
 8000cee:	2304      	movcs	r3, #4
 8000cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	2b06      	cmp	r3, #6
 8000cf8:	d902      	bls.n	8000d00 <NVIC_EncodePriority+0x30>
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	3b03      	subs	r3, #3
 8000cfe:	e000      	b.n	8000d02 <NVIC_EncodePriority+0x32>
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d04:	f04f 32ff 	mov.w	r2, #4294967295
 8000d08:	69bb      	ldr	r3, [r7, #24]
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	401a      	ands	r2, r3
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d18:	f04f 31ff 	mov.w	r1, #4294967295
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d22:	43d9      	mvns	r1, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d28:	4313      	orrs	r3, r2
         );
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3724      	adds	r7, #36	@ 0x24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d48:	d301      	bcc.n	8000d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e00f      	b.n	8000d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <SysTick_Config+0x40>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d56:	210f      	movs	r1, #15
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f7ff ff8e 	bl	8000c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d60:	4b05      	ldr	r3, [pc, #20]	@ (8000d78 <SysTick_Config+0x40>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d66:	4b04      	ldr	r3, [pc, #16]	@ (8000d78 <SysTick_Config+0x40>)
 8000d68:	2207      	movs	r2, #7
 8000d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	e000e010 	.word	0xe000e010

08000d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff ff29 	bl	8000bdc <__NVIC_SetPriorityGrouping>
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b086      	sub	sp, #24
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	4603      	mov	r3, r0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000da4:	f7ff ff3e 	bl	8000c24 <__NVIC_GetPriorityGrouping>
 8000da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	68b9      	ldr	r1, [r7, #8]
 8000dae:	6978      	ldr	r0, [r7, #20]
 8000db0:	f7ff ff8e 	bl	8000cd0 <NVIC_EncodePriority>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff5d 	bl	8000c7c <__NVIC_SetPriority>
}
 8000dc2:	bf00      	nop
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff ff31 	bl	8000c40 <__NVIC_EnableIRQ>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ffa2 	bl	8000d38 <SysTick_Config>
 8000df4:	4603      	mov	r3, r0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	d106      	bne.n	8000e1c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a08      	ldr	r2, [pc, #32]	@ (8000e34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e14:	f043 0304 	orr.w	r3, r3, #4
 8000e18:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000e1a:	e005      	b.n	8000e28 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a04      	ldr	r2, [pc, #16]	@ (8000e34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e22:	f023 0304 	bic.w	r3, r3, #4
 8000e26:	6013      	str	r3, [r2, #0]
}
 8000e28:	bf00      	nop
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	e000e010 	.word	0xe000e010

08000e38 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000e3c:	f000 f802 	bl	8000e44 <HAL_SYSTICK_Callback>
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
	...

08000e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b089      	sub	sp, #36	@ 0x24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61fb      	str	r3, [r7, #28]
 8000e6e:	e165      	b.n	800113c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e70:	2201      	movs	r2, #1
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	697a      	ldr	r2, [r7, #20]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	f040 8154 	bne.w	8001136 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 0303 	and.w	r3, r3, #3
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d005      	beq.n	8000ea6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d130      	bne.n	8000f08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	68da      	ldr	r2, [r3, #12]
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000edc:	2201      	movs	r2, #1
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	091b      	lsrs	r3, r3, #4
 8000ef2:	f003 0201 	and.w	r2, r3, #1
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 0303 	and.w	r3, r3, #3
 8000f10:	2b03      	cmp	r3, #3
 8000f12:	d017      	beq.n	8000f44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	2203      	movs	r2, #3
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d123      	bne.n	8000f98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	08da      	lsrs	r2, r3, #3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3208      	adds	r2, #8
 8000f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	f003 0307 	and.w	r3, r3, #7
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	220f      	movs	r2, #15
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	4013      	ands	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	691a      	ldr	r2, [r3, #16]
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	f003 0307 	and.w	r3, r3, #7
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	08da      	lsrs	r2, r3, #3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	3208      	adds	r2, #8
 8000f92:	69b9      	ldr	r1, [r7, #24]
 8000f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4013      	ands	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 0203 	and.w	r2, r3, #3
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	f000 80ae 	beq.w	8001136 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	4b5d      	ldr	r3, [pc, #372]	@ (8001154 <HAL_GPIO_Init+0x300>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	4a5c      	ldr	r2, [pc, #368]	@ (8001154 <HAL_GPIO_Init+0x300>)
 8000fe4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fe8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fea:	4b5a      	ldr	r3, [pc, #360]	@ (8001154 <HAL_GPIO_Init+0x300>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ff6:	4a58      	ldr	r2, [pc, #352]	@ (8001158 <HAL_GPIO_Init+0x304>)
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	089b      	lsrs	r3, r3, #2
 8000ffc:	3302      	adds	r3, #2
 8000ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001002:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	220f      	movs	r2, #15
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4013      	ands	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a4f      	ldr	r2, [pc, #316]	@ (800115c <HAL_GPIO_Init+0x308>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d025      	beq.n	800106e <HAL_GPIO_Init+0x21a>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a4e      	ldr	r2, [pc, #312]	@ (8001160 <HAL_GPIO_Init+0x30c>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d01f      	beq.n	800106a <HAL_GPIO_Init+0x216>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a4d      	ldr	r2, [pc, #308]	@ (8001164 <HAL_GPIO_Init+0x310>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d019      	beq.n	8001066 <HAL_GPIO_Init+0x212>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a4c      	ldr	r2, [pc, #304]	@ (8001168 <HAL_GPIO_Init+0x314>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d013      	beq.n	8001062 <HAL_GPIO_Init+0x20e>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a4b      	ldr	r2, [pc, #300]	@ (800116c <HAL_GPIO_Init+0x318>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d00d      	beq.n	800105e <HAL_GPIO_Init+0x20a>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a4a      	ldr	r2, [pc, #296]	@ (8001170 <HAL_GPIO_Init+0x31c>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d007      	beq.n	800105a <HAL_GPIO_Init+0x206>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a49      	ldr	r2, [pc, #292]	@ (8001174 <HAL_GPIO_Init+0x320>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d101      	bne.n	8001056 <HAL_GPIO_Init+0x202>
 8001052:	2306      	movs	r3, #6
 8001054:	e00c      	b.n	8001070 <HAL_GPIO_Init+0x21c>
 8001056:	2307      	movs	r3, #7
 8001058:	e00a      	b.n	8001070 <HAL_GPIO_Init+0x21c>
 800105a:	2305      	movs	r3, #5
 800105c:	e008      	b.n	8001070 <HAL_GPIO_Init+0x21c>
 800105e:	2304      	movs	r3, #4
 8001060:	e006      	b.n	8001070 <HAL_GPIO_Init+0x21c>
 8001062:	2303      	movs	r3, #3
 8001064:	e004      	b.n	8001070 <HAL_GPIO_Init+0x21c>
 8001066:	2302      	movs	r3, #2
 8001068:	e002      	b.n	8001070 <HAL_GPIO_Init+0x21c>
 800106a:	2301      	movs	r3, #1
 800106c:	e000      	b.n	8001070 <HAL_GPIO_Init+0x21c>
 800106e:	2300      	movs	r3, #0
 8001070:	69fa      	ldr	r2, [r7, #28]
 8001072:	f002 0203 	and.w	r2, r2, #3
 8001076:	0092      	lsls	r2, r2, #2
 8001078:	4093      	lsls	r3, r2
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4313      	orrs	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001080:	4935      	ldr	r1, [pc, #212]	@ (8001158 <HAL_GPIO_Init+0x304>)
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	089b      	lsrs	r3, r3, #2
 8001086:	3302      	adds	r3, #2
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800108e:	4b3a      	ldr	r3, [pc, #232]	@ (8001178 <HAL_GPIO_Init+0x324>)
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	43db      	mvns	r3, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4013      	ands	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010b2:	4a31      	ldr	r2, [pc, #196]	@ (8001178 <HAL_GPIO_Init+0x324>)
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001178 <HAL_GPIO_Init+0x324>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d003      	beq.n	80010dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010dc:	4a26      	ldr	r2, [pc, #152]	@ (8001178 <HAL_GPIO_Init+0x324>)
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010e2:	4b25      	ldr	r3, [pc, #148]	@ (8001178 <HAL_GPIO_Init+0x324>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	4313      	orrs	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001106:	4a1c      	ldr	r2, [pc, #112]	@ (8001178 <HAL_GPIO_Init+0x324>)
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800110c:	4b1a      	ldr	r3, [pc, #104]	@ (8001178 <HAL_GPIO_Init+0x324>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	43db      	mvns	r3, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4013      	ands	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001124:	2b00      	cmp	r3, #0
 8001126:	d003      	beq.n	8001130 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001130:	4a11      	ldr	r2, [pc, #68]	@ (8001178 <HAL_GPIO_Init+0x324>)
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	3301      	adds	r3, #1
 800113a:	61fb      	str	r3, [r7, #28]
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	2b0f      	cmp	r3, #15
 8001140:	f67f ae96 	bls.w	8000e70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001144:	bf00      	nop
 8001146:	bf00      	nop
 8001148:	3724      	adds	r7, #36	@ 0x24
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800
 8001158:	40013800 	.word	0x40013800
 800115c:	40020000 	.word	0x40020000
 8001160:	40020400 	.word	0x40020400
 8001164:	40020800 	.word	0x40020800
 8001168:	40020c00 	.word	0x40020c00
 800116c:	40021000 	.word	0x40021000
 8001170:	40021400 	.word	0x40021400
 8001174:	40021800 	.word	0x40021800
 8001178:	40013c00 	.word	0x40013c00

0800117c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	691a      	ldr	r2, [r3, #16]
 800118c:	887b      	ldrh	r3, [r7, #2]
 800118e:	4013      	ands	r3, r2
 8001190:	2b00      	cmp	r3, #0
 8001192:	d002      	beq.n	800119a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001194:	2301      	movs	r3, #1
 8001196:	73fb      	strb	r3, [r7, #15]
 8001198:	e001      	b.n	800119e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800119a:	2300      	movs	r3, #0
 800119c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800119e:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80011b2:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <HAL_PWR_EnableBkUpAccess+0x20>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <HAL_PWR_EnableBkUpAccess+0x24>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80011be:	687b      	ldr	r3, [r7, #4]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	420e0020 	.word	0x420e0020
 80011d0:	40007000 	.word	0x40007000

080011d4 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 80011dc:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <HAL_PWR_EnableWakeUpPin+0x20>)
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	4904      	ldr	r1, [pc, #16]	@ (80011f4 <HAL_PWR_EnableWakeUpPin+0x20>)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	604b      	str	r3, [r1, #4]
}
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	40007000 	.word	0x40007000

080011f8 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80011fc:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a07      	ldr	r2, [pc, #28]	@ (8001220 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001202:	f043 0302 	orr.w	r3, r3, #2
 8001206:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800120a:	691b      	ldr	r3, [r3, #16]
 800120c:	4a05      	ldr	r2, [pc, #20]	@ (8001224 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800120e:	f043 0304 	orr.w	r3, r3, #4
 8001212:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001214:	bf30      	wfi
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	40007000 	.word	0x40007000
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800122e:	2300      	movs	r3, #0
 8001230:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <HAL_PWREx_EnableBkUpReg+0x44>)
 8001234:	2201      	movs	r2, #1
 8001236:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001238:	f7ff fcc4 	bl	8000bc4 <HAL_GetTick>
 800123c:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 800123e:	e009      	b.n	8001254 <HAL_PWREx_EnableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8001240:	f7ff fcc0 	bl	8000bc4 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800124e:	d901      	bls.n	8001254 <HAL_PWREx_EnableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e006      	b.n	8001262 <HAL_PWREx_EnableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <HAL_PWREx_EnableBkUpReg+0x48>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f003 0308 	and.w	r3, r3, #8
 800125c:	2b08      	cmp	r3, #8
 800125e:	d1ef      	bne.n	8001240 <HAL_PWREx_EnableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	420e00a4 	.word	0x420e00a4
 8001270:	40007000 	.word	0x40007000

08001274 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d101      	bne.n	8001288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	e0cc      	b.n	8001422 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001288:	4b68      	ldr	r3, [pc, #416]	@ (800142c <HAL_RCC_ClockConfig+0x1b8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 030f 	and.w	r3, r3, #15
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	429a      	cmp	r2, r3
 8001294:	d90c      	bls.n	80012b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001296:	4b65      	ldr	r3, [pc, #404]	@ (800142c <HAL_RCC_ClockConfig+0x1b8>)
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800129e:	4b63      	ldr	r3, [pc, #396]	@ (800142c <HAL_RCC_ClockConfig+0x1b8>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 030f 	and.w	r3, r3, #15
 80012a6:	683a      	ldr	r2, [r7, #0]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d001      	beq.n	80012b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e0b8      	b.n	8001422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 0302 	and.w	r3, r3, #2
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d020      	beq.n	80012fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d005      	beq.n	80012d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012c8:	4b59      	ldr	r3, [pc, #356]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	4a58      	ldr	r2, [pc, #352]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80012ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80012d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0308 	and.w	r3, r3, #8
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d005      	beq.n	80012ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012e0:	4b53      	ldr	r3, [pc, #332]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	4a52      	ldr	r2, [pc, #328]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80012e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80012ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012ec:	4b50      	ldr	r3, [pc, #320]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	494d      	ldr	r1, [pc, #308]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80012fa:	4313      	orrs	r3, r2
 80012fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	2b00      	cmp	r3, #0
 8001308:	d044      	beq.n	8001394 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d107      	bne.n	8001322 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001312:	4b47      	ldr	r3, [pc, #284]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d119      	bne.n	8001352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e07f      	b.n	8001422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2b02      	cmp	r3, #2
 8001328:	d003      	beq.n	8001332 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800132e:	2b03      	cmp	r3, #3
 8001330:	d107      	bne.n	8001342 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001332:	4b3f      	ldr	r3, [pc, #252]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d109      	bne.n	8001352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e06f      	b.n	8001422 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001342:	4b3b      	ldr	r3, [pc, #236]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	2b00      	cmp	r3, #0
 800134c:	d101      	bne.n	8001352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e067      	b.n	8001422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001352:	4b37      	ldr	r3, [pc, #220]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f023 0203 	bic.w	r2, r3, #3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4934      	ldr	r1, [pc, #208]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 8001360:	4313      	orrs	r3, r2
 8001362:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001364:	f7ff fc2e 	bl	8000bc4 <HAL_GetTick>
 8001368:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800136a:	e00a      	b.n	8001382 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800136c:	f7ff fc2a 	bl	8000bc4 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800137a:	4293      	cmp	r3, r2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e04f      	b.n	8001422 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001382:	4b2b      	ldr	r3, [pc, #172]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f003 020c 	and.w	r2, r3, #12
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	429a      	cmp	r2, r3
 8001392:	d1eb      	bne.n	800136c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001394:	4b25      	ldr	r3, [pc, #148]	@ (800142c <HAL_RCC_ClockConfig+0x1b8>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f003 030f 	and.w	r3, r3, #15
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d20c      	bcs.n	80013bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a2:	4b22      	ldr	r3, [pc, #136]	@ (800142c <HAL_RCC_ClockConfig+0x1b8>)
 80013a4:	683a      	ldr	r2, [r7, #0]
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013aa:	4b20      	ldr	r3, [pc, #128]	@ (800142c <HAL_RCC_ClockConfig+0x1b8>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 030f 	and.w	r3, r3, #15
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d001      	beq.n	80013bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e032      	b.n	8001422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d008      	beq.n	80013da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013c8:	4b19      	ldr	r3, [pc, #100]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	4916      	ldr	r1, [pc, #88]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0308 	and.w	r3, r3, #8
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d009      	beq.n	80013fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013e6:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	691b      	ldr	r3, [r3, #16]
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	490e      	ldr	r1, [pc, #56]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 80013f6:	4313      	orrs	r3, r2
 80013f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013fa:	f000 f855 	bl	80014a8 <HAL_RCC_GetSysClockFreq>
 80013fe:	4602      	mov	r2, r0
 8001400:	4b0b      	ldr	r3, [pc, #44]	@ (8001430 <HAL_RCC_ClockConfig+0x1bc>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	091b      	lsrs	r3, r3, #4
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	490a      	ldr	r1, [pc, #40]	@ (8001434 <HAL_RCC_ClockConfig+0x1c0>)
 800140c:	5ccb      	ldrb	r3, [r1, r3]
 800140e:	fa22 f303 	lsr.w	r3, r2, r3
 8001412:	4a09      	ldr	r2, [pc, #36]	@ (8001438 <HAL_RCC_ClockConfig+0x1c4>)
 8001414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <HAL_RCC_ClockConfig+0x1c8>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fb8e 	bl	8000b3c <HAL_InitTick>

  return HAL_OK;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40023c00 	.word	0x40023c00
 8001430:	40023800 	.word	0x40023800
 8001434:	0800304c 	.word	0x0800304c
 8001438:	20000000 	.word	0x20000000
 800143c:	20000004 	.word	0x20000004

08001440 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001444:	4b03      	ldr	r3, [pc, #12]	@ (8001454 <HAL_RCC_GetHCLKFreq+0x14>)
 8001446:	681b      	ldr	r3, [r3, #0]
}
 8001448:	4618      	mov	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	20000000 	.word	0x20000000

08001458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800145c:	f7ff fff0 	bl	8001440 <HAL_RCC_GetHCLKFreq>
 8001460:	4602      	mov	r2, r0
 8001462:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	0a9b      	lsrs	r3, r3, #10
 8001468:	f003 0307 	and.w	r3, r3, #7
 800146c:	4903      	ldr	r1, [pc, #12]	@ (800147c <HAL_RCC_GetPCLK1Freq+0x24>)
 800146e:	5ccb      	ldrb	r3, [r1, r3]
 8001470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001474:	4618      	mov	r0, r3
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40023800 	.word	0x40023800
 800147c:	0800305c 	.word	0x0800305c

08001480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001484:	f7ff ffdc 	bl	8001440 <HAL_RCC_GetHCLKFreq>
 8001488:	4602      	mov	r2, r0
 800148a:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	0b5b      	lsrs	r3, r3, #13
 8001490:	f003 0307 	and.w	r3, r3, #7
 8001494:	4903      	ldr	r1, [pc, #12]	@ (80014a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001496:	5ccb      	ldrb	r3, [r1, r3]
 8001498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800149c:	4618      	mov	r0, r3
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40023800 	.word	0x40023800
 80014a4:	0800305c 	.word	0x0800305c

080014a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014ac:	b0ae      	sub	sp, #184	@ 0xb8
 80014ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80014b0:	2300      	movs	r3, #0
 80014b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80014b6:	2300      	movs	r3, #0
 80014b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80014bc:	2300      	movs	r3, #0
 80014be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014ce:	4bcb      	ldr	r3, [pc, #812]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f003 030c 	and.w	r3, r3, #12
 80014d6:	2b0c      	cmp	r3, #12
 80014d8:	f200 8206 	bhi.w	80018e8 <HAL_RCC_GetSysClockFreq+0x440>
 80014dc:	a201      	add	r2, pc, #4	@ (adr r2, 80014e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80014de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e2:	bf00      	nop
 80014e4:	08001519 	.word	0x08001519
 80014e8:	080018e9 	.word	0x080018e9
 80014ec:	080018e9 	.word	0x080018e9
 80014f0:	080018e9 	.word	0x080018e9
 80014f4:	08001521 	.word	0x08001521
 80014f8:	080018e9 	.word	0x080018e9
 80014fc:	080018e9 	.word	0x080018e9
 8001500:	080018e9 	.word	0x080018e9
 8001504:	08001529 	.word	0x08001529
 8001508:	080018e9 	.word	0x080018e9
 800150c:	080018e9 	.word	0x080018e9
 8001510:	080018e9 	.word	0x080018e9
 8001514:	08001719 	.word	0x08001719
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001518:	4bb9      	ldr	r3, [pc, #740]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x358>)
 800151a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800151e:	e1e7      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001520:	4bb8      	ldr	r3, [pc, #736]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001522:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001526:	e1e3      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001528:	4bb4      	ldr	r3, [pc, #720]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001530:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001534:	4bb1      	ldr	r3, [pc, #708]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d071      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001540:	4bae      	ldr	r3, [pc, #696]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	099b      	lsrs	r3, r3, #6
 8001546:	2200      	movs	r2, #0
 8001548:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800154c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001550:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001558:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001562:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001566:	4622      	mov	r2, r4
 8001568:	462b      	mov	r3, r5
 800156a:	f04f 0000 	mov.w	r0, #0
 800156e:	f04f 0100 	mov.w	r1, #0
 8001572:	0159      	lsls	r1, r3, #5
 8001574:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001578:	0150      	lsls	r0, r2, #5
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4621      	mov	r1, r4
 8001580:	1a51      	subs	r1, r2, r1
 8001582:	6439      	str	r1, [r7, #64]	@ 0x40
 8001584:	4629      	mov	r1, r5
 8001586:	eb63 0301 	sbc.w	r3, r3, r1
 800158a:	647b      	str	r3, [r7, #68]	@ 0x44
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	f04f 0300 	mov.w	r3, #0
 8001594:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001598:	4649      	mov	r1, r9
 800159a:	018b      	lsls	r3, r1, #6
 800159c:	4641      	mov	r1, r8
 800159e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015a2:	4641      	mov	r1, r8
 80015a4:	018a      	lsls	r2, r1, #6
 80015a6:	4641      	mov	r1, r8
 80015a8:	1a51      	subs	r1, r2, r1
 80015aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80015ac:	4649      	mov	r1, r9
 80015ae:	eb63 0301 	sbc.w	r3, r3, r1
 80015b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80015c0:	4649      	mov	r1, r9
 80015c2:	00cb      	lsls	r3, r1, #3
 80015c4:	4641      	mov	r1, r8
 80015c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015ca:	4641      	mov	r1, r8
 80015cc:	00ca      	lsls	r2, r1, #3
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	4603      	mov	r3, r0
 80015d4:	4622      	mov	r2, r4
 80015d6:	189b      	adds	r3, r3, r2
 80015d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80015da:	462b      	mov	r3, r5
 80015dc:	460a      	mov	r2, r1
 80015de:	eb42 0303 	adc.w	r3, r2, r3
 80015e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80015e4:	f04f 0200 	mov.w	r2, #0
 80015e8:	f04f 0300 	mov.w	r3, #0
 80015ec:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80015f0:	4629      	mov	r1, r5
 80015f2:	024b      	lsls	r3, r1, #9
 80015f4:	4621      	mov	r1, r4
 80015f6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015fa:	4621      	mov	r1, r4
 80015fc:	024a      	lsls	r2, r1, #9
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001606:	2200      	movs	r2, #0
 8001608:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800160c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001610:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001614:	f7fe fe54 	bl	80002c0 <__aeabi_uldivmod>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4613      	mov	r3, r2
 800161e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001622:	e067      	b.n	80016f4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001624:	4b75      	ldr	r3, [pc, #468]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	099b      	lsrs	r3, r3, #6
 800162a:	2200      	movs	r2, #0
 800162c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001630:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001634:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800163c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800163e:	2300      	movs	r3, #0
 8001640:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001642:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001646:	4622      	mov	r2, r4
 8001648:	462b      	mov	r3, r5
 800164a:	f04f 0000 	mov.w	r0, #0
 800164e:	f04f 0100 	mov.w	r1, #0
 8001652:	0159      	lsls	r1, r3, #5
 8001654:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001658:	0150      	lsls	r0, r2, #5
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4621      	mov	r1, r4
 8001660:	1a51      	subs	r1, r2, r1
 8001662:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001664:	4629      	mov	r1, r5
 8001666:	eb63 0301 	sbc.w	r3, r3, r1
 800166a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	f04f 0300 	mov.w	r3, #0
 8001674:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001678:	4649      	mov	r1, r9
 800167a:	018b      	lsls	r3, r1, #6
 800167c:	4641      	mov	r1, r8
 800167e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001682:	4641      	mov	r1, r8
 8001684:	018a      	lsls	r2, r1, #6
 8001686:	4641      	mov	r1, r8
 8001688:	ebb2 0a01 	subs.w	sl, r2, r1
 800168c:	4649      	mov	r1, r9
 800168e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	f04f 0300 	mov.w	r3, #0
 800169a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800169e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80016a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80016a6:	4692      	mov	sl, r2
 80016a8:	469b      	mov	fp, r3
 80016aa:	4623      	mov	r3, r4
 80016ac:	eb1a 0303 	adds.w	r3, sl, r3
 80016b0:	623b      	str	r3, [r7, #32]
 80016b2:	462b      	mov	r3, r5
 80016b4:	eb4b 0303 	adc.w	r3, fp, r3
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	f04f 0300 	mov.w	r3, #0
 80016c2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80016c6:	4629      	mov	r1, r5
 80016c8:	028b      	lsls	r3, r1, #10
 80016ca:	4621      	mov	r1, r4
 80016cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016d0:	4621      	mov	r1, r4
 80016d2:	028a      	lsls	r2, r1, #10
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016dc:	2200      	movs	r2, #0
 80016de:	673b      	str	r3, [r7, #112]	@ 0x70
 80016e0:	677a      	str	r2, [r7, #116]	@ 0x74
 80016e2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80016e6:	f7fe fdeb 	bl	80002c0 <__aeabi_uldivmod>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4613      	mov	r3, r2
 80016f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016f4:	4b41      	ldr	r3, [pc, #260]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	0c1b      	lsrs	r3, r3, #16
 80016fa:	f003 0303 	and.w	r3, r3, #3
 80016fe:	3301      	adds	r3, #1
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8001706:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800170a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001712:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001716:	e0eb      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001718:	4b38      	ldr	r3, [pc, #224]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001724:	4b35      	ldr	r3, [pc, #212]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d06b      	beq.n	8001808 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001730:	4b32      	ldr	r3, [pc, #200]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x354>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	099b      	lsrs	r3, r3, #6
 8001736:	2200      	movs	r2, #0
 8001738:	66bb      	str	r3, [r7, #104]	@ 0x68
 800173a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800173c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800173e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001742:	663b      	str	r3, [r7, #96]	@ 0x60
 8001744:	2300      	movs	r3, #0
 8001746:	667b      	str	r3, [r7, #100]	@ 0x64
 8001748:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800174c:	4622      	mov	r2, r4
 800174e:	462b      	mov	r3, r5
 8001750:	f04f 0000 	mov.w	r0, #0
 8001754:	f04f 0100 	mov.w	r1, #0
 8001758:	0159      	lsls	r1, r3, #5
 800175a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800175e:	0150      	lsls	r0, r2, #5
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4621      	mov	r1, r4
 8001766:	1a51      	subs	r1, r2, r1
 8001768:	61b9      	str	r1, [r7, #24]
 800176a:	4629      	mov	r1, r5
 800176c:	eb63 0301 	sbc.w	r3, r3, r1
 8001770:	61fb      	str	r3, [r7, #28]
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	f04f 0300 	mov.w	r3, #0
 800177a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800177e:	4659      	mov	r1, fp
 8001780:	018b      	lsls	r3, r1, #6
 8001782:	4651      	mov	r1, sl
 8001784:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001788:	4651      	mov	r1, sl
 800178a:	018a      	lsls	r2, r1, #6
 800178c:	4651      	mov	r1, sl
 800178e:	ebb2 0801 	subs.w	r8, r2, r1
 8001792:	4659      	mov	r1, fp
 8001794:	eb63 0901 	sbc.w	r9, r3, r1
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	f04f 0300 	mov.w	r3, #0
 80017a0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017a8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017ac:	4690      	mov	r8, r2
 80017ae:	4699      	mov	r9, r3
 80017b0:	4623      	mov	r3, r4
 80017b2:	eb18 0303 	adds.w	r3, r8, r3
 80017b6:	613b      	str	r3, [r7, #16]
 80017b8:	462b      	mov	r3, r5
 80017ba:	eb49 0303 	adc.w	r3, r9, r3
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	f04f 0300 	mov.w	r3, #0
 80017c8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80017cc:	4629      	mov	r1, r5
 80017ce:	024b      	lsls	r3, r1, #9
 80017d0:	4621      	mov	r1, r4
 80017d2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017d6:	4621      	mov	r1, r4
 80017d8:	024a      	lsls	r2, r1, #9
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017e2:	2200      	movs	r2, #0
 80017e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80017e6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80017e8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80017ec:	f7fe fd68 	bl	80002c0 <__aeabi_uldivmod>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4613      	mov	r3, r2
 80017f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80017fa:	e065      	b.n	80018c8 <HAL_RCC_GetSysClockFreq+0x420>
 80017fc:	40023800 	.word	0x40023800
 8001800:	00f42400 	.word	0x00f42400
 8001804:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001808:	4b3d      	ldr	r3, [pc, #244]	@ (8001900 <HAL_RCC_GetSysClockFreq+0x458>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	099b      	lsrs	r3, r3, #6
 800180e:	2200      	movs	r2, #0
 8001810:	4618      	mov	r0, r3
 8001812:	4611      	mov	r1, r2
 8001814:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001818:	653b      	str	r3, [r7, #80]	@ 0x50
 800181a:	2300      	movs	r3, #0
 800181c:	657b      	str	r3, [r7, #84]	@ 0x54
 800181e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001822:	4642      	mov	r2, r8
 8001824:	464b      	mov	r3, r9
 8001826:	f04f 0000 	mov.w	r0, #0
 800182a:	f04f 0100 	mov.w	r1, #0
 800182e:	0159      	lsls	r1, r3, #5
 8001830:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001834:	0150      	lsls	r0, r2, #5
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4641      	mov	r1, r8
 800183c:	1a51      	subs	r1, r2, r1
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	4649      	mov	r1, r9
 8001842:	eb63 0301 	sbc.w	r3, r3, r1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	f04f 0200 	mov.w	r2, #0
 800184c:	f04f 0300 	mov.w	r3, #0
 8001850:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001854:	4659      	mov	r1, fp
 8001856:	018b      	lsls	r3, r1, #6
 8001858:	4651      	mov	r1, sl
 800185a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800185e:	4651      	mov	r1, sl
 8001860:	018a      	lsls	r2, r1, #6
 8001862:	4651      	mov	r1, sl
 8001864:	1a54      	subs	r4, r2, r1
 8001866:	4659      	mov	r1, fp
 8001868:	eb63 0501 	sbc.w	r5, r3, r1
 800186c:	f04f 0200 	mov.w	r2, #0
 8001870:	f04f 0300 	mov.w	r3, #0
 8001874:	00eb      	lsls	r3, r5, #3
 8001876:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800187a:	00e2      	lsls	r2, r4, #3
 800187c:	4614      	mov	r4, r2
 800187e:	461d      	mov	r5, r3
 8001880:	4643      	mov	r3, r8
 8001882:	18e3      	adds	r3, r4, r3
 8001884:	603b      	str	r3, [r7, #0]
 8001886:	464b      	mov	r3, r9
 8001888:	eb45 0303 	adc.w	r3, r5, r3
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	e9d7 4500 	ldrd	r4, r5, [r7]
 800189a:	4629      	mov	r1, r5
 800189c:	028b      	lsls	r3, r1, #10
 800189e:	4621      	mov	r1, r4
 80018a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018a4:	4621      	mov	r1, r4
 80018a6:	028a      	lsls	r2, r1, #10
 80018a8:	4610      	mov	r0, r2
 80018aa:	4619      	mov	r1, r3
 80018ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018b0:	2200      	movs	r2, #0
 80018b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018b4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80018b6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80018ba:	f7fe fd01 	bl	80002c0 <__aeabi_uldivmod>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4613      	mov	r3, r2
 80018c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80018c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <HAL_RCC_GetSysClockFreq+0x458>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	0f1b      	lsrs	r3, r3, #28
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80018d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80018da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80018de:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018e6:	e003      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <HAL_RCC_GetSysClockFreq+0x45c>)
 80018ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	37b8      	adds	r7, #184	@ 0xb8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800
 8001904:	00f42400 	.word	0x00f42400

08001908 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e28d      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b00      	cmp	r3, #0
 8001924:	f000 8083 	beq.w	8001a2e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001928:	4b94      	ldr	r3, [pc, #592]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 030c 	and.w	r3, r3, #12
 8001930:	2b04      	cmp	r3, #4
 8001932:	d019      	beq.n	8001968 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001934:	4b91      	ldr	r3, [pc, #580]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800193c:	2b08      	cmp	r3, #8
 800193e:	d106      	bne.n	800194e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001940:	4b8e      	ldr	r3, [pc, #568]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001948:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800194c:	d00c      	beq.n	8001968 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800194e:	4b8b      	ldr	r3, [pc, #556]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001956:	2b0c      	cmp	r3, #12
 8001958:	d112      	bne.n	8001980 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800195a:	4b88      	ldr	r3, [pc, #544]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001962:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001966:	d10b      	bne.n	8001980 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001968:	4b84      	ldr	r3, [pc, #528]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d05b      	beq.n	8001a2c <HAL_RCC_OscConfig+0x124>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d157      	bne.n	8001a2c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e25a      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001988:	d106      	bne.n	8001998 <HAL_RCC_OscConfig+0x90>
 800198a:	4b7c      	ldr	r3, [pc, #496]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a7b      	ldr	r2, [pc, #492]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001994:	6013      	str	r3, [r2, #0]
 8001996:	e01d      	b.n	80019d4 <HAL_RCC_OscConfig+0xcc>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019a0:	d10c      	bne.n	80019bc <HAL_RCC_OscConfig+0xb4>
 80019a2:	4b76      	ldr	r3, [pc, #472]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a75      	ldr	r2, [pc, #468]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	4b73      	ldr	r3, [pc, #460]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a72      	ldr	r2, [pc, #456]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e00b      	b.n	80019d4 <HAL_RCC_OscConfig+0xcc>
 80019bc:	4b6f      	ldr	r3, [pc, #444]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a6e      	ldr	r2, [pc, #440]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	4b6c      	ldr	r3, [pc, #432]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a6b      	ldr	r2, [pc, #428]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d013      	beq.n	8001a04 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019dc:	f7ff f8f2 	bl	8000bc4 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019e4:	f7ff f8ee 	bl	8000bc4 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b64      	cmp	r3, #100	@ 0x64
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e21f      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f6:	4b61      	ldr	r3, [pc, #388]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0xdc>
 8001a02:	e014      	b.n	8001a2e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a04:	f7ff f8de 	bl	8000bc4 <HAL_GetTick>
 8001a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a0c:	f7ff f8da 	bl	8000bc4 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b64      	cmp	r3, #100	@ 0x64
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e20b      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a1e:	4b57      	ldr	r3, [pc, #348]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1f0      	bne.n	8001a0c <HAL_RCC_OscConfig+0x104>
 8001a2a:	e000      	b.n	8001a2e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d06f      	beq.n	8001b1a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a3a:	4b50      	ldr	r3, [pc, #320]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f003 030c 	and.w	r3, r3, #12
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d017      	beq.n	8001a76 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a46:	4b4d      	ldr	r3, [pc, #308]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a4e:	2b08      	cmp	r3, #8
 8001a50:	d105      	bne.n	8001a5e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a52:	4b4a      	ldr	r3, [pc, #296]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d00b      	beq.n	8001a76 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a5e:	4b47      	ldr	r3, [pc, #284]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	d11c      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a6a:	4b44      	ldr	r3, [pc, #272]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d116      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a76:	4b41      	ldr	r3, [pc, #260]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d005      	beq.n	8001a8e <HAL_RCC_OscConfig+0x186>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d001      	beq.n	8001a8e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e1d3      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	4937      	ldr	r1, [pc, #220]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aa2:	e03a      	b.n	8001b1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d020      	beq.n	8001aee <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aac:	4b34      	ldr	r3, [pc, #208]	@ (8001b80 <HAL_RCC_OscConfig+0x278>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab2:	f7ff f887 	bl	8000bc4 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aba:	f7ff f883 	bl	8000bc4 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e1b4      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001acc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f0      	beq.n	8001aba <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad8:	4b28      	ldr	r3, [pc, #160]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	4925      	ldr	r1, [pc, #148]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	600b      	str	r3, [r1, #0]
 8001aec:	e015      	b.n	8001b1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aee:	4b24      	ldr	r3, [pc, #144]	@ (8001b80 <HAL_RCC_OscConfig+0x278>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7ff f866 	bl	8000bc4 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001afc:	f7ff f862 	bl	8000bc4 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e193      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f0      	bne.n	8001afc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0308 	and.w	r3, r3, #8
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d036      	beq.n	8001b94 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d016      	beq.n	8001b5c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b2e:	4b15      	ldr	r3, [pc, #84]	@ (8001b84 <HAL_RCC_OscConfig+0x27c>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b34:	f7ff f846 	bl	8000bc4 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b3c:	f7ff f842 	bl	8000bc4 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e173      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b7c <HAL_RCC_OscConfig+0x274>)
 8001b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d0f0      	beq.n	8001b3c <HAL_RCC_OscConfig+0x234>
 8001b5a:	e01b      	b.n	8001b94 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b5c:	4b09      	ldr	r3, [pc, #36]	@ (8001b84 <HAL_RCC_OscConfig+0x27c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b62:	f7ff f82f 	bl	8000bc4 <HAL_GetTick>
 8001b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b68:	e00e      	b.n	8001b88 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b6a:	f7ff f82b 	bl	8000bc4 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d907      	bls.n	8001b88 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e15c      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	42470000 	.word	0x42470000
 8001b84:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b88:	4b8a      	ldr	r3, [pc, #552]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1ea      	bne.n	8001b6a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f000 8097 	beq.w	8001cd0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ba6:	4b83      	ldr	r3, [pc, #524]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d10f      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	4b7f      	ldr	r3, [pc, #508]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	4a7e      	ldr	r2, [pc, #504]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bc2:	4b7c      	ldr	r3, [pc, #496]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd2:	4b79      	ldr	r3, [pc, #484]	@ (8001db8 <HAL_RCC_OscConfig+0x4b0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d118      	bne.n	8001c10 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bde:	4b76      	ldr	r3, [pc, #472]	@ (8001db8 <HAL_RCC_OscConfig+0x4b0>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a75      	ldr	r2, [pc, #468]	@ (8001db8 <HAL_RCC_OscConfig+0x4b0>)
 8001be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bea:	f7fe ffeb 	bl	8000bc4 <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf0:	e008      	b.n	8001c04 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bf2:	f7fe ffe7 	bl	8000bc4 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e118      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c04:	4b6c      	ldr	r3, [pc, #432]	@ (8001db8 <HAL_RCC_OscConfig+0x4b0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d0f0      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d106      	bne.n	8001c26 <HAL_RCC_OscConfig+0x31e>
 8001c18:	4b66      	ldr	r3, [pc, #408]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c1c:	4a65      	ldr	r2, [pc, #404]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c1e:	f043 0301 	orr.w	r3, r3, #1
 8001c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c24:	e01c      	b.n	8001c60 <HAL_RCC_OscConfig+0x358>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2b05      	cmp	r3, #5
 8001c2c:	d10c      	bne.n	8001c48 <HAL_RCC_OscConfig+0x340>
 8001c2e:	4b61      	ldr	r3, [pc, #388]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c32:	4a60      	ldr	r2, [pc, #384]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c34:	f043 0304 	orr.w	r3, r3, #4
 8001c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c3a:	4b5e      	ldr	r3, [pc, #376]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c3e:	4a5d      	ldr	r2, [pc, #372]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c46:	e00b      	b.n	8001c60 <HAL_RCC_OscConfig+0x358>
 8001c48:	4b5a      	ldr	r3, [pc, #360]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c4c:	4a59      	ldr	r2, [pc, #356]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c4e:	f023 0301 	bic.w	r3, r3, #1
 8001c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c54:	4b57      	ldr	r3, [pc, #348]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c58:	4a56      	ldr	r2, [pc, #344]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c5a:	f023 0304 	bic.w	r3, r3, #4
 8001c5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d015      	beq.n	8001c94 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c68:	f7fe ffac 	bl	8000bc4 <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c6e:	e00a      	b.n	8001c86 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c70:	f7fe ffa8 	bl	8000bc4 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e0d7      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c86:	4b4b      	ldr	r3, [pc, #300]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0ee      	beq.n	8001c70 <HAL_RCC_OscConfig+0x368>
 8001c92:	e014      	b.n	8001cbe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c94:	f7fe ff96 	bl	8000bc4 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c9a:	e00a      	b.n	8001cb2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c9c:	f7fe ff92 	bl	8000bc4 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e0c1      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cb2:	4b40      	ldr	r3, [pc, #256]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1ee      	bne.n	8001c9c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cbe:	7dfb      	ldrb	r3, [r7, #23]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d105      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc8:	4a3a      	ldr	r2, [pc, #232]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 80ad 	beq.w	8001e34 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cda:	4b36      	ldr	r3, [pc, #216]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f003 030c 	and.w	r3, r3, #12
 8001ce2:	2b08      	cmp	r3, #8
 8001ce4:	d060      	beq.n	8001da8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d145      	bne.n	8001d7a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cee:	4b33      	ldr	r3, [pc, #204]	@ (8001dbc <HAL_RCC_OscConfig+0x4b4>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf4:	f7fe ff66 	bl	8000bc4 <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cfc:	f7fe ff62 	bl	8000bc4 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e093      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d0e:	4b29      	ldr	r3, [pc, #164]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f0      	bne.n	8001cfc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	69da      	ldr	r2, [r3, #28]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	431a      	orrs	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d28:	019b      	lsls	r3, r3, #6
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d30:	085b      	lsrs	r3, r3, #1
 8001d32:	3b01      	subs	r3, #1
 8001d34:	041b      	lsls	r3, r3, #16
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d3c:	061b      	lsls	r3, r3, #24
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d44:	071b      	lsls	r3, r3, #28
 8001d46:	491b      	ldr	r1, [pc, #108]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dbc <HAL_RCC_OscConfig+0x4b4>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d52:	f7fe ff37 	bl	8000bc4 <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d58:	e008      	b.n	8001d6c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d5a:	f7fe ff33 	bl	8000bc4 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e064      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d6c:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f0      	beq.n	8001d5a <HAL_RCC_OscConfig+0x452>
 8001d78:	e05c      	b.n	8001e34 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d7a:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <HAL_RCC_OscConfig+0x4b4>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d80:	f7fe ff20 	bl	8000bc4 <HAL_GetTick>
 8001d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d86:	e008      	b.n	8001d9a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d88:	f7fe ff1c 	bl	8000bc4 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e04d      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d9a:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <HAL_RCC_OscConfig+0x4ac>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f0      	bne.n	8001d88 <HAL_RCC_OscConfig+0x480>
 8001da6:	e045      	b.n	8001e34 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d107      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e040      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40007000 	.word	0x40007000
 8001dbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e40 <HAL_RCC_OscConfig+0x538>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d030      	beq.n	8001e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d129      	bne.n	8001e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d122      	bne.n	8001e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001df0:	4013      	ands	r3, r2
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001df6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d119      	bne.n	8001e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e06:	085b      	lsrs	r3, r3, #1
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d10f      	bne.n	8001e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d107      	bne.n	8001e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d001      	beq.n	8001e34 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e000      	b.n	8001e36 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3718      	adds	r7, #24
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800

08001e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e042      	b.n	8001edc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d106      	bne.n	8001e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7fe fd8a 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2224      	movs	r2, #36	@ 0x24
 8001e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68da      	ldr	r2, [r3, #12]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 f973 	bl	8002174 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	691a      	ldr	r2, [r3, #16]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	695a      	ldr	r2, [r3, #20]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2220      	movs	r2, #32
 8001ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	@ 0x28
 8001ee8:	af02      	add	r7, sp, #8
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	603b      	str	r3, [r7, #0]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d175      	bne.n	8001ff0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d002      	beq.n	8001f10 <HAL_UART_Transmit+0x2c>
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d101      	bne.n	8001f14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e06e      	b.n	8001ff2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2200      	movs	r2, #0
 8001f18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2221      	movs	r2, #33	@ 0x21
 8001f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f22:	f7fe fe4f 	bl	8000bc4 <HAL_GetTick>
 8001f26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	88fa      	ldrh	r2, [r7, #6]
 8001f2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	88fa      	ldrh	r2, [r7, #6]
 8001f32:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f3c:	d108      	bne.n	8001f50 <HAL_UART_Transmit+0x6c>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d104      	bne.n	8001f50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	e003      	b.n	8001f58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f58:	e02e      	b.n	8001fb8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	2200      	movs	r2, #0
 8001f62:	2180      	movs	r1, #128	@ 0x80
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 f848 	bl	8001ffa <UART_WaitOnFlagUntilTimeout>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d005      	beq.n	8001f7c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2220      	movs	r2, #32
 8001f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e03a      	b.n	8001ff2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10b      	bne.n	8001f9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	3302      	adds	r3, #2
 8001f96:	61bb      	str	r3, [r7, #24]
 8001f98:	e007      	b.n	8001faa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	781a      	ldrb	r2, [r3, #0]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1cb      	bne.n	8001f5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2140      	movs	r1, #64	@ 0x40
 8001fcc:	68f8      	ldr	r0, [r7, #12]
 8001fce:	f000 f814 	bl	8001ffa <UART_WaitOnFlagUntilTimeout>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2220      	movs	r2, #32
 8001fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e006      	b.n	8001ff2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001fec:	2300      	movs	r3, #0
 8001fee:	e000      	b.n	8001ff2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001ff0:	2302      	movs	r3, #2
  }
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3720      	adds	r7, #32
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	60f8      	str	r0, [r7, #12]
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	603b      	str	r3, [r7, #0]
 8002006:	4613      	mov	r3, r2
 8002008:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800200a:	e03b      	b.n	8002084 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002012:	d037      	beq.n	8002084 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002014:	f7fe fdd6 	bl	8000bc4 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	6a3a      	ldr	r2, [r7, #32]
 8002020:	429a      	cmp	r2, r3
 8002022:	d302      	bcc.n	800202a <UART_WaitOnFlagUntilTimeout+0x30>
 8002024:	6a3b      	ldr	r3, [r7, #32]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e03a      	b.n	80020a4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	f003 0304 	and.w	r3, r3, #4
 8002038:	2b00      	cmp	r3, #0
 800203a:	d023      	beq.n	8002084 <UART_WaitOnFlagUntilTimeout+0x8a>
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b80      	cmp	r3, #128	@ 0x80
 8002040:	d020      	beq.n	8002084 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2b40      	cmp	r3, #64	@ 0x40
 8002046:	d01d      	beq.n	8002084 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0308 	and.w	r3, r3, #8
 8002052:	2b08      	cmp	r3, #8
 8002054:	d116      	bne.n	8002084 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 f81d 	bl	80020ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2208      	movs	r2, #8
 8002076:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e00f      	b.n	80020a4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	4013      	ands	r3, r2
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	429a      	cmp	r2, r3
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d0b4      	beq.n	800200c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b095      	sub	sp, #84	@ 0x54
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	330c      	adds	r3, #12
 80020ba:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020be:	e853 3f00 	ldrex	r3, [r3]
 80020c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80020c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80020ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	330c      	adds	r3, #12
 80020d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80020d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80020da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80020dc:	e841 2300 	strex	r3, r2, [r1]
 80020e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80020e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1e5      	bne.n	80020b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	3314      	adds	r3, #20
 80020ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020f0:	6a3b      	ldr	r3, [r7, #32]
 80020f2:	e853 3f00 	ldrex	r3, [r3]
 80020f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	f023 0301 	bic.w	r3, r3, #1
 80020fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	3314      	adds	r3, #20
 8002106:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002108:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800210a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800210c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800210e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002110:	e841 2300 	strex	r3, r2, [r1]
 8002114:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1e5      	bne.n	80020e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	2b01      	cmp	r3, #1
 8002122:	d119      	bne.n	8002158 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	330c      	adds	r3, #12
 800212a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	e853 3f00 	ldrex	r3, [r3]
 8002132:	60bb      	str	r3, [r7, #8]
   return(result);
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	f023 0310 	bic.w	r3, r3, #16
 800213a:	647b      	str	r3, [r7, #68]	@ 0x44
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	330c      	adds	r3, #12
 8002142:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002144:	61ba      	str	r2, [r7, #24]
 8002146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002148:	6979      	ldr	r1, [r7, #20]
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	e841 2300 	strex	r3, r2, [r1]
 8002150:	613b      	str	r3, [r7, #16]
   return(result);
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d1e5      	bne.n	8002124 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2220      	movs	r2, #32
 800215c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002166:	bf00      	nop
 8002168:	3754      	adds	r7, #84	@ 0x54
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002178:	b0c0      	sub	sp, #256	@ 0x100
 800217a:	af00      	add	r7, sp, #0
 800217c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	691b      	ldr	r3, [r3, #16]
 8002188:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800218c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002190:	68d9      	ldr	r1, [r3, #12]
 8002192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	ea40 0301 	orr.w	r3, r0, r1
 800219c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800219e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	431a      	orrs	r2, r3
 80021ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	431a      	orrs	r2, r3
 80021b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80021c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80021cc:	f021 010c 	bic.w	r1, r1, #12
 80021d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80021da:	430b      	orrs	r3, r1
 80021dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80021ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ee:	6999      	ldr	r1, [r3, #24]
 80021f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	ea40 0301 	orr.w	r3, r0, r1
 80021fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	4b8f      	ldr	r3, [pc, #572]	@ (8002440 <UART_SetConfig+0x2cc>)
 8002204:	429a      	cmp	r2, r3
 8002206:	d005      	beq.n	8002214 <UART_SetConfig+0xa0>
 8002208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	4b8d      	ldr	r3, [pc, #564]	@ (8002444 <UART_SetConfig+0x2d0>)
 8002210:	429a      	cmp	r2, r3
 8002212:	d104      	bne.n	800221e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002214:	f7ff f934 	bl	8001480 <HAL_RCC_GetPCLK2Freq>
 8002218:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800221c:	e003      	b.n	8002226 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800221e:	f7ff f91b 	bl	8001458 <HAL_RCC_GetPCLK1Freq>
 8002222:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002230:	f040 810c 	bne.w	800244c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002238:	2200      	movs	r2, #0
 800223a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800223e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002242:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002246:	4622      	mov	r2, r4
 8002248:	462b      	mov	r3, r5
 800224a:	1891      	adds	r1, r2, r2
 800224c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800224e:	415b      	adcs	r3, r3
 8002250:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002252:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002256:	4621      	mov	r1, r4
 8002258:	eb12 0801 	adds.w	r8, r2, r1
 800225c:	4629      	mov	r1, r5
 800225e:	eb43 0901 	adc.w	r9, r3, r1
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	f04f 0300 	mov.w	r3, #0
 800226a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800226e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002272:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002276:	4690      	mov	r8, r2
 8002278:	4699      	mov	r9, r3
 800227a:	4623      	mov	r3, r4
 800227c:	eb18 0303 	adds.w	r3, r8, r3
 8002280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002284:	462b      	mov	r3, r5
 8002286:	eb49 0303 	adc.w	r3, r9, r3
 800228a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800228e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800229a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800229e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80022a2:	460b      	mov	r3, r1
 80022a4:	18db      	adds	r3, r3, r3
 80022a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80022a8:	4613      	mov	r3, r2
 80022aa:	eb42 0303 	adc.w	r3, r2, r3
 80022ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80022b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80022b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80022b8:	f7fe f802 	bl	80002c0 <__aeabi_uldivmod>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4b61      	ldr	r3, [pc, #388]	@ (8002448 <UART_SetConfig+0x2d4>)
 80022c2:	fba3 2302 	umull	r2, r3, r3, r2
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	011c      	lsls	r4, r3, #4
 80022ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022ce:	2200      	movs	r2, #0
 80022d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80022d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80022d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80022dc:	4642      	mov	r2, r8
 80022de:	464b      	mov	r3, r9
 80022e0:	1891      	adds	r1, r2, r2
 80022e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80022e4:	415b      	adcs	r3, r3
 80022e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022ec:	4641      	mov	r1, r8
 80022ee:	eb12 0a01 	adds.w	sl, r2, r1
 80022f2:	4649      	mov	r1, r9
 80022f4:	eb43 0b01 	adc.w	fp, r3, r1
 80022f8:	f04f 0200 	mov.w	r2, #0
 80022fc:	f04f 0300 	mov.w	r3, #0
 8002300:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002304:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002308:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800230c:	4692      	mov	sl, r2
 800230e:	469b      	mov	fp, r3
 8002310:	4643      	mov	r3, r8
 8002312:	eb1a 0303 	adds.w	r3, sl, r3
 8002316:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800231a:	464b      	mov	r3, r9
 800231c:	eb4b 0303 	adc.w	r3, fp, r3
 8002320:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002330:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002334:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002338:	460b      	mov	r3, r1
 800233a:	18db      	adds	r3, r3, r3
 800233c:	643b      	str	r3, [r7, #64]	@ 0x40
 800233e:	4613      	mov	r3, r2
 8002340:	eb42 0303 	adc.w	r3, r2, r3
 8002344:	647b      	str	r3, [r7, #68]	@ 0x44
 8002346:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800234a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800234e:	f7fd ffb7 	bl	80002c0 <__aeabi_uldivmod>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4611      	mov	r1, r2
 8002358:	4b3b      	ldr	r3, [pc, #236]	@ (8002448 <UART_SetConfig+0x2d4>)
 800235a:	fba3 2301 	umull	r2, r3, r3, r1
 800235e:	095b      	lsrs	r3, r3, #5
 8002360:	2264      	movs	r2, #100	@ 0x64
 8002362:	fb02 f303 	mul.w	r3, r2, r3
 8002366:	1acb      	subs	r3, r1, r3
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800236e:	4b36      	ldr	r3, [pc, #216]	@ (8002448 <UART_SetConfig+0x2d4>)
 8002370:	fba3 2302 	umull	r2, r3, r3, r2
 8002374:	095b      	lsrs	r3, r3, #5
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800237c:	441c      	add	r4, r3
 800237e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002382:	2200      	movs	r2, #0
 8002384:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002388:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800238c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002390:	4642      	mov	r2, r8
 8002392:	464b      	mov	r3, r9
 8002394:	1891      	adds	r1, r2, r2
 8002396:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002398:	415b      	adcs	r3, r3
 800239a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800239c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80023a0:	4641      	mov	r1, r8
 80023a2:	1851      	adds	r1, r2, r1
 80023a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80023a6:	4649      	mov	r1, r9
 80023a8:	414b      	adcs	r3, r1
 80023aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80023b8:	4659      	mov	r1, fp
 80023ba:	00cb      	lsls	r3, r1, #3
 80023bc:	4651      	mov	r1, sl
 80023be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023c2:	4651      	mov	r1, sl
 80023c4:	00ca      	lsls	r2, r1, #3
 80023c6:	4610      	mov	r0, r2
 80023c8:	4619      	mov	r1, r3
 80023ca:	4603      	mov	r3, r0
 80023cc:	4642      	mov	r2, r8
 80023ce:	189b      	adds	r3, r3, r2
 80023d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80023d4:	464b      	mov	r3, r9
 80023d6:	460a      	mov	r2, r1
 80023d8:	eb42 0303 	adc.w	r3, r2, r3
 80023dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80023ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80023f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80023f4:	460b      	mov	r3, r1
 80023f6:	18db      	adds	r3, r3, r3
 80023f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023fa:	4613      	mov	r3, r2
 80023fc:	eb42 0303 	adc.w	r3, r2, r3
 8002400:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002402:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002406:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800240a:	f7fd ff59 	bl	80002c0 <__aeabi_uldivmod>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <UART_SetConfig+0x2d4>)
 8002414:	fba3 1302 	umull	r1, r3, r3, r2
 8002418:	095b      	lsrs	r3, r3, #5
 800241a:	2164      	movs	r1, #100	@ 0x64
 800241c:	fb01 f303 	mul.w	r3, r1, r3
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	3332      	adds	r3, #50	@ 0x32
 8002426:	4a08      	ldr	r2, [pc, #32]	@ (8002448 <UART_SetConfig+0x2d4>)
 8002428:	fba2 2303 	umull	r2, r3, r2, r3
 800242c:	095b      	lsrs	r3, r3, #5
 800242e:	f003 0207 	and.w	r2, r3, #7
 8002432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4422      	add	r2, r4
 800243a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800243c:	e106      	b.n	800264c <UART_SetConfig+0x4d8>
 800243e:	bf00      	nop
 8002440:	40011000 	.word	0x40011000
 8002444:	40011400 	.word	0x40011400
 8002448:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800244c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002450:	2200      	movs	r2, #0
 8002452:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002456:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800245a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800245e:	4642      	mov	r2, r8
 8002460:	464b      	mov	r3, r9
 8002462:	1891      	adds	r1, r2, r2
 8002464:	6239      	str	r1, [r7, #32]
 8002466:	415b      	adcs	r3, r3
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
 800246a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800246e:	4641      	mov	r1, r8
 8002470:	1854      	adds	r4, r2, r1
 8002472:	4649      	mov	r1, r9
 8002474:	eb43 0501 	adc.w	r5, r3, r1
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	f04f 0300 	mov.w	r3, #0
 8002480:	00eb      	lsls	r3, r5, #3
 8002482:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002486:	00e2      	lsls	r2, r4, #3
 8002488:	4614      	mov	r4, r2
 800248a:	461d      	mov	r5, r3
 800248c:	4643      	mov	r3, r8
 800248e:	18e3      	adds	r3, r4, r3
 8002490:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002494:	464b      	mov	r3, r9
 8002496:	eb45 0303 	adc.w	r3, r5, r3
 800249a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800249e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80024aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80024ae:	f04f 0200 	mov.w	r2, #0
 80024b2:	f04f 0300 	mov.w	r3, #0
 80024b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80024ba:	4629      	mov	r1, r5
 80024bc:	008b      	lsls	r3, r1, #2
 80024be:	4621      	mov	r1, r4
 80024c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024c4:	4621      	mov	r1, r4
 80024c6:	008a      	lsls	r2, r1, #2
 80024c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80024cc:	f7fd fef8 	bl	80002c0 <__aeabi_uldivmod>
 80024d0:	4602      	mov	r2, r0
 80024d2:	460b      	mov	r3, r1
 80024d4:	4b60      	ldr	r3, [pc, #384]	@ (8002658 <UART_SetConfig+0x4e4>)
 80024d6:	fba3 2302 	umull	r2, r3, r3, r2
 80024da:	095b      	lsrs	r3, r3, #5
 80024dc:	011c      	lsls	r4, r3, #4
 80024de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024e2:	2200      	movs	r2, #0
 80024e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80024e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80024ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80024f0:	4642      	mov	r2, r8
 80024f2:	464b      	mov	r3, r9
 80024f4:	1891      	adds	r1, r2, r2
 80024f6:	61b9      	str	r1, [r7, #24]
 80024f8:	415b      	adcs	r3, r3
 80024fa:	61fb      	str	r3, [r7, #28]
 80024fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002500:	4641      	mov	r1, r8
 8002502:	1851      	adds	r1, r2, r1
 8002504:	6139      	str	r1, [r7, #16]
 8002506:	4649      	mov	r1, r9
 8002508:	414b      	adcs	r3, r1
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	f04f 0200 	mov.w	r2, #0
 8002510:	f04f 0300 	mov.w	r3, #0
 8002514:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002518:	4659      	mov	r1, fp
 800251a:	00cb      	lsls	r3, r1, #3
 800251c:	4651      	mov	r1, sl
 800251e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002522:	4651      	mov	r1, sl
 8002524:	00ca      	lsls	r2, r1, #3
 8002526:	4610      	mov	r0, r2
 8002528:	4619      	mov	r1, r3
 800252a:	4603      	mov	r3, r0
 800252c:	4642      	mov	r2, r8
 800252e:	189b      	adds	r3, r3, r2
 8002530:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002534:	464b      	mov	r3, r9
 8002536:	460a      	mov	r2, r1
 8002538:	eb42 0303 	adc.w	r3, r2, r3
 800253c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	67bb      	str	r3, [r7, #120]	@ 0x78
 800254a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800254c:	f04f 0200 	mov.w	r2, #0
 8002550:	f04f 0300 	mov.w	r3, #0
 8002554:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002558:	4649      	mov	r1, r9
 800255a:	008b      	lsls	r3, r1, #2
 800255c:	4641      	mov	r1, r8
 800255e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002562:	4641      	mov	r1, r8
 8002564:	008a      	lsls	r2, r1, #2
 8002566:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800256a:	f7fd fea9 	bl	80002c0 <__aeabi_uldivmod>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	4611      	mov	r1, r2
 8002574:	4b38      	ldr	r3, [pc, #224]	@ (8002658 <UART_SetConfig+0x4e4>)
 8002576:	fba3 2301 	umull	r2, r3, r3, r1
 800257a:	095b      	lsrs	r3, r3, #5
 800257c:	2264      	movs	r2, #100	@ 0x64
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	1acb      	subs	r3, r1, r3
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	3332      	adds	r3, #50	@ 0x32
 8002588:	4a33      	ldr	r2, [pc, #204]	@ (8002658 <UART_SetConfig+0x4e4>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	095b      	lsrs	r3, r3, #5
 8002590:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002594:	441c      	add	r4, r3
 8002596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800259a:	2200      	movs	r2, #0
 800259c:	673b      	str	r3, [r7, #112]	@ 0x70
 800259e:	677a      	str	r2, [r7, #116]	@ 0x74
 80025a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80025a4:	4642      	mov	r2, r8
 80025a6:	464b      	mov	r3, r9
 80025a8:	1891      	adds	r1, r2, r2
 80025aa:	60b9      	str	r1, [r7, #8]
 80025ac:	415b      	adcs	r3, r3
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025b4:	4641      	mov	r1, r8
 80025b6:	1851      	adds	r1, r2, r1
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	4649      	mov	r1, r9
 80025bc:	414b      	adcs	r3, r1
 80025be:	607b      	str	r3, [r7, #4]
 80025c0:	f04f 0200 	mov.w	r2, #0
 80025c4:	f04f 0300 	mov.w	r3, #0
 80025c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80025cc:	4659      	mov	r1, fp
 80025ce:	00cb      	lsls	r3, r1, #3
 80025d0:	4651      	mov	r1, sl
 80025d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025d6:	4651      	mov	r1, sl
 80025d8:	00ca      	lsls	r2, r1, #3
 80025da:	4610      	mov	r0, r2
 80025dc:	4619      	mov	r1, r3
 80025de:	4603      	mov	r3, r0
 80025e0:	4642      	mov	r2, r8
 80025e2:	189b      	adds	r3, r3, r2
 80025e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80025e6:	464b      	mov	r3, r9
 80025e8:	460a      	mov	r2, r1
 80025ea:	eb42 0303 	adc.w	r3, r2, r3
 80025ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80025fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	f04f 0300 	mov.w	r3, #0
 8002604:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002608:	4649      	mov	r1, r9
 800260a:	008b      	lsls	r3, r1, #2
 800260c:	4641      	mov	r1, r8
 800260e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002612:	4641      	mov	r1, r8
 8002614:	008a      	lsls	r2, r1, #2
 8002616:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800261a:	f7fd fe51 	bl	80002c0 <__aeabi_uldivmod>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <UART_SetConfig+0x4e4>)
 8002624:	fba3 1302 	umull	r1, r3, r3, r2
 8002628:	095b      	lsrs	r3, r3, #5
 800262a:	2164      	movs	r1, #100	@ 0x64
 800262c:	fb01 f303 	mul.w	r3, r1, r3
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	3332      	adds	r3, #50	@ 0x32
 8002636:	4a08      	ldr	r2, [pc, #32]	@ (8002658 <UART_SetConfig+0x4e4>)
 8002638:	fba2 2303 	umull	r2, r3, r2, r3
 800263c:	095b      	lsrs	r3, r3, #5
 800263e:	f003 020f 	and.w	r2, r3, #15
 8002642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4422      	add	r2, r4
 800264a:	609a      	str	r2, [r3, #8]
}
 800264c:	bf00      	nop
 800264e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002652:	46bd      	mov	sp, r7
 8002654:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002658:	51eb851f 	.word	0x51eb851f

0800265c <_vsiprintf_r>:
 800265c:	b500      	push	{lr}
 800265e:	b09b      	sub	sp, #108	@ 0x6c
 8002660:	9100      	str	r1, [sp, #0]
 8002662:	9104      	str	r1, [sp, #16]
 8002664:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002668:	9105      	str	r1, [sp, #20]
 800266a:	9102      	str	r1, [sp, #8]
 800266c:	4905      	ldr	r1, [pc, #20]	@ (8002684 <_vsiprintf_r+0x28>)
 800266e:	9103      	str	r1, [sp, #12]
 8002670:	4669      	mov	r1, sp
 8002672:	f000 f993 	bl	800299c <_svfiprintf_r>
 8002676:	9b00      	ldr	r3, [sp, #0]
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
 800267c:	b01b      	add	sp, #108	@ 0x6c
 800267e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002682:	bf00      	nop
 8002684:	ffff0208 	.word	0xffff0208

08002688 <vsiprintf>:
 8002688:	4613      	mov	r3, r2
 800268a:	460a      	mov	r2, r1
 800268c:	4601      	mov	r1, r0
 800268e:	4802      	ldr	r0, [pc, #8]	@ (8002698 <vsiprintf+0x10>)
 8002690:	6800      	ldr	r0, [r0, #0]
 8002692:	f7ff bfe3 	b.w	800265c <_vsiprintf_r>
 8002696:	bf00      	nop
 8002698:	2000000c 	.word	0x2000000c

0800269c <__errno>:
 800269c:	4b01      	ldr	r3, [pc, #4]	@ (80026a4 <__errno+0x8>)
 800269e:	6818      	ldr	r0, [r3, #0]
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	2000000c 	.word	0x2000000c

080026a8 <__libc_init_array>:
 80026a8:	b570      	push	{r4, r5, r6, lr}
 80026aa:	4d0d      	ldr	r5, [pc, #52]	@ (80026e0 <__libc_init_array+0x38>)
 80026ac:	4c0d      	ldr	r4, [pc, #52]	@ (80026e4 <__libc_init_array+0x3c>)
 80026ae:	1b64      	subs	r4, r4, r5
 80026b0:	10a4      	asrs	r4, r4, #2
 80026b2:	2600      	movs	r6, #0
 80026b4:	42a6      	cmp	r6, r4
 80026b6:	d109      	bne.n	80026cc <__libc_init_array+0x24>
 80026b8:	4d0b      	ldr	r5, [pc, #44]	@ (80026e8 <__libc_init_array+0x40>)
 80026ba:	4c0c      	ldr	r4, [pc, #48]	@ (80026ec <__libc_init_array+0x44>)
 80026bc:	f000 fc66 	bl	8002f8c <_init>
 80026c0:	1b64      	subs	r4, r4, r5
 80026c2:	10a4      	asrs	r4, r4, #2
 80026c4:	2600      	movs	r6, #0
 80026c6:	42a6      	cmp	r6, r4
 80026c8:	d105      	bne.n	80026d6 <__libc_init_array+0x2e>
 80026ca:	bd70      	pop	{r4, r5, r6, pc}
 80026cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80026d0:	4798      	blx	r3
 80026d2:	3601      	adds	r6, #1
 80026d4:	e7ee      	b.n	80026b4 <__libc_init_array+0xc>
 80026d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80026da:	4798      	blx	r3
 80026dc:	3601      	adds	r6, #1
 80026de:	e7f2      	b.n	80026c6 <__libc_init_array+0x1e>
 80026e0:	080030a0 	.word	0x080030a0
 80026e4:	080030a0 	.word	0x080030a0
 80026e8:	080030a0 	.word	0x080030a0
 80026ec:	080030a4 	.word	0x080030a4

080026f0 <__retarget_lock_acquire_recursive>:
 80026f0:	4770      	bx	lr

080026f2 <__retarget_lock_release_recursive>:
 80026f2:	4770      	bx	lr

080026f4 <_free_r>:
 80026f4:	b538      	push	{r3, r4, r5, lr}
 80026f6:	4605      	mov	r5, r0
 80026f8:	2900      	cmp	r1, #0
 80026fa:	d041      	beq.n	8002780 <_free_r+0x8c>
 80026fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002700:	1f0c      	subs	r4, r1, #4
 8002702:	2b00      	cmp	r3, #0
 8002704:	bfb8      	it	lt
 8002706:	18e4      	addlt	r4, r4, r3
 8002708:	f000 f8e0 	bl	80028cc <__malloc_lock>
 800270c:	4a1d      	ldr	r2, [pc, #116]	@ (8002784 <_free_r+0x90>)
 800270e:	6813      	ldr	r3, [r2, #0]
 8002710:	b933      	cbnz	r3, 8002720 <_free_r+0x2c>
 8002712:	6063      	str	r3, [r4, #4]
 8002714:	6014      	str	r4, [r2, #0]
 8002716:	4628      	mov	r0, r5
 8002718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800271c:	f000 b8dc 	b.w	80028d8 <__malloc_unlock>
 8002720:	42a3      	cmp	r3, r4
 8002722:	d908      	bls.n	8002736 <_free_r+0x42>
 8002724:	6820      	ldr	r0, [r4, #0]
 8002726:	1821      	adds	r1, r4, r0
 8002728:	428b      	cmp	r3, r1
 800272a:	bf01      	itttt	eq
 800272c:	6819      	ldreq	r1, [r3, #0]
 800272e:	685b      	ldreq	r3, [r3, #4]
 8002730:	1809      	addeq	r1, r1, r0
 8002732:	6021      	streq	r1, [r4, #0]
 8002734:	e7ed      	b.n	8002712 <_free_r+0x1e>
 8002736:	461a      	mov	r2, r3
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	b10b      	cbz	r3, 8002740 <_free_r+0x4c>
 800273c:	42a3      	cmp	r3, r4
 800273e:	d9fa      	bls.n	8002736 <_free_r+0x42>
 8002740:	6811      	ldr	r1, [r2, #0]
 8002742:	1850      	adds	r0, r2, r1
 8002744:	42a0      	cmp	r0, r4
 8002746:	d10b      	bne.n	8002760 <_free_r+0x6c>
 8002748:	6820      	ldr	r0, [r4, #0]
 800274a:	4401      	add	r1, r0
 800274c:	1850      	adds	r0, r2, r1
 800274e:	4283      	cmp	r3, r0
 8002750:	6011      	str	r1, [r2, #0]
 8002752:	d1e0      	bne.n	8002716 <_free_r+0x22>
 8002754:	6818      	ldr	r0, [r3, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	6053      	str	r3, [r2, #4]
 800275a:	4408      	add	r0, r1
 800275c:	6010      	str	r0, [r2, #0]
 800275e:	e7da      	b.n	8002716 <_free_r+0x22>
 8002760:	d902      	bls.n	8002768 <_free_r+0x74>
 8002762:	230c      	movs	r3, #12
 8002764:	602b      	str	r3, [r5, #0]
 8002766:	e7d6      	b.n	8002716 <_free_r+0x22>
 8002768:	6820      	ldr	r0, [r4, #0]
 800276a:	1821      	adds	r1, r4, r0
 800276c:	428b      	cmp	r3, r1
 800276e:	bf04      	itt	eq
 8002770:	6819      	ldreq	r1, [r3, #0]
 8002772:	685b      	ldreq	r3, [r3, #4]
 8002774:	6063      	str	r3, [r4, #4]
 8002776:	bf04      	itt	eq
 8002778:	1809      	addeq	r1, r1, r0
 800277a:	6021      	streq	r1, [r4, #0]
 800277c:	6054      	str	r4, [r2, #4]
 800277e:	e7ca      	b.n	8002716 <_free_r+0x22>
 8002780:	bd38      	pop	{r3, r4, r5, pc}
 8002782:	bf00      	nop
 8002784:	2000020c 	.word	0x2000020c

08002788 <sbrk_aligned>:
 8002788:	b570      	push	{r4, r5, r6, lr}
 800278a:	4e0f      	ldr	r6, [pc, #60]	@ (80027c8 <sbrk_aligned+0x40>)
 800278c:	460c      	mov	r4, r1
 800278e:	6831      	ldr	r1, [r6, #0]
 8002790:	4605      	mov	r5, r0
 8002792:	b911      	cbnz	r1, 800279a <sbrk_aligned+0x12>
 8002794:	f000 fba6 	bl	8002ee4 <_sbrk_r>
 8002798:	6030      	str	r0, [r6, #0]
 800279a:	4621      	mov	r1, r4
 800279c:	4628      	mov	r0, r5
 800279e:	f000 fba1 	bl	8002ee4 <_sbrk_r>
 80027a2:	1c43      	adds	r3, r0, #1
 80027a4:	d103      	bne.n	80027ae <sbrk_aligned+0x26>
 80027a6:	f04f 34ff 	mov.w	r4, #4294967295
 80027aa:	4620      	mov	r0, r4
 80027ac:	bd70      	pop	{r4, r5, r6, pc}
 80027ae:	1cc4      	adds	r4, r0, #3
 80027b0:	f024 0403 	bic.w	r4, r4, #3
 80027b4:	42a0      	cmp	r0, r4
 80027b6:	d0f8      	beq.n	80027aa <sbrk_aligned+0x22>
 80027b8:	1a21      	subs	r1, r4, r0
 80027ba:	4628      	mov	r0, r5
 80027bc:	f000 fb92 	bl	8002ee4 <_sbrk_r>
 80027c0:	3001      	adds	r0, #1
 80027c2:	d1f2      	bne.n	80027aa <sbrk_aligned+0x22>
 80027c4:	e7ef      	b.n	80027a6 <sbrk_aligned+0x1e>
 80027c6:	bf00      	nop
 80027c8:	20000208 	.word	0x20000208

080027cc <_malloc_r>:
 80027cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027d0:	1ccd      	adds	r5, r1, #3
 80027d2:	f025 0503 	bic.w	r5, r5, #3
 80027d6:	3508      	adds	r5, #8
 80027d8:	2d0c      	cmp	r5, #12
 80027da:	bf38      	it	cc
 80027dc:	250c      	movcc	r5, #12
 80027de:	2d00      	cmp	r5, #0
 80027e0:	4606      	mov	r6, r0
 80027e2:	db01      	blt.n	80027e8 <_malloc_r+0x1c>
 80027e4:	42a9      	cmp	r1, r5
 80027e6:	d904      	bls.n	80027f2 <_malloc_r+0x26>
 80027e8:	230c      	movs	r3, #12
 80027ea:	6033      	str	r3, [r6, #0]
 80027ec:	2000      	movs	r0, #0
 80027ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80028c8 <_malloc_r+0xfc>
 80027f6:	f000 f869 	bl	80028cc <__malloc_lock>
 80027fa:	f8d8 3000 	ldr.w	r3, [r8]
 80027fe:	461c      	mov	r4, r3
 8002800:	bb44      	cbnz	r4, 8002854 <_malloc_r+0x88>
 8002802:	4629      	mov	r1, r5
 8002804:	4630      	mov	r0, r6
 8002806:	f7ff ffbf 	bl	8002788 <sbrk_aligned>
 800280a:	1c43      	adds	r3, r0, #1
 800280c:	4604      	mov	r4, r0
 800280e:	d158      	bne.n	80028c2 <_malloc_r+0xf6>
 8002810:	f8d8 4000 	ldr.w	r4, [r8]
 8002814:	4627      	mov	r7, r4
 8002816:	2f00      	cmp	r7, #0
 8002818:	d143      	bne.n	80028a2 <_malloc_r+0xd6>
 800281a:	2c00      	cmp	r4, #0
 800281c:	d04b      	beq.n	80028b6 <_malloc_r+0xea>
 800281e:	6823      	ldr	r3, [r4, #0]
 8002820:	4639      	mov	r1, r7
 8002822:	4630      	mov	r0, r6
 8002824:	eb04 0903 	add.w	r9, r4, r3
 8002828:	f000 fb5c 	bl	8002ee4 <_sbrk_r>
 800282c:	4581      	cmp	r9, r0
 800282e:	d142      	bne.n	80028b6 <_malloc_r+0xea>
 8002830:	6821      	ldr	r1, [r4, #0]
 8002832:	1a6d      	subs	r5, r5, r1
 8002834:	4629      	mov	r1, r5
 8002836:	4630      	mov	r0, r6
 8002838:	f7ff ffa6 	bl	8002788 <sbrk_aligned>
 800283c:	3001      	adds	r0, #1
 800283e:	d03a      	beq.n	80028b6 <_malloc_r+0xea>
 8002840:	6823      	ldr	r3, [r4, #0]
 8002842:	442b      	add	r3, r5
 8002844:	6023      	str	r3, [r4, #0]
 8002846:	f8d8 3000 	ldr.w	r3, [r8]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	bb62      	cbnz	r2, 80028a8 <_malloc_r+0xdc>
 800284e:	f8c8 7000 	str.w	r7, [r8]
 8002852:	e00f      	b.n	8002874 <_malloc_r+0xa8>
 8002854:	6822      	ldr	r2, [r4, #0]
 8002856:	1b52      	subs	r2, r2, r5
 8002858:	d420      	bmi.n	800289c <_malloc_r+0xd0>
 800285a:	2a0b      	cmp	r2, #11
 800285c:	d917      	bls.n	800288e <_malloc_r+0xc2>
 800285e:	1961      	adds	r1, r4, r5
 8002860:	42a3      	cmp	r3, r4
 8002862:	6025      	str	r5, [r4, #0]
 8002864:	bf18      	it	ne
 8002866:	6059      	strne	r1, [r3, #4]
 8002868:	6863      	ldr	r3, [r4, #4]
 800286a:	bf08      	it	eq
 800286c:	f8c8 1000 	streq.w	r1, [r8]
 8002870:	5162      	str	r2, [r4, r5]
 8002872:	604b      	str	r3, [r1, #4]
 8002874:	4630      	mov	r0, r6
 8002876:	f000 f82f 	bl	80028d8 <__malloc_unlock>
 800287a:	f104 000b 	add.w	r0, r4, #11
 800287e:	1d23      	adds	r3, r4, #4
 8002880:	f020 0007 	bic.w	r0, r0, #7
 8002884:	1ac2      	subs	r2, r0, r3
 8002886:	bf1c      	itt	ne
 8002888:	1a1b      	subne	r3, r3, r0
 800288a:	50a3      	strne	r3, [r4, r2]
 800288c:	e7af      	b.n	80027ee <_malloc_r+0x22>
 800288e:	6862      	ldr	r2, [r4, #4]
 8002890:	42a3      	cmp	r3, r4
 8002892:	bf0c      	ite	eq
 8002894:	f8c8 2000 	streq.w	r2, [r8]
 8002898:	605a      	strne	r2, [r3, #4]
 800289a:	e7eb      	b.n	8002874 <_malloc_r+0xa8>
 800289c:	4623      	mov	r3, r4
 800289e:	6864      	ldr	r4, [r4, #4]
 80028a0:	e7ae      	b.n	8002800 <_malloc_r+0x34>
 80028a2:	463c      	mov	r4, r7
 80028a4:	687f      	ldr	r7, [r7, #4]
 80028a6:	e7b6      	b.n	8002816 <_malloc_r+0x4a>
 80028a8:	461a      	mov	r2, r3
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	42a3      	cmp	r3, r4
 80028ae:	d1fb      	bne.n	80028a8 <_malloc_r+0xdc>
 80028b0:	2300      	movs	r3, #0
 80028b2:	6053      	str	r3, [r2, #4]
 80028b4:	e7de      	b.n	8002874 <_malloc_r+0xa8>
 80028b6:	230c      	movs	r3, #12
 80028b8:	6033      	str	r3, [r6, #0]
 80028ba:	4630      	mov	r0, r6
 80028bc:	f000 f80c 	bl	80028d8 <__malloc_unlock>
 80028c0:	e794      	b.n	80027ec <_malloc_r+0x20>
 80028c2:	6005      	str	r5, [r0, #0]
 80028c4:	e7d6      	b.n	8002874 <_malloc_r+0xa8>
 80028c6:	bf00      	nop
 80028c8:	2000020c 	.word	0x2000020c

080028cc <__malloc_lock>:
 80028cc:	4801      	ldr	r0, [pc, #4]	@ (80028d4 <__malloc_lock+0x8>)
 80028ce:	f7ff bf0f 	b.w	80026f0 <__retarget_lock_acquire_recursive>
 80028d2:	bf00      	nop
 80028d4:	20000204 	.word	0x20000204

080028d8 <__malloc_unlock>:
 80028d8:	4801      	ldr	r0, [pc, #4]	@ (80028e0 <__malloc_unlock+0x8>)
 80028da:	f7ff bf0a 	b.w	80026f2 <__retarget_lock_release_recursive>
 80028de:	bf00      	nop
 80028e0:	20000204 	.word	0x20000204

080028e4 <__ssputs_r>:
 80028e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028e8:	688e      	ldr	r6, [r1, #8]
 80028ea:	461f      	mov	r7, r3
 80028ec:	42be      	cmp	r6, r7
 80028ee:	680b      	ldr	r3, [r1, #0]
 80028f0:	4682      	mov	sl, r0
 80028f2:	460c      	mov	r4, r1
 80028f4:	4690      	mov	r8, r2
 80028f6:	d82d      	bhi.n	8002954 <__ssputs_r+0x70>
 80028f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80028fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002900:	d026      	beq.n	8002950 <__ssputs_r+0x6c>
 8002902:	6965      	ldr	r5, [r4, #20]
 8002904:	6909      	ldr	r1, [r1, #16]
 8002906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800290a:	eba3 0901 	sub.w	r9, r3, r1
 800290e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002912:	1c7b      	adds	r3, r7, #1
 8002914:	444b      	add	r3, r9
 8002916:	106d      	asrs	r5, r5, #1
 8002918:	429d      	cmp	r5, r3
 800291a:	bf38      	it	cc
 800291c:	461d      	movcc	r5, r3
 800291e:	0553      	lsls	r3, r2, #21
 8002920:	d527      	bpl.n	8002972 <__ssputs_r+0x8e>
 8002922:	4629      	mov	r1, r5
 8002924:	f7ff ff52 	bl	80027cc <_malloc_r>
 8002928:	4606      	mov	r6, r0
 800292a:	b360      	cbz	r0, 8002986 <__ssputs_r+0xa2>
 800292c:	6921      	ldr	r1, [r4, #16]
 800292e:	464a      	mov	r2, r9
 8002930:	f000 fae8 	bl	8002f04 <memcpy>
 8002934:	89a3      	ldrh	r3, [r4, #12]
 8002936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800293a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800293e:	81a3      	strh	r3, [r4, #12]
 8002940:	6126      	str	r6, [r4, #16]
 8002942:	6165      	str	r5, [r4, #20]
 8002944:	444e      	add	r6, r9
 8002946:	eba5 0509 	sub.w	r5, r5, r9
 800294a:	6026      	str	r6, [r4, #0]
 800294c:	60a5      	str	r5, [r4, #8]
 800294e:	463e      	mov	r6, r7
 8002950:	42be      	cmp	r6, r7
 8002952:	d900      	bls.n	8002956 <__ssputs_r+0x72>
 8002954:	463e      	mov	r6, r7
 8002956:	6820      	ldr	r0, [r4, #0]
 8002958:	4632      	mov	r2, r6
 800295a:	4641      	mov	r1, r8
 800295c:	f000 faa8 	bl	8002eb0 <memmove>
 8002960:	68a3      	ldr	r3, [r4, #8]
 8002962:	1b9b      	subs	r3, r3, r6
 8002964:	60a3      	str	r3, [r4, #8]
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	4433      	add	r3, r6
 800296a:	6023      	str	r3, [r4, #0]
 800296c:	2000      	movs	r0, #0
 800296e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002972:	462a      	mov	r2, r5
 8002974:	f000 fad4 	bl	8002f20 <_realloc_r>
 8002978:	4606      	mov	r6, r0
 800297a:	2800      	cmp	r0, #0
 800297c:	d1e0      	bne.n	8002940 <__ssputs_r+0x5c>
 800297e:	6921      	ldr	r1, [r4, #16]
 8002980:	4650      	mov	r0, sl
 8002982:	f7ff feb7 	bl	80026f4 <_free_r>
 8002986:	230c      	movs	r3, #12
 8002988:	f8ca 3000 	str.w	r3, [sl]
 800298c:	89a3      	ldrh	r3, [r4, #12]
 800298e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002992:	81a3      	strh	r3, [r4, #12]
 8002994:	f04f 30ff 	mov.w	r0, #4294967295
 8002998:	e7e9      	b.n	800296e <__ssputs_r+0x8a>
	...

0800299c <_svfiprintf_r>:
 800299c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029a0:	4698      	mov	r8, r3
 80029a2:	898b      	ldrh	r3, [r1, #12]
 80029a4:	061b      	lsls	r3, r3, #24
 80029a6:	b09d      	sub	sp, #116	@ 0x74
 80029a8:	4607      	mov	r7, r0
 80029aa:	460d      	mov	r5, r1
 80029ac:	4614      	mov	r4, r2
 80029ae:	d510      	bpl.n	80029d2 <_svfiprintf_r+0x36>
 80029b0:	690b      	ldr	r3, [r1, #16]
 80029b2:	b973      	cbnz	r3, 80029d2 <_svfiprintf_r+0x36>
 80029b4:	2140      	movs	r1, #64	@ 0x40
 80029b6:	f7ff ff09 	bl	80027cc <_malloc_r>
 80029ba:	6028      	str	r0, [r5, #0]
 80029bc:	6128      	str	r0, [r5, #16]
 80029be:	b930      	cbnz	r0, 80029ce <_svfiprintf_r+0x32>
 80029c0:	230c      	movs	r3, #12
 80029c2:	603b      	str	r3, [r7, #0]
 80029c4:	f04f 30ff 	mov.w	r0, #4294967295
 80029c8:	b01d      	add	sp, #116	@ 0x74
 80029ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029ce:	2340      	movs	r3, #64	@ 0x40
 80029d0:	616b      	str	r3, [r5, #20]
 80029d2:	2300      	movs	r3, #0
 80029d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80029d6:	2320      	movs	r3, #32
 80029d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80029dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80029e0:	2330      	movs	r3, #48	@ 0x30
 80029e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002b80 <_svfiprintf_r+0x1e4>
 80029e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80029ea:	f04f 0901 	mov.w	r9, #1
 80029ee:	4623      	mov	r3, r4
 80029f0:	469a      	mov	sl, r3
 80029f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029f6:	b10a      	cbz	r2, 80029fc <_svfiprintf_r+0x60>
 80029f8:	2a25      	cmp	r2, #37	@ 0x25
 80029fa:	d1f9      	bne.n	80029f0 <_svfiprintf_r+0x54>
 80029fc:	ebba 0b04 	subs.w	fp, sl, r4
 8002a00:	d00b      	beq.n	8002a1a <_svfiprintf_r+0x7e>
 8002a02:	465b      	mov	r3, fp
 8002a04:	4622      	mov	r2, r4
 8002a06:	4629      	mov	r1, r5
 8002a08:	4638      	mov	r0, r7
 8002a0a:	f7ff ff6b 	bl	80028e4 <__ssputs_r>
 8002a0e:	3001      	adds	r0, #1
 8002a10:	f000 80a7 	beq.w	8002b62 <_svfiprintf_r+0x1c6>
 8002a14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002a16:	445a      	add	r2, fp
 8002a18:	9209      	str	r2, [sp, #36]	@ 0x24
 8002a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f000 809f 	beq.w	8002b62 <_svfiprintf_r+0x1c6>
 8002a24:	2300      	movs	r3, #0
 8002a26:	f04f 32ff 	mov.w	r2, #4294967295
 8002a2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a2e:	f10a 0a01 	add.w	sl, sl, #1
 8002a32:	9304      	str	r3, [sp, #16]
 8002a34:	9307      	str	r3, [sp, #28]
 8002a36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002a3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8002a3c:	4654      	mov	r4, sl
 8002a3e:	2205      	movs	r2, #5
 8002a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a44:	484e      	ldr	r0, [pc, #312]	@ (8002b80 <_svfiprintf_r+0x1e4>)
 8002a46:	f7fd fbeb 	bl	8000220 <memchr>
 8002a4a:	9a04      	ldr	r2, [sp, #16]
 8002a4c:	b9d8      	cbnz	r0, 8002a86 <_svfiprintf_r+0xea>
 8002a4e:	06d0      	lsls	r0, r2, #27
 8002a50:	bf44      	itt	mi
 8002a52:	2320      	movmi	r3, #32
 8002a54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a58:	0711      	lsls	r1, r2, #28
 8002a5a:	bf44      	itt	mi
 8002a5c:	232b      	movmi	r3, #43	@ 0x2b
 8002a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a62:	f89a 3000 	ldrb.w	r3, [sl]
 8002a66:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a68:	d015      	beq.n	8002a96 <_svfiprintf_r+0xfa>
 8002a6a:	9a07      	ldr	r2, [sp, #28]
 8002a6c:	4654      	mov	r4, sl
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f04f 0c0a 	mov.w	ip, #10
 8002a74:	4621      	mov	r1, r4
 8002a76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a7a:	3b30      	subs	r3, #48	@ 0x30
 8002a7c:	2b09      	cmp	r3, #9
 8002a7e:	d94b      	bls.n	8002b18 <_svfiprintf_r+0x17c>
 8002a80:	b1b0      	cbz	r0, 8002ab0 <_svfiprintf_r+0x114>
 8002a82:	9207      	str	r2, [sp, #28]
 8002a84:	e014      	b.n	8002ab0 <_svfiprintf_r+0x114>
 8002a86:	eba0 0308 	sub.w	r3, r0, r8
 8002a8a:	fa09 f303 	lsl.w	r3, r9, r3
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	9304      	str	r3, [sp, #16]
 8002a92:	46a2      	mov	sl, r4
 8002a94:	e7d2      	b.n	8002a3c <_svfiprintf_r+0xa0>
 8002a96:	9b03      	ldr	r3, [sp, #12]
 8002a98:	1d19      	adds	r1, r3, #4
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	9103      	str	r1, [sp, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	bfbb      	ittet	lt
 8002aa2:	425b      	neglt	r3, r3
 8002aa4:	f042 0202 	orrlt.w	r2, r2, #2
 8002aa8:	9307      	strge	r3, [sp, #28]
 8002aaa:	9307      	strlt	r3, [sp, #28]
 8002aac:	bfb8      	it	lt
 8002aae:	9204      	strlt	r2, [sp, #16]
 8002ab0:	7823      	ldrb	r3, [r4, #0]
 8002ab2:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ab4:	d10a      	bne.n	8002acc <_svfiprintf_r+0x130>
 8002ab6:	7863      	ldrb	r3, [r4, #1]
 8002ab8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002aba:	d132      	bne.n	8002b22 <_svfiprintf_r+0x186>
 8002abc:	9b03      	ldr	r3, [sp, #12]
 8002abe:	1d1a      	adds	r2, r3, #4
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	9203      	str	r2, [sp, #12]
 8002ac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002ac8:	3402      	adds	r4, #2
 8002aca:	9305      	str	r3, [sp, #20]
 8002acc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002b90 <_svfiprintf_r+0x1f4>
 8002ad0:	7821      	ldrb	r1, [r4, #0]
 8002ad2:	2203      	movs	r2, #3
 8002ad4:	4650      	mov	r0, sl
 8002ad6:	f7fd fba3 	bl	8000220 <memchr>
 8002ada:	b138      	cbz	r0, 8002aec <_svfiprintf_r+0x150>
 8002adc:	9b04      	ldr	r3, [sp, #16]
 8002ade:	eba0 000a 	sub.w	r0, r0, sl
 8002ae2:	2240      	movs	r2, #64	@ 0x40
 8002ae4:	4082      	lsls	r2, r0
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	3401      	adds	r4, #1
 8002aea:	9304      	str	r3, [sp, #16]
 8002aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002af0:	4824      	ldr	r0, [pc, #144]	@ (8002b84 <_svfiprintf_r+0x1e8>)
 8002af2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002af6:	2206      	movs	r2, #6
 8002af8:	f7fd fb92 	bl	8000220 <memchr>
 8002afc:	2800      	cmp	r0, #0
 8002afe:	d036      	beq.n	8002b6e <_svfiprintf_r+0x1d2>
 8002b00:	4b21      	ldr	r3, [pc, #132]	@ (8002b88 <_svfiprintf_r+0x1ec>)
 8002b02:	bb1b      	cbnz	r3, 8002b4c <_svfiprintf_r+0x1b0>
 8002b04:	9b03      	ldr	r3, [sp, #12]
 8002b06:	3307      	adds	r3, #7
 8002b08:	f023 0307 	bic.w	r3, r3, #7
 8002b0c:	3308      	adds	r3, #8
 8002b0e:	9303      	str	r3, [sp, #12]
 8002b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b12:	4433      	add	r3, r6
 8002b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b16:	e76a      	b.n	80029ee <_svfiprintf_r+0x52>
 8002b18:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b1c:	460c      	mov	r4, r1
 8002b1e:	2001      	movs	r0, #1
 8002b20:	e7a8      	b.n	8002a74 <_svfiprintf_r+0xd8>
 8002b22:	2300      	movs	r3, #0
 8002b24:	3401      	adds	r4, #1
 8002b26:	9305      	str	r3, [sp, #20]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	f04f 0c0a 	mov.w	ip, #10
 8002b2e:	4620      	mov	r0, r4
 8002b30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b34:	3a30      	subs	r2, #48	@ 0x30
 8002b36:	2a09      	cmp	r2, #9
 8002b38:	d903      	bls.n	8002b42 <_svfiprintf_r+0x1a6>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d0c6      	beq.n	8002acc <_svfiprintf_r+0x130>
 8002b3e:	9105      	str	r1, [sp, #20]
 8002b40:	e7c4      	b.n	8002acc <_svfiprintf_r+0x130>
 8002b42:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b46:	4604      	mov	r4, r0
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e7f0      	b.n	8002b2e <_svfiprintf_r+0x192>
 8002b4c:	ab03      	add	r3, sp, #12
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	462a      	mov	r2, r5
 8002b52:	4b0e      	ldr	r3, [pc, #56]	@ (8002b8c <_svfiprintf_r+0x1f0>)
 8002b54:	a904      	add	r1, sp, #16
 8002b56:	4638      	mov	r0, r7
 8002b58:	f3af 8000 	nop.w
 8002b5c:	1c42      	adds	r2, r0, #1
 8002b5e:	4606      	mov	r6, r0
 8002b60:	d1d6      	bne.n	8002b10 <_svfiprintf_r+0x174>
 8002b62:	89ab      	ldrh	r3, [r5, #12]
 8002b64:	065b      	lsls	r3, r3, #25
 8002b66:	f53f af2d 	bmi.w	80029c4 <_svfiprintf_r+0x28>
 8002b6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002b6c:	e72c      	b.n	80029c8 <_svfiprintf_r+0x2c>
 8002b6e:	ab03      	add	r3, sp, #12
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	462a      	mov	r2, r5
 8002b74:	4b05      	ldr	r3, [pc, #20]	@ (8002b8c <_svfiprintf_r+0x1f0>)
 8002b76:	a904      	add	r1, sp, #16
 8002b78:	4638      	mov	r0, r7
 8002b7a:	f000 f879 	bl	8002c70 <_printf_i>
 8002b7e:	e7ed      	b.n	8002b5c <_svfiprintf_r+0x1c0>
 8002b80:	08003064 	.word	0x08003064
 8002b84:	0800306e 	.word	0x0800306e
 8002b88:	00000000 	.word	0x00000000
 8002b8c:	080028e5 	.word	0x080028e5
 8002b90:	0800306a 	.word	0x0800306a

08002b94 <_printf_common>:
 8002b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b98:	4616      	mov	r6, r2
 8002b9a:	4698      	mov	r8, r3
 8002b9c:	688a      	ldr	r2, [r1, #8]
 8002b9e:	690b      	ldr	r3, [r1, #16]
 8002ba0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	bfb8      	it	lt
 8002ba8:	4613      	movlt	r3, r2
 8002baa:	6033      	str	r3, [r6, #0]
 8002bac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002bb0:	4607      	mov	r7, r0
 8002bb2:	460c      	mov	r4, r1
 8002bb4:	b10a      	cbz	r2, 8002bba <_printf_common+0x26>
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	6033      	str	r3, [r6, #0]
 8002bba:	6823      	ldr	r3, [r4, #0]
 8002bbc:	0699      	lsls	r1, r3, #26
 8002bbe:	bf42      	ittt	mi
 8002bc0:	6833      	ldrmi	r3, [r6, #0]
 8002bc2:	3302      	addmi	r3, #2
 8002bc4:	6033      	strmi	r3, [r6, #0]
 8002bc6:	6825      	ldr	r5, [r4, #0]
 8002bc8:	f015 0506 	ands.w	r5, r5, #6
 8002bcc:	d106      	bne.n	8002bdc <_printf_common+0x48>
 8002bce:	f104 0a19 	add.w	sl, r4, #25
 8002bd2:	68e3      	ldr	r3, [r4, #12]
 8002bd4:	6832      	ldr	r2, [r6, #0]
 8002bd6:	1a9b      	subs	r3, r3, r2
 8002bd8:	42ab      	cmp	r3, r5
 8002bda:	dc26      	bgt.n	8002c2a <_printf_common+0x96>
 8002bdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002be0:	6822      	ldr	r2, [r4, #0]
 8002be2:	3b00      	subs	r3, #0
 8002be4:	bf18      	it	ne
 8002be6:	2301      	movne	r3, #1
 8002be8:	0692      	lsls	r2, r2, #26
 8002bea:	d42b      	bmi.n	8002c44 <_printf_common+0xb0>
 8002bec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002bf0:	4641      	mov	r1, r8
 8002bf2:	4638      	mov	r0, r7
 8002bf4:	47c8      	blx	r9
 8002bf6:	3001      	adds	r0, #1
 8002bf8:	d01e      	beq.n	8002c38 <_printf_common+0xa4>
 8002bfa:	6823      	ldr	r3, [r4, #0]
 8002bfc:	6922      	ldr	r2, [r4, #16]
 8002bfe:	f003 0306 	and.w	r3, r3, #6
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	bf02      	ittt	eq
 8002c06:	68e5      	ldreq	r5, [r4, #12]
 8002c08:	6833      	ldreq	r3, [r6, #0]
 8002c0a:	1aed      	subeq	r5, r5, r3
 8002c0c:	68a3      	ldr	r3, [r4, #8]
 8002c0e:	bf0c      	ite	eq
 8002c10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c14:	2500      	movne	r5, #0
 8002c16:	4293      	cmp	r3, r2
 8002c18:	bfc4      	itt	gt
 8002c1a:	1a9b      	subgt	r3, r3, r2
 8002c1c:	18ed      	addgt	r5, r5, r3
 8002c1e:	2600      	movs	r6, #0
 8002c20:	341a      	adds	r4, #26
 8002c22:	42b5      	cmp	r5, r6
 8002c24:	d11a      	bne.n	8002c5c <_printf_common+0xc8>
 8002c26:	2000      	movs	r0, #0
 8002c28:	e008      	b.n	8002c3c <_printf_common+0xa8>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	4652      	mov	r2, sl
 8002c2e:	4641      	mov	r1, r8
 8002c30:	4638      	mov	r0, r7
 8002c32:	47c8      	blx	r9
 8002c34:	3001      	adds	r0, #1
 8002c36:	d103      	bne.n	8002c40 <_printf_common+0xac>
 8002c38:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c40:	3501      	adds	r5, #1
 8002c42:	e7c6      	b.n	8002bd2 <_printf_common+0x3e>
 8002c44:	18e1      	adds	r1, r4, r3
 8002c46:	1c5a      	adds	r2, r3, #1
 8002c48:	2030      	movs	r0, #48	@ 0x30
 8002c4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002c4e:	4422      	add	r2, r4
 8002c50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002c54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002c58:	3302      	adds	r3, #2
 8002c5a:	e7c7      	b.n	8002bec <_printf_common+0x58>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	4622      	mov	r2, r4
 8002c60:	4641      	mov	r1, r8
 8002c62:	4638      	mov	r0, r7
 8002c64:	47c8      	blx	r9
 8002c66:	3001      	adds	r0, #1
 8002c68:	d0e6      	beq.n	8002c38 <_printf_common+0xa4>
 8002c6a:	3601      	adds	r6, #1
 8002c6c:	e7d9      	b.n	8002c22 <_printf_common+0x8e>
	...

08002c70 <_printf_i>:
 8002c70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c74:	7e0f      	ldrb	r7, [r1, #24]
 8002c76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002c78:	2f78      	cmp	r7, #120	@ 0x78
 8002c7a:	4691      	mov	r9, r2
 8002c7c:	4680      	mov	r8, r0
 8002c7e:	460c      	mov	r4, r1
 8002c80:	469a      	mov	sl, r3
 8002c82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002c86:	d807      	bhi.n	8002c98 <_printf_i+0x28>
 8002c88:	2f62      	cmp	r7, #98	@ 0x62
 8002c8a:	d80a      	bhi.n	8002ca2 <_printf_i+0x32>
 8002c8c:	2f00      	cmp	r7, #0
 8002c8e:	f000 80d2 	beq.w	8002e36 <_printf_i+0x1c6>
 8002c92:	2f58      	cmp	r7, #88	@ 0x58
 8002c94:	f000 80b9 	beq.w	8002e0a <_printf_i+0x19a>
 8002c98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002ca0:	e03a      	b.n	8002d18 <_printf_i+0xa8>
 8002ca2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002ca6:	2b15      	cmp	r3, #21
 8002ca8:	d8f6      	bhi.n	8002c98 <_printf_i+0x28>
 8002caa:	a101      	add	r1, pc, #4	@ (adr r1, 8002cb0 <_printf_i+0x40>)
 8002cac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002cb0:	08002d09 	.word	0x08002d09
 8002cb4:	08002d1d 	.word	0x08002d1d
 8002cb8:	08002c99 	.word	0x08002c99
 8002cbc:	08002c99 	.word	0x08002c99
 8002cc0:	08002c99 	.word	0x08002c99
 8002cc4:	08002c99 	.word	0x08002c99
 8002cc8:	08002d1d 	.word	0x08002d1d
 8002ccc:	08002c99 	.word	0x08002c99
 8002cd0:	08002c99 	.word	0x08002c99
 8002cd4:	08002c99 	.word	0x08002c99
 8002cd8:	08002c99 	.word	0x08002c99
 8002cdc:	08002e1d 	.word	0x08002e1d
 8002ce0:	08002d47 	.word	0x08002d47
 8002ce4:	08002dd7 	.word	0x08002dd7
 8002ce8:	08002c99 	.word	0x08002c99
 8002cec:	08002c99 	.word	0x08002c99
 8002cf0:	08002e3f 	.word	0x08002e3f
 8002cf4:	08002c99 	.word	0x08002c99
 8002cf8:	08002d47 	.word	0x08002d47
 8002cfc:	08002c99 	.word	0x08002c99
 8002d00:	08002c99 	.word	0x08002c99
 8002d04:	08002ddf 	.word	0x08002ddf
 8002d08:	6833      	ldr	r3, [r6, #0]
 8002d0a:	1d1a      	adds	r2, r3, #4
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6032      	str	r2, [r6, #0]
 8002d10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e09d      	b.n	8002e58 <_printf_i+0x1e8>
 8002d1c:	6833      	ldr	r3, [r6, #0]
 8002d1e:	6820      	ldr	r0, [r4, #0]
 8002d20:	1d19      	adds	r1, r3, #4
 8002d22:	6031      	str	r1, [r6, #0]
 8002d24:	0606      	lsls	r6, r0, #24
 8002d26:	d501      	bpl.n	8002d2c <_printf_i+0xbc>
 8002d28:	681d      	ldr	r5, [r3, #0]
 8002d2a:	e003      	b.n	8002d34 <_printf_i+0xc4>
 8002d2c:	0645      	lsls	r5, r0, #25
 8002d2e:	d5fb      	bpl.n	8002d28 <_printf_i+0xb8>
 8002d30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002d34:	2d00      	cmp	r5, #0
 8002d36:	da03      	bge.n	8002d40 <_printf_i+0xd0>
 8002d38:	232d      	movs	r3, #45	@ 0x2d
 8002d3a:	426d      	negs	r5, r5
 8002d3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d40:	4859      	ldr	r0, [pc, #356]	@ (8002ea8 <_printf_i+0x238>)
 8002d42:	230a      	movs	r3, #10
 8002d44:	e011      	b.n	8002d6a <_printf_i+0xfa>
 8002d46:	6821      	ldr	r1, [r4, #0]
 8002d48:	6833      	ldr	r3, [r6, #0]
 8002d4a:	0608      	lsls	r0, r1, #24
 8002d4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002d50:	d402      	bmi.n	8002d58 <_printf_i+0xe8>
 8002d52:	0649      	lsls	r1, r1, #25
 8002d54:	bf48      	it	mi
 8002d56:	b2ad      	uxthmi	r5, r5
 8002d58:	2f6f      	cmp	r7, #111	@ 0x6f
 8002d5a:	4853      	ldr	r0, [pc, #332]	@ (8002ea8 <_printf_i+0x238>)
 8002d5c:	6033      	str	r3, [r6, #0]
 8002d5e:	bf14      	ite	ne
 8002d60:	230a      	movne	r3, #10
 8002d62:	2308      	moveq	r3, #8
 8002d64:	2100      	movs	r1, #0
 8002d66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002d6a:	6866      	ldr	r6, [r4, #4]
 8002d6c:	60a6      	str	r6, [r4, #8]
 8002d6e:	2e00      	cmp	r6, #0
 8002d70:	bfa2      	ittt	ge
 8002d72:	6821      	ldrge	r1, [r4, #0]
 8002d74:	f021 0104 	bicge.w	r1, r1, #4
 8002d78:	6021      	strge	r1, [r4, #0]
 8002d7a:	b90d      	cbnz	r5, 8002d80 <_printf_i+0x110>
 8002d7c:	2e00      	cmp	r6, #0
 8002d7e:	d04b      	beq.n	8002e18 <_printf_i+0x1a8>
 8002d80:	4616      	mov	r6, r2
 8002d82:	fbb5 f1f3 	udiv	r1, r5, r3
 8002d86:	fb03 5711 	mls	r7, r3, r1, r5
 8002d8a:	5dc7      	ldrb	r7, [r0, r7]
 8002d8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002d90:	462f      	mov	r7, r5
 8002d92:	42bb      	cmp	r3, r7
 8002d94:	460d      	mov	r5, r1
 8002d96:	d9f4      	bls.n	8002d82 <_printf_i+0x112>
 8002d98:	2b08      	cmp	r3, #8
 8002d9a:	d10b      	bne.n	8002db4 <_printf_i+0x144>
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	07df      	lsls	r7, r3, #31
 8002da0:	d508      	bpl.n	8002db4 <_printf_i+0x144>
 8002da2:	6923      	ldr	r3, [r4, #16]
 8002da4:	6861      	ldr	r1, [r4, #4]
 8002da6:	4299      	cmp	r1, r3
 8002da8:	bfde      	ittt	le
 8002daa:	2330      	movle	r3, #48	@ 0x30
 8002dac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002db0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002db4:	1b92      	subs	r2, r2, r6
 8002db6:	6122      	str	r2, [r4, #16]
 8002db8:	f8cd a000 	str.w	sl, [sp]
 8002dbc:	464b      	mov	r3, r9
 8002dbe:	aa03      	add	r2, sp, #12
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	4640      	mov	r0, r8
 8002dc4:	f7ff fee6 	bl	8002b94 <_printf_common>
 8002dc8:	3001      	adds	r0, #1
 8002dca:	d14a      	bne.n	8002e62 <_printf_i+0x1f2>
 8002dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd0:	b004      	add	sp, #16
 8002dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dd6:	6823      	ldr	r3, [r4, #0]
 8002dd8:	f043 0320 	orr.w	r3, r3, #32
 8002ddc:	6023      	str	r3, [r4, #0]
 8002dde:	4833      	ldr	r0, [pc, #204]	@ (8002eac <_printf_i+0x23c>)
 8002de0:	2778      	movs	r7, #120	@ 0x78
 8002de2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002de6:	6823      	ldr	r3, [r4, #0]
 8002de8:	6831      	ldr	r1, [r6, #0]
 8002dea:	061f      	lsls	r7, r3, #24
 8002dec:	f851 5b04 	ldr.w	r5, [r1], #4
 8002df0:	d402      	bmi.n	8002df8 <_printf_i+0x188>
 8002df2:	065f      	lsls	r7, r3, #25
 8002df4:	bf48      	it	mi
 8002df6:	b2ad      	uxthmi	r5, r5
 8002df8:	6031      	str	r1, [r6, #0]
 8002dfa:	07d9      	lsls	r1, r3, #31
 8002dfc:	bf44      	itt	mi
 8002dfe:	f043 0320 	orrmi.w	r3, r3, #32
 8002e02:	6023      	strmi	r3, [r4, #0]
 8002e04:	b11d      	cbz	r5, 8002e0e <_printf_i+0x19e>
 8002e06:	2310      	movs	r3, #16
 8002e08:	e7ac      	b.n	8002d64 <_printf_i+0xf4>
 8002e0a:	4827      	ldr	r0, [pc, #156]	@ (8002ea8 <_printf_i+0x238>)
 8002e0c:	e7e9      	b.n	8002de2 <_printf_i+0x172>
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	f023 0320 	bic.w	r3, r3, #32
 8002e14:	6023      	str	r3, [r4, #0]
 8002e16:	e7f6      	b.n	8002e06 <_printf_i+0x196>
 8002e18:	4616      	mov	r6, r2
 8002e1a:	e7bd      	b.n	8002d98 <_printf_i+0x128>
 8002e1c:	6833      	ldr	r3, [r6, #0]
 8002e1e:	6825      	ldr	r5, [r4, #0]
 8002e20:	6961      	ldr	r1, [r4, #20]
 8002e22:	1d18      	adds	r0, r3, #4
 8002e24:	6030      	str	r0, [r6, #0]
 8002e26:	062e      	lsls	r6, r5, #24
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	d501      	bpl.n	8002e30 <_printf_i+0x1c0>
 8002e2c:	6019      	str	r1, [r3, #0]
 8002e2e:	e002      	b.n	8002e36 <_printf_i+0x1c6>
 8002e30:	0668      	lsls	r0, r5, #25
 8002e32:	d5fb      	bpl.n	8002e2c <_printf_i+0x1bc>
 8002e34:	8019      	strh	r1, [r3, #0]
 8002e36:	2300      	movs	r3, #0
 8002e38:	6123      	str	r3, [r4, #16]
 8002e3a:	4616      	mov	r6, r2
 8002e3c:	e7bc      	b.n	8002db8 <_printf_i+0x148>
 8002e3e:	6833      	ldr	r3, [r6, #0]
 8002e40:	1d1a      	adds	r2, r3, #4
 8002e42:	6032      	str	r2, [r6, #0]
 8002e44:	681e      	ldr	r6, [r3, #0]
 8002e46:	6862      	ldr	r2, [r4, #4]
 8002e48:	2100      	movs	r1, #0
 8002e4a:	4630      	mov	r0, r6
 8002e4c:	f7fd f9e8 	bl	8000220 <memchr>
 8002e50:	b108      	cbz	r0, 8002e56 <_printf_i+0x1e6>
 8002e52:	1b80      	subs	r0, r0, r6
 8002e54:	6060      	str	r0, [r4, #4]
 8002e56:	6863      	ldr	r3, [r4, #4]
 8002e58:	6123      	str	r3, [r4, #16]
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e60:	e7aa      	b.n	8002db8 <_printf_i+0x148>
 8002e62:	6923      	ldr	r3, [r4, #16]
 8002e64:	4632      	mov	r2, r6
 8002e66:	4649      	mov	r1, r9
 8002e68:	4640      	mov	r0, r8
 8002e6a:	47d0      	blx	sl
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	d0ad      	beq.n	8002dcc <_printf_i+0x15c>
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	079b      	lsls	r3, r3, #30
 8002e74:	d413      	bmi.n	8002e9e <_printf_i+0x22e>
 8002e76:	68e0      	ldr	r0, [r4, #12]
 8002e78:	9b03      	ldr	r3, [sp, #12]
 8002e7a:	4298      	cmp	r0, r3
 8002e7c:	bfb8      	it	lt
 8002e7e:	4618      	movlt	r0, r3
 8002e80:	e7a6      	b.n	8002dd0 <_printf_i+0x160>
 8002e82:	2301      	movs	r3, #1
 8002e84:	4632      	mov	r2, r6
 8002e86:	4649      	mov	r1, r9
 8002e88:	4640      	mov	r0, r8
 8002e8a:	47d0      	blx	sl
 8002e8c:	3001      	adds	r0, #1
 8002e8e:	d09d      	beq.n	8002dcc <_printf_i+0x15c>
 8002e90:	3501      	adds	r5, #1
 8002e92:	68e3      	ldr	r3, [r4, #12]
 8002e94:	9903      	ldr	r1, [sp, #12]
 8002e96:	1a5b      	subs	r3, r3, r1
 8002e98:	42ab      	cmp	r3, r5
 8002e9a:	dcf2      	bgt.n	8002e82 <_printf_i+0x212>
 8002e9c:	e7eb      	b.n	8002e76 <_printf_i+0x206>
 8002e9e:	2500      	movs	r5, #0
 8002ea0:	f104 0619 	add.w	r6, r4, #25
 8002ea4:	e7f5      	b.n	8002e92 <_printf_i+0x222>
 8002ea6:	bf00      	nop
 8002ea8:	08003075 	.word	0x08003075
 8002eac:	08003086 	.word	0x08003086

08002eb0 <memmove>:
 8002eb0:	4288      	cmp	r0, r1
 8002eb2:	b510      	push	{r4, lr}
 8002eb4:	eb01 0402 	add.w	r4, r1, r2
 8002eb8:	d902      	bls.n	8002ec0 <memmove+0x10>
 8002eba:	4284      	cmp	r4, r0
 8002ebc:	4623      	mov	r3, r4
 8002ebe:	d807      	bhi.n	8002ed0 <memmove+0x20>
 8002ec0:	1e43      	subs	r3, r0, #1
 8002ec2:	42a1      	cmp	r1, r4
 8002ec4:	d008      	beq.n	8002ed8 <memmove+0x28>
 8002ec6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002eca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002ece:	e7f8      	b.n	8002ec2 <memmove+0x12>
 8002ed0:	4402      	add	r2, r0
 8002ed2:	4601      	mov	r1, r0
 8002ed4:	428a      	cmp	r2, r1
 8002ed6:	d100      	bne.n	8002eda <memmove+0x2a>
 8002ed8:	bd10      	pop	{r4, pc}
 8002eda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ede:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002ee2:	e7f7      	b.n	8002ed4 <memmove+0x24>

08002ee4 <_sbrk_r>:
 8002ee4:	b538      	push	{r3, r4, r5, lr}
 8002ee6:	4d06      	ldr	r5, [pc, #24]	@ (8002f00 <_sbrk_r+0x1c>)
 8002ee8:	2300      	movs	r3, #0
 8002eea:	4604      	mov	r4, r0
 8002eec:	4608      	mov	r0, r1
 8002eee:	602b      	str	r3, [r5, #0]
 8002ef0:	f7fd fd90 	bl	8000a14 <_sbrk>
 8002ef4:	1c43      	adds	r3, r0, #1
 8002ef6:	d102      	bne.n	8002efe <_sbrk_r+0x1a>
 8002ef8:	682b      	ldr	r3, [r5, #0]
 8002efa:	b103      	cbz	r3, 8002efe <_sbrk_r+0x1a>
 8002efc:	6023      	str	r3, [r4, #0]
 8002efe:	bd38      	pop	{r3, r4, r5, pc}
 8002f00:	20000200 	.word	0x20000200

08002f04 <memcpy>:
 8002f04:	440a      	add	r2, r1
 8002f06:	4291      	cmp	r1, r2
 8002f08:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f0c:	d100      	bne.n	8002f10 <memcpy+0xc>
 8002f0e:	4770      	bx	lr
 8002f10:	b510      	push	{r4, lr}
 8002f12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f1a:	4291      	cmp	r1, r2
 8002f1c:	d1f9      	bne.n	8002f12 <memcpy+0xe>
 8002f1e:	bd10      	pop	{r4, pc}

08002f20 <_realloc_r>:
 8002f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f24:	4680      	mov	r8, r0
 8002f26:	4615      	mov	r5, r2
 8002f28:	460c      	mov	r4, r1
 8002f2a:	b921      	cbnz	r1, 8002f36 <_realloc_r+0x16>
 8002f2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f30:	4611      	mov	r1, r2
 8002f32:	f7ff bc4b 	b.w	80027cc <_malloc_r>
 8002f36:	b92a      	cbnz	r2, 8002f44 <_realloc_r+0x24>
 8002f38:	f7ff fbdc 	bl	80026f4 <_free_r>
 8002f3c:	2400      	movs	r4, #0
 8002f3e:	4620      	mov	r0, r4
 8002f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f44:	f000 f81a 	bl	8002f7c <_malloc_usable_size_r>
 8002f48:	4285      	cmp	r5, r0
 8002f4a:	4606      	mov	r6, r0
 8002f4c:	d802      	bhi.n	8002f54 <_realloc_r+0x34>
 8002f4e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002f52:	d8f4      	bhi.n	8002f3e <_realloc_r+0x1e>
 8002f54:	4629      	mov	r1, r5
 8002f56:	4640      	mov	r0, r8
 8002f58:	f7ff fc38 	bl	80027cc <_malloc_r>
 8002f5c:	4607      	mov	r7, r0
 8002f5e:	2800      	cmp	r0, #0
 8002f60:	d0ec      	beq.n	8002f3c <_realloc_r+0x1c>
 8002f62:	42b5      	cmp	r5, r6
 8002f64:	462a      	mov	r2, r5
 8002f66:	4621      	mov	r1, r4
 8002f68:	bf28      	it	cs
 8002f6a:	4632      	movcs	r2, r6
 8002f6c:	f7ff ffca 	bl	8002f04 <memcpy>
 8002f70:	4621      	mov	r1, r4
 8002f72:	4640      	mov	r0, r8
 8002f74:	f7ff fbbe 	bl	80026f4 <_free_r>
 8002f78:	463c      	mov	r4, r7
 8002f7a:	e7e0      	b.n	8002f3e <_realloc_r+0x1e>

08002f7c <_malloc_usable_size_r>:
 8002f7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f80:	1f18      	subs	r0, r3, #4
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	bfbc      	itt	lt
 8002f86:	580b      	ldrlt	r3, [r1, r0]
 8002f88:	18c0      	addlt	r0, r0, r3
 8002f8a:	4770      	bx	lr

08002f8c <_init>:
 8002f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f8e:	bf00      	nop
 8002f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f92:	bc08      	pop	{r3}
 8002f94:	469e      	mov	lr, r3
 8002f96:	4770      	bx	lr

08002f98 <_fini>:
 8002f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9a:	bf00      	nop
 8002f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f9e:	bc08      	pop	{r3}
 8002fa0:	469e      	mov	lr, r3
 8002fa2:	4770      	bx	lr
