personal access token: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 
Masterarbeitsvorgang
18.02.2022 - 06.03.2022
 1. Basis Flipflop und Kontroller zu realisieren
 2. VTR noch einzuarbeiten
 3. parallel checkpointing algo zu suchen

  03.03.2022
   To simulate the behaviour that our processor and flipflop is based on the non-volatile Flipflop to store  
   the state of the processor and to reactivate the system with the stored state -> Nonvolatile_FF.v 

  04.03.2022
   The controller of the write and read signals for the non-volatile Flipflop has been already finished.
   for every 400 cycles to generate the write signal for FF and every 500 cycles to generate the read signal 
   for FF.
 
  05.03.2022
   The structure of the blif file has been already read through. And have found a library named "libblifparse".
   Tomorrow I wanna try a bit to exchange the subckt from Non-volatile-FF into the blink.blif  

08.03.2022
1.auf netlist bearbeiten.
2.eigene BLIF datei zu modifizieren
3.möglichkeit für die Simulation von BLIF zu suchen

 15.03.2022
  Have tried to installed the yosys-abc and also tried to use this package to convert the blif into verilog.
  
 16.03.2022
  Have found the parser in github to release the blif file into class object and to modify
  
 17.03.2022
  Use the parser to replace the latch into nonvolatile_ff and modify parser to add submodel into the file
  
 18.03.2022
  Have already replace the nonvolatile_ff and modified parser. have found that with abc we could 
  output the verilog file corresponding the blif file 
 
 19.03.2022
  1.try to modify the EArch.xml to check the modified .BLIF file in vpr.
  2.add the nonvolatile_ff into the modified blif
  3.try to simulate the blif file

23.03.2022
 1. fpga architechture zu modifizieren, um die nonvolatile anzupassen.
 2. noch zu checken, ob die Signale auf richtigen ports anzupassen
 3. probieren die Datei in Verilog zu convertieren, um die Funktionalität zu prüfen
  
  26-28.03.2022
   1. I have already modified the xml architechture file to add <model> into the xml file. define the in/outputs 
   2. To complete the xml file is to add <pb_type> for the nonvolatile_ff. And to add child <pb_type>, set the setup time
   3. To complete the interconnects of the nonvolatile_ff, also the <tile> of the nonvolatile_ff to declare the characteristics
  
  29-30.03.2022
   1. already tried with yosys to convert blif file to the verilog file with small sample of blink.v
   2. simulated in the vivado ISE and found the difference by replacing the nonvolatile_ff
