<root><simulation><result_generated_time />2023-05-12 16:55:55<layer><layer_spec />{'B': 1, 'K': 64, 'C': 1, 'OY': 192, 'OX': 192, 'IY': 194, 'IX': 194, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />21233664<total_data_size_element />{'W': 576, 'I': 37636, 'O': 2359296}<total_data_reuse />{'W': 36864, 'I': 564.1849293229886, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/30</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [576, 1, 1], 'O': [192, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 6)], [('OY', 32)]], [[('FY', 3)], []], [], []]<I />[[], [[('FY', 3), ('OY', 6)], [('OY', 32)]], [], []]<O />[[[('FY', 3)], []], [[('OY', 6)], [('OY', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('FX', 3), ('OX', 3), ('OX', 16)], [('K', 4), ('OX', 4)], []]<I />[[('K', 4), ('K', 4), ('FX', 3), ('OX', 3), ('OX', 16), ('K', 4)], [('OX', 4)], []]<O />[[('K', 4), ('K', 4), ('FX', 3), ('OX', 3)], [('OX', 16), ('K', 4), ('OX', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [192.0, 48, 4, 1], 'I': [2.97, 190.02, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [384, 4608, 4608], 'I': [400, 301088, 301088], 'O': [384, 18874368, 18874368], 'O_partial': [384, 0, 0], 'O_final': [0, 18874368, 18874368]}<actual_mem_utilization_individual />{'W': [0.75, 0.0, 0.0], 'I': [0.78, 0.01, 0.0], 'O': [0.75, 0.56, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.57, 0.0], 'I': [0.78, 0.57, 0.0], 'O': [0.75, 0.57, 0.0]}<effective_mem_size_bit />{'W': [384, 4608, 4608], 'I': [400, 301088, 301088], 'O': [128, 1179648, 18874368], 'O_partial': [128, 0, 0], 'O_final': [0, 1179648, 18874368]}<total_unit_count />{'W': [576, 3, 1, 1], 'I': [576, 576, 1, 1], 'O': [576, 192, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [194, 194, 1, 1], 'O': [192, 192, 1, 1]}<duplicate_unit_count />{'W': [192.0, 1.0, 1.0, 1.0], 'I': [2.9690721649484537, 2.9690721649484537, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 2304], [2304, 576], [576, 0]]<I />[[1327104, 111744], [37636, 37636], [37636, 0]]<O />[[(4718592, 7077888), (2359296, 0)], [(0, 2359296), (2359296, 0)], [(0, 2359296), (0, 0)]]<O_partial />[[(4718592, 7077888), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2359296, 0)], [(0, 2359296), (2359296, 0)], [(0, 2359296), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 288], [36, 9], [2, 0]]<I />[[165888, 13968], [588, 588], [147, 0]]<O />[[(589824, 884736), (294912, 0)], [(0, 36864), (36864, 0)], [(0, 9216), (0, 0)]]<O_partial />[([589824, 884736], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [294912, 0]), ([0, 36864], [36864, 0]), ([0, 9216], [0, 0])]</mem_access_count_word><mac_count><active />21233664<idle />16515072</mac_count></basic_info><energy><total_energy />47263128.8<mem_energy_breakdown><W />[4.8, 4.6, 3.0]<I />[60.8, 116.5, 195.8]<O />[619.8, 7306.0, 12274.3]</mem_energy_breakdown><MAC_energy><active_MAC />46416789.5<idle_MAC />825753.6<total />47242543.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5534<utilization_without_data_loading />0.5625<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.9839<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />37468<latency_cycle_without_data_loading />36864<ideal_computing_cycle />36864<data_loading><load_cycle_total />604<load_cycle_individual />{'W': [6, 9, 0], 'I': [152, 589, 0]}<load_cycle_combined />{'W': 9, 'I': 589}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-36863], [-630, -690], [-36864, -36864]], 'I': [[-36863], [-6894, -6456], [-36864, -36864]], 'O': [[-36864], [-35328, 0], [0, -27648]]}<mem_stall_cycle_shared />{'W': [[-36863], [-630, 0], [0, 0]], 'I': [[-36863], [-6894, 0], [0, 0]], 'O': [[-36864], [-35328, 0], [0, -27648]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 4608, 4608], 'I': [400, 301088, 301088], 'O': [384, 18874368, 18874368], 'O_partial': [384, 0, 0], 'O_final': [0, 18874368, 18874368]}<data_size_each_level_total />{'W': [1152, 4608, 4608], 'I': [77600, 301088, 301088], 'O': [73728, 18874368, 18874368]}<loop_cycles_each_level />{'W': [2304, 36864, 36864], 'I': [9216, 36864, 36864], 'O': [144, 36864, 36864]}<top_ir_loop_size />{'W': [48, 4, 1], 'I': [4, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [0.5, 0.1], [0.1, 0.1]], 'I': [[8.0, 0.0], [8.4, 8.2], [8.2, 8.2]], 'O': [[8.0, 2.7], [512.0, 512.0], [512.0, 512.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [24.0, 0.5], [0.5, 0.1]], 'I': [[8.0, 0.2], [33.7, 8.2], [8.2, 8.2]], 'O': [[8.0, 2.7], [512.0, 512.0], [512.0, 512.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [24.0, 0.1], [0.1, 0]], 'I': [[8.0, 0.2], [33.7, 8.2], [8.2, 0]], 'O': [[8.0, 2.7], [512.0, 512.0], [512.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [569.7, 520.3], [8.3, 512.0]], 'I': [[8.0, 0.2], [569.7, 520.3], [8.3, 512.0]], 'O': [[8.0, 2.7], [569.7, 520.3], [8.3, 512.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 36864], [48, 2304, 16], [36864, 36864, 1]], 'I': [[1, 1, 36864], [2304, 9216, 4], [36864, 36864, 1]], 'O': [[1, 1, 36864], [144, 144, 256], [36864, 36864, 1]]}<trans_time_real />{'W': [[0, 1, 36864], [[6, 2304, 16], [2, 2304, 16]], [[9, 36864, 1], [2, 36864, 1]]], 'I': [[0, 1, 36864], [[6, 9216, 4], [152, 9216, 4]], [[588, 36864, 1], [147, 36864, 1]]], 'O': [[0, 1, 36864], [[6, 144, 256], [144, 144, 256]], [[36864, 36864, 1], [9216, 36864, 1]]]}<single_stall_cycle />{'W': [[-1], [-42, -46], [-36855, -36862]], 'I': [[-1], [-2298, -2152], [-36276, -36717]], 'O': [[-1], [-138, 0], [0, -27648]]}<single_stall_count />{'W': [36863, 15, 0], 'I': [36863, 3, 0], 'O': [36864, 256, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [36864, 0]}, 1: {'W': [90, 0], 'I': [456, 0], 'O': [36864, 36864]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-36864, -36864], [0, -36864]], 1: [[-36318, -36864], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>