Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jan 29 16:35:04 2022
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                314         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-23  Warning           Combinational loop found                   8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2272)
5. checking no_input_delay (21)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: i_clk100 (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: r_clkEEPROMDiv_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: r_clkRamDiv_reg[1]/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: r_oszClkDiv_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2272)
---------------------------------------------------
 There are 2272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 8 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    121.247        0.000                      0                   14        0.462        0.000                      0                   14        3.000        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
inst_clk5Mhz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk5_clk_wiz_5Mhz        {0.000 62.500}       125.000         8.000           
  clkEEPROM_clk_wiz_5Mhz   {43.945 106.445}     125.000         8.000           
  clkRam_clk_wiz_5Mhz      {31.055 93.555}      125.000         8.000           
  clkfbout_clk_wiz_5Mhz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_clk5Mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk5_clk_wiz_5Mhz            122.508        0.000                      0                   10        0.462        0.000                      0                   10       62.000        0.000                       0                    13  
  clkEEPROM_clk_wiz_5Mhz       121.247        0.000                      0                    2        0.566        0.000                      0                    2       62.000        0.000                       0                     4  
  clkRam_clk_wiz_5Mhz          121.292        0.000                      0                    2        0.812        0.000                      0                    2       62.000        0.000                       0                     4  
  clkfbout_clk_wiz_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)                                clk5_clk_wiz_5Mhz  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk5_clk_wiz_5Mhz                             
(none)                 clkfbout_clk_wiz_5Mhz                         
(none)                                        clk5_clk_wiz_5Mhz      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_clk5Mhz/inst/clk_in1
  To Clock:  inst_clk5Mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk5Mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk5Mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      122.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             122.508ns  (required time - arrival time)
  Source:                 r_oszClkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz rise@125.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.746ns (32.804%)  route 1.528ns (67.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 126.514 - 125.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809     1.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.633     1.635    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     2.054 r  r_oszClkDiv_reg[1]/Q
                         net (fo=3, routed)           1.528     3.583    p_0_in
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.327     3.910 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     3.910    r_oszClkDiv[1]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    125.000   125.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   125.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   126.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   122.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   124.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   125.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.511   126.514    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism              0.121   126.635    
                         clock uncertainty           -0.293   126.342    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.075   126.417    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        126.417    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                122.508    

Slack (MET) :             122.826ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.692ns  (logic 0.648ns (38.295%)  route 1.044ns (61.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.525    65.825    r_breakpoint[7]_i_1_n_0
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.107    
                         clock uncertainty           -0.293   188.814    
    SLICE_X46Y90         FDCE (Setup_fdce_C_CE)      -0.164   188.650    r_breakpoint_reg[0]
  -------------------------------------------------------------------
                         required time                        188.650    
                         arrival time                         -65.825    
  -------------------------------------------------------------------
                         slack                                122.826    

Slack (MET) :             122.826ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.692ns  (logic 0.648ns (38.295%)  route 1.044ns (61.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.525    65.825    r_breakpoint[7]_i_1_n_0
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.107    
                         clock uncertainty           -0.293   188.814    
    SLICE_X46Y90         FDCE (Setup_fdce_C_CE)      -0.164   188.650    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        188.650    
                         arrival time                         -65.825    
  -------------------------------------------------------------------
                         slack                                122.826    

Slack (MET) :             122.843ns  (required time - arrival time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz rise@125.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.580ns (30.642%)  route 1.313ns (69.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 126.514 - 125.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809     1.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.633     1.635    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 f  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           1.313     3.404    r_oszClkDiv_reg_n_0_[0]
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.124     3.528 r  r_oszClkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     3.528    r_oszClkDiv[0]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    125.000   125.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   125.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   126.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   122.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   124.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   125.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.511   126.514    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[0]/C
                         clock pessimism              0.121   126.635    
                         clock uncertainty           -0.293   126.342    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.029   126.371    r_oszClkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        126.371    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                122.843    

Slack (MET) :             123.114ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.369ns  (logic 0.648ns (47.341%)  route 0.721ns (52.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.202    65.501    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.110    
                         clock uncertainty           -0.293   188.817    
    SLICE_X47Y89         FDCE (Setup_fdce_C_CE)      -0.202   188.615    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        188.615    
                         arrival time                         -65.501    
  -------------------------------------------------------------------
                         slack                                123.114    

Slack (MET) :             123.114ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.369ns  (logic 0.648ns (47.341%)  route 0.721ns (52.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.202    65.501    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.110    
                         clock uncertainty           -0.293   188.817    
    SLICE_X47Y89         FDCE (Setup_fdce_C_CE)      -0.202   188.615    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        188.615    
                         arrival time                         -65.501    
  -------------------------------------------------------------------
                         slack                                123.114    

Slack (MET) :             123.114ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.369ns  (logic 0.648ns (47.341%)  route 0.721ns (52.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.202    65.501    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.110    
                         clock uncertainty           -0.293   188.817    
    SLICE_X47Y89         FDCE (Setup_fdce_C_CE)      -0.202   188.615    r_breakpoint_reg[4]
  -------------------------------------------------------------------
                         required time                        188.615    
                         arrival time                         -65.501    
  -------------------------------------------------------------------
                         slack                                123.114    

Slack (MET) :             123.114ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.369ns  (logic 0.648ns (47.341%)  route 0.721ns (52.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.202    65.501    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.110    
                         clock uncertainty           -0.293   188.817    
    SLICE_X47Y89         FDCE (Setup_fdce_C_CE)      -0.202   188.615    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        188.615    
                         arrival time                         -65.501    
  -------------------------------------------------------------------
                         slack                                123.114    

Slack (MET) :             123.114ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.369ns  (logic 0.648ns (47.341%)  route 0.721ns (52.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.202    65.501    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.110    
                         clock uncertainty           -0.293   188.817    
    SLICE_X47Y89         FDCE (Setup_fdce_C_CE)      -0.202   188.615    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        188.615    
                         arrival time                         -65.501    
  -------------------------------------------------------------------
                         slack                                123.114    

Slack (MET) :             123.114ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.369ns  (logic 0.648ns (47.341%)  route 0.721ns (52.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 189.011 - 187.500 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 64.132 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.524    64.656 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.519    65.176    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    65.300 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.202    65.501    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   189.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.110    
                         clock uncertainty           -0.293   188.817    
    SLICE_X47Y89         FDCE (Setup_fdce_C_CE)      -0.202   188.615    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        188.615    
                         arrival time                         -65.501    
  -------------------------------------------------------------------
                         slack                                123.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.443ns  (logic 0.212ns (47.875%)  route 0.231ns (52.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.068    63.506    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.258    63.077    
    SLICE_X47Y89         FDCE (Hold_fdce_C_CE)       -0.032    63.045    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        -63.045    
                         arrival time                          63.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.443ns  (logic 0.212ns (47.875%)  route 0.231ns (52.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.068    63.506    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.258    63.077    
    SLICE_X47Y89         FDCE (Hold_fdce_C_CE)       -0.032    63.045    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        -63.045    
                         arrival time                          63.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.443ns  (logic 0.212ns (47.875%)  route 0.231ns (52.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.068    63.506    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.258    63.077    
    SLICE_X47Y89         FDCE (Hold_fdce_C_CE)       -0.032    63.045    r_breakpoint_reg[4]
  -------------------------------------------------------------------
                         required time                        -63.045    
                         arrival time                          63.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.443ns  (logic 0.212ns (47.875%)  route 0.231ns (52.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.068    63.506    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.258    63.077    
    SLICE_X47Y89         FDCE (Hold_fdce_C_CE)       -0.032    63.045    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        -63.045    
                         arrival time                          63.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.443ns  (logic 0.212ns (47.875%)  route 0.231ns (52.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.068    63.506    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.258    63.077    
    SLICE_X47Y89         FDCE (Hold_fdce_C_CE)       -0.032    63.045    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        -63.045    
                         arrival time                          63.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.443ns  (logic 0.212ns (47.875%)  route 0.231ns (52.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.068    63.506    r_breakpoint[7]_i_1_n_0
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.258    63.077    
    SLICE_X47Y89         FDCE (Hold_fdce_C_CE)       -0.032    63.045    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        -63.045    
                         arrival time                          63.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.250%)  route 0.357ns (62.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 63.336 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.194    63.633    r_breakpoint[7]_i_1_n_0
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.834    63.336    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.081    
    SLICE_X46Y90         FDCE (Hold_fdce_C_CE)       -0.012    63.069    r_breakpoint_reg[0]
  -------------------------------------------------------------------
                         required time                        -63.069    
                         arrival time                          63.633    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.250%)  route 0.357ns (62.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 63.336 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.167    63.231 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.394    r_breakpointSet
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045    63.439 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.194    63.633    r_breakpoint[7]_i_1_n_0
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.834    63.336    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.081    
    SLICE_X46Y90         FDCE (Hold_fdce_C_CE)       -0.012    63.069    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        -63.069    
                         arrival time                          63.633    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.187ns (27.307%)  route 0.498ns (72.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.567    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           0.498     1.205    r_oszClkDiv_reg_n_0_[0]
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.046     1.251 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     1.251    r_oszClkDiv[1]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.836     0.838    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.107     0.674    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.201%)  route 0.498ns (72.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.567    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           0.498     1.205    r_oszClkDiv_reg_n_0_[0]
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.250 r  r_oszClkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.250    r_oszClkDiv[0]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.836     0.838    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[0]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.091     0.658    r_oszClkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.593    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_clk_wiz_5Mhz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y3    inst_clk5Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X46Y89     r_breakpointSet_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X46Y90     r_breakpoint_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X46Y90     r_breakpoint_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X47Y89     r_breakpoint_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X47Y89     r_breakpoint_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X47Y89     r_breakpoint_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X47Y89     r_breakpoint_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X47Y89     r_breakpoint_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y89     r_breakpointSet_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y89     r_breakpointSet_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y89     r_breakpointSet_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y89     r_breakpointSet_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X46Y90     r_breakpoint_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X47Y89     r_breakpoint_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      121.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.247ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        3.535ns  (logic 0.840ns (23.762%)  route 2.695ns (76.238%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 170.450 - 168.945 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 45.571 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.623    45.571    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419    45.990 r  r_clkEEPROMDiv_reg[1]/Q
                         net (fo=1, routed)           0.582    46.571    r_clkEEPROMDiv[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271    46.842 r  r_clkEEPROMDiv[1]_BUFG_inst/O
                         net (fo=95, routed)          2.113    48.956    r_clkEEPROMDiv_BUFG[1]
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.150    49.106 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    49.106    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.501   170.450    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism              0.121   170.571    
                         clock uncertainty           -0.293   170.277    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.075   170.352    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        170.352    
                         arrival time                         -49.106    
  -------------------------------------------------------------------
                         slack                                121.247    

Slack (MET) :             122.875ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.166%)  route 1.281ns (68.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 170.450 - 168.945 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 45.571 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.623    45.571    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456    46.027 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           1.281    47.308    r_clkEEPROMDiv__0[0]
    SLICE_X55Y96         LUT1 (Prop_lut1_I0_O)        0.124    47.432 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    47.432    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.501   170.450    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism              0.121   170.571    
                         clock uncertainty           -0.293   170.277    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029   170.306    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        170.306    
                         arrival time                         -47.432    
  -------------------------------------------------------------------
                         slack                                122.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.673ns  (logic 0.185ns (27.488%)  route 0.488ns (72.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 44.779 - 43.945 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 44.509 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.562    44.509    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    44.650 r  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.488    45.138    r_clkEEPROMDiv__0[0]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.044    45.182 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    45.182    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.832    44.779    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism             -0.270    44.509    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.107    44.616    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -44.616    
                         arrival time                          45.182    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.596%)  route 0.488ns (72.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 44.779 - 43.945 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 44.509 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.562    44.509    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    44.650 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.488    45.138    r_clkEEPROMDiv__0[0]
    SLICE_X55Y96         LUT1 (Prop_lut1_I0_O)        0.045    45.183 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    45.183    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.832    44.779    s_clkEEPROM
    SLICE_X55Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism             -0.270    44.509    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.091    44.600    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -44.600    
                         arrival time                          45.183    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkEEPROM_clk_wiz_5Mhz
Waveform(ns):       { 43.945 106.445 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y5    inst_clk5Mhz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X55Y96     r_clkEEPROMDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X55Y96     r_clkEEPROMDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X55Y96     r_clkEEPROMDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkRam_clk_wiz_5Mhz
  To Clock:  clkRam_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      121.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.292ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        3.490ns  (logic 0.840ns (24.070%)  route 2.650ns (75.930%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 157.560 - 156.055 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 32.681 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.624    32.681    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.419    33.100 r  r_clkRamDiv_reg[1]/Q
                         net (fo=1, routed)           0.585    33.685    r_clkRamDiv[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271    33.956 r  r_clkRamDiv[1]_BUFG_inst/O
                         net (fo=135, routed)         2.065    36.021    r_clkRamDiv_BUFG[1]
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.150    36.171 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    36.171    r_clkRamDiv[1]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502   157.560    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism              0.121   157.681    
                         clock uncertainty           -0.293   157.388    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.075   157.463    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        157.463    
                         arrival time                         -36.171    
  -------------------------------------------------------------------
                         slack                                121.292    

Slack (MET) :             122.566ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        2.170ns  (logic 0.580ns (26.728%)  route 1.590ns (73.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 157.560 - 156.055 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 32.681 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.624    32.681    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    33.137 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           1.590    34.727    r_clkRamDiv__0[0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124    34.851 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    34.851    r_clkRamDiv[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502   157.560    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism              0.121   157.681    
                         clock uncertainty           -0.293   157.388    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.029   157.417    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        157.417    
                         arrival time                         -34.851    
  -------------------------------------------------------------------
                         slack                                122.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.919ns  (logic 0.183ns (19.913%)  route 0.736ns (80.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    31.760 r  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.736    32.496    r_clkRamDiv__0[0]
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.042    32.538 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    32.538    r_clkRamDiv[1]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.107    31.726    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.726    
                         arrival time                          32.538    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.174%)  route 0.736ns (79.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    31.760 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.736    32.496    r_clkRamDiv__0[0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045    32.541 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    32.541    r_clkRamDiv[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X52Y97         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091    31.710    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.710    
                         arrival time                          32.541    
  -------------------------------------------------------------------
                         slack                                  0.831    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkRam_clk_wiz_5Mhz
Waveform(ns):       { 31.055 93.555 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y4    inst_clk5Mhz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y97     r_clkRamDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y97     r_clkRamDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkRamDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  clkfbout_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    inst_clk5Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U9/port15_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.324ns  (logic 2.575ns (22.740%)  route 8.749ns (77.260%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=1 LUT6=5)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.908     4.385    inst_generated/inst_U77/port12_reg[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.509 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           0.943     5.452    inst_generated/inst_U77/dina[3]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.576 r  inst_generated/inst_U77/port19_i_3/O
                         net (fo=1, routed)           0.296     5.872    inst_generated/inst_U77/port19_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     5.996 r  inst_generated/inst_U77/port19_i_2__0/O
                         net (fo=2, routed)           0.882     6.879    inst_generated/inst_U9/port19_reg_1
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.152     7.031 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=8, routed)           0.876     7.906    inst_generated/inst_U41/Bus3
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.991     9.223    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.347 r  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           1.106    10.454    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  inst_generated/inst_U41/port15_i_2/O
                         net (fo=2, routed)           0.747    11.324    inst_generated/inst_U9/port90
    SLICE_X53Y95         FDCE                                         r  inst_generated/inst_U9/port15_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U97/port21_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.218ns  (logic 2.699ns (24.061%)  route 8.519ns (75.939%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=1 LUT6=5)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.908     4.385    inst_generated/inst_U77/port12_reg[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.509 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           0.943     5.452    inst_generated/inst_U77/dina[3]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.576 r  inst_generated/inst_U77/port19_i_3/O
                         net (fo=1, routed)           0.296     5.872    inst_generated/inst_U77/port19_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     5.996 r  inst_generated/inst_U77/port19_i_2__0/O
                         net (fo=2, routed)           0.882     6.879    inst_generated/inst_U9/port19_reg_1
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.152     7.031 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=8, routed)           0.876     7.906    inst_generated/inst_U41/Bus3
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.991     9.223    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.347 r  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           1.106    10.454    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  inst_generated/inst_U41/port15_i_2/O
                         net (fo=2, routed)           0.516    11.094    inst_generated/inst_U41/port90
    SLICE_X53Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.218 r  inst_generated/inst_U41/port21_i_1/O
                         net (fo=1, routed)           0.000    11.218    inst_generated/inst_U97/port21_reg_1
    SLICE_X53Y95         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U97/port20_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.906ns  (logic 2.699ns (24.750%)  route 8.206ns (75.250%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=1 LUT6=6)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.908     4.385    inst_generated/inst_U77/port12_reg[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.509 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           0.943     5.452    inst_generated/inst_U77/dina[3]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.576 r  inst_generated/inst_U77/port19_i_3/O
                         net (fo=1, routed)           0.296     5.872    inst_generated/inst_U77/port19_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     5.996 r  inst_generated/inst_U77/port19_i_2__0/O
                         net (fo=2, routed)           0.882     6.879    inst_generated/inst_U9/port19_reg_1
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.152     7.031 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=8, routed)           0.876     7.906    inst_generated/inst_U41/Bus3
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.232 r  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.991     9.223    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.347 f  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           0.649     9.997    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.121 f  inst_generated/inst_U41/port20_i_4/O
                         net (fo=1, routed)           0.661    10.782    inst_generated/inst_U41/port20_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.124    10.906 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=1, routed)           0.000    10.906    inst_generated/inst_U97/port20_reg_1
    SLICE_X50Y94         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U97/port19_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.581ns  (logic 2.575ns (24.337%)  route 8.006ns (75.663%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=1 LUT6=5)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.908     4.385    inst_generated/inst_U77/port12_reg[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.509 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           0.943     5.452    inst_generated/inst_U77/dina[3]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.576 r  inst_generated/inst_U77/port19_i_3/O
                         net (fo=1, routed)           0.296     5.872    inst_generated/inst_U77/port19_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     5.996 r  inst_generated/inst_U77/port19_i_2__0/O
                         net (fo=2, routed)           0.882     6.879    inst_generated/inst_U9/port19_reg_1
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.152     7.031 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=8, routed)           0.876     7.906    inst_generated/inst_U41/Bus3
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.991     9.223    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.347 r  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           1.110    10.457    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.581 r  inst_generated/inst_U41/port19_i_1__0/O
                         net (fo=1, routed)           0.000    10.581    inst_generated/inst_U97/FLAG_V
    SLICE_X52Y93         FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U9/port16_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 2.575ns (24.419%)  route 7.971ns (75.581%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=1 LUT6=5)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.908     4.385    inst_generated/inst_U77/port12_reg[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.509 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           0.943     5.452    inst_generated/inst_U77/dina[3]
    SLICE_X55Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.576 r  inst_generated/inst_U77/port19_i_3/O
                         net (fo=1, routed)           0.296     5.872    inst_generated/inst_U77/port19_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     5.996 r  inst_generated/inst_U77/port19_i_2__0/O
                         net (fo=2, routed)           0.882     6.879    inst_generated/inst_U9/port19_reg_1
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.152     7.031 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=8, routed)           0.876     7.906    inst_generated/inst_U41/Bus3
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.232 f  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.981     9.213    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.337 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=1, routed)           0.309     9.646    inst_generated/inst_U41/port16_i_5_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.770 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.776    10.546    inst_generated/inst_U9/port70
    SLICE_X53Y95         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port20_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.959ns  (logic 2.686ns (26.966%)  route 7.274ns (73.034%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.453     3.931    inst_generated/inst_U77/port12_reg[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.055 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=9, routed)           1.030     5.085    inst_generated/inst_U70/dina[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.209 r  inst_generated/inst_U70/r_data[0]_i_4/O
                         net (fo=1, routed)           0.466     5.675    inst_generated/inst_U9/port22_reg_4
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.799 r  inst_generated/inst_U9/r_data[0]_i_2/O
                         net (fo=19, routed)          1.086     6.886    inst_generated/inst_U41/port20_reg_1
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.150     7.036 r  inst_generated/inst_U41/port16_i_6/O
                         net (fo=4, routed)           0.874     7.909    inst_generated/inst_U41/port16_i_6_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I2_O)        0.354     8.263 r  inst_generated/inst_U41/port20_i_2__0/O
                         net (fo=1, routed)           0.809     9.072    inst_generated/inst_U41/port20_i_2__0_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.332     9.404 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=2, routed)           0.555     9.959    inst_generated/inst_U9/port70_3
    SLICE_X53Y97         FDCE                                         r  inst_generated/inst_U9/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port17_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 2.450ns (25.999%)  route 6.972ns (74.001%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.453     3.931    inst_generated/inst_U77/port12_reg[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.055 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=9, routed)           1.030     5.085    inst_generated/inst_U70/dina[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.209 r  inst_generated/inst_U70/r_data[0]_i_4/O
                         net (fo=1, routed)           0.466     5.675    inst_generated/inst_U9/port22_reg_4
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.799 r  inst_generated/inst_U9/r_data[0]_i_2/O
                         net (fo=19, routed)          1.086     6.886    inst_generated/inst_U41/port20_reg_1
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.150     7.036 r  inst_generated/inst_U41/port16_i_6/O
                         net (fo=4, routed)           0.874     7.909    inst_generated/inst_U41/port16_i_6_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I0_O)        0.326     8.235 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.722     8.958    inst_generated/inst_U41/port17_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.340     9.422    inst_generated/inst_U9/port90_0
    SLICE_X53Y95         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port21_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.283ns  (logic 2.450ns (26.389%)  route 6.833ns (73.611%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.453     3.931    inst_generated/inst_U77/port12_reg[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.055 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=9, routed)           1.030     5.085    inst_generated/inst_U70/dina[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.209 r  inst_generated/inst_U70/r_data[0]_i_4/O
                         net (fo=1, routed)           0.466     5.675    inst_generated/inst_U9/port22_reg_4
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.799 r  inst_generated/inst_U9/r_data[0]_i_2/O
                         net (fo=19, routed)          1.086     6.886    inst_generated/inst_U41/port20_reg_1
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.150     7.036 r  inst_generated/inst_U41/port16_i_6/O
                         net (fo=4, routed)           0.676     7.711    inst_generated/inst_U41/port16_i_6_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.037 r  inst_generated/inst_U41/port21_i_3/O
                         net (fo=1, routed)           0.647     8.685    inst_generated/inst_U84/port21_reg_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I2_O)        0.124     8.809 r  inst_generated/inst_U84/port21_i_1__0/O
                         net (fo=2, routed)           0.474     9.283    inst_generated/inst_U9/port90_4
    SLICE_X49Y96         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U9/port18_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 2.457ns (26.757%)  route 6.726ns (73.243%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.778     4.263    inst_generated/inst_U77/port12_reg[2]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.387 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           0.881     5.268    inst_generated/inst_U70/dina[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.392 r  inst_generated/inst_U70/port20_i_2__1/O
                         net (fo=1, routed)           0.574     5.966    inst_generated/inst_U40/port20_reg_1
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.090 r  inst_generated/inst_U40/port20_i_1__1/O
                         net (fo=19, routed)          1.010     7.100    inst_generated/inst_U41/Bus2
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  inst_generated/inst_U41/port18_i_6/O
                         net (fo=2, routed)           0.493     7.717    inst_generated/inst_U41/port18_i_6_n_0
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.150     7.867 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.501     8.368    inst_generated/inst_U41/port18_i_2_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.326     8.694 r  inst_generated/inst_U41/port18_i_1/O
                         net (fo=2, routed)           0.489     9.183    inst_generated/inst_U9/port70_1
    SLICE_X52Y93         FDCE                                         r  inst_generated/inst_U9/port18_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port22_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 2.222ns (25.136%)  route 6.617ns (74.864%))
  Logic Levels:           7  (IBUF=1 LUT6=6)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.453     3.931    inst_generated/inst_U77/port12_reg[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.055 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=9, routed)           1.030     5.085    inst_generated/inst_U70/dina[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.209 r  inst_generated/inst_U70/r_data[0]_i_4/O
                         net (fo=1, routed)           0.466     5.675    inst_generated/inst_U9/port22_reg_4
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.799 r  inst_generated/inst_U9/r_data[0]_i_2/O
                         net (fo=19, routed)          1.431     7.230    inst_generated/inst_U41/port20_reg_1
    SLICE_X50Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.354 r  inst_generated/inst_U41/port15_i_8/O
                         net (fo=2, routed)           0.324     7.679    inst_generated/inst_U84/port22_i_2_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.803 f  inst_generated/inst_U84/port22_i_3/O
                         net (fo=1, routed)           0.435     8.238    inst_generated/inst_U84/port22_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.362 r  inst_generated/inst_U84/port22_i_2/O
                         net (fo=2, routed)           0.476     8.838    inst_generated/inst_U9/port70_5
    SLICE_X53Y95         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            inst_generated/inst_U92/port5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 0.292ns (16.961%)  route 1.432ns (83.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.045     1.292    inst_generated/inst_U77/port12_reg[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.337 r  inst_generated/inst_U77/inst_mem_i_26/O
                         net (fo=7, routed)           0.387     1.724    inst_generated/inst_U92/dina[1]
    SLICE_X42Y95         FDCE                                         r  inst_generated/inst_U92/port5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U92/port6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 0.298ns (17.199%)  route 1.434ns (82.801%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.162     1.415    inst_generated/inst_U77/port12_reg[2]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.460 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           0.272     1.732    inst_generated/inst_U92/dina[2]
    SLICE_X42Y95         FDCE                                         r  inst_generated/inst_U92/port6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[5]
                            (input port)
  Destination:            inst_generated/inst_U92/port15_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 0.310ns (17.391%)  route 1.473ns (82.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.193     1.458    inst_generated/inst_U68/port19_reg_1[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.503 r  inst_generated/inst_U68/inst_mem_i_22/O
                         net (fo=7, routed)           0.279     1.783    inst_generated/inst_U92/port19_reg_2[0]
    SLICE_X42Y95         FDCE                                         r  inst_generated/inst_U92/port15_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            io_bus_reg_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 0.290ns (15.941%)  route 1.532ns (84.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.105     1.351    inst_generated/inst_U77/port12_reg[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.396 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=9, routed)           0.426     1.822    s_expansionBusIn[0]
    SLICE_X44Y97         FDRE                                         r  io_bus_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[7]
                            (input port)
  Destination:            inst_generated/inst_U92/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 0.320ns (17.456%)  route 1.516ns (82.544%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.238     1.514    inst_generated/inst_U68/port19_reg_1[2]
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.559 r  inst_generated/inst_U68/inst_mem_i_20/O
                         net (fo=7, routed)           0.277     1.836    inst_generated/inst_U92/port19_reg_2[2]
    SLICE_X40Y94         FDCE                                         r  inst_generated/inst_U92/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U92/port9_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 0.290ns (15.654%)  route 1.563ns (84.346%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.258     1.503    inst_generated/inst_U77/port12_reg[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.548 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           0.304     1.853    inst_generated/inst_U92/dina[3]
    SLICE_X40Y94         FDCE                                         r  inst_generated/inst_U92/port9_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port)
  Destination:            inst_generated/inst_U92/port12_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 0.305ns (16.268%)  route 1.571ns (83.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.271     1.531    inst_generated/inst_U77/port12_reg[4]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.576 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=7, routed)           0.301     1.877    inst_generated/inst_U92/dina[4]
    SLICE_X40Y94         FDCE                                         r  inst_generated/inst_U92/port12_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            io_bus_reg_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 0.298ns (15.570%)  route 1.616ns (84.430%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.162     1.415    inst_generated/inst_U77/port12_reg[2]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.460 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           0.453     1.913    s_expansionBusIn[2]
    SLICE_X40Y99         FDRE                                         r  io_bus_reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[5]
                            (input port)
  Destination:            io_bus_reg_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 0.310ns (15.965%)  route 1.632ns (84.035%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.193     1.458    inst_generated/inst_U68/port19_reg_1[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.503 r  inst_generated/inst_U68/inst_mem_i_22/O
                         net (fo=7, routed)           0.438     1.942    s_expansionBusIn[5]
    SLICE_X38Y96         FDRE                                         r  io_bus_reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U92/port2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 0.290ns (14.759%)  route 1.677ns (85.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.105     1.351    inst_generated/inst_U77/port12_reg[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.396 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=9, routed)           0.572     1.968    inst_generated/inst_U92/dina[0]
    SLICE_X44Y94         FDCE                                         r  inst_generated/inst_U92/port2_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[6]
                            (input port)
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.494ns (36.117%)  route 2.643ns (63.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           2.643     4.137    i_switches_IBUF[6]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port)
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.013ns  (logic 1.493ns (37.191%)  route 2.521ns (62.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           2.521     4.013    i_switches_IBUF[4]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 1.477ns (38.175%)  route 2.392ns (61.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.392     3.869    i_switches_IBUF[3]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.850ns  (logic 1.478ns (38.382%)  route 2.372ns (61.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.372     3.850    i_switches_IBUF[0]
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.748ns  (logic 1.480ns (39.478%)  route 2.268ns (60.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           2.268     3.748    i_switches_IBUF[1]
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port)
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 1.508ns (40.333%)  route 2.231ns (59.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           2.231     3.739    i_switches_IBUF[7]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.485ns (39.893%)  route 2.238ns (60.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.238     3.723    i_switches_IBUF[2]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port)
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.497ns (41.017%)  route 2.153ns (58.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           2.153     3.651    i_switches_IBUF[5]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[5]
                            (input port)
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.265ns (21.649%)  route 0.959ns (78.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.959     1.224    i_switches_IBUF[5]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.247ns (19.704%)  route 1.008ns (80.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 63.336 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.008     1.256    i_switches_IBUF[1]
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.834    63.336    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.253ns (20.112%)  route 1.005ns (79.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.005     1.258    i_switches_IBUF[2]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port)
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.275ns (21.757%)  route 0.991ns (78.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           0.991     1.266    i_switches_IBUF[7]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.245ns (18.643%)  route 1.071ns (81.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 63.336 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.071     1.317    i_switches_IBUF[0]
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.834    63.336    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.245ns (18.241%)  route 1.098ns (81.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.098     1.343    i_switches_IBUF[3]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port)
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.260ns (18.685%)  route 1.133ns (81.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.133     1.393    i_switches_IBUF[4]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port)
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.262ns (17.888%)  route 1.202ns (82.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           1.202     1.464    i_switches_IBUF[6]
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2324 Endpoints
Min Delay          2324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.178ns  (logic 7.009ns (34.736%)  route 13.169ns (65.264%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           4.120    16.625    io_bus_IOBUF[3]_inst/T
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553    20.178 r  io_bus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.178    io_bus[3]
    E17                                                               r  io_bus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.036ns  (logic 7.008ns (34.974%)  route 13.029ns (65.026%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.980    16.485    io_bus_IOBUF[1]_inst/T
    D17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.552    20.036 r  io_bus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.036    io_bus[1]
    D17                                                               r  io_bus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.726ns  (logic 6.992ns (35.448%)  route 12.733ns (64.552%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.685    16.189    io_bus_IOBUF[6]_inst/T
    G17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536    19.726 r  io_bus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.726    io_bus[6]
    G17                                                               r  io_bus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.474ns  (logic 7.036ns (36.131%)  route 12.438ns (63.869%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.390    15.894    io_bus_IOBUF[0]_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.580    19.474 r  io_bus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.474    io_bus[0]
    C17                                                               r  io_bus[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.307ns  (logic 7.019ns (36.355%)  route 12.288ns (63.645%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.240    15.744    io_bus_IOBUF[4]_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.563    19.307 r  io_bus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.307    io_bus[4]
    E18                                                               r  io_bus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.165ns  (logic 7.027ns (36.664%)  route 12.138ns (63.336%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.090    15.594    io_bus_IOBUF[2]_inst/T
    D18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.571    19.165 r  io_bus_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.165    io_bus[2]
    D18                                                               r  io_bus[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.119ns  (logic 3.580ns (18.725%)  route 15.539ns (81.275%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.167     8.182    inst_generated/inst_U68/douta[4]
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.297     8.479 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.603     9.082    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.206 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.952    10.159    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.283 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.514    10.797    inst_generated/inst_U68/addra[8]
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.921 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          7.197    18.117    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y127        LUT3 (Prop_lut3_I1_O)        0.124    18.241 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.878    19.119    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X1Y26         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.003ns  (logic 7.015ns (36.914%)  route 11.988ns (63.086%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.940    15.444    io_bus_IOBUF[7]_inst/T
    G18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559    19.003 r  io_bus_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.003    io_bus[7]
    G18                                                               r  io_bus[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.832ns  (logic 7.009ns (37.219%)  route 11.823ns (62.781%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.141     8.157    inst_generated/inst_U68/douta[4]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.297     8.454 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.810     9.263    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.247    10.634    inst_generated/inst_U68/ena
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.622    12.380    inst_generated/inst_U68/SS[0]
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124    12.504 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.774    15.279    io_bus_IOBUF[5]_inst/T
    F18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553    18.832 r  io_bus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.832    io_bus[5]
    F18                                                               r  io_bus[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.799ns  (logic 3.608ns (19.193%)  route 15.191ns (80.807%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.228     4.682    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_0[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124     4.806 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.806    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I0_O)      0.209     5.015 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          3.167     8.182    inst_generated/inst_U68/douta[4]
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.297     8.479 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.603     9.082    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.206 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.952    10.159    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.283 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.514    10.797    inst_generated/inst_U68/addra[8]
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.921 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          6.984    17.905    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y18         LUT3 (Prop_lut3_I0_O)        0.152    18.057 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.742    18.799    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_15
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_bus_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[0]/C
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  io_bus_reg_in_reg[0]/Q
                         net (fo=1, routed)           0.126     0.267    io_bus_reg_in[0]
    SLICE_X48Y97         FDSE                                         r  s_expansionBusOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[2]/C
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  io_bus_reg_in_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    io_bus_reg_in[2]
    SLICE_X47Y93         FDSE                                         r  s_expansionBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U97/port19_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U83/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.659%)  route 0.161ns (53.341%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE                         0.000     0.000 r  inst_generated/inst_U97/port19_reg/C
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U97/port19_reg/Q
                         net (fo=1, routed)           0.161     0.302    inst_generated/inst_U83/FLAGOVERFLOW_SRC_U97
    SLICE_X54Y96         FDCE                                         r  inst_generated/inst_U83/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U35/port6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U35/port9_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE                         0.000     0.000 r  inst_generated/inst_U35/port6_reg/C
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  inst_generated/inst_U35/port6_reg/Q
                         net (fo=2, routed)           0.076     0.204    inst_generated/inst_U35/port6_reg_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.099     0.303 r  inst_generated/inst_U35/port9_i_1/O
                         net (fo=1, routed)           0.000     0.303    inst_generated/inst_U35/RD4
    SLICE_X40Y88         FDCE                                         r  inst_generated/inst_U35/port9_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port20_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE                         0.000     0.000 r  inst_generated/inst_U64/port20_reg/C
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_generated/inst_U64/port20_reg/Q
                         net (fo=1, routed)           0.145     0.309    inst_generated/inst_U84/INSTR2_U64
    SLICE_X62Y92         FDRE                                         r  inst_generated/inst_U84/port6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port22_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE                         0.000     0.000 r  inst_generated/inst_U64/port22_reg/C
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port22_reg/Q
                         net (fo=1, routed)           0.170     0.311    inst_generated/inst_U84/INSTR0_U64
    SLICE_X62Y92         FDRE                                         r  inst_generated/inst_U84/port2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U35/port2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U35/port5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.095%)  route 0.172ns (54.905%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDCE                         0.000     0.000 r  inst_generated/inst_U35/port2_reg/C
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U35/port2_reg/Q
                         net (fo=1, routed)           0.172     0.313    inst_generated/inst_U35/port2_reg_n_0
    SLICE_X38Y88         FDCE                                         r  inst_generated/inst_U35/port5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U35/port16_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U35/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDCE                         0.000     0.000 r  inst_generated/inst_U35/port16_reg/C
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U35/port16_reg/Q
                         net (fo=1, routed)           0.172     0.313    inst_generated/inst_U35/port16
    SLICE_X36Y87         FDCE                                         r  inst_generated/inst_U35/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port16_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port16_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE                         0.000     0.000 r  inst_generated/inst_U64/port16_reg/C
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port16_reg/Q
                         net (fo=1, routed)           0.176     0.317    inst_generated/inst_U84/INSTR6_U64
    SLICE_X63Y97         FDRE                                         r  inst_generated/inst_U84/port16_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[1]/C
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  io_bus_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.155     0.319    io_bus_reg_in[1]
    SLICE_X49Y93         FDSE                                         r  s_expansionBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.360ns  (logic 1.217ns (19.136%)  route 5.143ns (80.864%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.101    68.873    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    68.997 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.495    70.492    inst_generated/inst_U55/E[0]
    SLICE_X44Y90         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 1.217ns (19.636%)  route 4.981ns (80.364%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.101    68.873    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    68.997 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.333    70.330    inst_generated/inst_U55/E[0]
    SLICE_X52Y83         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 1.217ns (19.636%)  route 4.981ns (80.364%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.101    68.873    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    68.997 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.333    70.330    inst_generated/inst_U55/E[0]
    SLICE_X52Y83         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 1.217ns (19.636%)  route 4.981ns (80.364%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.101    68.873    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    68.997 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.333    70.330    inst_generated/inst_U55/E[0]
    SLICE_X52Y83         FDCE                                         r  inst_generated/inst_U55/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.170ns  (logic 1.217ns (19.723%)  route 4.953ns (80.277%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.101    68.873    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    68.997 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.306    70.303    inst_generated/inst_U55/E[0]
    SLICE_X45Y90         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[7]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 1.209ns (20.062%)  route 4.817ns (79.938%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.270    70.043    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.116    70.159 r  inst_generated/inst_7seg/cathodesAH[7]_inv_i_1/O
                         net (fo=1, routed)           0.000    70.159    inst_generated/inst_7seg/cathodesAH[7]_inv_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 1.217ns (20.250%)  route 4.793ns (79.750%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.101    68.873    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    68.997 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.145    70.142    inst_generated/inst_U55/E[0]
    SLICE_X42Y86         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 1.217ns (20.773%)  route 4.641ns (79.227%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.101    68.873    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    68.997 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.994    69.991    inst_generated/inst_U55/E[0]
    SLICE_X50Y83         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 1.243ns (21.248%)  route 4.607ns (78.752%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.963    68.735    inst_generated/inst_U35/port6_reg_0
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.150    68.885 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.097    69.982    inst_generated/inst_U54/r_data_reg[7]_2[0]
    SLICE_X52Y98         FDCE                                         r  inst_generated/inst_U54/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 1.243ns (21.248%)  route 4.607ns (78.752%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630    64.132    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.422    64.554 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.433    64.988    inst_generated/inst_U54/port15_i_4_0[6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.299    65.287 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.870    66.156    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124    66.280 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.577    66.857    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124    66.981 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.667    67.648    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124    67.772 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.963    68.735    inst_generated/inst_U35/port6_reg_0
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.150    68.885 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.097    69.982    inst_generated/inst_U54/r_data_reg[7]_2[0]
    SLICE_X52Y98         FDCE                                         r  inst_generated/inst_U54/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_oszClkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            o_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.227ns (30.062%)  route 0.528ns (69.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.565     0.567    s_oszClk
    SLICE_X49Y99         FDRE                                         r  r_oszClkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.128     0.695 f  r_oszClkDiv_reg[1]/Q
                         net (fo=3, routed)           0.528     1.223    p_0_in
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.099     1.322 r  o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.322    o_clk_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  o_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port21_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.356ns  (logic 0.302ns (22.270%)  route 1.054ns (77.730%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.476    64.421    inst_generated/inst_U83/port22_reg_0
    SLICE_X52Y95         FDCE                                         r  inst_generated/inst_U83/port21_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port22_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.356ns  (logic 0.302ns (22.270%)  route 1.054ns (77.730%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.476    64.421    inst_generated/inst_U83/port22_reg_0
    SLICE_X52Y95         FDCE                                         r  inst_generated/inst_U83/port22_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port15_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.302ns (21.585%)  route 1.097ns (78.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.519    64.464    inst_generated/inst_U83/port22_reg_0
    SLICE_X54Y96         FDCE                                         r  inst_generated/inst_U83/port15_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port16_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.302ns (21.585%)  route 1.097ns (78.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.519    64.464    inst_generated/inst_U83/port22_reg_0
    SLICE_X54Y96         FDCE                                         r  inst_generated/inst_U83/port16_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port17_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.302ns (21.585%)  route 1.097ns (78.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.519    64.464    inst_generated/inst_U83/port22_reg_0
    SLICE_X54Y96         FDCE                                         r  inst_generated/inst_U83/port17_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port19_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.302ns (21.585%)  route 1.097ns (78.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.519    64.464    inst_generated/inst_U83/port22_reg_0
    SLICE_X54Y96         FDCE                                         r  inst_generated/inst_U83/port19_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port20_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.302ns (21.585%)  route 1.097ns (78.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.519    64.464    inst_generated/inst_U83/port22_reg_0
    SLICE_X54Y96         FDCE                                         r  inst_generated/inst_U83/port20_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.429ns  (logic 0.348ns (24.346%)  route 1.081ns (75.655%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.374    64.319    inst_generated/inst_U35/port6_reg_0
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.046    64.365 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.129    64.494    inst_generated/inst_U54/r_data_reg[7]_2[0]
    SLICE_X48Y93         FDCE                                         r  inst_generated/inst_U54/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.429ns  (logic 0.348ns (24.346%)  route 1.081ns (75.655%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    63.065    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.141    63.373    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    63.418 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.217    63.635    inst_generated/inst_U55/port22_reg
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.680 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.220    63.900    inst_generated/inst_U35/port22_reg
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.945 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.374    64.319    inst_generated/inst_U35/port6_reg_0
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.046    64.365 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.129    64.494    inst_generated/inst_U54/r_data_reg[7]_2[0]
    SLICE_X48Y93         FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    26.809    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    25.002 f  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpointSet_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 1.655ns (19.453%)  route 6.853ns (80.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         2.004     8.508    inst_generated_n_19
    SLICE_X46Y89         FDCE                                         f  r_breakpointSet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 1.655ns (19.453%)  route 6.853ns (80.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         2.004     8.508    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 1.655ns (19.453%)  route 6.853ns (80.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         2.004     8.508    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[4]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 1.655ns (19.453%)  route 6.853ns (80.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         2.004     8.508    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 1.655ns (19.453%)  route 6.853ns (80.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         2.004     8.508    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 1.655ns (19.453%)  route 6.853ns (80.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         2.004     8.508    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 1.655ns (19.453%)  route 6.853ns (80.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         2.004     8.508    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.211ns  (logic 1.655ns (20.156%)  route 6.556ns (79.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         1.708     8.211    inst_generated_n_19
    SLICE_X46Y90         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.211ns  (logic 1.655ns (20.156%)  route 6.556ns (79.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 64.011 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.848     6.355    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.148     6.503 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         1.708     8.211    inst_generated_n_19
    SLICE_X46Y90         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508    64.011    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.138ns  (logic 0.318ns (10.122%)  route 2.820ns (89.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 63.336 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.724     3.138    inst_generated_n_19
    SLICE_X46Y90         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.834    63.336    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.138ns  (logic 0.318ns (10.122%)  route 2.820ns (89.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 63.336 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.724     3.138    inst_generated_n_19
    SLICE_X46Y90         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.834    63.336    s_oszClk
    SLICE_X46Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpointSet_reg/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.318ns (9.720%)  route 2.950ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.853     3.267    inst_generated_n_19
    SLICE_X46Y89         FDCE                                         f  r_breakpointSet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X46Y89         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.318ns (9.720%)  route 2.950ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.853     3.267    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.318ns (9.720%)  route 2.950ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.853     3.267    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[4]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.318ns (9.720%)  route 2.950ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.853     3.267    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.318ns (9.720%)  route 2.950ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.853     3.267    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.318ns (9.720%)  route 2.950ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.853     3.267    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.318ns (9.720%)  route 2.950ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.096     2.371    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X54Y94         LUT1 (Prop_lut1_I0_O)        0.043     2.414 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=142, routed)         0.853     3.267    inst_generated_n_19
    SLICE_X47Y89         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X47Y89         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)





