Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 14:50:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SHI/fir_SHI_ED97_7_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 SharedReg5_instance/Y_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.809ns (24.763%)  route 2.458ns (75.237%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.200ns (routing 0.170ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5027, routed)        1.200     2.137    SharedReg5_instance/clk_IBUF_BUFG
    SLICE_X126Y409       FDCE                                         r  SharedReg5_instance/Y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y409       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.214 r  SharedReg5_instance/Y_reg[28]/Q
                         net (fo=9, routed)           0.416     2.630    SharedReg5_instance/Q[28]
    SLICE_X127Y411       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.753 r  SharedReg5_instance/geqOp_carry__0_i_10__2/O
                         net (fo=1, routed)           0.008     2.761    Sum13_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X127Y411       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.876 r  Sum13_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.902    Sum13_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y412       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     2.954 r  Sum13_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.532     3.486    SharedReg5_instance/CO[0]
    SLICE_X124Y410       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     3.597 f  SharedReg5_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.130     3.727    SharedReg5_instance/Sum13_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X124Y409       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.825 f  SharedReg5_instance/shiftedFracY_d1[49]_i_8__2/O
                         net (fo=1, routed)           0.132     3.957    SharedReg5_instance/shiftedFracY_d1[49]_i_8__2_n_0
    SLICE_X124Y409       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     3.995 f  SharedReg5_instance/shiftedFracY_d1[49]_i_3__2/O
                         net (fo=3, routed)           0.098     4.093    SharedReg5_instance/Sum13_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X124Y410       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     4.130 f  SharedReg5_instance/shiftedFracY_d1[33]_i_3__2/O
                         net (fo=48, routed)          0.649     4.779    SharedReg5_instance/shiftVal__5[1]
    SLICE_X131Y409       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     4.937 r  SharedReg5_instance/shiftedFracY_d1[49]_i_2__2/O
                         net (fo=1, routed)           0.467     5.404    Sum13_impl_instance/FPAddSubOp_instance/Y_reg[33]_1
    SLICE_X127Y410       FDRE                                         r  Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5027, routed)        1.057     5.704    Sum13_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y410       FDRE                                         r  Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/C
                         clock pessimism              0.359     6.062    
                         clock uncertainty           -0.035     6.027    
    SLICE_X127Y410       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.052    Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]
  -------------------------------------------------------------------
                         required time                          6.052    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  0.648    




