# SystemVerilog
## 1. [Introduction](SystemVerilog/chapter_001.md)
  - Purpose
  - Significance
  - Simple "Hello, World!" Example
  - Exercise
## 2. [System Tasks](SystemVerilog/chapter_002.md)
  - $display
  - $monitor
  - $time
  - $finish
  - $stop
  - $random
  - $dumpfile
  - $dumpvars
## 3. [Data Types](SystemVerilog/chapter_003.md)
  - reg
  - wire
  - integer
  - real
  - time
  - realtime
  - logic
  - bit
  - byte
  - shortint
  - int
  - longint
  - shortreal

