
ecu_user_board.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005c80  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80007e00  80007e00  00008200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000234  80008000  80008000  00008400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80008234  80008234  00008634  2**0
                  ALLOC
  6 .data         000001e8  00000004  80008238  00008804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .hsb_ram_loc  00000200  000001ec  80008420  000089ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .balign       00000004  000003ec  80008620  00008bec  2**0
                  ALLOC
  9 .bss          0000cc20  000003f0  80008620  00008bf0  2**2
                  ALLOC
 10 .comment      00000030  00000000  00000000  00008bec  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000e70  00000000  00000000  00008c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00002f15  00000000  00000000  00009a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00018aa0  00000000  00000000  0000c9a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000039ec  00000000  00000000  00025445  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00011fd4  00000000  00000000  00028e31  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000246c  00000000  00000000  0003ae08  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006246  00000000  00000000  0003d274  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    000061f6  00000000  00000000  000434ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0202fb57  00000000  00000000  000496b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 21 .debug_ranges 00000eb8  00000000  00000000  02079208  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b5 90 	sub	pc,pc,-19056

Disassembly of section .text:

80002004 <getBaudDiv>:
80002004:	f8 c8 00 01 	sub	r8,r12,1
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002008:	f0 0b 00 0b 	add	r11,r8,r11
8000200c:	f6 0c 0d 0a 	divu	r10,r11,r12
80002010:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002012:	f4 c8 00 01 	sub	r8,r10,1
80002016:	e0 48 00 fe 	cp.w	r8,254
8000201a:	e0 88 00 03 	brls	80002020 <getBaudDiv+0x1c>
8000201e:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002020:	5c 8c       	casts.h	r12
}
80002022:	5e fc       	retal	r12

80002024 <spi_enable>:
	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002024:	30 18       	mov	r8,1
80002026:	99 08       	st.w	r12[0x0],r8
}
80002028:	5e fc       	retal	r12
8000202a:	d7 03       	nop

8000202c <spi_unselectChip>:

	return SPI_OK;
}

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000202c:	d4 01       	pushm	lr
8000202e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002032:	c0 58       	rjmp	8000203c <spi_unselectChip+0x10>
		if (!timeout--) {
80002034:	58 08       	cp.w	r8,0
80002036:	c0 21       	brne	8000203a <spi_unselectChip+0xe>
80002038:	da 0a       	popm	pc,r12=1
8000203a:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000203c:	78 49       	ld.w	r9,r12[0x10]
8000203e:	e2 19 02 00 	andl	r9,0x200,COH
80002042:	cf 90       	breq	80002034 <spi_unselectChip+0x8>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002044:	78 18       	ld.w	r8,r12[0x4]
80002046:	ea 18 00 0f 	orh	r8,0xf
8000204a:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000204c:	fc 18 01 00 	movh	r8,0x100
80002050:	99 08       	st.w	r12[0x0],r8

#ifdef FREERTOS_USED
	xSemaphoreGive(xSPIMutex);
80002052:	30 09       	mov	r9,0
80002054:	12 9a       	mov	r10,r9
80002056:	12 9b       	mov	r11,r9
80002058:	48 38       	lddpc	r8,80002064 <spi_unselectChip+0x38>
8000205a:	70 0c       	ld.w	r12,r8[0x0]
8000205c:	f0 1f 00 03 	mcall	80002068 <spi_unselectChip+0x3c>
80002060:	d8 0a       	popm	pc,r12=0
80002062:	00 00       	add	r0,r0
80002064:	00 00       	add	r0,r0
80002066:	cf 38       	rjmp	8000224c <wdt_enable+0x24>
80002068:	80 00       	ld.sh	r0,r0[0x0]
8000206a:	2e c8       	sub	r8,-20

8000206c <spi_selectChip>:

	return SPI_OK;
}

spi_status_t spi_selectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000206c:	eb cd 40 f8 	pushm	r3-r7,lr
80002070:	18 94       	mov	r4,r12
80002072:	16 93       	mov	r3,r11
#ifdef FREERTOS_USED
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
80002074:	49 a6       	lddpc	r6,800020dc <spi_selectChip+0x70>
80002076:	30 07       	mov	r7,0
80002078:	31 45       	mov	r5,20
8000207a:	0e 99       	mov	r9,r7
8000207c:	0a 9a       	mov	r10,r5
8000207e:	0e 9b       	mov	r11,r7
80002080:	6c 0c       	ld.w	r12,r6[0x0]
80002082:	f0 1f 00 18 	mcall	800020e0 <spi_selectChip+0x74>
80002086:	cf a0       	breq	8000207a <spi_selectChip+0xe>
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002088:	68 18       	ld.w	r8,r4[0x4]
8000208a:	ea 18 00 0f 	orh	r8,0xf
8000208e:	89 18       	st.w	r4[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002090:	68 18       	ld.w	r8,r4[0x4]
80002092:	e2 18 00 04 	andl	r8,0x4,COH
80002096:	c1 10       	breq	800020b8 <spi_selectChip+0x4c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002098:	30 e8       	mov	r8,14
8000209a:	f0 03 18 00 	cp.b	r3,r8
8000209e:	e0 8b 00 1c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800020a2:	68 19       	ld.w	r9,r4[0x4]
800020a4:	e6 08 15 10 	lsl	r8,r3,0x10
800020a8:	ea 18 ff f0 	orh	r8,0xfff0
800020ac:	e8 18 ff ff 	orl	r8,0xffff
800020b0:	12 68       	and	r8,r9
800020b2:	89 18       	st.w	r4[0x4],r8
800020b4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800020b8:	30 38       	mov	r8,3
800020ba:	f0 03 18 00 	cp.b	r3,r8
800020be:	e0 8b 00 0c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800020c2:	68 19       	ld.w	r9,r4[0x4]
800020c4:	2f 03       	sub	r3,-16
800020c6:	30 18       	mov	r8,1
800020c8:	f0 03 09 48 	lsl	r8,r8,r3
800020cc:	5c d8       	com	r8
800020ce:	12 68       	and	r8,r9
800020d0:	89 18       	st.w	r4[0x4],r8
800020d2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
800020d6:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800020d8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800020dc:	00 00       	add	r0,r0
800020de:	cf 38       	rjmp	800022c4 <wdt_enable+0x9c>
800020e0:	80 00       	ld.sh	r0,r0[0x0]
800020e2:	2d ac       	sub	r12,-38

800020e4 <wdt_set_ctrl>:
 *
 * \note The KEY bit-field of \a ctrl is assumed to be zero.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
	AVR32_WDT.ctrl = ctrl | (AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET);
800020e4:	18 99       	mov	r9,r12
800020e6:	ea 19 55 00 	orh	r9,0x5500
800020ea:	fe 78 10 00 	mov	r8,-61440
800020ee:	91 09       	st.w	r8[0x0],r9
	AVR32_WDT.ctrl = ctrl | ((uint32_t) (~AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET) & AVR32_WDT_CTRL_KEY_MASK);
800020f0:	ea 1c aa 00 	orh	r12,0xaa00
800020f4:	91 0c       	st.w	r8[0x0],r12
}
800020f6:	5e fc       	retal	r12

800020f8 <wdt_get_us_timeout_period>:

int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
800020f8:	eb cd 40 c0 	pushm	r6-r7,lr
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
800020fc:	f9 39 00 10 	ld.ub	r9,r12[16]
80002100:	30 08       	mov	r8,0
80002102:	f0 09 18 00 	cp.b	r9,r8
80002106:	c3 11       	brne	80002168 <wdt_get_us_timeout_period+0x70>
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002108:	fe 78 10 00 	mov	r8,-61440
8000210c:	70 08       	ld.w	r8,r8[0x0]
8000210e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002112:	c0 41       	brne	8000211a <wdt_get_us_timeout_period+0x22>
80002114:	3f f8       	mov	r8,-1
80002116:	3f f9       	mov	r9,-1
80002118:	c5 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000211a:	fe 78 10 00 	mov	r8,-61440
8000211e:	70 08       	ld.w	r8,r8[0x0]
int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002120:	f1 d8 c1 05 	bfextu	r8,r8,0x8,0x5
80002124:	2f f8       	sub	r8,-1
80002126:	10 9c       	mov	r12,r8
80002128:	e2 1c 00 20 	andl	r12,0x20,COH
8000212c:	30 09       	mov	r9,0
8000212e:	f0 07 11 ff 	rsub	r7,r8,-1
80002132:	e6 7e a1 20 	mov	lr,500000
80002136:	fc 07 0a 4b 	lsr	r11,lr,r7
8000213a:	ee 77 42 40 	mov	r7,1000000
8000213e:	ee 08 09 4a 	lsl	r10,r7,r8
80002142:	12 3c       	cp.w	r12,r9
80002144:	f4 0b 17 10 	movne	r11,r10
80002148:	f2 0a 17 10 	movne	r10,r9
8000214c:	e0 78 c2 00 	mov	r8,115200
80002150:	30 09       	mov	r9,0
80002152:	e0 66 e1 00 	mov	r6,57600
80002156:	30 07       	mov	r7,0
80002158:	0c 0a       	add	r10,r6
8000215a:	f6 07 00 4b 	adc	r11,r11,r7
8000215e:	f0 1f 00 1d 	mcall	800021d0 <wdt_get_us_timeout_period+0xd8>
80002162:	16 99       	mov	r9,r11
80002164:	14 98       	mov	r8,r10
80002166:	c3 08       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002168:	fe 78 10 00 	mov	r8,-61440
8000216c:	70 08       	ld.w	r8,r8[0x0]
8000216e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002172:	c0 41       	brne	8000217a <wdt_get_us_timeout_period+0x82>
80002174:	3f f8       	mov	r8,-1
80002176:	3f f9       	mov	r9,-1
80002178:	c2 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000217a:	fe 78 10 00 	mov	r8,-61440
8000217e:	70 0a       	ld.w	r10,r8[0x0]
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002180:	f5 da c1 05 	bfextu	r10,r10,0x8,0x5
80002184:	2f fa       	sub	r10,-1
80002186:	14 9c       	mov	r12,r10
80002188:	e2 1c 00 20 	andl	r12,0x20,COH
8000218c:	30 0b       	mov	r11,0
8000218e:	f4 0e 11 ff 	rsub	lr,r10,-1
80002192:	e6 77 a1 20 	mov	r7,500000
80002196:	ee 0e 0a 49 	lsr	r9,r7,lr
8000219a:	ee 7e 42 40 	mov	lr,1000000
8000219e:	fc 0a 09 48 	lsl	r8,lr,r10
800021a2:	16 3c       	cp.w	r12,r11
800021a4:	f0 09 17 10 	movne	r9,r8
800021a8:	f6 08 17 10 	movne	r8,r11
800021ac:	e0 6a 40 00 	mov	r10,16384
800021b0:	30 0b       	mov	r11,0
800021b2:	f0 0a 00 0a 	add	r10,r8,r10
800021b6:	f2 0b 00 4b 	adc	r11,r9,r11
800021ba:	f4 08 16 0f 	lsr	r8,r10,0xf
800021be:	f1 eb 11 18 	or	r8,r8,r11<<0x11
800021c2:	f6 09 16 0f 	lsr	r9,r11,0xf
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_OSC32_FREQUENCY / 2) / AVR32_SCIF_OSC32_FREQUENCY :
				-1ULL;
	}
}
800021c6:	12 9b       	mov	r11,r9
800021c8:	10 9a       	mov	r10,r8
800021ca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800021ce:	00 00       	add	r0,r0
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	78 aa       	ld.w	r10,r12[0x28]

800021d4 <wdt_disable>:
				-1ULL;
	}
}

void wdt_disable(void)
{
800021d4:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
800021d6:	fe 78 10 00 	mov	r8,-61440
800021da:	70 0c       	ld.w	r12,r8[0x0]
800021dc:	a1 cc       	cbr	r12,0x0
800021de:	f0 1f 00 02 	mcall	800021e4 <wdt_disable+0x10>
}
800021e2:	d8 02       	popm	pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	20 e4       	sub	r4,14

800021e8 <wdt_reenable>:
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
}

void wdt_reenable(void)
{
800021e8:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl | AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK );
800021ea:	fe 78 10 00 	mov	r8,-61440
800021ee:	70 0c       	ld.w	r12,r8[0x0]
800021f0:	ea 1c 00 01 	orh	r12,0x1
800021f4:	e8 1c 00 01 	orl	r12,0x1
800021f8:	f0 1f 00 02 	mcall	80002200 <wdt_reenable+0x18>
}
800021fc:	d8 02       	popm	pc
800021fe:	00 00       	add	r0,r0
80002200:	80 00       	ld.sh	r0,r0[0x0]
80002202:	20 e4       	sub	r4,14

80002204 <wdt_clear>:

void wdt_clear(void)
{
	while (!(AVR32_WDT.sr & AVR32_WDT_SR_CLEARED_MASK));
80002204:	fe 78 10 00 	mov	r8,-61440
80002208:	70 29       	ld.w	r9,r8[0x8]
8000220a:	e2 19 00 02 	andl	r9,0x2,COH
8000220e:	cf d0       	breq	80002208 <wdt_clear+0x4>
	AVR32_WDT.clr = ( (AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
80002210:	fe 78 10 00 	mov	r8,-61440
80002214:	30 19       	mov	r9,1
80002216:	ea 19 55 00 	orh	r9,0x5500
8000221a:	91 19       	st.w	r8[0x4],r9
	AVR32_WDT.clr = ( (~AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
8000221c:	30 19       	mov	r9,1
8000221e:	ea 19 aa 00 	orh	r9,0xaa00
80002222:	91 19       	st.w	r8[0x4],r9
}
80002224:	5e fc       	retal	r12
80002226:	d7 03       	nop

80002228 <wdt_enable>:
{
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
}

uint64_t wdt_enable(wdt_opt_t *opt)
{
80002228:	d4 31       	pushm	r0-r7,lr
8000222a:	18 97       	mov	r7,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
8000222c:	f9 38 00 10 	ld.ub	r8,r12[16]
80002230:	58 08       	cp.w	r8,0
80002232:	e0 81 00 88 	brne	80002342 <wdt_enable+0x11a>
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
80002236:	f9 35 00 14 	ld.ub	r5,r12[20]
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
8000223a:	f9 36 00 13 	ld.ub	r6,r12[19]
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
8000223e:	f9 34 00 12 	ld.ub	r4,r12[18]
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
80002242:	f9 33 00 11 	ld.ub	r3,r12[17]
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_RCSYS), MAX_US_TIMEOUT_PERIOD_RCSYS) *
80002246:	f8 e8 00 00 	ld.d	r8,r12[0]
8000224a:	e0 6a e3 8d 	mov	r10,58253
8000224e:	ea 1a ae 38 	orh	r10,0xae38
80002252:	30 8b       	mov	r11,8
80002254:	14 38       	cp.w	r8,r10
80002256:	f6 09 13 00 	cpc	r9,r11
8000225a:	e0 88 00 04 	brls	80002262 <wdt_enable+0x3a>
8000225e:	3f f2       	mov	r2,-1
80002260:	c2 58       	rjmp	800022aa <wdt_enable+0x82>
80002262:	59 18       	cp.w	r8,17
80002264:	5c 29       	cpc	r9
80002266:	f9 b8 03 11 	movlo	r8,17
8000226a:	f9 b9 03 00 	movlo	r9,0
8000226e:	e0 7c c2 00 	mov	r12,115200
80002272:	f0 0c 06 4a 	mulu.d	r10,r8,r12
80002276:	f8 09 03 4b 	mac	r11,r12,r9
8000227a:	ee 78 42 40 	mov	r8,1000000
8000227e:	30 09       	mov	r9,0
80002280:	e6 70 a1 20 	mov	r0,500000
80002284:	30 01       	mov	r1,0
80002286:	00 0a       	add	r10,r0
80002288:	f6 01 00 4b 	adc	r11,r11,r1
8000228c:	f0 1f 00 5c 	mcall	800023fc <wdt_enable+0x1d4>
80002290:	14 0a       	add	r10,r10
80002292:	f6 0b 00 4b 	adc	r11,r11,r11
80002296:	3f f8       	mov	r8,-1
80002298:	3f f9       	mov	r9,-1
8000229a:	f4 08 00 08 	add	r8,r10,r8
8000229e:	f6 09 00 49 	adc	r9,r11,r9
800022a2:	f0 02 16 01 	lsr	r2,r8,0x1
800022a6:	e5 e9 11 f2 	or	r2,r2,r9<<0x1f
800022aa:	e4 02 12 00 	clz	r2,r2
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeban_period, MIN_US_TIMEBAN_PERIOD_RCSYS), MAX_US_TIMEBAN_PERIOD_RCSYS) *
800022ae:	ee e8 00 08 	ld.d	r8,r7[8]
800022b2:	e0 6a e3 8d 	mov	r10,58253
800022b6:	ea 1a ae 38 	orh	r10,0xae38
800022ba:	30 8b       	mov	r11,8
800022bc:	14 38       	cp.w	r8,r10
800022be:	f6 09 13 00 	cpc	r9,r11
800022c2:	e0 88 00 04 	brls	800022ca <wdt_enable+0xa2>
800022c6:	3f fc       	mov	r12,-1
800022c8:	c2 58       	rjmp	80002312 <wdt_enable+0xea>
800022ca:	59 18       	cp.w	r8,17
800022cc:	5c 29       	cpc	r9
800022ce:	f9 b8 03 11 	movlo	r8,17
800022d2:	f9 b9 03 00 	movlo	r9,0
800022d6:	e0 7c c2 00 	mov	r12,115200
800022da:	f0 0c 06 4a 	mulu.d	r10,r8,r12
800022de:	f8 09 03 4b 	mac	r11,r12,r9
800022e2:	ee 78 42 40 	mov	r8,1000000
800022e6:	30 09       	mov	r9,0
800022e8:	e6 70 a1 20 	mov	r0,500000
800022ec:	30 01       	mov	r1,0
800022ee:	00 0a       	add	r10,r0
800022f0:	f6 01 00 4b 	adc	r11,r11,r1
800022f4:	f0 1f 00 42 	mcall	800023fc <wdt_enable+0x1d4>
800022f8:	14 0a       	add	r10,r10
800022fa:	f6 0b 00 4b 	adc	r11,r11,r11
800022fe:	3f f8       	mov	r8,-1
80002300:	3f f9       	mov	r9,-1
80002302:	f4 08 00 08 	add	r8,r10,r8
80002306:	f6 09 00 49 	adc	r9,r11,r9
8000230a:	f0 0c 16 01 	lsr	r12,r8,0x1
8000230e:	f9 e9 11 fc 	or	r12,r12,r9<<0x1f
80002312:	f8 0c 12 00 	clz	r12,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
80002316:	a3 66       	lsl	r6,0x2
80002318:	ed e5 10 15 	or	r5,r6,r5<<0x1
8000231c:	ea 15 00 01 	orh	r5,0x1
80002320:	e8 15 00 01 	orl	r5,0x1
80002324:	eb e4 10 34 	or	r4,r5,r4<<0x3
80002328:	e9 e3 10 73 	or	r3,r4,r3<<0x7
8000232c:	e4 02 11 1f 	rsub	r2,r2,31
80002330:	e7 e2 10 83 	or	r3,r3,r2<<0x8
80002334:	f8 0c 11 1f 	rsub	r12,r12,31
80002338:	e7 ec 11 2c 	or	r12,r3,r12<<0x12
8000233c:	f0 1f 00 31 	mcall	80002400 <wdt_enable+0x1d8>
80002340:	c5 58       	rjmp	800023ea <wdt_enable+0x1c2>
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
80002342:	f9 39 00 14 	ld.ub	r9,r12[20]
80002346:	f9 36 00 13 	ld.ub	r6,r12[19]
8000234a:	a3 66       	lsl	r6,0x2
8000234c:	ed e9 10 16 	or	r6,r6,r9<<0x1
80002350:	ea 16 00 01 	orh	r6,0x1
80002354:	e8 16 00 01 	orl	r6,0x1
80002358:	f9 39 00 12 	ld.ub	r9,r12[18]
8000235c:	ed e9 10 36 	or	r6,r6,r9<<0x3
80002360:	f9 39 00 11 	ld.ub	r9,r12[17]
80002364:	ed e9 10 76 	or	r6,r6,r9<<0x7
80002368:	ed e8 11 16 	or	r6,r6,r8<<0x11
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
8000236c:	f8 e8 00 00 	ld.d	r8,r12[0]
80002370:	e0 6a ff ff 	mov	r10,65535
80002374:	ea 1a 84 7f 	orh	r10,0x847f
80002378:	31 eb       	mov	r11,30
8000237a:	14 38       	cp.w	r8,r10
8000237c:	f6 09 13 00 	cpc	r9,r11
80002380:	e0 8b 00 39 	brhi	800023f2 <wdt_enable+0x1ca>
80002384:	e0 48 00 3d 	cp.w	r8,61
80002388:	5c 29       	cpc	r9
8000238a:	f9 b8 03 3d 	movlo	r8,61
8000238e:	f9 b9 03 00 	movlo	r9,0
80002392:	f2 0b 15 0f 	lsl	r11,r9,0xf
80002396:	f7 e8 13 1b 	or	r11,r11,r8>>0x11
8000239a:	f0 0a 15 0f 	lsl	r10,r8,0xf
8000239e:	ee 78 42 40 	mov	r8,1000000
800023a2:	30 09       	mov	r9,0
800023a4:	e6 74 a1 20 	mov	r4,500000
800023a8:	30 05       	mov	r5,0
800023aa:	08 0a       	add	r10,r4
800023ac:	f6 05 00 4b 	adc	r11,r11,r5
800023b0:	f0 1f 00 13 	mcall	800023fc <wdt_enable+0x1d4>
800023b4:	14 0a       	add	r10,r10
800023b6:	f6 0b 00 4b 	adc	r11,r11,r11
800023ba:	3f f8       	mov	r8,-1
800023bc:	3f f9       	mov	r9,-1
800023be:	f4 08 00 08 	add	r8,r10,r8
800023c2:	f6 09 00 49 	adc	r9,r11,r9
800023c6:	f0 0a 16 01 	lsr	r10,r8,0x1
800023ca:	f5 e9 11 f8 	or	r8,r10,r9<<0x1f
800023ce:	f0 09 12 00 	clz	r9,r8
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023d2:	f2 09 11 1f 	rsub	r9,r9,31
800023d6:	ed e9 10 86 	or	r6,r6,r9<<0x8
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
800023da:	f0 08 12 00 	clz	r8,r8
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	} else {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
800023de:	f0 0c 11 1f 	rsub	r12,r8,31
800023e2:	ed ec 11 2c 	or	r12,r6,r12<<0x12
800023e6:	f0 1f 00 07 	mcall	80002400 <wdt_enable+0x1d8>
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	}
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
800023ea:	0e 9c       	mov	r12,r7
800023ec:	f0 1f 00 06 	mcall	80002404 <wdt_enable+0x1dc>
}
800023f0:	d8 32       	popm	r0-r7,pc
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023f2:	e8 16 1f 00 	orl	r6,0x1f00
800023f6:	3f f8       	mov	r8,-1
800023f8:	cf 1b       	rjmp	800023da <wdt_enable+0x1b2>
800023fa:	00 00       	add	r0,r0
800023fc:	80 00       	ld.sh	r0,r0[0x0]
800023fe:	78 aa       	ld.w	r10,r12[0x28]
80002400:	80 00       	ld.sh	r0,r0[0x0]
80002402:	20 e4       	sub	r4,14
80002404:	80 00       	ld.sh	r0,r0[0x0]
80002406:	20 f8       	sub	r8,15

80002408 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002408:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000240c:	58 0a       	cp.w	r10,0
8000240e:	c0 61       	brne	8000241a <spi_read_packet+0x12>
80002410:	c2 28       	rjmp	80002454 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002412:	58 08       	cp.w	r8,0
80002414:	c1 d0       	breq	8000244e <spi_read_packet+0x46>
80002416:	20 18       	sub	r8,1
80002418:	c0 68       	rjmp	80002424 <spi_read_packet+0x1c>
8000241a:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000241e:	e0 67 00 ff 	mov	r7,255
80002422:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002424:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002426:	e2 19 00 02 	andl	r9,0x2,COH
8000242a:	cf 40       	breq	80002412 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000242c:	99 37       	st.w	r12[0xc],r7
8000242e:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002430:	c0 48       	rjmp	80002438 <spi_read_packet+0x30>
			if (!timeout--) {
80002432:	58 08       	cp.w	r8,0
80002434:	c0 d0       	breq	8000244e <spi_read_packet+0x46>
80002436:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002438:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
8000243a:	e2 19 02 01 	andl	r9,0x201,COH
8000243e:	e0 49 02 01 	cp.w	r9,513
80002442:	cf 81       	brne	80002432 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002444:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002446:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002448:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000244a:	ce c1       	brne	80002422 <spi_read_packet+0x1a>
8000244c:	c0 48       	rjmp	80002454 <spi_read_packet+0x4c>
8000244e:	3f dc       	mov	r12,-3
80002450:	e3 cd 80 80 	ldm	sp++,r7,pc
80002454:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002458 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002458:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
8000245a:	58 0a       	cp.w	r10,0
8000245c:	c0 81       	brne	8000246c <spi_write_packet+0x14>
8000245e:	c1 28       	rjmp	80002482 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002460:	58 08       	cp.w	r8,0
80002462:	c0 31       	brne	80002468 <spi_write_packet+0x10>
80002464:	3f dc       	mov	r12,-3
80002466:	d8 02       	popm	pc
80002468:	20 18       	sub	r8,1
8000246a:	c0 48       	rjmp	80002472 <spi_write_packet+0x1a>
8000246c:	e0 6e 3a 98 	mov	lr,15000
80002470:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002472:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002474:	e2 19 00 02 	andl	r9,0x2,COH
80002478:	cf 40       	breq	80002460 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000247a:	17 38       	ld.ub	r8,r11++
8000247c:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
8000247e:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002480:	cf 81       	brne	80002470 <spi_write_packet+0x18>
80002482:	d8 0a       	popm	pc,r12=0

80002484 <spi_master_setup_device>:
#endif

void spi_master_setup_device(volatile avr32_spi_t *spi,
		struct spi_device *device, spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
80002484:	eb cd 40 e0 	pushm	r5-r7,lr
80002488:	18 97       	mov	r7,r12
8000248a:	16 96       	mov	r6,r11
8000248c:	14 95       	mov	r5,r10
static inline void spi_set_chipselect_delay_bct(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
8000248e:	17 88       	ld.ub	r8,r11[0x0]
80002490:	30 1a       	mov	r10,1
80002492:	f4 08 18 00 	cp.b	r8,r10
80002496:	c1 10       	breq	800024b8 <spi_master_setup_device+0x34>
80002498:	c0 a3       	brcs	800024ac <spi_master_setup_device+0x28>
8000249a:	30 2a       	mov	r10,2
8000249c:	f4 08 18 00 	cp.b	r8,r10
800024a0:	c1 20       	breq	800024c4 <spi_master_setup_device+0x40>
800024a2:	30 3a       	mov	r10,3
800024a4:	f4 08 18 00 	cp.b	r8,r10
800024a8:	c1 91       	brne	800024da <spi_master_setup_device+0x56>
800024aa:	c1 38       	rjmp	800024d0 <spi_master_setup_device+0x4c>
	case 0:
		spi->CSR0.dlybct = delay;
800024ac:	78 c8       	ld.w	r8,r12[0x30]
800024ae:	30 0a       	mov	r10,0
800024b0:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024b4:	99 c8       	st.w	r12[0x30],r8
800024b6:	c1 28       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 1:
		spi->CSR1.dlybct  = delay;
800024b8:	78 d8       	ld.w	r8,r12[0x34]
800024ba:	30 0a       	mov	r10,0
800024bc:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024c0:	99 d8       	st.w	r12[0x34],r8
800024c2:	c0 c8       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 2:
		spi->CSR2.dlybct  = delay;
800024c4:	78 e8       	ld.w	r8,r12[0x38]
800024c6:	30 0a       	mov	r10,0
800024c8:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024cc:	99 e8       	st.w	r12[0x38],r8
800024ce:	c0 68       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 3:
		spi->CSR3.dlybct  = delay;
800024d0:	78 f8       	ld.w	r8,r12[0x3c]
800024d2:	30 0a       	mov	r10,0
800024d4:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024d8:	99 f8       	st.w	r12[0x3c],r8
static inline void spi_set_chipselect_delay_bs(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
800024da:	0d 88       	ld.ub	r8,r6[0x0]
800024dc:	30 1a       	mov	r10,1
800024de:	f4 08 18 00 	cp.b	r8,r10
800024e2:	c1 10       	breq	80002504 <spi_master_setup_device+0x80>
800024e4:	c0 a3       	brcs	800024f8 <spi_master_setup_device+0x74>
800024e6:	30 2a       	mov	r10,2
800024e8:	f4 08 18 00 	cp.b	r8,r10
800024ec:	c1 20       	breq	80002510 <spi_master_setup_device+0x8c>
800024ee:	30 3a       	mov	r10,3
800024f0:	f4 08 18 00 	cp.b	r8,r10
800024f4:	c1 91       	brne	80002526 <spi_master_setup_device+0xa2>
800024f6:	c1 38       	rjmp	8000251c <spi_master_setup_device+0x98>
	case 0:
		spi->CSR0.dlybs = delay;
800024f8:	6e c8       	ld.w	r8,r7[0x30]
800024fa:	30 0a       	mov	r10,0
800024fc:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002500:	8f c8       	st.w	r7[0x30],r8
80002502:	c1 28       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 1:
		spi->CSR1.dlybs  = delay;
80002504:	6e d8       	ld.w	r8,r7[0x34]
80002506:	30 0a       	mov	r10,0
80002508:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
8000250c:	8f d8       	st.w	r7[0x34],r8
8000250e:	c0 c8       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 2:
		spi->CSR2.dlybs  = delay;
80002510:	6e e8       	ld.w	r8,r7[0x38]
80002512:	30 0a       	mov	r10,0
80002514:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002518:	8f e8       	st.w	r7[0x38],r8
8000251a:	c0 68       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 3:
		spi->CSR3.dlybs  = delay;
8000251c:	6e f8       	ld.w	r8,r7[0x3c]
8000251e:	30 0a       	mov	r10,0
80002520:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002524:	8f f8       	st.w	r7[0x3c],r8
		uint8_t chip_select,
		uint8_t len)
{
	Assert((len >= 8) && (len <= 16));

	switch (chip_select) {
80002526:	0d 88       	ld.ub	r8,r6[0x0]
80002528:	30 1a       	mov	r10,1
8000252a:	f4 08 18 00 	cp.b	r8,r10
8000252e:	c1 10       	breq	80002550 <spi_master_setup_device+0xcc>
80002530:	c0 a3       	brcs	80002544 <spi_master_setup_device+0xc0>
80002532:	30 2a       	mov	r10,2
80002534:	f4 08 18 00 	cp.b	r8,r10
80002538:	c1 20       	breq	8000255c <spi_master_setup_device+0xd8>
8000253a:	30 3a       	mov	r10,3
8000253c:	f4 08 18 00 	cp.b	r8,r10
80002540:	c1 91       	brne	80002572 <spi_master_setup_device+0xee>
80002542:	c1 38       	rjmp	80002568 <spi_master_setup_device+0xe4>
	case 0:
		spi->CSR0.bits = len - 8;
80002544:	6e c8       	ld.w	r8,r7[0x30]
80002546:	30 0a       	mov	r10,0
80002548:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
8000254c:	8f c8       	st.w	r7[0x30],r8
8000254e:	c1 28       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 1:
		spi->CSR1.bits  = len - 8;
80002550:	6e d8       	ld.w	r8,r7[0x34]
80002552:	30 0a       	mov	r10,0
80002554:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002558:	8f d8       	st.w	r7[0x34],r8
8000255a:	c0 c8       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 2:
		spi->CSR2.bits  = len - 8;
8000255c:	6e e8       	ld.w	r8,r7[0x38]
8000255e:	30 0a       	mov	r10,0
80002560:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002564:	8f e8       	st.w	r7[0x38],r8
80002566:	c0 68       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 3:
		spi->CSR3.bits  = len - 8;
80002568:	6e f8       	ld.w	r8,r7[0x3c]
8000256a:	30 0a       	mov	r10,0
8000256c:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002570:	8f f8       	st.w	r7[0x3c],r8
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
80002572:	fe 57 10 00 	cp.w	r7,-61440
80002576:	e0 80 00 87 	breq	80002684 <spi_master_setup_device+0x200>
8000257a:	e0 8b 00 41 	brhi	800025fc <spi_master_setup_device+0x178>
8000257e:	fe 47 00 00 	cp.w	r7,-131072
80002582:	e0 80 00 86 	breq	8000268e <spi_master_setup_device+0x20a>
80002586:	e0 8b 00 1c 	brhi	800025be <spi_master_setup_device+0x13a>
8000258a:	fc 57 18 00 	cp.w	r7,-190464
8000258e:	e0 80 00 85 	breq	80002698 <spi_master_setup_device+0x214>
80002592:	e0 8b 00 0c 	brhi	800025aa <spi_master_setup_device+0x126>
80002596:	fc 57 10 00 	cp.w	r7,-192512
8000259a:	c7 f0       	breq	80002698 <spi_master_setup_device+0x214>
8000259c:	fc 57 14 00 	cp.w	r7,-191488
800025a0:	c7 c0       	breq	80002698 <spi_master_setup_device+0x214>
800025a2:	fc 57 00 00 	cp.w	r7,-196608
800025a6:	c6 d1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025a8:	c7 88       	rjmp	80002698 <spi_master_setup_device+0x214>
800025aa:	fc 57 20 00 	cp.w	r7,-188416
800025ae:	c7 50       	breq	80002698 <spi_master_setup_device+0x214>
800025b0:	fc 57 24 00 	cp.w	r7,-187392
800025b4:	c7 20       	breq	80002698 <spi_master_setup_device+0x214>
800025b6:	fc 57 1c 00 	cp.w	r7,-189440
800025ba:	c6 31       	brne	80002680 <spi_master_setup_device+0x1fc>
800025bc:	c6 e8       	rjmp	80002698 <spi_master_setup_device+0x214>
800025be:	fe 47 30 00 	cp.w	r7,-118784
800025c2:	c6 60       	breq	8000268e <spi_master_setup_device+0x20a>
800025c4:	e0 8b 00 0c 	brhi	800025dc <spi_master_setup_device+0x158>
800025c8:	fe 47 20 00 	cp.w	r7,-122880
800025cc:	c6 10       	breq	8000268e <spi_master_setup_device+0x20a>
800025ce:	fe 47 24 00 	cp.w	r7,-121856
800025d2:	c5 e0       	breq	8000268e <spi_master_setup_device+0x20a>
800025d4:	fe 47 10 00 	cp.w	r7,-126976
800025d8:	c5 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025da:	c5 a8       	rjmp	8000268e <spi_master_setup_device+0x20a>
800025dc:	fe 57 04 00 	cp.w	r7,-64512
800025e0:	c5 20       	breq	80002684 <spi_master_setup_device+0x200>
800025e2:	e0 8b 00 06 	brhi	800025ee <spi_master_setup_device+0x16a>
800025e6:	fe 57 00 00 	cp.w	r7,-65536
800025ea:	c4 b1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025ec:	c4 c8       	rjmp	80002684 <spi_master_setup_device+0x200>
800025ee:	fe 57 08 00 	cp.w	r7,-63488
800025f2:	c4 90       	breq	80002684 <spi_master_setup_device+0x200>
800025f4:	fe 57 0c 00 	cp.w	r7,-62464
800025f8:	c4 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025fa:	c4 58       	rjmp	80002684 <spi_master_setup_device+0x200>
800025fc:	fe 57 40 00 	cp.w	r7,-49152
80002600:	c4 20       	breq	80002684 <spi_master_setup_device+0x200>
80002602:	e0 8b 00 21 	brhi	80002644 <spi_master_setup_device+0x1c0>
80002606:	fe 57 28 00 	cp.w	r7,-55296
8000260a:	c3 d0       	breq	80002684 <spi_master_setup_device+0x200>
8000260c:	e0 8b 00 0c 	brhi	80002624 <spi_master_setup_device+0x1a0>
80002610:	fe 57 18 00 	cp.w	r7,-59392
80002614:	c3 80       	breq	80002684 <spi_master_setup_device+0x200>
80002616:	fe 57 20 00 	cp.w	r7,-57344
8000261a:	c3 50       	breq	80002684 <spi_master_setup_device+0x200>
8000261c:	fe 57 14 00 	cp.w	r7,-60416
80002620:	c3 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002622:	c3 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002624:	fe 57 30 00 	cp.w	r7,-53248
80002628:	c2 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000262a:	e0 8b 00 06 	brhi	80002636 <spi_master_setup_device+0x1b2>
8000262e:	fe 57 2c 00 	cp.w	r7,-54272
80002632:	c2 71       	brne	80002680 <spi_master_setup_device+0x1fc>
80002634:	c2 88       	rjmp	80002684 <spi_master_setup_device+0x200>
80002636:	fe 57 38 00 	cp.w	r7,-51200
8000263a:	c2 50       	breq	80002684 <spi_master_setup_device+0x200>
8000263c:	fe 57 3c 00 	cp.w	r7,-50176
80002640:	c2 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002642:	c2 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002644:	fe 57 50 00 	cp.w	r7,-45056
80002648:	c1 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000264a:	e0 8b 00 0c 	brhi	80002662 <spi_master_setup_device+0x1de>
8000264e:	fe 57 48 00 	cp.w	r7,-47104
80002652:	c1 90       	breq	80002684 <spi_master_setup_device+0x200>
80002654:	fe 57 4c 00 	cp.w	r7,-46080
80002658:	c1 60       	breq	80002684 <spi_master_setup_device+0x200>
8000265a:	fe 57 44 00 	cp.w	r7,-48128
8000265e:	c1 11       	brne	80002680 <spi_master_setup_device+0x1fc>
80002660:	c1 28       	rjmp	80002684 <spi_master_setup_device+0x200>
80002662:	fe 57 60 00 	cp.w	r7,-40960
80002666:	c0 f0       	breq	80002684 <spi_master_setup_device+0x200>
80002668:	e0 8b 00 06 	brhi	80002674 <spi_master_setup_device+0x1f0>
8000266c:	fe 57 5c 00 	cp.w	r7,-41984
80002670:	c0 81       	brne	80002680 <spi_master_setup_device+0x1fc>
80002672:	c0 98       	rjmp	80002684 <spi_master_setup_device+0x200>
80002674:	fe 57 68 00 	cp.w	r7,-38912
80002678:	c0 60       	breq	80002684 <spi_master_setup_device+0x200>
8000267a:	fe 57 70 00 	cp.w	r7,-36864
8000267e:	c0 30       	breq	80002684 <spi_master_setup_device+0x200>
80002680:	30 0b       	mov	r11,0
80002682:	c0 f8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80002684:	e0 6b 36 00 	mov	r11,13824
80002688:	ea 1b 01 6e 	orh	r11,0x16e
8000268c:	c0 a8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus B clock, in Hz.
 */
static inline uint32_t sysclk_get_pbb_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBB_DIV;
8000268e:	e0 6b 36 00 	mov	r11,13824
80002692:	ea 1b 01 6e 	orh	r11,0x16e
80002696:	c0 58       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus C clock, in Hz.
 */
static inline uint32_t sysclk_get_pbc_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBC_DIV;
80002698:	e0 6b 36 00 	mov	r11,13824
8000269c:	ea 1b 01 6e 	orh	r11,0x16e
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
800026a0:	12 9c       	mov	r12,r9
800026a2:	f0 1f 00 54 	mcall	800027f0 <spi_master_setup_device+0x36c>
{
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
800026a6:	5c 5c       	castu.b	r12
 */
static inline void spi_set_baudrate_register(volatile avr32_spi_t *spi,
		uint8_t chip_select,
		uint8_t scbr)
{
	switch (chip_select) {
800026a8:	0d 88       	ld.ub	r8,r6[0x0]
800026aa:	30 19       	mov	r9,1
800026ac:	f2 08 18 00 	cp.b	r8,r9
800026b0:	c1 00       	breq	800026d0 <spi_master_setup_device+0x24c>
800026b2:	c0 a3       	brcs	800026c6 <spi_master_setup_device+0x242>
800026b4:	30 29       	mov	r9,2
800026b6:	f2 08 18 00 	cp.b	r8,r9
800026ba:	c1 00       	breq	800026da <spi_master_setup_device+0x256>
800026bc:	30 39       	mov	r9,3
800026be:	f2 08 18 00 	cp.b	r8,r9
800026c2:	c1 51       	brne	800026ec <spi_master_setup_device+0x268>
800026c4:	c1 08       	rjmp	800026e4 <spi_master_setup_device+0x260>
	case 0:
		spi->CSR0.scbr = scbr;
800026c6:	6e c8       	ld.w	r8,r7[0x30]
800026c8:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026cc:	8f c8       	st.w	r7[0x30],r8
800026ce:	c0 f8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 1:
		spi->CSR1.scbr  = scbr;
800026d0:	6e d8       	ld.w	r8,r7[0x34]
800026d2:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026d6:	8f d8       	st.w	r7[0x34],r8
800026d8:	c0 a8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 2:
		spi->CSR2.scbr  = scbr;
800026da:	6e e8       	ld.w	r8,r7[0x38]
800026dc:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026e0:	8f e8       	st.w	r7[0x38],r8
800026e2:	c0 58       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 3:
		spi->CSR3.scbr  = scbr;
800026e4:	6e f8       	ld.w	r8,r7[0x3c]
800026e6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026ea:	8f f8       	st.w	r7[0x3c],r8
 * \param chip_select Chip Select.
 */
static inline void spi_enable_active_mode(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	switch (chip_select) {
800026ec:	0d 88       	ld.ub	r8,r6[0x0]
800026ee:	30 19       	mov	r9,1
800026f0:	f2 08 18 00 	cp.b	r8,r9
800026f4:	c1 10       	breq	80002716 <spi_master_setup_device+0x292>
800026f6:	c0 a3       	brcs	8000270a <spi_master_setup_device+0x286>
800026f8:	30 29       	mov	r9,2
800026fa:	f2 08 18 00 	cp.b	r8,r9
800026fe:	c1 20       	breq	80002722 <spi_master_setup_device+0x29e>
80002700:	30 39       	mov	r9,3
80002702:	f2 08 18 00 	cp.b	r8,r9
80002706:	c1 91       	brne	80002738 <spi_master_setup_device+0x2b4>
80002708:	c1 38       	rjmp	8000272e <spi_master_setup_device+0x2aa>
	case 0:
		spi->CSR0.csaat = 1;
8000270a:	6e c8       	ld.w	r8,r7[0x30]
8000270c:	30 19       	mov	r9,1
8000270e:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002712:	8f c8       	st.w	r7[0x30],r8
80002714:	c1 28       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 1:
		spi->CSR1.csaat  = 1;
80002716:	6e d8       	ld.w	r8,r7[0x34]
80002718:	30 19       	mov	r9,1
8000271a:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000271e:	8f d8       	st.w	r7[0x34],r8
80002720:	c0 c8       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 2:
		spi->CSR2.csaat  = 1;
80002722:	6e e8       	ld.w	r8,r7[0x38]
80002724:	30 19       	mov	r9,1
80002726:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000272a:	8f e8       	st.w	r7[0x38],r8
8000272c:	c0 68       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 3:
		spi->CSR3.csaat  = 1;
8000272e:	6e f8       	ld.w	r8,r7[0x3c]
80002730:	30 19       	mov	r9,1
80002732:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002736:	8f f8       	st.w	r7[0x3c],r8
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
	spi_enable_active_mode(spi,device->id);
	spi_set_mode(spi,device->id,flags);
80002738:	0a 99       	mov	r9,r5
 * \param flags       SPI Mode.
 */
static inline void spi_set_mode(volatile avr32_spi_t *spi, uint8_t chip_select,
		uint8_t flags)
{
	switch (chip_select) {
8000273a:	0d 88       	ld.ub	r8,r6[0x0]
8000273c:	30 1a       	mov	r10,1
8000273e:	f4 08 18 00 	cp.b	r8,r10
80002742:	c1 80       	breq	80002772 <spi_master_setup_device+0x2ee>
80002744:	c0 a3       	brcs	80002758 <spi_master_setup_device+0x2d4>
80002746:	30 2a       	mov	r10,2
80002748:	f4 08 18 00 	cp.b	r8,r10
8000274c:	c2 00       	breq	8000278c <spi_master_setup_device+0x308>
8000274e:	30 3a       	mov	r10,3
80002750:	f4 08 18 00 	cp.b	r8,r10
80002754:	c3 51       	brne	800027be <spi_master_setup_device+0x33a>
80002756:	c2 88       	rjmp	800027a6 <spi_master_setup_device+0x322>
	case 0:
		spi->CSR0.cpol = flags >> 1;
80002758:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
8000275c:	6e c8       	ld.w	r8,r7[0x30]
8000275e:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002762:	8f c8       	st.w	r7[0x30],r8
		spi->CSR0.ncpha = (flags & 0x1) ^ 0x1;
80002764:	ec 19 00 01 	eorl	r9,0x1
80002768:	6e c8       	ld.w	r8,r7[0x30]
8000276a:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
8000276e:	8f c8       	st.w	r7[0x30],r8
80002770:	c2 78       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 1:
		spi->CSR1.cpol  = flags >> 1;
80002772:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002776:	6e d8       	ld.w	r8,r7[0x34]
80002778:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
8000277c:	8f d8       	st.w	r7[0x34],r8
		spi->CSR1.ncpha = (flags & 0x1) ^ 0x1;
8000277e:	ec 19 00 01 	eorl	r9,0x1
80002782:	6e d8       	ld.w	r8,r7[0x34]
80002784:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80002788:	8f d8       	st.w	r7[0x34],r8
8000278a:	c1 a8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 2:
		spi->CSR2.cpol  = flags >> 1;
8000278c:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002790:	6e e8       	ld.w	r8,r7[0x38]
80002792:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002796:	8f e8       	st.w	r7[0x38],r8
		spi->CSR2.ncpha = (flags & 0x1) ^ 0x1;
80002798:	ec 19 00 01 	eorl	r9,0x1
8000279c:	6e e8       	ld.w	r8,r7[0x38]
8000279e:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027a2:	8f e8       	st.w	r7[0x38],r8
800027a4:	c0 d8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 3:
		spi->CSR3.cpol  = flags >> 1;
800027a6:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
800027aa:	6e f8       	ld.w	r8,r7[0x3c]
800027ac:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
800027b0:	8f f8       	st.w	r7[0x3c],r8
		spi->CSR3.ncpha = (flags & 0x1) ^ 0x1;
800027b2:	ec 19 00 01 	eorl	r9,0x1
800027b6:	6e f8       	ld.w	r8,r7[0x3c]
800027b8:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027bc:	8f f8       	st.w	r7[0x3c],r8

#ifdef FREERTOS_USED
	if (!xSPIMutex) {
800027be:	48 e8       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027c0:	70 08       	ld.w	r8,r8[0x0]
800027c2:	58 08       	cp.w	r8,0
800027c4:	c1 41       	brne	800027ec <spi_master_setup_device+0x368>
		// Create the SPI mutex.
		vSemaphoreCreateBinary(xSPIMutex);
800027c6:	30 0a       	mov	r10,0
800027c8:	14 9b       	mov	r11,r10
800027ca:	30 1c       	mov	r12,1
800027cc:	f0 1f 00 0b 	mcall	800027f8 <spi_master_setup_device+0x374>
800027d0:	48 98       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027d2:	91 0c       	st.w	r8[0x0],r12
800027d4:	58 0c       	cp.w	r12,0
800027d6:	c0 a0       	breq	800027ea <spi_master_setup_device+0x366>
800027d8:	30 09       	mov	r9,0
800027da:	12 9a       	mov	r10,r9
800027dc:	12 9b       	mov	r11,r9
800027de:	f0 1f 00 08 	mcall	800027fc <spi_master_setup_device+0x378>
		if (!xSPIMutex) {
800027e2:	48 58       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027e4:	70 08       	ld.w	r8,r8[0x0]
800027e6:	58 08       	cp.w	r8,0
800027e8:	c0 21       	brne	800027ec <spi_master_setup_device+0x368>
800027ea:	c0 08       	rjmp	800027ea <spi_master_setup_device+0x366>
800027ec:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	20 04       	sub	r4,0
800027f4:	00 00       	add	r0,r0
800027f6:	cf 38       	rjmp	800029dc <ecu_can_send_ready_to_drive+0x3c>
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	30 44       	mov	r4,4
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	2e c8       	sub	r8,-20

80002800 <ecu_can_send_slip_current>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_slip_current(uint16_t slip, uint16_t current) {
80002800:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_slip_current.can_msg->data.u64		= 0x0LL;
80002804:	48 de       	lddpc	lr,80002838 <ecu_can_send_slip_current+0x38>
80002806:	7c 18       	ld.w	r8,lr[0x4]
80002808:	30 06       	mov	r6,0
8000280a:	30 07       	mov	r7,0
8000280c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_slip_current.can_msg->data.u16[0]	= slip;
80002810:	7c 18       	ld.w	r8,lr[0x4]
80002812:	b0 4c       	st.h	r8[0x8],r12
	mob_slip_current.can_msg->data.u16[1]	= current;
80002814:	7c 18       	ld.w	r8,lr[0x4]
80002816:	b0 5b       	st.h	r8[0xa],r11
	
	mob_slip_current.can_msg->id = (CANR_FCN_DATA_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID7_ID);
80002818:	7c 18       	ld.w	r8,lr[0x4]
8000281a:	e0 69 06 37 	mov	r9,1591
8000281e:	91 09       	st.w	r8[0x0],r9
	mob_slip_current.dlc = 4;
80002820:	30 48       	mov	r8,4
80002822:	fd 68 00 08 	st.b	lr[8],r8
	
	can_tx(CAN_BUS_0,
80002826:	7c 18       	ld.w	r8,lr[0x4]
80002828:	30 09       	mov	r9,0
8000282a:	30 4a       	mov	r10,4
8000282c:	1d 8b       	ld.ub	r11,lr[0x0]
8000282e:	12 9c       	mov	r12,r9
80002830:	f0 1f 00 03 	mcall	8000283c <ecu_can_send_slip_current+0x3c>
	mob_slip_current.handle,
	mob_slip_current.dlc,
	CAN_DATA_FRAME,
	mob_slip_current.can_msg);
}
80002834:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002838:	00 00       	add	r0,r0
8000283a:	00 e8       	st.h	--r0,r8
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	4a 7c       	lddpc	r12,800028d8 <ecu_can_confirm_activate_launch+0x18>

80002840 <ecu_can_send_launch_stop>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_stop(void) {
80002840:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002844:	48 db       	lddpc	r11,80002878 <ecu_can_send_launch_stop+0x38>
80002846:	76 18       	ld.w	r8,r11[0x4]
80002848:	30 06       	mov	r6,0
8000284a:	30 07       	mov	r7,0
8000284c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 255;
80002850:	76 18       	ld.w	r8,r11[0x4]
80002852:	3f f9       	mov	r9,-1
80002854:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002858:	76 18       	ld.w	r8,r11[0x4]
8000285a:	e0 69 02 31 	mov	r9,561
8000285e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
80002860:	30 18       	mov	r8,1
80002862:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002866:	76 18       	ld.w	r8,r11[0x4]
80002868:	30 09       	mov	r9,0
8000286a:	30 1a       	mov	r10,1
8000286c:	17 8b       	ld.ub	r11,r11[0x0]
8000286e:	12 9c       	mov	r12,r9
80002870:	f0 1f 00 03 	mcall	8000287c <ecu_can_send_launch_stop+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002874:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002878:	00 00       	add	r0,r0
8000287a:	00 a0       	st.w	r0++,r0
8000287c:	80 00       	ld.sh	r0,r0[0x0]
8000287e:	4a 7c       	lddpc	r12,80002918 <ecu_can_send_alive+0x18>

80002880 <ecu_can_send_launch_ready>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_ready(void) {
80002880:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002884:	48 db       	lddpc	r11,800028b8 <ecu_can_send_launch_ready+0x38>
80002886:	76 18       	ld.w	r8,r11[0x4]
80002888:	30 06       	mov	r6,0
8000288a:	30 07       	mov	r7,0
8000288c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x2;
80002890:	76 18       	ld.w	r8,r11[0x4]
80002892:	30 29       	mov	r9,2
80002894:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002898:	76 18       	ld.w	r8,r11[0x4]
8000289a:	e0 69 02 31 	mov	r9,561
8000289e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
800028a0:	30 18       	mov	r8,1
800028a2:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028a6:	76 18       	ld.w	r8,r11[0x4]
800028a8:	30 09       	mov	r9,0
800028aa:	30 1a       	mov	r10,1
800028ac:	17 8b       	ld.ub	r11,r11[0x0]
800028ae:	12 9c       	mov	r12,r9
800028b0:	f0 1f 00 03 	mcall	800028bc <ecu_can_send_launch_ready+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028b8:	00 00       	add	r0,r0
800028ba:	00 a0       	st.w	r0++,r0
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	4a 7c       	lddpc	r12,80002958 <ecu_can_send_alive+0x58>

800028c0 <ecu_can_confirm_activate_launch>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_confirm_activate_launch(void) {
800028c0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
800028c4:	48 db       	lddpc	r11,800028f8 <ecu_can_confirm_activate_launch+0x38>
800028c6:	76 18       	ld.w	r8,r11[0x4]
800028c8:	30 06       	mov	r6,0
800028ca:	30 07       	mov	r7,0
800028cc:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x1;
800028d0:	76 19       	ld.w	r9,r11[0x4]
800028d2:	30 18       	mov	r8,1
800028d4:	f3 68 00 08 	st.b	r9[8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
800028d8:	76 19       	ld.w	r9,r11[0x4]
800028da:	e0 6a 02 31 	mov	r10,561
800028de:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 1;
800028e0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028e4:	76 18       	ld.w	r8,r11[0x4]
800028e6:	30 09       	mov	r9,0
800028e8:	30 1a       	mov	r10,1
800028ea:	17 8b       	ld.ub	r11,r11[0x0]
800028ec:	12 9c       	mov	r12,r9
800028ee:	f0 1f 00 04 	mcall	800028fc <ecu_can_confirm_activate_launch+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028f2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028f6:	00 00       	add	r0,r0
800028f8:	00 00       	add	r0,r0
800028fa:	00 a0       	st.w	r0++,r0
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	4a 7c       	lddpc	r12,80002998 <ecu_can_send_drive_disabled+0x38>

80002900 <ecu_can_send_alive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_alive(uint8_t error) {
80002900:	d4 01       	pushm	lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002902:	49 68       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002904:	70 19       	ld.w	r9,r8[0x4]
80002906:	30 0a       	mov	r10,0
80002908:	30 0b       	mov	r11,0
8000290a:	f2 eb 00 08 	st.d	r9[8],r10
	mob_tx_dash.can_msg->data.u8[0]  = CANR_CMD_ALIVE;
8000290e:	70 19       	ld.w	r9,r8[0x4]
80002910:	30 9a       	mov	r10,9
80002912:	f3 6a 00 08 	st.b	r9[8],r10
	mob_tx_dash.can_msg->data.u8[1]  = DASH_ALIVE_ECU;
80002916:	70 18       	ld.w	r8,r8[0x4]
80002918:	30 09       	mov	r9,0
8000291a:	f1 69 00 09 	st.b	r8[9],r9
	if (error == 0) {
8000291e:	58 0c       	cp.w	r12,0
80002920:	c0 71       	brne	8000292e <ecu_can_send_alive+0x2e>
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_OPERATIVE;
80002922:	48 e8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002924:	70 18       	ld.w	r8,r8[0x4]
80002926:	30 19       	mov	r9,1
80002928:	f1 69 00 0a 	st.b	r8[10],r9
8000292c:	c0 68       	rjmp	80002938 <ecu_can_send_alive+0x38>
		} else {
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_ERROR;
8000292e:	48 b8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002930:	70 18       	ld.w	r8,r8[0x4]
80002932:	30 09       	mov	r9,0
80002934:	f1 69 00 0a 	st.b	r8[10],r9
	}
	
	mob_tx_dash.can_msg->id = CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID7_ID;
80002938:	48 8b       	lddpc	r11,80002958 <ecu_can_send_alive+0x58>
8000293a:	76 18       	ld.w	r8,r11[0x4]
8000293c:	e0 69 06 67 	mov	r9,1639
80002940:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 3;
80002942:	30 38       	mov	r8,3
80002944:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002948:	76 18       	ld.w	r8,r11[0x4]
8000294a:	30 09       	mov	r9,0
8000294c:	30 3a       	mov	r10,3
8000294e:	17 8b       	ld.ub	r11,r11[0x0]
80002950:	12 9c       	mov	r12,r9
80002952:	f0 1f 00 03 	mcall	8000295c <ecu_can_send_alive+0x5c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002956:	d8 02       	popm	pc
80002958:	00 00       	add	r0,r0
8000295a:	00 a0       	st.w	r0++,r0
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	4a 7c       	lddpc	r12,800029f8 <ecu_can_send_play_rtds+0x18>

80002960 <ecu_can_send_drive_disabled>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_drive_disabled(void) {
80002960:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002964:	48 db       	lddpc	r11,80002998 <ecu_can_send_drive_disabled+0x38>
80002966:	76 18       	ld.w	r8,r11[0x4]
80002968:	30 06       	mov	r6,0
8000296a:	30 07       	mov	r7,0
8000296c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x4;
80002970:	76 18       	ld.w	r8,r11[0x4]
80002972:	30 49       	mov	r9,4
80002974:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002976:	76 18       	ld.w	r8,r11[0x4]
80002978:	e0 69 02 30 	mov	r9,560
8000297c:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
8000297e:	30 28       	mov	r8,2
80002980:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002984:	76 18       	ld.w	r8,r11[0x4]
80002986:	30 09       	mov	r9,0
80002988:	30 2a       	mov	r10,2
8000298a:	17 8b       	ld.ub	r11,r11[0x0]
8000298c:	12 9c       	mov	r12,r9
8000298e:	f0 1f 00 04 	mcall	8000299c <ecu_can_send_drive_disabled+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002992:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002996:	00 00       	add	r0,r0
80002998:	00 00       	add	r0,r0
8000299a:	00 a0       	st.w	r0++,r0
8000299c:	80 00       	ld.sh	r0,r0[0x0]
8000299e:	4a 7c       	lddpc	r12,80002a38 <ecu_can_send_tractive_system_active+0x1c>

800029a0 <ecu_can_send_ready_to_drive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_ready_to_drive(void) {
800029a0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029a4:	48 db       	lddpc	r11,800029d8 <ecu_can_send_ready_to_drive+0x38>
800029a6:	76 18       	ld.w	r8,r11[0x4]
800029a8:	30 06       	mov	r6,0
800029aa:	30 07       	mov	r7,0
800029ac:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x3;
800029b0:	76 18       	ld.w	r8,r11[0x4]
800029b2:	30 39       	mov	r9,3
800029b4:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029b6:	76 18       	ld.w	r8,r11[0x4]
800029b8:	e0 69 02 30 	mov	r9,560
800029bc:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
800029be:	30 28       	mov	r8,2
800029c0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800029c4:	76 18       	ld.w	r8,r11[0x4]
800029c6:	30 09       	mov	r9,0
800029c8:	30 2a       	mov	r10,2
800029ca:	17 8b       	ld.ub	r11,r11[0x0]
800029cc:	12 9c       	mov	r12,r9
800029ce:	f0 1f 00 04 	mcall	800029dc <ecu_can_send_ready_to_drive+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800029d2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029d6:	00 00       	add	r0,r0
800029d8:	00 00       	add	r0,r0
800029da:	00 a0       	st.w	r0++,r0
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	4a 7c       	lddpc	r12,80002a78 <ecu_can_send_slow_data+0x1c>

800029e0 <ecu_can_send_play_rtds>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_play_rtds(void) {
800029e0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029e4:	48 cb       	lddpc	r11,80002a14 <ecu_can_send_play_rtds+0x34>
800029e6:	76 18       	ld.w	r8,r11[0x4]
800029e8:	30 06       	mov	r6,0
800029ea:	30 07       	mov	r7,0
800029ec:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x2;
800029f0:	76 19       	ld.w	r9,r11[0x4]
800029f2:	30 28       	mov	r8,2
800029f4:	b2 48       	st.h	r9[0x8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029f6:	76 19       	ld.w	r9,r11[0x4]
800029f8:	e0 6a 02 30 	mov	r10,560
800029fc:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 2;
800029fe:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a02:	76 18       	ld.w	r8,r11[0x4]
80002a04:	30 09       	mov	r9,0
80002a06:	30 2a       	mov	r10,2
80002a08:	17 8b       	ld.ub	r11,r11[0x0]
80002a0a:	12 9c       	mov	r12,r9
80002a0c:	f0 1f 00 03 	mcall	80002a18 <ecu_can_send_play_rtds+0x38>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a10:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a14:	00 00       	add	r0,r0
80002a16:	00 a0       	st.w	r0++,r0
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	4a 7c       	lddpc	r12,80002ab4 <ecu_can_send_fast_data+0x1c>

80002a1c <ecu_can_send_tractive_system_active>:
	// 	mob_tx_inverter.dlc,
	// 	CAN_DATA_FRAME,
	// 	mob_tx_inverter.can_msg);
}

void ecu_can_send_tractive_system_active(void) {
80002a1c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002a20:	48 db       	lddpc	r11,80002a54 <ecu_can_send_tractive_system_active+0x38>
80002a22:	76 18       	ld.w	r8,r11[0x4]
80002a24:	30 06       	mov	r6,0
80002a26:	30 07       	mov	r7,0
80002a28:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x1;
80002a2c:	76 18       	ld.w	r8,r11[0x4]
80002a2e:	30 19       	mov	r9,1
80002a30:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002a32:	76 18       	ld.w	r8,r11[0x4]
80002a34:	e0 69 02 30 	mov	r9,560
80002a38:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
80002a3a:	30 28       	mov	r8,2
80002a3c:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a40:	76 18       	ld.w	r8,r11[0x4]
80002a42:	30 09       	mov	r9,0
80002a44:	30 2a       	mov	r10,2
80002a46:	17 8b       	ld.ub	r11,r11[0x0]
80002a48:	12 9c       	mov	r12,r9
80002a4a:	f0 1f 00 04 	mcall	80002a58 <ecu_can_send_tractive_system_active+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a4e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a52:	00 00       	add	r0,r0
80002a54:	00 00       	add	r0,r0
80002a56:	00 a0       	st.w	r0++,r0
80002a58:	80 00       	ld.sh	r0,r0[0x0]
80002a5a:	4a 7c       	lddpc	r12,80002af4 <ecu_can_inverter_read_reg+0x20>

80002a5c <ecu_can_send_slow_data>:
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}

void ecu_can_send_slow_data(uint16_t motor_temp, uint16_t inverter_temp, uint8_t max_trq) {
80002a5c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_slow_data.can_msg->data.u64	 = 0x0LL;
80002a60:	48 ce       	lddpc	lr,80002a90 <ecu_can_send_slow_data+0x34>
80002a62:	7c 18       	ld.w	r8,lr[0x4]
80002a64:	30 06       	mov	r6,0
80002a66:	30 07       	mov	r7,0
80002a68:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_slow_data.can_msg->data.u16[0] = motor_temp;
80002a6c:	7c 18       	ld.w	r8,lr[0x4]
80002a6e:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_slow_data.can_msg->data.u16[1] = inverter_temp;
80002a70:	7c 18       	ld.w	r8,lr[0x4]
80002a72:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_slow_data.can_msg->data.u8[4] = max_trq;
80002a74:	7c 18       	ld.w	r8,lr[0x4]
80002a76:	f1 6a 00 0c 	st.b	r8[12],r10
	
	can_tx(CAN_BUS_1,
80002a7a:	7c 18       	ld.w	r8,lr[0x4]
80002a7c:	30 09       	mov	r9,0
80002a7e:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002a82:	1d 8b       	ld.ub	r11,lr[0x0]
80002a84:	30 1c       	mov	r12,1
80002a86:	f0 1f 00 04 	mcall	80002a94 <ecu_can_send_slow_data+0x38>
	mob_ecu_slow_data.handle,
	mob_ecu_slow_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_slow_data.can_msg);
}
80002a8a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a8e:	00 00       	add	r0,r0
80002a90:	00 00       	add	r0,r0
80002a92:	01 40       	ld.w	r0,--r0
80002a94:	80 00       	ld.sh	r0,r0[0x0]
80002a96:	4a 7c       	lddpc	r12,80002b30 <ecu_can_inverter_torque_cmd+0x28>

80002a98 <ecu_can_send_fast_data>:
	mob_tx_bms.dlc,
	CAN_DATA_FRAME,
	mob_tx_bms.can_msg);
}

void ecu_can_send_fast_data(uint16_t inverter_vdc, uint16_t ecu_error, uint16_t rpm, int16_t trq_cmd) {
80002a98:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_fast_data.can_msg->data.u64	  = 0x0LL;
80002a9c:	48 ce       	lddpc	lr,80002acc <ecu_can_send_fast_data+0x34>
80002a9e:	7c 18       	ld.w	r8,lr[0x4]
80002aa0:	30 06       	mov	r6,0
80002aa2:	30 07       	mov	r7,0
80002aa4:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_fast_data.can_msg->data.u16[0] = inverter_vdc;
80002aa8:	7c 18       	ld.w	r8,lr[0x4]
80002aaa:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_fast_data.can_msg->data.u16[1] = ecu_error;
80002aac:	7c 18       	ld.w	r8,lr[0x4]
80002aae:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_fast_data.can_msg->data.u16[2] = rpm;
80002ab0:	7c 18       	ld.w	r8,lr[0x4]
80002ab2:	b0 6a       	st.h	r8[0xc],r10
	mob_ecu_fast_data.can_msg->data.s16[3] = trq_cmd;
80002ab4:	7c 18       	ld.w	r8,lr[0x4]
80002ab6:	b0 79       	st.h	r8[0xe],r9
	
	can_tx(CAN_BUS_0,
80002ab8:	7c 18       	ld.w	r8,lr[0x4]
80002aba:	30 09       	mov	r9,0
80002abc:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002ac0:	1d 8b       	ld.ub	r11,lr[0x0]
80002ac2:	12 9c       	mov	r12,r9
80002ac4:	f0 1f 00 03 	mcall	80002ad0 <ecu_can_send_fast_data+0x38>
	mob_ecu_fast_data.handle,
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}
80002ac8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002acc:	00 00       	add	r0,r0
80002ace:	00 64       	and	r4,r0
80002ad0:	80 00       	ld.sh	r0,r0[0x0]
80002ad2:	4a 7c       	lddpc	r12,80002b6c <ecu_can_send_to_inverter+0x28>

80002ad4 <ecu_can_inverter_read_reg>:

void ecu_can_inverter_read_torque_periodic() {
	ecu_can_send_to_inverter(READ_CMD, 0x90FA); //FA = 250 ms period
}

void ecu_can_inverter_read_reg(uint8_t inverter_reg) {
80002ad4:	d4 01       	pushm	lr
80002ad6:	20 3d       	sub	sp,12
	/* Msg = 0x3D inverter_reg 00, ex: 0x3DE800 (read FRG_RUN) */
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002ad8:	30 08       	mov	r8,0
80002ada:	30 09       	mov	r9,0
80002adc:	fa e9 00 00 	st.d	sp[0],r8
	message.data.u32[0] = READ_CMD << 24 | inverter_reg << 16;
80002ae0:	b1 6c       	lsl	r12,0x10
80002ae2:	ea 1c 3d 00 	orh	r12,0x3d00
80002ae6:	50 0c       	stdsp	sp[0x0],r12
	message.dlc = INVERTER_DLC_3;
80002ae8:	30 38       	mov	r8,3
80002aea:	50 28       	stdsp	sp[0x8],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002aec:	30 09       	mov	r9,0
80002aee:	12 9a       	mov	r10,r9
80002af0:	1a 9b       	mov	r11,sp
80002af2:	48 48       	lddpc	r8,80002b00 <ecu_can_inverter_read_reg+0x2c>
80002af4:	70 0c       	ld.w	r12,r8[0x0]
80002af6:	f0 1f 00 04 	mcall	80002b04 <ecu_can_inverter_read_reg+0x30>
}
80002afa:	2f dd       	sub	sp,-12
80002afc:	d8 02       	popm	pc
80002afe:	00 00       	add	r0,r0
80002b00:	00 00       	add	r0,r0
80002b02:	cf 4c       	rcall	80002cea <xQueueGenericSendFromISR+0x3e>
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	2e c8       	sub	r8,-20

80002b08 <ecu_can_inverter_torque_cmd>:
	message.dlc = INVERTER_DLC_3;
	message.data.u32[0] = inverter_reg << 24 | data << 8;
	xQueueSendToBack(queue_to_inverter,&message,0);
}

void ecu_can_inverter_torque_cmd(int16_t torque) {
80002b08:	d4 01       	pushm	lr
80002b0a:	20 3d       	sub	sp,12
	/* This code also handles negative numbers */
	uint16_t torque_intel = ((torque >> 8) & 0xff) | ((torque & 0xff) << 8);
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b0c:	30 08       	mov	r8,0
80002b0e:	30 09       	mov	r9,0
80002b10:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b14:	30 38       	mov	r8,3
80002b16:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = TORQUE_CMD << 24 | torque_intel << 8;
80002b18:	f1 dc c1 08 	bfextu	r8,r12,0x8,0x8
80002b1c:	f1 ec 10 88 	or	r8,r8,r12<<0x8
80002b20:	5c 78       	castu.h	r8
80002b22:	a9 68       	lsl	r8,0x8
80002b24:	ea 18 90 00 	orh	r8,0x9000
80002b28:	50 08       	stdsp	sp[0x0],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b2a:	30 09       	mov	r9,0
80002b2c:	12 9a       	mov	r10,r9
80002b2e:	1a 9b       	mov	r11,sp
80002b30:	48 38       	lddpc	r8,80002b3c <ecu_can_inverter_torque_cmd+0x34>
80002b32:	70 0c       	ld.w	r12,r8[0x0]
80002b34:	f0 1f 00 03 	mcall	80002b40 <ecu_can_inverter_torque_cmd+0x38>
}
80002b38:	2f dd       	sub	sp,-12
80002b3a:	d8 02       	popm	pc
80002b3c:	00 00       	add	r0,r0
80002b3e:	cf 4c       	rcall	80002d26 <prvUnlockQueue+0x1e>
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	2e c8       	sub	r8,-20

80002b44 <ecu_can_send_to_inverter>:
#include "ecu_can.h"
#include "ecu_can_mob.h"
#include "ecu_can_messages.h"


void ecu_can_send_to_inverter(uint8_t inverter_reg, uint16_t data) {
80002b44:	d4 01       	pushm	lr
80002b46:	20 3d       	sub	sp,12
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b48:	30 08       	mov	r8,0
80002b4a:	30 09       	mov	r9,0
80002b4c:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b50:	30 38       	mov	r8,3
80002b52:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = inverter_reg << 24 | data << 8;
80002b54:	5c 7b       	castu.h	r11
80002b56:	b9 6c       	lsl	r12,0x18
80002b58:	f9 eb 10 8b 	or	r11,r12,r11<<0x8
80002b5c:	50 0b       	stdsp	sp[0x0],r11
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b5e:	30 09       	mov	r9,0
80002b60:	12 9a       	mov	r10,r9
80002b62:	1a 9b       	mov	r11,sp
80002b64:	48 38       	lddpc	r8,80002b70 <ecu_can_send_to_inverter+0x2c>
80002b66:	70 0c       	ld.w	r12,r8[0x0]
80002b68:	f0 1f 00 03 	mcall	80002b74 <ecu_can_send_to_inverter+0x30>
}
80002b6c:	2f dd       	sub	sp,-12
80002b6e:	d8 02       	popm	pc
80002b70:	00 00       	add	r0,r0
80002b72:	cf 4c       	rcall	80002d5a <prvUnlockQueue+0x52>
80002b74:	80 00       	ld.sh	r0,r0[0x0]
80002b76:	2e c8       	sub	r8,-20

80002b78 <ecu_can_inverter_disable_drive>:

void ecu_can_inverter_enable_drive() {
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
}

void ecu_can_inverter_disable_drive() {
80002b78:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0400);
80002b7a:	e0 6b 04 00 	mov	r11,1024
80002b7e:	35 1c       	mov	r12,81
80002b80:	f0 1f 00 02 	mcall	80002b88 <ecu_can_inverter_disable_drive+0x10>
}
80002b84:	d8 02       	popm	pc
80002b86:	00 00       	add	r0,r0
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	2b 44       	sub	r4,-76

80002b8c <ecu_can_inverter_enable_drive>:
	CAN_DATA_FRAME,
	mob_debug.can_msg);
}


void ecu_can_inverter_enable_drive() {
80002b8c:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
80002b8e:	30 0b       	mov	r11,0
80002b90:	35 1c       	mov	r12,81
80002b92:	f0 1f 00 02 	mcall	80002b98 <ecu_can_inverter_enable_drive+0xc>
}
80002b96:	d8 02       	popm	pc
80002b98:	80 00       	ld.sh	r0,r0[0x0]
80002b9a:	2b 44       	sub	r4,-76

80002b9c <vPortFree>:
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
80002b9c:	5e fc       	retal	r12
80002b9e:	d7 03       	nop

80002ba0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
80002ba0:	eb cd 40 c0 	pushm	r6-r7,lr
80002ba4:	18 97       	mov	r7,r12
void *pvReturn = NULL;
static unsigned char *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
80002ba6:	f1 dc c0 02 	bfextu	r8,r12,0x0,0x2
80002baa:	c0 40       	breq	80002bb2 <pvPortMalloc+0x12>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
80002bac:	e0 17 ff fc 	andl	r7,0xfffc
80002bb0:	2f c7       	sub	r7,-4
		}
	#endif

	vTaskSuspendAll();
80002bb2:	f0 1f 00 11 	mcall	80002bf4 <pvPortMalloc+0x54>
	{
		if( pucAlignedHeap == NULL )
80002bb6:	49 18       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bb8:	70 08       	ld.w	r8,r8[0x0]
80002bba:	58 08       	cp.w	r8,0
80002bbc:	c0 71       	brne	80002bca <pvPortMalloc+0x2a>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
80002bbe:	49 09       	lddpc	r9,80002bfc <pvPortMalloc+0x5c>
80002bc0:	2f c9       	sub	r9,-4
80002bc2:	e0 19 ff fc 	andl	r9,0xfffc
80002bc6:	48 d8       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bc8:	91 09       	st.w	r8[0x0],r9
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
80002bca:	48 e8       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002bcc:	70 08       	ld.w	r8,r8[0x0]
80002bce:	10 07       	add	r7,r8
80002bd0:	e0 47 c7 fb 	cp.w	r7,51195
80002bd4:	e0 8b 00 0a 	brhi	80002be8 <pvPortMalloc+0x48>
80002bd8:	0e 38       	cp.w	r8,r7
80002bda:	c0 72       	brcc	80002be8 <pvPortMalloc+0x48>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
80002bdc:	48 79       	lddpc	r9,80002bf8 <pvPortMalloc+0x58>
80002bde:	72 06       	ld.w	r6,r9[0x0]
80002be0:	10 06       	add	r6,r8
			xNextFreeByte += xWantedSize;
80002be2:	48 88       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002be4:	91 07       	st.w	r8[0x0],r7
80002be6:	c0 28       	rjmp	80002bea <pvPortMalloc+0x4a>
80002be8:	30 06       	mov	r6,0
		}

		traceMALLOC( pvReturn, xWantedSize );
	}	
	xTaskResumeAll();
80002bea:	f0 1f 00 07 	mcall	80002c04 <pvPortMalloc+0x64>
		}
	}
	#endif

	return pvReturn;
}
80002bee:	0c 9c       	mov	r12,r6
80002bf0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002bf4:	80 00       	ld.sh	r0,r0[0x0]
80002bf6:	59 70       	cp.w	r0,23
80002bf8:	00 00       	add	r0,r0
80002bfa:	cb f4       	brge	80002b78 <ecu_can_inverter_disable_drive>
80002bfc:	00 00       	add	r0,r0
80002bfe:	03 f4       	ld.ub	r4,r1[0x7]
80002c00:	00 00       	add	r0,r0
80002c02:	03 f0       	ld.ub	r0,r1[0x7]
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	5c 48       	abs	r8

80002c08 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, void * const pvBuffer )
{
80002c08:	d4 01       	pushm	lr
80002c0a:	16 98       	mov	r8,r11
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
80002c0c:	78 09       	ld.w	r9,r12[0x0]
80002c0e:	58 09       	cp.w	r9,0
80002c10:	c1 10       	breq	80002c32 <prvCopyDataFromQueue+0x2a>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
80002c12:	78 3a       	ld.w	r10,r12[0xc]
80002c14:	79 09       	ld.w	r9,r12[0x40]
80002c16:	f4 09 00 09 	add	r9,r10,r9
80002c1a:	99 39       	st.w	r12[0xc],r9
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
80002c1c:	78 1a       	ld.w	r10,r12[0x4]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
80002c1e:	14 39       	cp.w	r9,r10
80002c20:	f9 f9 20 00 	ld.wcc	r9,r12[0x0]
80002c24:	f9 f9 2a 03 	st.wcc	r12[0xc],r9
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
80002c28:	79 0a       	ld.w	r10,r12[0x40]
80002c2a:	78 3b       	ld.w	r11,r12[0xc]
80002c2c:	10 9c       	mov	r12,r8
80002c2e:	f0 1f 00 02 	mcall	80002c34 <prvCopyDataFromQueue+0x2c>
80002c32:	d8 02       	popm	pc
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	7b 0e       	ld.w	lr,sp[0x40]

80002c38 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
80002c38:	eb cd 40 c0 	pushm	r6-r7,lr
80002c3c:	18 97       	mov	r7,r12
80002c3e:	14 96       	mov	r6,r10
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
80002c40:	79 0a       	ld.w	r10,r12[0x40]
80002c42:	58 0a       	cp.w	r10,0
80002c44:	c2 d0       	breq	80002c9e <prvCopyDataToQueue+0x66>
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
80002c46:	58 06       	cp.w	r6,0
80002c48:	c0 f1       	brne	80002c66 <prvCopyDataToQueue+0x2e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
80002c4a:	78 2c       	ld.w	r12,r12[0x8]
80002c4c:	f0 1f 00 17 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
80002c50:	6e 29       	ld.w	r9,r7[0x8]
80002c52:	6f 08       	ld.w	r8,r7[0x40]
80002c54:	f2 08 00 08 	add	r8,r9,r8
80002c58:	8f 28       	st.w	r7[0x8],r8
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c5a:	6e 19       	ld.w	r9,r7[0x4]
80002c5c:	12 38       	cp.w	r8,r9
80002c5e:	c2 03       	brcs	80002c9e <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
80002c60:	6e 08       	ld.w	r8,r7[0x0]
80002c62:	8f 28       	st.w	r7[0x8],r8
80002c64:	c1 d8       	rjmp	80002c9e <prvCopyDataToQueue+0x66>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
80002c66:	78 3c       	ld.w	r12,r12[0xc]
80002c68:	f0 1f 00 10 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
80002c6c:	6f 08       	ld.w	r8,r7[0x40]
80002c6e:	6e 39       	ld.w	r9,r7[0xc]
80002c70:	f2 08 01 08 	sub	r8,r9,r8
80002c74:	8f 38       	st.w	r7[0xc],r8
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c76:	6e 09       	ld.w	r9,r7[0x0]
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
80002c78:	12 38       	cp.w	r8,r9
80002c7a:	ef f8 30 10 	ld.wcs	r8,r7[0x40]
80002c7e:	ef f9 30 01 	ld.wcs	r9,r7[0x4]
80002c82:	f3 d8 e3 19 	subcs	r9,r9,r8
80002c86:	ef f9 3a 03 	st.wcs	r7[0xc],r9
		}

		if( xPosition == queueOVERWRITE )
80002c8a:	58 26       	cp.w	r6,2
80002c8c:	c0 91       	brne	80002c9e <prvCopyDataToQueue+0x66>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002c8e:	6e e8       	ld.w	r8,r7[0x38]
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
80002c90:	58 08       	cp.w	r8,0
80002c92:	ef f8 10 0e 	ld.wne	r8,r7[0x38]
80002c96:	f7 b8 01 01 	subne	r8,1
80002c9a:	ef f8 1a 0e 	st.wne	r7[0x38],r8
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
80002c9e:	6e e8       	ld.w	r8,r7[0x38]
80002ca0:	2f f8       	sub	r8,-1
80002ca2:	8f e8       	st.w	r7[0x38],r8
}
80002ca4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ca8:	80 00       	ld.sh	r0,r0[0x0]
80002caa:	7b 0e       	ld.w	lr,sp[0x40]

80002cac <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
80002cac:	eb cd 40 c0 	pushm	r6-r7,lr
80002cb0:	14 96       	mov	r6,r10
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002cb2:	18 97       	mov	r7,r12
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002cb4:	78 ea       	ld.w	r10,r12[0x38]
80002cb6:	78 f8       	ld.w	r8,r12[0x3c]
80002cb8:	10 3a       	cp.w	r10,r8
80002cba:	c0 53       	brcs	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cbc:	58 29       	cp.w	r9,2
80002cbe:	c0 30       	breq	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cc0:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002cc4:	12 9a       	mov	r10,r9
80002cc6:	0e 9c       	mov	r12,r7
80002cc8:	f0 1f 00 0e 	mcall	80002d00 <xQueueGenericSendFromISR+0x54>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
80002ccc:	6f 28       	ld.w	r8,r7[0x48]
80002cce:	5b f8       	cp.w	r8,-1
80002cd0:	c0 f1       	brne	80002cee <xQueueGenericSendFromISR+0x42>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002cd2:	6e 98       	ld.w	r8,r7[0x24]
80002cd4:	58 08       	cp.w	r8,0
80002cd6:	c1 20       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002cd8:	ee cc ff dc 	sub	r12,r7,-36
80002cdc:	f0 1f 00 0a 	mcall	80002d04 <xQueueGenericSendFromISR+0x58>
80002ce0:	c0 d0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
80002ce2:	58 06       	cp.w	r6,0
80002ce4:	c0 b0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
80002ce6:	30 1c       	mov	r12,1
80002ce8:	8d 0c       	st.w	r6[0x0],r12
80002cea:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
80002cee:	6f 28       	ld.w	r8,r7[0x48]
80002cf0:	2f f8       	sub	r8,-1
80002cf2:	ef 48 00 48 	st.w	r7[72],r8
80002cf6:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfa:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfe:	00 00       	add	r0,r0
80002d00:	80 00       	ld.sh	r0,r0[0x0]
80002d02:	2c 38       	sub	r8,-61
80002d04:	80 00       	ld.sh	r0,r0[0x0]
80002d06:	5a b4       	cp.w	r4,-21

80002d08 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
80002d08:	eb cd 40 c0 	pushm	r6-r7,lr
80002d0c:	18 97       	mov	r7,r12

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
80002d0e:	f0 1f 00 24 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d12:	6f 28       	ld.w	r8,r7[0x48]
80002d14:	58 08       	cp.w	r8,0
80002d16:	e0 8a 00 19 	brle	80002d48 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d1a:	6e 98       	ld.w	r8,r7[0x24]
80002d1c:	58 08       	cp.w	r8,0
80002d1e:	c1 50       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d20:	ee c6 ff dc 	sub	r6,r7,-36
80002d24:	c0 48       	rjmp	80002d2c <prvUnlockQueue+0x24>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d26:	6e 98       	ld.w	r8,r7[0x24]
80002d28:	58 08       	cp.w	r8,0
80002d2a:	c0 f0       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d2c:	0c 9c       	mov	r12,r6
80002d2e:	f0 1f 00 1d 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d32:	c0 30       	breq	80002d38 <prvUnlockQueue+0x30>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
80002d34:	f0 1f 00 1c 	mcall	80002da4 <prvUnlockQueue+0x9c>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
80002d38:	6f 28       	ld.w	r8,r7[0x48]
80002d3a:	20 18       	sub	r8,1
80002d3c:	ef 48 00 48 	st.w	r7[72],r8
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d40:	6f 28       	ld.w	r8,r7[0x48]
80002d42:	58 08       	cp.w	r8,0
80002d44:	fe 99 ff f1 	brgt	80002d26 <prvUnlockQueue+0x1e>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
80002d48:	3f f8       	mov	r8,-1
80002d4a:	ef 48 00 48 	st.w	r7[72],r8
	}
	taskEXIT_CRITICAL();
80002d4e:	f0 1f 00 17 	mcall	80002da8 <prvUnlockQueue+0xa0>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
80002d52:	f0 1f 00 13 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d56:	6f 18       	ld.w	r8,r7[0x44]
80002d58:	58 08       	cp.w	r8,0
80002d5a:	e0 8a 00 19 	brle	80002d8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d5e:	6e 48       	ld.w	r8,r7[0x10]
80002d60:	58 08       	cp.w	r8,0
80002d62:	c1 50       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d64:	ee c6 ff f0 	sub	r6,r7,-16
80002d68:	c0 48       	rjmp	80002d70 <prvUnlockQueue+0x68>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d6a:	6e 48       	ld.w	r8,r7[0x10]
80002d6c:	58 08       	cp.w	r8,0
80002d6e:	c0 f0       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d70:	0c 9c       	mov	r12,r6
80002d72:	f0 1f 00 0c 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d76:	c0 30       	breq	80002d7c <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
80002d78:	f0 1f 00 0b 	mcall	80002da4 <prvUnlockQueue+0x9c>
				}

				--( pxQueue->xRxLock );
80002d7c:	6f 18       	ld.w	r8,r7[0x44]
80002d7e:	20 18       	sub	r8,1
80002d80:	ef 48 00 44 	st.w	r7[68],r8
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d84:	6f 18       	ld.w	r8,r7[0x44]
80002d86:	58 08       	cp.w	r8,0
80002d88:	fe 99 ff f1 	brgt	80002d6a <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
80002d8c:	3f f8       	mov	r8,-1
80002d8e:	ef 48 00 44 	st.w	r7[68],r8
	}
	taskEXIT_CRITICAL();
80002d92:	f0 1f 00 06 	mcall	80002da8 <prvUnlockQueue+0xa0>
}
80002d96:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002d9a:	00 00       	add	r0,r0
80002d9c:	80 00       	ld.sh	r0,r0[0x0]
80002d9e:	57 c0       	stdsp	sp[0x1f0],r0
80002da0:	80 00       	ld.sh	r0,r0[0x0]
80002da2:	5a b4       	cp.w	r4,-21
80002da4:	80 00       	ld.sh	r0,r0[0x0]
80002da6:	5a 14       	cp.w	r4,-31
80002da8:	80 00       	ld.sh	r0,r0[0x0]
80002daa:	58 cc       	cp.w	r12,12

80002dac <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
80002dac:	d4 31       	pushm	r0-r7,lr
80002dae:	20 5d       	sub	sp,20
80002db0:	50 0b       	stdsp	sp[0x0],r11
80002db2:	50 2a       	stdsp	sp[0x8],r10
80002db4:	50 19       	stdsp	sp[0x4],r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002db6:	18 97       	mov	r7,r12
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002db8:	f8 c1 ff dc 	sub	r1,r12,-36
80002dbc:	30 05       	mov	r5,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002dbe:	fa c4 ff f4 	sub	r4,sp,-12
80002dc2:	30 10       	mov	r0,1

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002dc4:	0a 92       	mov	r2,r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002dc6:	fa c3 ff f8 	sub	r3,sp,-8
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
80002dca:	f0 1f 00 36 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002dce:	6e e8       	ld.w	r8,r7[0x38]
80002dd0:	58 08       	cp.w	r8,0
80002dd2:	c2 40       	breq	80002e1a <xQueueGenericReceive+0x6e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
80002dd4:	6e 36       	ld.w	r6,r7[0xc]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
80002dd6:	40 0b       	lddsp	r11,sp[0x0]
80002dd8:	0e 9c       	mov	r12,r7
80002dda:	f0 1f 00 33 	mcall	80002ea4 <xQueueGenericReceive+0xf8>

				if( xJustPeeking == pdFALSE )
80002dde:	40 18       	lddsp	r8,sp[0x4]
80002de0:	58 08       	cp.w	r8,0
80002de2:	c0 f1       	brne	80002e00 <xQueueGenericReceive+0x54>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
80002de4:	6e e8       	ld.w	r8,r7[0x38]
80002de6:	20 18       	sub	r8,1
80002de8:	8f e8       	st.w	r7[0x38],r8
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002dea:	6e 48       	ld.w	r8,r7[0x10]
80002dec:	58 08       	cp.w	r8,0
80002dee:	c1 20       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
80002df0:	ee cc ff f0 	sub	r12,r7,-16
80002df4:	f0 1f 00 2d 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002df8:	58 1c       	cp.w	r12,1
80002dfa:	c0 c1       	brne	80002e12 <xQueueGenericReceive+0x66>
						{
							queueYIELD_IF_USING_PREEMPTION();
80002dfc:	d7 33       	scall
80002dfe:	c0 a8       	rjmp	80002e12 <xQueueGenericReceive+0x66>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
80002e00:	8f 36       	st.w	r7[0xc],r6

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002e02:	6e 98       	ld.w	r8,r7[0x24]
80002e04:	58 08       	cp.w	r8,0
80002e06:	c0 60       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002e08:	02 9c       	mov	r12,r1
80002e0a:	f0 1f 00 28 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002e0e:	c0 20       	breq	80002e12 <xQueueGenericReceive+0x66>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
80002e10:	d7 33       	scall
						}
					}
				}

				taskEXIT_CRITICAL();
80002e12:	f0 1f 00 27 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e16:	30 1c       	mov	r12,1
				return pdPASS;
80002e18:	c4 28       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002e1a:	40 28       	lddsp	r8,sp[0x8]
80002e1c:	58 08       	cp.w	r8,0
80002e1e:	c0 51       	brne	80002e28 <xQueueGenericReceive+0x7c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002e20:	f0 1f 00 23 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e24:	30 0c       	mov	r12,0
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
80002e26:	c3 b8       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
				}
				else if( xEntryTimeSet == pdFALSE )
80002e28:	58 05       	cp.w	r5,0
80002e2a:	c0 51       	brne	80002e34 <xQueueGenericReceive+0x88>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002e2c:	08 9c       	mov	r12,r4
80002e2e:	f0 1f 00 21 	mcall	80002eb0 <xQueueGenericReceive+0x104>
80002e32:	00 95       	mov	r5,r0
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002e34:	f0 1f 00 1e 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002e38:	f0 1f 00 1f 	mcall	80002eb4 <xQueueGenericReceive+0x108>
		prvLockQueue( pxQueue );
80002e3c:	f0 1f 00 19 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
80002e40:	6f 18       	ld.w	r8,r7[0x44]
80002e42:	5b f8       	cp.w	r8,-1
80002e44:	ef f2 0a 11 	st.weq	r7[0x44],r2
80002e48:	6f 28       	ld.w	r8,r7[0x48]
80002e4a:	5b f8       	cp.w	r8,-1
80002e4c:	ef f2 0a 12 	st.weq	r7[0x48],r2
80002e50:	f0 1f 00 17 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002e54:	06 9b       	mov	r11,r3
80002e56:	08 9c       	mov	r12,r4
80002e58:	f0 1f 00 18 	mcall	80002eb8 <xQueueGenericReceive+0x10c>
80002e5c:	c1 a1       	brne	80002e90 <xQueueGenericReceive+0xe4>

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002e5e:	f0 1f 00 11 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
80002e62:	6e e6       	ld.w	r6,r7[0x38]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002e64:	f0 1f 00 12 	mcall	80002eac <xQueueGenericReceive+0x100>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
80002e68:	58 06       	cp.w	r6,0
80002e6a:	c0 d1       	brne	80002e84 <xQueueGenericReceive+0xd8>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002e6c:	40 2b       	lddsp	r11,sp[0x8]
80002e6e:	02 9c       	mov	r12,r1
80002e70:	f0 1f 00 13 	mcall	80002ebc <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
80002e74:	0e 9c       	mov	r12,r7
80002e76:	f0 1f 00 13 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				if( xTaskResumeAll() == pdFALSE )
80002e7a:	f0 1f 00 13 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e7e:	ca 61       	brne	80002dca <xQueueGenericReceive+0x1e>
				{
					portYIELD_WITHIN_API();
80002e80:	d7 33       	scall
80002e82:	ca 4b       	rjmp	80002dca <xQueueGenericReceive+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002e84:	0e 9c       	mov	r12,r7
80002e86:	f0 1f 00 0f 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				( void ) xTaskResumeAll();
80002e8a:	f0 1f 00 0f 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e8e:	c9 eb       	rjmp	80002dca <xQueueGenericReceive+0x1e>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
80002e90:	0e 9c       	mov	r12,r7
80002e92:	f0 1f 00 0c 	mcall	80002ec0 <xQueueGenericReceive+0x114>
			( void ) xTaskResumeAll();
80002e96:	f0 1f 00 0c 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e9a:	30 0c       	mov	r12,0
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
80002e9c:	2f bd       	sub	sp,-20
80002e9e:	d8 32       	popm	r0-r7,pc
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	57 c0       	stdsp	sp[0x1f0],r0
80002ea4:	80 00       	ld.sh	r0,r0[0x0]
80002ea6:	2c 08       	sub	r8,-64
80002ea8:	80 00       	ld.sh	r0,r0[0x0]
80002eaa:	5a b4       	cp.w	r4,-21
80002eac:	80 00       	ld.sh	r0,r0[0x0]
80002eae:	58 cc       	cp.w	r12,12
80002eb0:	80 00       	ld.sh	r0,r0[0x0]
80002eb2:	59 fc       	cp.w	r12,31
80002eb4:	80 00       	ld.sh	r0,r0[0x0]
80002eb6:	59 70       	cp.w	r0,23
80002eb8:	80 00       	ld.sh	r0,r0[0x0]
80002eba:	5a 20       	cp.w	r0,-30
80002ebc:	80 00       	ld.sh	r0,r0[0x0]
80002ebe:	5e 0c       	reteq	r12
80002ec0:	80 00       	ld.sh	r0,r0[0x0]
80002ec2:	2d 08       	sub	r8,-48
80002ec4:	80 00       	ld.sh	r0,r0[0x0]
80002ec6:	5c 48       	abs	r8

80002ec8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
80002ec8:	d4 31       	pushm	r0-r7,lr
80002eca:	20 5d       	sub	sp,20
80002ecc:	50 1b       	stdsp	sp[0x4],r11
80002ece:	50 2a       	stdsp	sp[0x8],r10
80002ed0:	12 92       	mov	r2,r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002ed2:	18 97       	mov	r7,r12
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002ed4:	f8 c8 ff f0 	sub	r8,r12,-16
80002ed8:	50 08       	stdsp	sp[0x0],r8
80002eda:	30 04       	mov	r4,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002edc:	fa c3 ff f4 	sub	r3,sp,-12

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002ee0:	08 90       	mov	r0,r4

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002ee2:	fa c1 ff f8 	sub	r1,sp,-8
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
80002ee6:	f0 1f 00 30 	mcall	80002fa4 <xQueueGenericSend+0xdc>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002eea:	6e e9       	ld.w	r9,r7[0x38]
80002eec:	6e f8       	ld.w	r8,r7[0x3c]
80002eee:	10 39       	cp.w	r9,r8
80002ef0:	c0 33       	brcs	80002ef6 <xQueueGenericSend+0x2e>
80002ef2:	58 22       	cp.w	r2,2
80002ef4:	c1 41       	brne	80002f1c <xQueueGenericSend+0x54>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002ef6:	04 9a       	mov	r10,r2
80002ef8:	40 1b       	lddsp	r11,sp[0x4]
80002efa:	0e 9c       	mov	r12,r7
80002efc:	f0 1f 00 2b 	mcall	80002fa8 <xQueueGenericSend+0xe0>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002f00:	6e 98       	ld.w	r8,r7[0x24]
80002f02:	58 08       	cp.w	r8,0
80002f04:	c0 80       	breq	80002f14 <xQueueGenericSend+0x4c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
80002f06:	ee cc ff dc 	sub	r12,r7,-36
80002f0a:	f0 1f 00 29 	mcall	80002fac <xQueueGenericSend+0xe4>
80002f0e:	58 1c       	cp.w	r12,1
80002f10:	c0 21       	brne	80002f14 <xQueueGenericSend+0x4c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
80002f12:	d7 33       	scall
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
80002f14:	f0 1f 00 27 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f18:	30 1c       	mov	r12,1

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
80002f1a:	c4 38       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002f1c:	40 28       	lddsp	r8,sp[0x8]
80002f1e:	58 08       	cp.w	r8,0
80002f20:	c0 51       	brne	80002f2a <xQueueGenericSend+0x62>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002f22:	f0 1f 00 24 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f26:	30 0c       	mov	r12,0

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
80002f28:	c3 c8       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
				}
				else if( xEntryTimeSet == pdFALSE )
80002f2a:	58 04       	cp.w	r4,0
80002f2c:	c0 51       	brne	80002f36 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002f2e:	06 9c       	mov	r12,r3
80002f30:	f0 1f 00 21 	mcall	80002fb4 <xQueueGenericSend+0xec>
80002f34:	30 14       	mov	r4,1
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002f36:	f0 1f 00 1f 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002f3a:	f0 1f 00 20 	mcall	80002fb8 <xQueueGenericSend+0xf0>
		prvLockQueue( pxQueue );
80002f3e:	f0 1f 00 1a 	mcall	80002fa4 <xQueueGenericSend+0xdc>
80002f42:	6f 18       	ld.w	r8,r7[0x44]
80002f44:	5b f8       	cp.w	r8,-1
80002f46:	ef f0 0a 11 	st.weq	r7[0x44],r0
80002f4a:	6f 28       	ld.w	r8,r7[0x48]
80002f4c:	5b f8       	cp.w	r8,-1
80002f4e:	ef f0 0a 12 	st.weq	r7[0x48],r0
80002f52:	f0 1f 00 18 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002f56:	02 9b       	mov	r11,r1
80002f58:	06 9c       	mov	r12,r3
80002f5a:	f0 1f 00 19 	mcall	80002fbc <xQueueGenericSend+0xf4>
80002f5e:	c1 b1       	brne	80002f94 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002f60:	f0 1f 00 11 	mcall	80002fa4 <xQueueGenericSend+0xdc>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
80002f64:	6e e5       	ld.w	r5,r7[0x38]
80002f66:	6e f6       	ld.w	r6,r7[0x3c]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002f68:	f0 1f 00 12 	mcall	80002fb0 <xQueueGenericSend+0xe8>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
80002f6c:	0c 35       	cp.w	r5,r6
80002f6e:	c0 d1       	brne	80002f88 <xQueueGenericSend+0xc0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002f70:	40 2b       	lddsp	r11,sp[0x8]
80002f72:	40 0c       	lddsp	r12,sp[0x0]
80002f74:	f0 1f 00 13 	mcall	80002fc0 <xQueueGenericSend+0xf8>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
80002f78:	0e 9c       	mov	r12,r7
80002f7a:	f0 1f 00 13 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
80002f7e:	f0 1f 00 13 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f82:	cb 21       	brne	80002ee6 <xQueueGenericSend+0x1e>
				{
					portYIELD_WITHIN_API();
80002f84:	d7 33       	scall
80002f86:	cb 0b       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002f88:	0e 9c       	mov	r12,r7
80002f8a:	f0 1f 00 0f 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				( void ) xTaskResumeAll();
80002f8e:	f0 1f 00 0f 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f92:	ca ab       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
80002f94:	0e 9c       	mov	r12,r7
80002f96:	f0 1f 00 0c 	mcall	80002fc4 <xQueueGenericSend+0xfc>
			( void ) xTaskResumeAll();
80002f9a:	f0 1f 00 0c 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f9e:	30 0c       	mov	r12,0
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
80002fa0:	2f bd       	sub	sp,-20
80002fa2:	d8 32       	popm	r0-r7,pc
80002fa4:	80 00       	ld.sh	r0,r0[0x0]
80002fa6:	57 c0       	stdsp	sp[0x1f0],r0
80002fa8:	80 00       	ld.sh	r0,r0[0x0]
80002faa:	2c 38       	sub	r8,-61
80002fac:	80 00       	ld.sh	r0,r0[0x0]
80002fae:	5a b4       	cp.w	r4,-21
80002fb0:	80 00       	ld.sh	r0,r0[0x0]
80002fb2:	58 cc       	cp.w	r12,12
80002fb4:	80 00       	ld.sh	r0,r0[0x0]
80002fb6:	59 fc       	cp.w	r12,31
80002fb8:	80 00       	ld.sh	r0,r0[0x0]
80002fba:	59 70       	cp.w	r0,23
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	5a 20       	cp.w	r0,-30
80002fc0:	80 00       	ld.sh	r0,r0[0x0]
80002fc2:	5e 0c       	reteq	r12
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2d 08       	sub	r8,-48
80002fc8:	80 00       	ld.sh	r0,r0[0x0]
80002fca:	5c 48       	abs	r8

80002fcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
80002fcc:	eb cd 40 c0 	pushm	r6-r7,lr
80002fd0:	16 96       	mov	r6,r11
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002fd2:	18 97       	mov	r7,r12

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
80002fd4:	f0 1f 00 18 	mcall	80003034 <xQueueGenericReset+0x68>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
80002fd8:	6f 09       	ld.w	r9,r7[0x40]
80002fda:	6e fa       	ld.w	r10,r7[0x3c]
80002fdc:	f2 0a 02 4b 	mul	r11,r9,r10
80002fe0:	6e 08       	ld.w	r8,r7[0x0]
80002fe2:	f0 0b 00 0b 	add	r11,r8,r11
80002fe6:	8f 1b       	st.w	r7[0x4],r11
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
80002fe8:	30 0b       	mov	r11,0
80002fea:	8f eb       	st.w	r7[0x38],r11
		pxQueue->pcWriteTo = pxQueue->pcHead;
80002fec:	8f 28       	st.w	r7[0x8],r8
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
80002fee:	20 1a       	sub	r10,1
80002ff0:	f4 09 02 49 	mul	r9,r10,r9
80002ff4:	12 08       	add	r8,r9
80002ff6:	8f 38       	st.w	r7[0xc],r8
		pxQueue->xRxLock = queueUNLOCKED;
80002ff8:	3f f8       	mov	r8,-1
80002ffa:	ef 48 00 44 	st.w	r7[68],r8
		pxQueue->xTxLock = queueUNLOCKED;
80002ffe:	ef 48 00 48 	st.w	r7[72],r8

		if( xNewQueue == pdFALSE )
80003002:	58 06       	cp.w	r6,0
80003004:	c0 c1       	brne	8000301c <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80003006:	6e 48       	ld.w	r8,r7[0x10]
80003008:	58 08       	cp.w	r8,0
8000300a:	c1 10       	breq	8000302c <xQueueGenericReset+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
8000300c:	ee cc ff f0 	sub	r12,r7,-16
80003010:	f0 1f 00 0a 	mcall	80003038 <xQueueGenericReset+0x6c>
80003014:	58 1c       	cp.w	r12,1
80003016:	c0 b1       	brne	8000302c <xQueueGenericReset+0x60>
				{
					queueYIELD_IF_USING_PREEMPTION();
80003018:	d7 33       	scall
8000301a:	c0 98       	rjmp	8000302c <xQueueGenericReset+0x60>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
8000301c:	ee cc ff f0 	sub	r12,r7,-16
80003020:	f0 1f 00 07 	mcall	8000303c <xQueueGenericReset+0x70>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
80003024:	ee cc ff dc 	sub	r12,r7,-36
80003028:	f0 1f 00 05 	mcall	8000303c <xQueueGenericReset+0x70>
		}
	}
	taskEXIT_CRITICAL();
8000302c:	f0 1f 00 05 	mcall	80003040 <xQueueGenericReset+0x74>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
80003030:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80003034:	80 00       	ld.sh	r0,r0[0x0]
80003036:	57 c0       	stdsp	sp[0x1f0],r0
80003038:	80 00       	ld.sh	r0,r0[0x0]
8000303a:	5a b4       	cp.w	r4,-21
8000303c:	80 00       	ld.sh	r0,r0[0x0]
8000303e:	56 9c       	stdsp	sp[0x1a4],r12
80003040:	80 00       	ld.sh	r0,r0[0x0]
80003042:	58 cc       	cp.w	r12,12

80003044 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
80003044:	eb cd 40 e0 	pushm	r5-r7,lr
80003048:	18 97       	mov	r7,r12
8000304a:	16 96       	mov	r6,r11
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
8000304c:	58 0c       	cp.w	r12,0
8000304e:	c1 c0       	breq	80003086 <xQueueGenericCreate+0x42>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
80003050:	34 cc       	mov	r12,76
80003052:	f0 1f 00 0f 	mcall	8000308c <xQueueGenericCreate+0x48>
80003056:	18 95       	mov	r5,r12
		if( pxNewQueue != NULL )
80003058:	c1 70       	breq	80003086 <xQueueGenericCreate+0x42>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
8000305a:	ec 07 02 4c 	mul	r12,r6,r7
8000305e:	2f fc       	sub	r12,-1
80003060:	f0 1f 00 0b 	mcall	8000308c <xQueueGenericCreate+0x48>
80003064:	8b 0c       	st.w	r5[0x0],r12
			if( pxNewQueue->pcHead != NULL )
80003066:	c0 b0       	breq	8000307c <xQueueGenericCreate+0x38>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
80003068:	8b f7       	st.w	r5[0x3c],r7
				pxNewQueue->uxItemSize = uxItemSize;
8000306a:	eb 46 00 40 	st.w	r5[64],r6
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
8000306e:	30 1b       	mov	r11,1
80003070:	0a 9c       	mov	r12,r5
80003072:	f0 1f 00 08 	mcall	80003090 <xQueueGenericCreate+0x4c>
80003076:	0a 9c       	mov	r12,r5
80003078:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
8000307c:	0a 9c       	mov	r12,r5
8000307e:	f0 1f 00 06 	mcall	80003094 <xQueueGenericCreate+0x50>
80003082:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003086:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000308a:	00 00       	add	r0,r0
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	2b a0       	sub	r0,-70
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	2f cc       	sub	r12,-4
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	2b 9c       	sub	r12,-71

80003098 <mcp2515_read_array>:
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}

void mcp2515_read_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){
80003098:	eb cd 40 e0 	pushm	r5-r7,lr
8000309c:	20 1d       	sub	sp,4
8000309e:	18 97       	mov	r7,r12
800030a0:	16 95       	mov	r5,r11
800030a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[2] = {MCP2515_INSTR_READ,first_reg_addr};
800030a4:	30 38       	mov	r8,3
800030a6:	ba 88       	st.b	sp[0x0],r8
800030a8:	ba 99       	st.b	sp[0x1],r9
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800030aa:	19 8b       	ld.ub	r11,r12[0x0]
800030ac:	fc 7c 18 00 	mov	r12,-190464
800030b0:	f0 1f 00 0b 	mcall	800030dc <mcp2515_read_array+0x44>
		
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,2);
800030b4:	30 2a       	mov	r10,2
800030b6:	1a 9b       	mov	r11,sp
800030b8:	fc 7c 18 00 	mov	r12,-190464
800030bc:	f0 1f 00 09 	mcall	800030e0 <mcp2515_read_array+0x48>
	spi_read_packet(MCP2515_SPI_ADDRESS,data,len);
800030c0:	0c 9a       	mov	r10,r6
800030c2:	0a 9b       	mov	r11,r5
800030c4:	fc 7c 18 00 	mov	r12,-190464
800030c8:	f0 1f 00 07 	mcall	800030e4 <mcp2515_read_array+0x4c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800030cc:	0f 8b       	ld.ub	r11,r7[0x0]
800030ce:	fc 7c 18 00 	mov	r12,-190464
800030d2:	f0 1f 00 06 	mcall	800030e8 <mcp2515_read_array+0x50>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
800030d6:	2f fd       	sub	sp,-4
800030d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	20 6c       	sub	r12,6
800030e0:	80 00       	ld.sh	r0,r0[0x0]
800030e2:	24 58       	sub	r8,69
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	24 08       	sub	r8,64
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	20 2c       	sub	r12,2

800030ec <load_state>:
		ecu_data->config_max_trq
	}; 
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
}

void load_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800030ec:	eb cd 40 80 	pushm	r7,lr
800030f0:	20 2d       	sub	sp,8
800030f2:	16 97       	mov	r7,r11
	uint8_t addr = ECU_DATA_BUF;
	uint8_t data[ECU_DATA_BUF_LEN] = {0};
800030f4:	30 09       	mov	r9,0
800030f6:	50 09       	stdsp	sp[0x0],r9
800030f8:	fa c8 ff fc 	sub	r8,sp,-4
800030fc:	b0 09       	st.h	r8[0x0],r9
800030fe:	fa c8 ff fa 	sub	r8,sp,-6
80003102:	b0 89       	st.b	r8[0x0],r9
	mcp2515_read_array(spi_dev, data, ECU_DATA_BUF_LEN, addr);
80003104:	35 69       	mov	r9,86
80003106:	30 7a       	mov	r10,7
80003108:	1a 9b       	mov	r11,sp
8000310a:	f0 1f 00 0e 	mcall	80003140 <load_state+0x54>
	ecu_data->state					 = (fsm_ecu_state_t)data[0];
8000310e:	1b 88       	ld.ub	r8,sp[0x0]
80003110:	8f 08       	st.w	r7[0x0],r8
	ecu_data->flag_start_precharge	 = data[1];
80003112:	1b 98       	ld.ub	r8,sp[0x1]
80003114:	ef 68 00 46 	st.b	r7[70],r8
	ecu_data->flag_drive_enable		 = (flag_drive_enable_t)data[2];
80003118:	1b a8       	ld.ub	r8,sp[0x2]
8000311a:	ef 48 00 4c 	st.w	r7[76],r8
	ecu_data->flag_brake_implausible = data[3];
8000311e:	1b b8       	ld.ub	r8,sp[0x3]
80003120:	ef 68 00 47 	st.b	r7[71],r8
	uint16_t temp					 = data[4] << 8;
	ecu_data->trq_pid				 = (int16_t)(temp | (uint16_t)data[5]);
80003124:	1b c9       	ld.ub	r9,sp[0x4]
80003126:	1b d8       	ld.ub	r8,sp[0x5]
80003128:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000312c:	5c 88       	casts.h	r8
8000312e:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80003132:	8f 68       	st.w	r7[0x18],r8
	ecu_data->config_max_trq		 = (uint8_t)data[6];
80003134:	1b e8       	ld.ub	r8,sp[0x6]
80003136:	ef 68 00 65 	st.b	r7[101],r8
}
8000313a:	2f ed       	sub	sp,-8
8000313c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003140:	80 00       	ld.sh	r0,r0[0x0]
80003142:	30 98       	mov	r8,9

80003144 <mcp2515_readRXbuffer>:
	spi_write_packet(MCP2515_SPI_ADDRESS,bitModifyMessage,4);
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
}

uint8_t mcp2515_readRXbuffer ( struct spi_device * spi_dev, uint8_t bufferNumber, uint8_t * data, uint8_t dlc){
80003144:	d4 21       	pushm	r4-r7,lr
80003146:	18 96       	mov	r6,r12
80003148:	14 94       	mov	r4,r10
8000314a:	12 95       	mov	r5,r9
8000314c:	30 18       	mov	r8,1
8000314e:	f0 0b 18 00 	cp.b	r11,r8
80003152:	e0 88 00 04 	brls	8000315a <mcp2515_readRXbuffer+0x16>
80003156:	30 27       	mov	r7,2
80003158:	c0 48       	rjmp	80003160 <mcp2515_readRXbuffer+0x1c>
8000315a:	48 d8       	lddpc	r8,8000318c <mcp2515_readRXbuffer+0x48>
8000315c:	f0 0b 07 07 	ld.ub	r7,r8[r11]
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003160:	0d 8b       	ld.ub	r11,r6[0x0]
80003162:	fc 7c 18 00 	mov	r12,-190464
80003166:	f0 1f 00 0b 	mcall	80003190 <mcp2515_readRXbuffer+0x4c>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000316a:	0e 98       	mov	r8,r7
8000316c:	e8 18 00 90 	orl	r8,0x90
80003170:	fc 77 18 00 	mov	r7,-190464
80003174:	8f 38       	st.w	r7[0xc],r8
	
	spi_select_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	uint8_t spi_cmd = MCP2515_INSTR_READ_RX_BUF | rxBufferReadAddress;
	spi_write_single(MCP2515_SPI_ADDRESS, spi_cmd);
	spi_read_packet(MCP2515_SPI_ADDRESS,data,dlc);	
80003176:	0a 9a       	mov	r10,r5
80003178:	08 9b       	mov	r11,r4
8000317a:	0e 9c       	mov	r12,r7
8000317c:	f0 1f 00 06 	mcall	80003194 <mcp2515_readRXbuffer+0x50>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003180:	0d 8b       	ld.ub	r11,r6[0x0]
80003182:	0e 9c       	mov	r12,r7
80003184:	f0 1f 00 05 	mcall	80003198 <mcp2515_readRXbuffer+0x54>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}
80003188:	d8 22       	popm	r4-r7,pc
8000318a:	00 00       	add	r0,r0
8000318c:	80 00       	ld.sh	r0,r0[0x0]
8000318e:	80 00       	ld.sh	r0,r0[0x0]
80003190:	80 00       	ld.sh	r0,r0[0x0]
80003192:	20 6c       	sub	r12,6
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	24 08       	sub	r8,64
80003198:	80 00       	ld.sh	r0,r0[0x0]
8000319a:	20 2c       	sub	r12,2

8000319c <mcp2515_write_array>:
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
8000319c:	d4 21       	pushm	r4-r7,lr
8000319e:	20 3d       	sub	sp,12
800031a0:	18 97       	mov	r7,r12
800031a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
800031a4:	30 04       	mov	r4,0
800031a6:	30 05       	mov	r5,0
800031a8:	fa e5 00 00 	st.d	sp[0],r4
800031ac:	30 08       	mov	r8,0
800031ae:	ba 48       	st.h	sp[0x8],r8
800031b0:	30 28       	mov	r8,2
800031b2:	ba 88       	st.b	sp[0x0],r8
800031b4:	ba 99       	st.b	sp[0x1],r9
800031b6:	fa c8 ff fe 	sub	r8,sp,-2
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
800031ba:	fa ca ff f5 	sub	r10,sp,-11
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
		dataToSend[i] = data[i-2]; 
800031be:	17 39       	ld.ub	r9,r11++
800031c0:	10 c9       	st.b	r8++,r9

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
800031c2:	14 38       	cp.w	r8,r10
800031c4:	cf d1       	brne	800031be <mcp2515_write_array+0x22>
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800031c6:	0f 8b       	ld.ub	r11,r7[0x0]
800031c8:	fc 7c 18 00 	mov	r12,-190464
800031cc:	f0 1f 00 08 	mcall	800031ec <mcp2515_write_array+0x50>
		dataToSend[i] = data[i-2]; 
	}
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);	
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,len+2);
800031d0:	ec ca ff fe 	sub	r10,r6,-2
800031d4:	1a 9b       	mov	r11,sp
800031d6:	fc 7c 18 00 	mov	r12,-190464
800031da:	f0 1f 00 06 	mcall	800031f0 <mcp2515_write_array+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800031de:	0f 8b       	ld.ub	r11,r7[0x0]
800031e0:	fc 7c 18 00 	mov	r12,-190464
800031e4:	f0 1f 00 04 	mcall	800031f4 <mcp2515_write_array+0x58>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);

}
800031e8:	2f dd       	sub	sp,-12
800031ea:	d8 22       	popm	r4-r7,pc
800031ec:	80 00       	ld.sh	r0,r0[0x0]
800031ee:	20 6c       	sub	r12,6
800031f0:	80 00       	ld.sh	r0,r0[0x0]
800031f2:	24 58       	sub	r8,69
800031f4:	80 00       	ld.sh	r0,r0[0x0]
800031f6:	20 2c       	sub	r12,2

800031f8 <save_state>:
	gpio_set_pin_high(LED1);
	return DLC;

}

void save_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800031f8:	eb cd 40 80 	pushm	r7,lr
800031fc:	20 2d       	sub	sp,8
	uint8_t addr = ECU_DATA_BUF;
	uint8_t dataToWrite[ECU_DATA_BUF_LEN] = { 
		ecu_data->state,
		ecu_data->flag_start_precharge,
800031fe:	f7 37 00 46 	ld.ub	r7,r11[70]
		(uint8_t)ecu_data->flag_drive_enable,
80003202:	f7 3e 00 4f 	ld.ub	lr,r11[79]
		ecu_data->flag_brake_implausible,
80003206:	f7 3a 00 47 	ld.ub	r10,r11[71]
		(int8_t)((int16_t)ecu_data->trq_pid >> 8),
		(int8_t)(ecu_data->trq_pid),
		ecu_data->config_max_trq
	}; 
8000320a:	76 68       	ld.w	r8,r11[0x18]
		ecu_data->flag_start_precharge,
		(uint8_t)ecu_data->flag_drive_enable,
		ecu_data->flag_brake_implausible,
		(int8_t)((int16_t)ecu_data->trq_pid >> 8),
		(int8_t)(ecu_data->trq_pid),
		ecu_data->config_max_trq
8000320c:	f7 39 00 65 	ld.ub	r9,r11[101]
	}; 
80003210:	76 0b       	ld.w	r11,r11[0x0]
80003212:	ba 8b       	st.b	sp[0x0],r11
80003214:	ba 97       	st.b	sp[0x1],r7
80003216:	ba ae       	st.b	sp[0x2],lr
80003218:	ba ba       	st.b	sp[0x3],r10
8000321a:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
8000321e:	f5 d8 b1 08 	bfexts	r10,r8,0x8,0x8
80003222:	ba ca       	st.b	sp[0x4],r10
80003224:	ba d8       	st.b	sp[0x5],r8
80003226:	ba e9       	st.b	sp[0x6],r9
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
80003228:	35 69       	mov	r9,86
8000322a:	30 7a       	mov	r10,7
8000322c:	1a 9b       	mov	r11,sp
8000322e:	f0 1f 00 03 	mcall	80003238 <save_state+0x40>
}
80003232:	2f ed       	sub	sp,-8
80003234:	e3 cd 80 80 	ldm	sp++,r7,pc
80003238:	80 00       	ld.sh	r0,r0[0x0]
8000323a:	31 9c       	mov	r12,25

8000323c <mcp2515_setToMode>:
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
	gpio_set_pin_high(LED2);
	//done
}

void mcp2515_setToMode (struct spi_device * spi_dev, mcp2515_mode_t mode ){
8000323c:	eb cd 40 80 	pushm	r7,lr
80003240:	20 1d       	sub	sp,4
80003242:	18 97       	mov	r7,r12
	uint8_t data[4] = {
		MCP2515_CMD_BIT_MODIFY,
		MCP2515_CAN_CTRL_REG_ADDR,	
		MCP2515_MODE_bm ,	
		( mode << 5 )				// data
	};
80003244:	30 58       	mov	r8,5
80003246:	ba 88       	st.b	sp[0x0],r8
80003248:	30 f8       	mov	r8,15
8000324a:	ba 98       	st.b	sp[0x1],r8
8000324c:	3e 08       	mov	r8,-32
8000324e:	ba a8       	st.b	sp[0x2],r8
80003250:	a5 7b       	lsl	r11,0x5
80003252:	ba bb       	st.b	sp[0x3],r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003254:	19 8b       	ld.ub	r11,r12[0x0]
80003256:	fc 7c 18 00 	mov	r12,-190464
8000325a:	f0 1f 00 09 	mcall	8000327c <mcp2515_setToMode+0x40>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 4);
8000325e:	30 4a       	mov	r10,4
80003260:	1a 9b       	mov	r11,sp
80003262:	fc 7c 18 00 	mov	r12,-190464
80003266:	f0 1f 00 07 	mcall	80003280 <mcp2515_setToMode+0x44>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000326a:	0f 8b       	ld.ub	r11,r7[0x0]
8000326c:	fc 7c 18 00 	mov	r12,-190464
80003270:	f0 1f 00 05 	mcall	80003284 <mcp2515_setToMode+0x48>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}
80003274:	2f fd       	sub	sp,-4
80003276:	e3 cd 80 80 	ldm	sp++,r7,pc
8000327a:	00 00       	add	r0,r0
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	20 6c       	sub	r12,6
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	24 58       	sub	r8,69
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	20 2c       	sub	r12,2

80003288 <mcp2515_readRegister>:
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}


uint8_t mcp2515_readRegister ( struct spi_device * spi_dev, uint8_t reg_addr ){
80003288:	eb cd 40 c0 	pushm	r6-r7,lr
8000328c:	20 2d       	sub	sp,8
8000328e:	18 97       	mov	r7,r12
80003290:	16 96       	mov	r6,r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003292:	19 8b       	ld.ub	r11,r12[0x0]
80003294:	fc 7c 18 00 	mov	r12,-190464
80003298:	f0 1f 00 0f 	mcall	800032d4 <mcp2515_readRegister+0x4c>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	uint8_t data[2] = {
		MCP2515_INSTR_READ,
		reg_addr
	};
8000329c:	30 38       	mov	r8,3
8000329e:	ba c8       	st.b	sp[0x4],r8
800032a0:	ba d6       	st.b	sp[0x5],r6
		
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 2 );
800032a2:	30 2a       	mov	r10,2
800032a4:	fa cb ff fc 	sub	r11,sp,-4
800032a8:	fc 7c 18 00 	mov	r12,-190464
800032ac:	f0 1f 00 0b 	mcall	800032d8 <mcp2515_readRegister+0x50>
	uint8_t registerValue[1] = {0x00};
800032b0:	30 08       	mov	r8,0
800032b2:	ba 88       	st.b	sp[0x0],r8
	
	spi_read_packet(MCP2515_SPI_ADDRESS, registerValue, 1 );
800032b4:	30 1a       	mov	r10,1
800032b6:	1a 9b       	mov	r11,sp
800032b8:	fc 7c 18 00 	mov	r12,-190464
800032bc:	f0 1f 00 08 	mcall	800032dc <mcp2515_readRegister+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800032c0:	0f 8b       	ld.ub	r11,r7[0x0]
800032c2:	fc 7c 18 00 	mov	r12,-190464
800032c6:	f0 1f 00 07 	mcall	800032e0 <mcp2515_readRegister+0x58>

	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}
800032ca:	1b 8c       	ld.ub	r12,sp[0x0]
800032cc:	2f ed       	sub	sp,-8
800032ce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800032d2:	00 00       	add	r0,r0
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	20 6c       	sub	r12,6
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	24 58       	sub	r8,69
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	24 08       	sub	r8,64
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	20 2c       	sub	r12,2

800032e4 <mcp2515_getCurrentMode>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}

mcp2515_mode_t mcp2515_getCurrentMode ( struct spi_device * spi_dev ){
800032e4:	d4 01       	pushm	lr
	
	uint8_t regValue = mcp2515_readRegister(spi_dev, MCP2515_CAN_CTRL_REG_ADDR);
800032e6:	30 fb       	mov	r11,15
800032e8:	f0 1f 00 03 	mcall	800032f4 <mcp2515_getCurrentMode+0x10>
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}
800032ec:	f9 dc c0 a3 	bfextu	r12,r12,0x5,0x3
800032f0:	d8 02       	popm	pc
800032f2:	00 00       	add	r0,r0
800032f4:	80 00       	ld.sh	r0,r0[0x0]
800032f6:	32 88       	mov	r8,40

800032f8 <mcp2515_writeRegister>:
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}

void mcp2515_writeRegister ( struct spi_device * spi_dev, uint8_t reg_addr, uint8_t reg_data ){
800032f8:	eb cd 40 e0 	pushm	r5-r7,lr
800032fc:	20 1d       	sub	sp,4
800032fe:	18 97       	mov	r7,r12
80003300:	16 96       	mov	r6,r11
80003302:	14 95       	mov	r5,r10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003304:	19 8b       	ld.ub	r11,r12[0x0]
80003306:	fc 7c 18 00 	mov	r12,-190464
8000330a:	f0 1f 00 0b 	mcall	80003334 <mcp2515_writeRegister+0x3c>
	
	uint8_t data[3] = {
		MCP2515_INSTR_WRITE,
		reg_addr,
		reg_data
	};
8000330e:	30 28       	mov	r8,2
80003310:	ba 88       	st.b	sp[0x0],r8
80003312:	ba 96       	st.b	sp[0x1],r6
80003314:	ba a5       	st.b	sp[0x2],r5
	
	spi_write_packet(MCP2515_SPI_ADDRESS, data,3);
80003316:	30 3a       	mov	r10,3
80003318:	1a 9b       	mov	r11,sp
8000331a:	fc 7c 18 00 	mov	r12,-190464
8000331e:	f0 1f 00 07 	mcall	80003338 <mcp2515_writeRegister+0x40>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003322:	0f 8b       	ld.ub	r11,r7[0x0]
80003324:	fc 7c 18 00 	mov	r12,-190464
80003328:	f0 1f 00 05 	mcall	8000333c <mcp2515_writeRegister+0x44>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
8000332c:	2f fd       	sub	sp,-4
8000332e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003332:	00 00       	add	r0,r0
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	20 6c       	sub	r12,6
80003338:	80 00       	ld.sh	r0,r0[0x0]
8000333a:	24 58       	sub	r8,69
8000333c:	80 00       	ld.sh	r0,r0[0x0]
8000333e:	20 2c       	sub	r12,2

80003340 <mcp2515_reset>:

	return 1;
	
}

void mcp2515_reset( struct spi_device * spi_dev ){
80003340:	eb cd 40 80 	pushm	r7,lr
80003344:	18 97       	mov	r7,r12
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003346:	19 8b       	ld.ub	r11,r12[0x0]
80003348:	fc 7c 18 00 	mov	r12,-190464
8000334c:	f0 1f 00 06 	mcall	80003364 <mcp2515_reset+0x24>
80003350:	fc 7c 18 00 	mov	r12,-190464
80003354:	e0 68 00 c0 	mov	r8,192
80003358:	99 38       	st.w	r12[0xc],r8
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000335a:	0f 8b       	ld.ub	r11,r7[0x0]
8000335c:	f0 1f 00 03 	mcall	80003368 <mcp2515_reset+0x28>
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
80003360:	e3 cd 80 80 	ldm	sp++,r7,pc
80003364:	80 00       	ld.sh	r0,r0[0x0]
80003366:	20 6c       	sub	r12,6
80003368:	80 00       	ld.sh	r0,r0[0x0]
8000336a:	20 2c       	sub	r12,2

8000336c <mcp2515_init>:
	spi_enable(SPI_ADRESS);
	return spi_device_conf;
}


uint8_t mcp2515_init ( struct spi_device * spi_dev ){
8000336c:	eb cd 40 80 	pushm	r7,lr
80003370:	18 97       	mov	r7,r12

	
	mcp2515_reset(spi_dev);
80003372:	f0 1f 00 1a 	mcall	800033d8 <mcp2515_init+0x6c>
	
	mcp2515_mode_t currentMode = mcp2515_getCurrentMode(spi_dev); 	
80003376:	0e 9c       	mov	r12,r7
80003378:	f0 1f 00 19 	mcall	800033dc <mcp2515_init+0x70>
	if ( currentMode != CONFIG ){
8000337c:	58 4c       	cp.w	r12,4
8000337e:	c0 30       	breq	80003384 <mcp2515_init+0x18>
80003380:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	}
	
	
	// setup receive buffers:
	uint8_t receiveBuffer0Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB0CTRL, receiveBuffer0Settings );
80003384:	36 0a       	mov	r10,96
80003386:	14 9b       	mov	r11,r10
80003388:	0e 9c       	mov	r12,r7
8000338a:	f0 1f 00 16 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t receiveBuffer1Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB1CTRL, receiveBuffer1Settings );
8000338e:	36 0a       	mov	r10,96
80003390:	37 0b       	mov	r11,112
80003392:	0e 9c       	mov	r12,r7
80003394:	f0 1f 00 13 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	uint8_t interruptSettings = RX0IE_bm | RX1IE_bm;		//enable interrupts on full receive buffers
	mcp2515_writeRegister(spi_dev,CANINTE,interruptSettings);
80003398:	30 3a       	mov	r10,3
8000339a:	32 bb       	mov	r11,43
8000339c:	0e 9c       	mov	r12,r7
8000339e:	f0 1f 00 11 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	// set timing bits
	uint8_t cnf1RegisterSettings = SJW_LENGTH_1XTQ_bm | CAN_BAUD_RATE_PRESCALER;
	mcp2515_writeRegister(spi_dev, CNF1, cnf1RegisterSettings );
800033a2:	30 0a       	mov	r10,0
800033a4:	32 ab       	mov	r11,42
800033a6:	0e 9c       	mov	r12,r7
800033a8:	f0 1f 00 0e 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf2RegisterSettings = PRSEG_2_bm | PHSEG1_1_bm | BTLMODE_1_bm; 
	mcp2515_writeRegister(spi_dev,CNF2,cnf2RegisterSettings);
800033ac:	e0 6a 00 8a 	mov	r10,138
800033b0:	32 9b       	mov	r11,41
800033b2:	0e 9c       	mov	r12,r7
800033b4:	f0 1f 00 0b 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf3RegisterSettings = 	PHSEG2_1_bm;
	mcp2515_writeRegister(spi_dev,CNF3,cnf3RegisterSettings);
800033b8:	30 1a       	mov	r10,1
800033ba:	32 8b       	mov	r11,40
800033bc:	0e 9c       	mov	r12,r7
800033be:	f0 1f 00 09 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	
	mcp2515_setToMode(spi_dev,NORMAL);			// finish initializing
800033c2:	30 0b       	mov	r11,0
800033c4:	0e 9c       	mov	r12,r7
800033c6:	f0 1f 00 08 	mcall	800033e4 <mcp2515_init+0x78>
	currentMode = mcp2515_getCurrentMode(spi_dev);
800033ca:	0e 9c       	mov	r12,r7
800033cc:	f0 1f 00 04 	mcall	800033dc <mcp2515_init+0x70>
800033d0:	5f 0c       	sreq	r12
		return 0;
	}

	return 1;
	
}
800033d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800033d6:	00 00       	add	r0,r0
800033d8:	80 00       	ld.sh	r0,r0[0x0]
800033da:	33 40       	mov	r0,52
800033dc:	80 00       	ld.sh	r0,r0[0x0]
800033de:	32 e4       	mov	r4,46
800033e0:	80 00       	ld.sh	r0,r0[0x0]
800033e2:	32 f8       	mov	r8,47
800033e4:	80 00       	ld.sh	r0,r0[0x0]
800033e6:	32 3c       	mov	r12,35

800033e8 <mcp2515_getReceivedMessage>:
	interruptFlagRegister = mcp2515_readRegister(spi_dev, CANINTF );
	
	return interruptFlagRegister & ( 0b11 << 0 );
}

uint8_t mcp2515_getReceivedMessage ( struct spi_device * spi_dev, uint8_t bufferNum, uint8_t * data, uint8_t len ){
800033e8:	d4 21       	pushm	r4-r7,lr
800033ea:	18 95       	mov	r5,r12
800033ec:	16 97       	mov	r7,r11
800033ee:	14 94       	mov	r4,r10
	gpio_set_pin_low(LED1);
800033f0:	35 3c       	mov	r12,83
800033f2:	f0 1f 00 10 	mcall	80003430 <mcp2515_getReceivedMessage+0x48>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t receivedMessageInterrupt_bm;

	switch(bufferNum){
800033f6:	58 07       	cp.w	r7,0
800033f8:	c0 a0       	breq	8000340c <mcp2515_getReceivedMessage+0x24>
800033fa:	30 18       	mov	r8,1
800033fc:	f0 07 18 00 	cp.b	r7,r8
80003400:	c0 40       	breq	80003408 <mcp2515_getReceivedMessage+0x20>
80003402:	e0 66 00 ff 	mov	r6,255
80003406:	c1 28       	rjmp	8000342a <mcp2515_getReceivedMessage+0x42>
80003408:	37 5b       	mov	r11,117
8000340a:	c0 28       	rjmp	8000340e <mcp2515_getReceivedMessage+0x26>
8000340c:	36 5b       	mov	r11,101
			return 0xFF; //faulty call of function
	}
	
	
	//get DLC:
	uint8_t DLC =  mcp2515_readRegister(spi_dev, messageDLCAddress);
8000340e:	0a 9c       	mov	r12,r5
80003410:	f0 1f 00 09 	mcall	80003434 <mcp2515_getReceivedMessage+0x4c>
	DLC &= RX_DLC_BITS_bm;	// filter away any unwanted bits
80003414:	ed dc c0 04 	bfextu	r6,r12,0x0,0x4
	
	// get Data:
	mcp2515_readRXbuffer(spi_dev,bufferNum,data,DLC);	
80003418:	0c 99       	mov	r9,r6
8000341a:	08 9a       	mov	r10,r4
8000341c:	0e 9b       	mov	r11,r7
8000341e:	0a 9c       	mov	r12,r5
80003420:	f0 1f 00 06 	mcall	80003438 <mcp2515_getReceivedMessage+0x50>
	//mcp2515_read_array(spi_dev,data,DLC,messageAddress);
	
	
	//reset interrupt flag: (perhaps no longer needed due to the readRXbuffer function over - it should automatically reset the flag)
	//mcp2515_bitModifyRegister(spi_dev, CANINTF, receivedMessageInterrupt_bm,0x00);
	gpio_set_pin_high(LED1);
80003424:	35 3c       	mov	r12,83
80003426:	f0 1f 00 06 	mcall	8000343c <mcp2515_getReceivedMessage+0x54>
	return DLC;

}
8000342a:	0c 9c       	mov	r12,r6
8000342c:	d8 22       	popm	r4-r7,pc
8000342e:	00 00       	add	r0,r0
80003430:	80 00       	ld.sh	r0,r0[0x0]
80003432:	69 34       	ld.w	r4,r4[0x4c]
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	32 88       	mov	r8,40
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	31 44       	mov	r4,20
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	69 1e       	ld.w	lr,r4[0x44]

80003440 <mcp2515_sendCanMessage>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}

void mcp2515_sendCanMessage ( struct spi_device * spi_dev, uint8_t DLC, uint8_t * data, uint16_t address, uint8_t bufferNumber ){
80003440:	eb cd 40 fe 	pushm	r1-r7,lr
80003444:	18 97       	mov	r7,r12
80003446:	16 94       	mov	r4,r11
80003448:	14 93       	mov	r3,r10
8000344a:	12 95       	mov	r5,r9
8000344c:	10 96       	mov	r6,r8
	
	gpio_set_pin_low(LED2);
8000344e:	35 2c       	mov	r12,82
80003450:	f0 1f 00 1b 	mcall	800034bc <mcp2515_sendCanMessage+0x7c>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t dataAddress;
	uint8_t controlRegisterAddress;
	
	switch(bufferNumber){
80003454:	58 06       	cp.w	r6,0
80003456:	c0 a0       	breq	8000346a <mcp2515_sendCanMessage+0x2a>
80003458:	30 18       	mov	r8,1
8000345a:	f0 06 18 00 	cp.b	r6,r8
8000345e:	c2 c1       	brne	800034b6 <mcp2515_sendCanMessage+0x76>
80003460:	34 01       	mov	r1,64
80003462:	34 62       	mov	r2,70
80003464:	34 5b       	mov	r11,69
80003466:	34 16       	mov	r6,65
80003468:	c0 58       	rjmp	80003472 <mcp2515_sendCanMessage+0x32>
8000346a:	33 01       	mov	r1,48
8000346c:	33 62       	mov	r2,54
8000346e:	33 5b       	mov	r11,53
80003470:	33 16       	mov	r6,49
	//	dataToSend[i] = data[i-5];
	//}
	//mcp2515_write_array(spi_dev,dataToSend,5+DLC,messageAddress);
	
	// Set up length of message
	mcp2515_writeRegister(spi_dev, messageDLCAddress, DLC );
80003472:	08 9a       	mov	r10,r4
80003474:	0e 9c       	mov	r12,r7
80003476:	f0 1f 00 13 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up address
	uint8_t addressMSB = ( address >> 3);
	mcp2515_writeRegister(spi_dev, messageAddress, addressMSB );
8000347a:	f5 d5 c0 68 	bfextu	r10,r5,0x3,0x8
8000347e:	0c 9b       	mov	r11,r6
80003480:	0e 9c       	mov	r12,r7
80003482:	f0 1f 00 10 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	uint8_t addressLSB = (address << 5);
	mcp2515_writeRegister(spi_dev, messageAddress + 1 , addressLSB);
80003486:	ea 0a 15 05 	lsl	r10,r5,0x5
8000348a:	ec cb ff ff 	sub	r11,r6,-1
8000348e:	e2 1a 00 e0 	andl	r10,0xe0,COH
80003492:	5c 5b       	castu.b	r11
80003494:	0e 9c       	mov	r12,r7
80003496:	f0 1f 00 0b 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up data
	
	mcp2515_write_array(spi_dev,data,DLC,dataAddress);
8000349a:	04 99       	mov	r9,r2
8000349c:	08 9a       	mov	r10,r4
8000349e:	06 9b       	mov	r11,r3
800034a0:	0e 9c       	mov	r12,r7
800034a2:	f0 1f 00 09 	mcall	800034c4 <mcp2515_sendCanMessage+0x84>
	
	// Request data transmission, priority set to low
	uint8_t dataTransmissionSetting = MCP2515_CAN_MESSAGE_PRIORITY_HIGHEST_bm | MCP2515_CAN_TRANSMIT_REQUEST_bm;
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
800034a6:	30 ba       	mov	r10,11
800034a8:	02 9b       	mov	r11,r1
800034aa:	0e 9c       	mov	r12,r7
800034ac:	f0 1f 00 05 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	gpio_set_pin_high(LED2);
800034b0:	35 2c       	mov	r12,82
800034b2:	f0 1f 00 06 	mcall	800034c8 <mcp2515_sendCanMessage+0x88>
800034b6:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
800034ba:	00 00       	add	r0,r0
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	69 34       	ld.w	r4,r4[0x4c]
800034c0:	80 00       	ld.sh	r0,r0[0x0]
800034c2:	32 f8       	mov	r8,47
800034c4:	80 00       	ld.sh	r0,r0[0x0]
800034c6:	31 9c       	mov	r12,25
800034c8:	80 00       	ld.sh	r0,r0[0x0]
800034ca:	69 1e       	ld.w	lr,r4[0x44]

800034cc <spi_init_module>:
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}

struct spi_device spi_init_module(void) {
800034cc:	eb cd 40 c0 	pushm	r6-r7,lr
800034d0:	20 1d       	sub	sp,4
	struct spi_device spi_device_conf = {
		.id = 0
	};
800034d2:	fa c7 ff fc 	sub	r7,sp,-4
800034d6:	30 08       	mov	r8,0
800034d8:	0e f8       	st.b	--r7,r8
 * \brief Enable a module clock derived from the PBC clock
 * \param index Index of the module clock in the PBCMASK register
 */
static inline void sysclk_enable_pbc_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBC, index);
800034da:	30 3b       	mov	r11,3
800034dc:	30 4c       	mov	r12,4
800034de:	f0 1f 00 1b 	mcall	80003548 <spi_init_module+0x7c>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800034e2:	fc 76 18 00 	mov	r6,-190464
800034e6:	e0 68 00 80 	mov	r8,128
800034ea:	8d 08       	st.w	r6[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800034ec:	6c 18       	ld.w	r8,r6[0x4]
800034ee:	30 19       	mov	r9,1
800034f0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800034f4:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800034f6:	6c 18       	ld.w	r8,r6[0x4]
800034f8:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800034fc:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800034fe:	6c 18       	ld.w	r8,r6[0x4]
80003500:	30 0a       	mov	r10,0
80003502:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
80003506:	8d 18       	st.w	r6[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
80003508:	6c 18       	ld.w	r8,r6[0x4]
8000350a:	30 f9       	mov	r9,15
8000350c:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003510:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003512:	6c 18       	ld.w	r8,r6[0x4]
80003514:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003518:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000351a:	6c 18       	ld.w	r8,r6[0x4]
8000351c:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
80003520:	8d 18       	st.w	r6[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003522:	6c 18       	ld.w	r8,r6[0x4]
80003524:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80003528:	8d 18       	st.w	r6[0x4],r8

	spi_master_init(SPI_ADRESS);
	spi_master_setup_device(SPI_ADRESS, &spi_device_conf, SPI_MODE_0, 1000000, 0);
8000352a:	14 98       	mov	r8,r10
8000352c:	ee 79 42 40 	mov	r9,1000000
80003530:	0e 9b       	mov	r11,r7
80003532:	0c 9c       	mov	r12,r6
80003534:	f0 1f 00 06 	mcall	8000354c <spi_init_module+0x80>
	spi_enable(SPI_ADRESS);
80003538:	0c 9c       	mov	r12,r6
8000353a:	f0 1f 00 06 	mcall	80003550 <spi_init_module+0x84>
	return spi_device_conf;
}
8000353e:	1b bc       	ld.ub	r12,sp[0x3]
80003540:	2f fd       	sub	sp,-4
80003542:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003546:	00 00       	add	r0,r0
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	6c 64       	ld.w	r4,r6[0x18]
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	24 84       	sub	r4,72
80003550:	80 00       	ld.sh	r0,r0[0x0]
80003552:	20 24       	sub	r4,2

80003554 <spi_init_pins>:
	MCP2515_CMD_RTS = 0x80,
	MCP2515_CMD_READ_STATUS = 0xA0,
	MCP2515_CMD_BIT_MODIFY = 0x05,
} MCP2515_CMD_t;

void spi_init_pins(void) {
80003554:	d4 01       	pushm	lr
		{SPI_MOSI_PIN,	SPI_MOSI_FUNCTION},
		{SPI_CS_PIN,	SPI_CS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
80003556:	30 5b       	mov	r11,5
80003558:	48 2c       	lddpc	r12,80003560 <spi_init_pins+0xc>
8000355a:	f0 1f 00 03 	mcall	80003564 <spi_init_pins+0x10>
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}
8000355e:	d8 02       	popm	pc
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	80 04       	ld.sh	r4,r0[0x0]
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	67 a8       	ld.w	r8,r3[0x68]

80003568 <fsm_ecu_init>:
#define SOFTWARE_TIMER_0_5_SEC		25
#define SOFTWARE_TIMER_1_SEC		50

static uint16_t attempts =	0;

void fsm_ecu_init(fsm_ecu_data_t *ecu_data) {
80003568:	eb cd 00 c0 	pushm	r6-r7
	ecu_data->state = STATE_STARTUP;
8000356c:	30 08       	mov	r8,0
8000356e:	99 08       	st.w	r12[0x0],r8
	ecu_data->inverter_can_msg = (inverter_can_msg_t){.data.u64 = 0x0LL, .dlc = 0};
80003570:	30 06       	mov	r6,0
80003572:	30 07       	mov	r7,0
80003574:	f8 e7 00 04 	st.d	r12[4],r6
80003578:	99 38       	st.w	r12[0xc],r8
	ecu_data->trq_sens0 = 0;
8000357a:	f9 58 00 10 	st.h	r12[16],r8
	ecu_data->trq_sens1 = 0;
8000357e:	f9 58 00 12 	st.h	r12[18],r8
	ecu_data->trq_pedal = 0;
80003582:	30 0a       	mov	r10,0
80003584:	99 7a       	st.w	r12[0x1c],r10
	ecu_data->trq_sens0_err = 0;
80003586:	f9 68 00 14 	st.b	r12[20],r8
	ecu_data->trq_sens1_err = 0;
8000358a:	f9 68 00 15 	st.b	r12[21],r8
	ecu_data->trq_cmd = 0;
8000358e:	f9 58 00 16 	st.h	r12[22],r8
	ecu_data->trq_pid = 0;
80003592:	99 6a       	st.w	r12[0x18],r10
	ecu_data->dash_msg = (dash_can_msg_t){.data.u64 = 0x0LL, .id = 0};
80003594:	f8 e7 00 20 	st.d	r12[32],r6
80003598:	99 a8       	st.w	r12[0x28],r8
	ecu_data->bms_msg = (bms_can_msg_t){.data.u64 = 0x0LL, .id = 0};
8000359a:	f8 e7 00 2c 	st.d	r12[44],r6
8000359e:	99 d8       	st.w	r12[0x34],r8
	ecu_data->vdc_battery = 0;
800035a0:	f9 58 00 38 	st.h	r12[56],r8
	ecu_data->inverter_vdc = 0;
800035a4:	f9 58 00 3a 	st.h	r12[58],r8
	ecu_data->rpm = 0;
800035a8:	f9 58 00 3c 	st.h	r12[60],r8
	ecu_data->motor_temp = 0;
800035ac:	f9 58 00 3e 	st.h	r12[62],r8
	ecu_data->inverter_temp = 0;
800035b0:	f9 58 00 40 	st.h	r12[64],r8
	ecu_data->brake_front = 0;
800035b4:	f9 58 00 42 	st.h	r12[66],r8
	ecu_data->brake_rear = 0;
800035b8:	f9 58 00 44 	st.h	r12[68],r8
	ecu_data->flag_start_precharge = 0;
800035bc:	f9 68 00 46 	st.b	r12[70],r8
	ecu_data->flag_brake_implausible = 0;
800035c0:	f9 68 00 47 	st.b	r12[71],r8
	ecu_data->max_cell_temp = 0;
800035c4:	f9 68 00 48 	st.b	r12[72],r8
	ecu_data->flag_drive_enable = DRIVE_DISABLED;
800035c8:	f9 48 00 4c 	st.w	r12[76],r8
	ecu_data->arctos_mode = ARCTOS_MODE_NORMAL;
800035cc:	f9 48 00 50 	st.w	r12[80],r8
	ecu_data->inverter_error = 0;
800035d0:	f9 58 00 54 	st.h	r12[84],r8
	ecu_data->ecu_error = 0;
800035d4:	f9 58 00 56 	st.h	r12[86],r8
	ecu_data->WFL_sens = 0;
800035d8:	f9 58 00 58 	st.h	r12[88],r8
	ecu_data->WFR_sens = 0;
800035dc:	f9 58 00 5a 	st.h	r12[90],r8
	ecu_data->WRL_sens = 0;
800035e0:	f9 58 00 5c 	st.h	r12[92],r8
	ecu_data->WRR_sens = 0;
800035e4:	f9 58 00 5e 	st.h	r12[94],r8
	ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800035e8:	f9 48 00 60 	st.w	r12[96],r8
	ecu_data->reboot = 0;
800035ec:	f9 68 00 64 	st.b	r12[100],r8
	ecu_data->config_max_trq = 50;
800035f0:	33 2b       	mov	r11,50
800035f2:	f9 6b 00 65 	st.b	r12[101],r11
	ecu_data->Kp = Kp_default;
800035f6:	fc 1b 42 c8 	movh	r11,0x42c8
800035fa:	f9 4b 00 68 	st.w	r12[104],r11
	ecu_data->Ki = Ki_default;
800035fe:	f9 4a 00 6c 	st.w	r12[108],r10
	ecu_data->Kd = Kd_default;
80003602:	fc 1a 41 f0 	movh	r10,0x41f0
80003606:	f9 4a 00 70 	st.w	r12[112],r10
	ecu_data->d_filter_gain = D_FILTER_GAIN_DEFAULT;
8000360a:	fc 1b 3d 80 	movh	r11,0x3d80
8000360e:	f9 4b 00 78 	st.w	r12[120],r11
	ecu_data->slip_target = SLIP_TARGET_DEFAULT;
80003612:	e0 6a cc cd 	mov	r10,52429
80003616:	ea 1a 3e 4c 	orh	r10,0x3e4c
8000361a:	f9 4a 00 74 	st.w	r12[116],r10
	ecu_data->inverter_timeout = 0;
8000361e:	f9 68 00 7c 	st.b	r12[124],r8
	ecu_data->lc_filter_gain = LC_FILTER_GAIN_DEFAULT;
80003622:	e0 69 94 36 	mov	r9,37942
80003626:	ea 19 3c 57 	orh	r9,0x3c57
8000362a:	f9 49 00 80 	st.w	r12[128],r9
	ecu_data->lc_trq_init = LC_TRQ_INIT_DEFAULT;
8000362e:	e0 6b 90 00 	mov	r11,36864
80003632:	ea 1b 46 19 	orh	r11,0x4619
80003636:	f9 4b 00 84 	st.w	r12[132],r11
	ecu_data->kers_factor = 0;
8000363a:	f9 58 00 88 	st.h	r12[136],r8
	ecu_data->bms_current = 0;
8000363e:	f9 58 00 8a 	st.h	r12[138],r8
}
80003642:	e3 cd 00 c0 	ldm	sp++,r6-r7
80003646:	5e fc       	retal	r12

80003648 <fsm_ecu_run_state>:
	fsm_ecu_state_deactivate_launch_func,
	fsm_ecu_state_plausibility_error_func,
	fsm_ecu_state_error_func,
};

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
80003648:	d4 01       	pushm	lr
	return fsm_ecu_state_table[ current_state ]( data );
8000364a:	48 48       	lddpc	r8,80003658 <fsm_ecu_run_state+0x10>
8000364c:	f0 0c 03 28 	ld.w	r8,r8[r12<<0x2]
80003650:	16 9c       	mov	r12,r11
80003652:	5d 18       	icall	r8
};
80003654:	d8 02       	popm	pc
80003656:	00 00       	add	r0,r0
80003658:	80 00       	ld.sh	r0,r0[0x0]
8000365a:	80 2c       	ld.sh	r12,r0[0x4]

8000365c <fsm_ecu_state_error_func>:
	return next_state;
};


	
fsm_ecu_state_t fsm_ecu_state_error_func( fsm_ecu_data_t *ecu_data ) {
8000365c:	eb cd 40 80 	pushm	r7,lr
80003660:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ERROR;
	get_new_data(ecu_data);
80003662:	f0 1f 00 12 	mcall	800036a8 <fsm_ecu_state_error_func+0x4c>
	/* Disable AIR+ */
	gpio_set_pin_low(AIR_PLUS);
80003666:	30 4c       	mov	r12,4
80003668:	f0 1f 00 11 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(FRG_PIN);
8000366c:	30 9c       	mov	r12,9
8000366e:	f0 1f 00 10 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(RFE_PIN);
80003672:	31 0c       	mov	r12,16
80003674:	f0 1f 00 0e 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	ecu_data->trq_cmd = 0x0;
80003678:	30 08       	mov	r8,0
8000367a:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000367e:	30 0c       	mov	r12,0
80003680:	f0 1f 00 0c 	mcall	800036b0 <fsm_ecu_state_error_func+0x54>
	
	if (ecu_data->reboot == 1) {
80003684:	ef 39 00 64 	ld.ub	r9,r7[100]
80003688:	30 18       	mov	r8,1
8000368a:	f0 09 18 00 	cp.b	r9,r8
8000368e:	c0 40       	breq	80003696 <fsm_ecu_state_error_func+0x3a>
80003690:	30 8c       	mov	r12,8
80003692:	e3 cd 80 80 	ldm	sp++,r7,pc
		ecu_data->reboot = 0;
80003696:	30 08       	mov	r8,0
80003698:	ef 68 00 64 	st.b	r7[100],r8
		fsm_ecu_init(ecu_data); // Reinitialize data struct
8000369c:	0e 9c       	mov	r12,r7
8000369e:	f0 1f 00 06 	mcall	800036b4 <fsm_ecu_state_error_func+0x58>
800036a2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800036a6:	00 00       	add	r0,r0
800036a8:	80 00       	ld.sh	r0,r0[0x0]
800036aa:	43 d0       	lddsp	r0,sp[0xf4]
800036ac:	80 00       	ld.sh	r0,r0[0x0]
800036ae:	69 34       	ld.w	r4,r4[0x4c]
800036b0:	80 00       	ld.sh	r0,r0[0x0]
800036b2:	2b 08       	sub	r8,-80
800036b4:	80 00       	ld.sh	r0,r0[0x0]
800036b6:	35 68       	mov	r8,86

800036b8 <fsm_ecu_state_plausibility_error_func>:
		ecu_can_send_ready_to_drive();
		return STATE_READY;
	}
}

fsm_ecu_state_t fsm_ecu_state_plausibility_error_func( fsm_ecu_data_t *ecu_data ) {
800036b8:	eb cd 40 c0 	pushm	r6-r7,lr
800036bc:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_PLAUSIBILITY_ERROR;

	get_new_data(ecu_data);
800036be:	f0 1f 00 1b 	mcall	80003728 <fsm_ecu_state_plausibility_error_func+0x70>
	get_trq_sens(ecu_data);
800036c2:	0e 9c       	mov	r12,r7
800036c4:	f0 1f 00 1a 	mcall	8000372c <fsm_ecu_state_plausibility_error_func+0x74>

	if ( torque_plausibility_check(ecu_data) == true ) {
800036c8:	0e 9c       	mov	r12,r7
800036ca:	f0 1f 00 1a 	mcall	80003730 <fsm_ecu_state_plausibility_error_func+0x78>
800036ce:	c2 30       	breq	80003714 <fsm_ecu_state_plausibility_error_func+0x5c>
		if (ecu_data->flag_brake_implausible) {
800036d0:	ef 39 00 47 	ld.ub	r9,r7[71]
800036d4:	30 08       	mov	r8,0
800036d6:	f0 09 18 00 	cp.b	r9,r8
800036da:	c1 30       	breq	80003700 <fsm_ecu_state_plausibility_error_func+0x48>
			/* Can return to normal state if pedal travel < 5% (pedal = <0,1000>) */
			if (max(ecu_data->trq_sens0, ecu_data->trq_sens1) < 50) {
800036dc:	ef 08 00 10 	ld.sh	r8,r7[16]
800036e0:	ef 09 00 12 	ld.sh	r9,r7[18]
800036e4:	f0 09 0c 48 	max	r8,r8,r9
800036e8:	e0 48 00 31 	cp.w	r8,49
800036ec:	e0 89 00 14 	brgt	80003714 <fsm_ecu_state_plausibility_error_func+0x5c>
				ecu_data->flag_brake_implausible = 0;
800036f0:	30 08       	mov	r8,0
800036f2:	ef 68 00 47 	st.b	r7[71],r8
				gpio_set_pin_high(FRG_PIN);
800036f6:	30 9c       	mov	r12,9
800036f8:	f0 1f 00 0f 	mcall	80003734 <fsm_ecu_state_plausibility_error_func+0x7c>
800036fc:	30 36       	mov	r6,3
800036fe:	c0 c8       	rjmp	80003716 <fsm_ecu_state_plausibility_error_func+0x5e>
				next_state = STATE_READY;
			}
		} else {
			gpio_set_pin_high(FRG_PIN);
80003700:	30 9c       	mov	r12,9
80003702:	f0 1f 00 0d 	mcall	80003734 <fsm_ecu_state_plausibility_error_func+0x7c>
			if (ecu_data->launch_control_flag == LAUNCH_CONTROL_ACTIVE) {
80003706:	6f 86       	ld.w	r6,r7[0x60]
80003708:	58 36       	cp.w	r6,3
8000370a:	f9 b6 00 05 	moveq	r6,5
8000370e:	f9 b6 01 03 	movne	r6,3
80003712:	c0 28       	rjmp	80003716 <fsm_ecu_state_plausibility_error_func+0x5e>
80003714:	30 76       	mov	r6,7
			} else {
				next_state = STATE_READY;	
			}
		}
	}
	ecu_data->trq_cmd = 0x0;
80003716:	30 08       	mov	r8,0
80003718:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000371c:	30 0c       	mov	r12,0
8000371e:	f0 1f 00 07 	mcall	80003738 <fsm_ecu_state_plausibility_error_func+0x80>
	return next_state;
};
80003722:	0c 9c       	mov	r12,r6
80003724:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	43 d0       	lddsp	r0,sp[0xf4]
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	44 90       	lddsp	r0,sp[0x124]
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	3e f4       	mov	r4,-17
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	69 1e       	ld.w	lr,r4[0x44]
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	2b 08       	sub	r8,-80

8000373c <fsm_ecu_state_deactivate_launch_func>:
	}
	
	return next_state;
}

fsm_ecu_state_t fsm_ecu_state_deactivate_launch_func( fsm_ecu_data_t *ecu_data ) {
8000373c:	d4 01       	pushm	lr
	//Wait for 5 seconds before returning to ready state
	static uint8_t timer = 0;
	if (timer < SOFTWARE_TIMER_5_SEC) {
8000373e:	48 d8       	lddpc	r8,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003740:	11 88       	ld.ub	r8,r8[0x0]
80003742:	3f 99       	mov	r9,-7
80003744:	f2 08 18 00 	cp.b	r8,r9
80003748:	e0 8b 00 0d 	brhi	80003762 <fsm_ecu_state_deactivate_launch_func+0x26>
		timer++;
8000374c:	2f f8       	sub	r8,-1
8000374e:	48 99       	lddpc	r9,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003750:	b2 88       	st.b	r9[0x0],r8
		ecu_data->trq_cmd = 0;
80003752:	30 08       	mov	r8,0
80003754:	f9 58 00 16 	st.h	r12[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003758:	30 0c       	mov	r12,0
8000375a:	f0 1f 00 07 	mcall	80003774 <fsm_ecu_state_deactivate_launch_func+0x38>
8000375e:	30 6c       	mov	r12,6
		return STATE_DEACTIVATE_LAUNCH;
80003760:	d8 02       	popm	pc
	} else {
		timer = 0;
80003762:	30 09       	mov	r9,0
80003764:	48 38       	lddpc	r8,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003766:	b0 89       	st.b	r8[0x0],r9
		ecu_can_send_ready_to_drive();
80003768:	f0 1f 00 04 	mcall	80003778 <fsm_ecu_state_deactivate_launch_func+0x3c>
8000376c:	30 3c       	mov	r12,3
		return STATE_READY;
	}
}
8000376e:	d8 02       	popm	pc
80003770:	00 00       	add	r0,r0
80003772:	cb fe       	rcall	800034f0 <spi_init_module+0x24>
80003774:	80 00       	ld.sh	r0,r0[0x0]
80003776:	2b 08       	sub	r8,-80
80003778:	80 00       	ld.sh	r0,r0[0x0]
8000377a:	29 a0       	sub	r0,-102

8000377c <fsm_ecu_state_launch_control_func>:
	}
	
	return next_state;
}	

fsm_ecu_state_t fsm_ecu_state_launch_control_func( fsm_ecu_data_t *ecu_data ) {
8000377c:	eb cd 40 80 	pushm	r7,lr
80003780:	18 97       	mov	r7,r12
	int16_t trq_min = 0;
	static uint16_t activation_timer = 0;
	fsm_ecu_state_t next_state = STATE_LAUNCH_CONTROL;
	
	get_new_data(ecu_data);
80003782:	f0 1f 00 35 	mcall	80003854 <fsm_ecu_state_launch_control_func+0xd8>
	get_trq_sens(ecu_data);
80003786:	0e 9c       	mov	r12,r7
80003788:	f0 1f 00 34 	mcall	80003858 <fsm_ecu_state_launch_control_func+0xdc>
	
	if (torque_plausibility_check(ecu_data)) {
8000378c:	0e 9c       	mov	r12,r7
8000378e:	f0 1f 00 34 	mcall	8000385c <fsm_ecu_state_launch_control_func+0xe0>
80003792:	c4 80       	breq	80003822 <fsm_ecu_state_launch_control_func+0xa6>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003794:	ef 08 00 10 	ld.sh	r8,r7[16]
80003798:	ef 09 00 12 	ld.sh	r9,r7[18]
8000379c:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
800037a0:	e0 68 01 f4 	mov	r8,500
800037a4:	f0 09 19 00 	cp.h	r9,r8
800037a8:	e0 8a 00 23 	brle	800037ee <fsm_ecu_state_launch_control_func+0x72>
			switch (ecu_data->launch_control_flag) {
800037ac:	6f 88       	ld.w	r8,r7[0x60]
800037ae:	58 28       	cp.w	r8,2
800037b0:	c0 d0       	breq	800037ca <fsm_ecu_state_launch_control_func+0x4e>
800037b2:	58 38       	cp.w	r8,3
800037b4:	c1 40       	breq	800037dc <fsm_ecu_state_launch_control_func+0x60>
800037b6:	58 18       	cp.w	r8,1
800037b8:	c0 30       	breq	800037be <fsm_ecu_state_launch_control_func+0x42>
800037ba:	30 5c       	mov	r12,5
800037bc:	c3 d8       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_INITIATE:
				activation_timer++;
800037be:	4a 98       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037c0:	90 09       	ld.sh	r9,r8[0x0]
800037c2:	2f f9       	sub	r9,-1
800037c4:	b0 09       	st.h	r8[0x0],r9
800037c6:	30 5c       	mov	r12,5
				break;
800037c8:	c3 78       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				
				case LAUNCH_CONTROL_COUNTDOWN_COMPLETE:
				ecu_data->launch_control_flag = LAUNCH_CONTROL_ACTIVE;
800037ca:	30 38       	mov	r8,3
800037cc:	ef 48 00 60 	st.w	r7[96],r8
				activation_timer = 0;	
800037d0:	30 09       	mov	r9,0
800037d2:	4a 48       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037d4:	b0 09       	st.h	r8[0x0],r9
800037d6:	30 5c       	mov	r12,5
				break;
800037d8:	e3 cd 80 80 	ldm	sp++,r7,pc
				
				case LAUNCH_CONTROL_ACTIVE:
				launch_control(ecu_data);
800037dc:	0e 9c       	mov	r12,r7
800037de:	f0 1f 00 22 	mcall	80003864 <fsm_ecu_state_launch_control_func+0xe8>
				ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
800037e2:	ef 0c 00 16 	ld.sh	r12,r7[22]
800037e6:	f0 1f 00 21 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xec>
800037ea:	30 5c       	mov	r12,5
800037ec:	c2 58       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				default:
				break;	
			}
		} else {
			// Exit launch control
			switch (ecu_data->launch_control_flag) {
800037ee:	6f 88       	ld.w	r8,r7[0x60]
800037f0:	58 18       	cp.w	r8,1
800037f2:	c0 40       	breq	800037fa <fsm_ecu_state_launch_control_func+0x7e>
800037f4:	58 38       	cp.w	r8,3
800037f6:	c0 f1       	brne	80003814 <fsm_ecu_state_launch_control_func+0x98>
800037f8:	c0 88       	rjmp	80003808 <fsm_ecu_state_launch_control_func+0x8c>
				case LAUNCH_CONTROL_INITIATE:
					activation_timer = 0;
800037fa:	30 09       	mov	r9,0
800037fc:	49 98       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037fe:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
80003800:	f0 1f 00 1b 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
80003804:	30 6c       	mov	r12,6
					next_state = STATE_DEACTIVATE_LAUNCH;
					break;
80003806:	c1 88       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_ACTIVE:
					activation_timer = 0;
80003808:	30 09       	mov	r9,0
8000380a:	49 68       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
8000380c:	b0 09       	st.h	r8[0x0],r9
8000380e:	30 3c       	mov	r12,3
					next_state = STATE_READY;
					break;
80003810:	e3 cd 80 80 	ldm	sp++,r7,pc
				default:
					activation_timer = 0;
80003814:	30 09       	mov	r9,0
80003816:	49 38       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003818:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
8000381a:	f0 1f 00 15 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
8000381e:	30 6c       	mov	r12,6
80003820:	c0 b8       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
					break;
			}	
		}
	} else {
		//Torque sensor implausibility
		ecu_data->trq_cmd = 0;
80003822:	30 08       	mov	r8,0
80003824:	ef 58 00 16 	st.h	r7[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003828:	30 0c       	mov	r12,0
8000382a:	f0 1f 00 10 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xec>
		gpio_set_pin_low(FRG_PIN);
8000382e:	30 9c       	mov	r12,9
80003830:	f0 1f 00 10 	mcall	80003870 <fsm_ecu_state_launch_control_func+0xf4>
80003834:	30 7c       	mov	r12,7
		next_state = STATE_PLAUSIBILITY_ERROR;	
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
80003836:	48 b8       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003838:	90 09       	ld.sh	r9,r8[0x0]
8000383a:	e0 68 01 f4 	mov	r8,500
8000383e:	f0 09 19 00 	cp.h	r9,r8
80003842:	c0 71       	brne	80003850 <fsm_ecu_state_launch_control_func+0xd4>
		activation_timer = 0;
80003844:	30 09       	mov	r9,0
80003846:	48 78       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003848:	b0 09       	st.h	r8[0x0],r9
		ecu_can_send_launch_stop();
8000384a:	f0 1f 00 09 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
8000384e:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}
80003850:	e3 cd 80 80 	ldm	sp++,r7,pc
80003854:	80 00       	ld.sh	r0,r0[0x0]
80003856:	43 d0       	lddsp	r0,sp[0xf4]
80003858:	80 00       	ld.sh	r0,r0[0x0]
8000385a:	44 90       	lddsp	r0,sp[0x124]
8000385c:	80 00       	ld.sh	r0,r0[0x0]
8000385e:	3e f4       	mov	r4,-17
80003860:	00 00       	add	r0,r0
80003862:	cb fc       	rcall	800039e0 <fsm_ecu_state_ready_func+0xb8>
80003864:	80 00       	ld.sh	r0,r0[0x0]
80003866:	46 40       	lddsp	r0,sp[0x190]
80003868:	80 00       	ld.sh	r0,r0[0x0]
8000386a:	2b 08       	sub	r8,-80
8000386c:	80 00       	ld.sh	r0,r0[0x0]
8000386e:	28 40       	sub	r0,-124
80003870:	80 00       	ld.sh	r0,r0[0x0]
80003872:	69 34       	ld.w	r4,r4[0x4c]

80003874 <fsm_ecu_state_init_launch_func>:
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
 	
	return next_state;
};

fsm_ecu_state_t fsm_ecu_state_init_launch_func( fsm_ecu_data_t *ecu_data ) {	
80003874:	eb cd 40 80 	pushm	r7,lr
80003878:	18 97       	mov	r7,r12
	static uint16_t activation_timer = 0;
	static uint8_t verification_timer = 0;
	int16_t trq_min = 0;
	fsm_ecu_state_t next_state = STATE_INIT_LAUNCH;
	
	get_new_data(ecu_data);
8000387a:	f0 1f 00 25 	mcall	8000390c <fsm_ecu_state_init_launch_func+0x98>
	get_trq_sens(ecu_data);
8000387e:	0e 9c       	mov	r12,r7
80003880:	f0 1f 00 24 	mcall	80003910 <fsm_ecu_state_init_launch_func+0x9c>
	if (torque_plausibility_check(ecu_data)) {
80003884:	0e 9c       	mov	r12,r7
80003886:	f0 1f 00 24 	mcall	80003914 <fsm_ecu_state_init_launch_func+0xa0>
8000388a:	c0 31       	brne	80003890 <fsm_ecu_state_init_launch_func+0x1c>
8000388c:	30 4c       	mov	r12,4
8000388e:	c2 a8       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003890:	ef 08 00 10 	ld.sh	r8,r7[16]
80003894:	ef 09 00 12 	ld.sh	r9,r7[18]
80003898:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
8000389c:	e0 68 01 f4 	mov	r8,500
800038a0:	f0 09 19 00 	cp.h	r9,r8
800038a4:	e0 8a 00 17 	brle	800038d2 <fsm_ecu_state_init_launch_func+0x5e>
			if (verification_timer < SOFTWARE_TIMER_0_5_SEC) {
800038a8:	49 c8       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038aa:	11 88       	ld.ub	r8,r8[0x0]
800038ac:	31 89       	mov	r9,24
800038ae:	f2 08 18 00 	cp.b	r8,r9
800038b2:	e0 8b 00 07 	brhi	800038c0 <fsm_ecu_state_init_launch_func+0x4c>
				verification_timer++;
800038b6:	2f f8       	sub	r8,-1
800038b8:	49 89       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038ba:	b2 88       	st.b	r9[0x0],r8
800038bc:	30 4c       	mov	r12,4
800038be:	c1 28       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
			} else {
				activation_timer = 0;
800038c0:	30 08       	mov	r8,0
800038c2:	49 79       	lddpc	r9,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038c4:	b2 08       	st.h	r9[0x0],r8
				verification_timer = 0;
				//Pedals has been > 500 for 0.5 sec
				verification_timer = 0;
800038c6:	49 59       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038c8:	b2 88       	st.b	r9[0x0],r8
				ecu_can_send_launch_ready();
800038ca:	f0 1f 00 16 	mcall	80003920 <fsm_ecu_state_init_launch_func+0xac>
800038ce:	30 5c       	mov	r12,5
800038d0:	c0 98       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
				next_state = STATE_LAUNCH_CONTROL;
			}
		} else {
			verification_timer = 0;
800038d2:	30 09       	mov	r9,0
800038d4:	49 18       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038d6:	b0 89       	st.b	r8[0x0],r9
			activation_timer++;
800038d8:	49 18       	lddpc	r8,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038da:	90 09       	ld.sh	r9,r8[0x0]
800038dc:	2f f9       	sub	r9,-1
800038de:	b0 09       	st.h	r8[0x0],r9
800038e0:	30 4c       	mov	r12,4
		}
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
800038e2:	48 f8       	lddpc	r8,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038e4:	90 09       	ld.sh	r9,r8[0x0]
800038e6:	e0 68 01 f4 	mov	r8,500
800038ea:	f0 09 19 00 	cp.h	r9,r8
800038ee:	c0 c1       	brne	80003906 <fsm_ecu_state_init_launch_func+0x92>
		activation_timer = 0;
800038f0:	30 08       	mov	r8,0
800038f2:	48 b9       	lddpc	r9,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038f4:	b2 08       	st.h	r9[0x0],r8
		verification_timer = 0;
800038f6:	48 99       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038f8:	b2 88       	st.b	r9[0x0],r8
		ecu_can_send_launch_stop();
800038fa:	f0 1f 00 0b 	mcall	80003924 <fsm_ecu_state_init_launch_func+0xb0>
		ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800038fe:	30 08       	mov	r8,0
80003900:	ef 48 00 60 	st.w	r7[96],r8
80003904:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}	
80003906:	e3 cd 80 80 	ldm	sp++,r7,pc
8000390a:	00 00       	add	r0,r0
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	43 d0       	lddsp	r0,sp[0xf4]
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	44 90       	lddsp	r0,sp[0x124]
80003914:	80 00       	ld.sh	r0,r0[0x0]
80003916:	3e f4       	mov	r4,-17
80003918:	00 00       	add	r0,r0
8000391a:	cc 04       	brge	8000389a <fsm_ecu_state_init_launch_func+0x26>
8000391c:	00 00       	add	r0,r0
8000391e:	cc 02       	brcc	8000389e <fsm_ecu_state_init_launch_func+0x2a>
80003920:	80 00       	ld.sh	r0,r0[0x0]
80003922:	28 80       	sub	r0,-120
80003924:	80 00       	ld.sh	r0,r0[0x0]
80003926:	28 40       	sub	r0,-124

80003928 <fsm_ecu_state_ready_func>:
	
	return next_state;
};
	
	
fsm_ecu_state_t fsm_ecu_state_ready_func( fsm_ecu_data_t *ecu_data ) {
80003928:	eb cd 40 e0 	pushm	r5-r7,lr
8000392c:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_READY;
	int16_t kers = 0;
	
	get_new_data(ecu_data);
8000392e:	f0 1f 00 54 	mcall	80003a7c <fsm_ecu_state_ready_func+0x154>
	get_trq_sens(ecu_data);
80003932:	0e 9c       	mov	r12,r7
80003934:	f0 1f 00 53 	mcall	80003a80 <fsm_ecu_state_ready_func+0x158>
	get_speed_sens(ecu_data);
80003938:	0e 9c       	mov	r12,r7
8000393a:	f0 1f 00 53 	mcall	80003a84 <fsm_ecu_state_ready_func+0x15c>
	get_brake_sens(ecu_data);
8000393e:	0e 9c       	mov	r12,r7
80003940:	f0 1f 00 52 	mcall	80003a88 <fsm_ecu_state_ready_func+0x160>
	
	if (ecu_data->flag_drive_enable == DRIVE_DISABLE_REQUEST) {
80003944:	6f 38       	ld.w	r8,r7[0x4c]
80003946:	58 48       	cp.w	r8,4
80003948:	c0 b1       	brne	8000395e <fsm_ecu_state_ready_func+0x36>
		gpio_set_pin_low(FRG_PIN);
8000394a:	30 9c       	mov	r12,9
8000394c:	f0 1f 00 50 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003950:	30 08       	mov	r8,0
80003952:	ef 48 00 4c 	st.w	r7[76],r8
		ecu_can_send_drive_disabled();
80003956:	f0 1f 00 4f 	mcall	80003a90 <fsm_ecu_state_ready_func+0x168>
8000395a:	30 16       	mov	r6,1
		return STATE_CHARGED;
8000395c:	c8 d8       	rjmp	80003a76 <fsm_ecu_state_ready_func+0x14e>
	}
	
	if (ecu_data->inverter_vdc < 50) {
8000395e:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003962:	33 18       	mov	r8,49
80003964:	f0 09 19 00 	cp.h	r9,r8
80003968:	e0 8b 00 13 	brhi	8000398e <fsm_ecu_state_ready_func+0x66>
		gpio_set_pin_low(FRG_PIN);
8000396c:	30 9c       	mov	r12,9
8000396e:	f0 1f 00 48 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(RFE_PIN);
80003972:	31 0c       	mov	r12,16
80003974:	f0 1f 00 46 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(AIR_PLUS);
80003978:	30 4c       	mov	r12,4
8000397a:	f0 1f 00 45 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		ecu_can_send_drive_disabled();
8000397e:	f0 1f 00 45 	mcall	80003a90 <fsm_ecu_state_ready_func+0x168>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003982:	30 06       	mov	r6,0
80003984:	ef 46 00 4c 	st.w	r7[76],r6
		ecu_data->flag_start_precharge = 0;
80003988:	ef 66 00 46 	st.b	r7[70],r6

		return STATE_STARTUP;
8000398c:	c7 58       	rjmp	80003a76 <fsm_ecu_state_ready_func+0x14e>
	}
	
	if (ecu_data->launch_control_flag == LAUNCH_CONTROL_INITIATE) {
8000398e:	6f 88       	ld.w	r8,r7[0x60]
80003990:	58 18       	cp.w	r8,1
80003992:	c1 91       	brne	800039c4 <fsm_ecu_state_ready_func+0x9c>
		if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20) && (ecu_data->trq_cmd == 0)) {
80003994:	ef 09 00 10 	ld.sh	r9,r7[16]
80003998:	31 38       	mov	r8,19
8000399a:	f0 09 19 00 	cp.h	r9,r8
8000399e:	e0 89 00 13 	brgt	800039c4 <fsm_ecu_state_ready_func+0x9c>
800039a2:	ef 09 00 12 	ld.sh	r9,r7[18]
800039a6:	f0 09 19 00 	cp.h	r9,r8
800039aa:	e0 89 00 0d 	brgt	800039c4 <fsm_ecu_state_ready_func+0x9c>
800039ae:	ef 09 00 16 	ld.sh	r9,r7[22]
800039b2:	30 08       	mov	r8,0
800039b4:	f0 09 19 00 	cp.h	r9,r8
800039b8:	c0 61       	brne	800039c4 <fsm_ecu_state_ready_func+0x9c>
			asm("nop");
800039ba:	d7 03       	nop
			ecu_can_confirm_activate_launch();
800039bc:	f0 1f 00 36 	mcall	80003a94 <fsm_ecu_state_ready_func+0x16c>
800039c0:	30 46       	mov	r6,4
			return STATE_INIT_LAUNCH;
800039c2:	c5 a8       	rjmp	80003a76 <fsm_ecu_state_ready_func+0x14e>
		} 	
	}
	
	uint8_t bspd = check_bspd();
800039c4:	f0 1f 00 35 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
800039c8:	18 95       	mov	r5,r12
	//uint16_t slip = (uint16_t)(calculate_slip(ecu_data)*100);
	//uint16_t max_cur = calc_max_current_allowed(ecu_data);
	uint16_t inverter_power = calc_inverter_power(ecu_data);
800039ca:	0e 9c       	mov	r12,r7
800039cc:	f0 1f 00 34 	mcall	80003a9c <fsm_ecu_state_ready_func+0x174>
800039d0:	ed dc b0 10 	bfexts	r6,r12,0x0,0x10
	uint16_t bms_power = calc_bms_power(ecu_data);
800039d4:	0e 9c       	mov	r12,r7
800039d6:	f0 1f 00 33 	mcall	80003aa0 <fsm_ecu_state_ready_func+0x178>
	ecu_can_send_slip_current(inverter_power, bms_power); //Reuse function
800039da:	f7 dc c0 10 	bfextu	r11,r12,0x0,0x10
800039de:	f9 d6 c0 10 	bfextu	r12,r6,0x0,0x10
800039e2:	f0 1f 00 31 	mcall	80003aa4 <fsm_ecu_state_ready_func+0x17c>
	
	/* First set trq_cmd to 0. Will be updated if the following tests are passed. 
	 * If not, the motor will be disabled and zero torque requested (stored in inverter?). 
	 * When transitioning from plausibility error state to ready state, the zero command
	 * stored in inverter memory will be used (it may also be zero by default) */
 	ecu_data->trq_cmd = 0;
800039e6:	30 08       	mov	r8,0
800039e8:	ef 58 00 16 	st.h	r7[22],r8
	if ( bspd == BSPD_SIGNAL_LOSS_WARNING ) {
800039ec:	34 28       	mov	r8,66
800039ee:	f0 05 18 00 	cp.b	r5,r8
800039f2:	c1 11       	brne	80003a14 <fsm_ecu_state_ready_func+0xec>
		gpio_set_pin_low(RFE_PIN);
800039f4:	31 0c       	mov	r12,16
800039f6:	f0 1f 00 26 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(FRG_PIN);
800039fa:	30 9c       	mov	r12,9
800039fc:	f0 1f 00 24 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(AIR_PLUS);
80003a00:	30 4c       	mov	r12,4
80003a02:	f0 1f 00 23 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		ecu_data->ecu_error |= (1 << ERR_BSPD);
80003a06:	ef 08 00 56 	ld.sh	r8,r7[86]
80003a0a:	a9 a8       	sbr	r8,0x8
80003a0c:	ef 58 00 56 	st.h	r7[86],r8
80003a10:	30 86       	mov	r6,8
80003a12:	c2 e8       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
		next_state = STATE_ERROR;
		
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
80003a14:	0e 9c       	mov	r12,r7
80003a16:	f0 1f 00 25 	mcall	80003aa8 <fsm_ecu_state_ready_func+0x180>
80003a1a:	c0 61       	brne	80003a26 <fsm_ecu_state_ready_func+0xfe>
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
80003a1c:	30 9c       	mov	r12,9
80003a1e:	f0 1f 00 1c 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
80003a22:	30 76       	mov	r6,7
80003a24:	c2 58       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a26:	0e 9c       	mov	r12,r7
80003a28:	f0 1f 00 21 	mcall	80003aac <fsm_ecu_state_ready_func+0x184>
80003a2c:	c0 50       	breq	80003a36 <fsm_ecu_state_ready_func+0x10e>
80003a2e:	39 98       	mov	r8,-103
80003a30:	f0 05 18 00 	cp.b	r5,r8
80003a34:	c0 91       	brne	80003a46 <fsm_ecu_state_ready_func+0x11e>
 		gpio_set_pin_low(FRG_PIN);
80003a36:	30 9c       	mov	r12,9
80003a38:	f0 1f 00 15 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
 		ecu_data->flag_brake_implausible = 1;
80003a3c:	30 18       	mov	r8,1
80003a3e:	ef 68 00 47 	st.b	r7[71],r8
80003a42:	30 76       	mov	r6,7
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a44:	c1 58       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
 		gpio_set_pin_low(FRG_PIN);
 		ecu_data->flag_brake_implausible = 1;
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
  	} else {
		kers = calc_kers(ecu_data);
80003a46:	0e 9c       	mov	r12,r7
80003a48:	f0 1f 00 1a 	mcall	80003ab0 <fsm_ecu_state_ready_func+0x188>
		if (kers < 0) {
80003a4c:	30 08       	mov	r8,0
80003a4e:	f0 0c 19 00 	cp.h	r12,r8
80003a52:	c0 54       	brge	80003a5c <fsm_ecu_state_ready_func+0x134>
			ecu_data->trq_cmd = kers;
80003a54:	ef 5c 00 16 	st.h	r7[22],r12
80003a58:	30 36       	mov	r6,3
80003a5a:	c0 a8       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
		} else {
 			map_pedal(ecu_data);
80003a5c:	0e 9c       	mov	r12,r7
80003a5e:	f0 1f 00 16 	mcall	80003ab4 <fsm_ecu_state_ready_func+0x18c>
			ecu_data->trq_cmd = (int16_t)ecu_data->trq_pedal;
80003a62:	6e 78       	ld.w	r8,r7[0x1c]
80003a64:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80003a68:	ef 58 00 16 	st.h	r7[22],r8
80003a6c:	30 36       	mov	r6,3
 		}
	}
 	
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003a6e:	ef 0c 00 16 	ld.sh	r12,r7[22]
80003a72:	f0 1f 00 12 	mcall	80003ab8 <fsm_ecu_state_ready_func+0x190>
 	
	return next_state;
};
80003a76:	0c 9c       	mov	r12,r6
80003a78:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003a7c:	80 00       	ld.sh	r0,r0[0x0]
80003a7e:	43 d0       	lddsp	r0,sp[0xf4]
80003a80:	80 00       	ld.sh	r0,r0[0x0]
80003a82:	44 90       	lddsp	r0,sp[0x124]
80003a84:	80 00       	ld.sh	r0,r0[0x0]
80003a86:	45 04       	lddsp	r4,sp[0x140]
80003a88:	80 00       	ld.sh	r0,r0[0x0]
80003a8a:	45 7c       	lddsp	r12,sp[0x15c]
80003a8c:	80 00       	ld.sh	r0,r0[0x0]
80003a8e:	69 34       	ld.w	r4,r4[0x4c]
80003a90:	80 00       	ld.sh	r0,r0[0x0]
80003a92:	29 60       	sub	r0,-106
80003a94:	80 00       	ld.sh	r0,r0[0x0]
80003a96:	28 c0       	sub	r0,-116
80003a98:	80 00       	ld.sh	r0,r0[0x0]
80003a9a:	45 bc       	lddsp	r12,sp[0x16c]
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	3f 34       	mov	r4,-13
80003aa0:	80 00       	ld.sh	r0,r0[0x0]
80003aa2:	3f 24       	mov	r4,-14
80003aa4:	80 00       	ld.sh	r0,r0[0x0]
80003aa6:	28 00       	sub	r0,-128
80003aa8:	80 00       	ld.sh	r0,r0[0x0]
80003aaa:	3e f4       	mov	r4,-17
80003aac:	80 00       	ld.sh	r0,r0[0x0]
80003aae:	3e a4       	mov	r4,-22
80003ab0:	80 00       	ld.sh	r0,r0[0x0]
80003ab2:	3f 78       	mov	r8,-9
80003ab4:	80 00       	ld.sh	r0,r0[0x0]
80003ab6:	43 40       	lddsp	r0,sp[0xd0]
80003ab8:	80 00       	ld.sh	r0,r0[0x0]
80003aba:	2b 08       	sub	r8,-80

80003abc <fsm_ecu_state_enable_drive_func>:
		}
	}
	return next_state;
};
	
fsm_ecu_state_t fsm_ecu_state_enable_drive_func( fsm_ecu_data_t *ecu_data ) {
80003abc:	eb cd 40 80 	pushm	r7,lr
80003ac0:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ENABLE_DRIVE;
	static uint8_t internal_state = 0;
	get_new_data(ecu_data);
80003ac2:	f0 1f 00 4d 	mcall	80003bf4 <fsm_ecu_state_enable_drive_func+0x138>
	
	if (ecu_data->inverter_vdc < 50) {
80003ac6:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003aca:	33 18       	mov	r8,49
80003acc:	f0 09 19 00 	cp.h	r9,r8
80003ad0:	e0 8b 00 10 	brhi	80003af0 <fsm_ecu_state_enable_drive_func+0x34>
		gpio_set_pin_low(FRG_PIN);
80003ad4:	30 9c       	mov	r12,9
80003ad6:	f0 1f 00 49 	mcall	80003bf8 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(RFE_PIN);
80003ada:	31 0c       	mov	r12,16
80003adc:	f0 1f 00 47 	mcall	80003bf8 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(AIR_PLUS);
80003ae0:	30 4c       	mov	r12,4
80003ae2:	f0 1f 00 46 	mcall	80003bf8 <fsm_ecu_state_enable_drive_func+0x13c>
		ecu_data->flag_start_precharge = 0;
80003ae6:	30 08       	mov	r8,0
80003ae8:	ef 68 00 46 	st.b	r7[70],r8
80003aec:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if (ecu_data->flag_drive_enable == DRIVE_ENABLE_RTDS_PLAYS) {
80003af0:	6f 38       	ld.w	r8,r7[0x4c]
80003af2:	58 38       	cp.w	r8,3
80003af4:	c5 e1       	brne	80003bb0 <fsm_ecu_state_enable_drive_func+0xf4>
		switch (internal_state) {
80003af6:	4c 28       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003af8:	11 88       	ld.ub	r8,r8[0x0]
80003afa:	30 19       	mov	r9,1
80003afc:	f2 08 18 00 	cp.b	r8,r9
80003b00:	c2 90       	breq	80003b52 <fsm_ecu_state_enable_drive_func+0x96>
80003b02:	c0 63       	brcs	80003b0e <fsm_ecu_state_enable_drive_func+0x52>
80003b04:	30 29       	mov	r9,2
80003b06:	f2 08 18 00 	cp.b	r8,r9
80003b0a:	c5 31       	brne	80003bb0 <fsm_ecu_state_enable_drive_func+0xf4>
80003b0c:	c3 d8       	rjmp	80003b86 <fsm_ecu_state_enable_drive_func+0xca>
			case 0:
			gpio_set_pin_high(RFE_PIN);
80003b0e:	31 0c       	mov	r12,16
80003b10:	f0 1f 00 3c 	mcall	80003c00 <fsm_ecu_state_enable_drive_func+0x144>
			ecu_can_inverter_enable_drive();
80003b14:	f0 1f 00 3c 	mcall	80003c04 <fsm_ecu_state_enable_drive_func+0x148>
			gpio_set_pin_high(FRG_PIN);
80003b18:	30 9c       	mov	r12,9
80003b1a:	f0 1f 00 3a 	mcall	80003c00 <fsm_ecu_state_enable_drive_func+0x144>
 * \return bool    \c true  if the pin is in high logical level
 *                 \c false if the pin is not in high logical level
 */
__always_inline static bool gpio_pin_is_high(uint32_t pin)
{
	return (gpio_get_pin_value(pin) != 0);
80003b1e:	37 5c       	mov	r12,117
80003b20:	f0 1f 00 3a 	mcall	80003c08 <fsm_ecu_state_enable_drive_func+0x14c>
			if (gpio_pin_is_high(INVERTER_DOUT1)) {
80003b24:	c1 10       	breq	80003b46 <fsm_ecu_state_enable_drive_func+0x8a>
				attempts = 0;
80003b26:	30 09       	mov	r9,0
80003b28:	4b 98       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b2a:	b0 09       	st.h	r8[0x0],r9
				internal_state = 1;
80003b2c:	30 19       	mov	r9,1
80003b2e:	4b 48       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003b30:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003b32:	f0 1f 00 38 	mcall	80003c10 <fsm_ecu_state_enable_drive_func+0x154>
				ecu_data->inverter_error = 0xDEAD;
80003b36:	fe 78 de ad 	mov	r8,-8531
80003b3a:	ef 58 00 54 	st.h	r7[84],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003b3e:	e0 6c 00 8f 	mov	r12,143
80003b42:	f0 1f 00 35 	mcall	80003c14 <fsm_ecu_state_enable_drive_func+0x158>
			}
			attempts++;
80003b46:	4b 28       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b48:	90 09       	ld.sh	r9,r8[0x0]
80003b4a:	2f f9       	sub	r9,-1
80003b4c:	b0 09       	st.h	r8[0x0],r9
80003b4e:	30 2c       	mov	r12,2
			break;
80003b50:	c3 18       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
			
			case 1:
			if (ecu_data->inverter_error != 0xDEAD) {
80003b52:	ef 09 00 54 	ld.sh	r9,r7[84]
80003b56:	fe 78 de ad 	mov	r8,-8531
80003b5a:	f0 09 19 00 	cp.h	r9,r8
80003b5e:	c0 a0       	breq	80003b72 <fsm_ecu_state_enable_drive_func+0xb6>
				internal_state = 2;
80003b60:	30 29       	mov	r9,2
80003b62:	4a 78       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003b64:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003b66:	30 09       	mov	r9,0
80003b68:	4a 98       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b6a:	b0 09       	st.h	r8[0x0],r9
80003b6c:	30 2c       	mov	r12,2
80003b6e:	e3 cd 80 80 	ldm	sp++,r7,pc
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003b72:	e0 6c 00 8f 	mov	r12,143
80003b76:	f0 1f 00 28 	mcall	80003c14 <fsm_ecu_state_enable_drive_func+0x158>
				attempts++;
80003b7a:	4a 58       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b7c:	90 09       	ld.sh	r9,r8[0x0]
80003b7e:	2f f9       	sub	r9,-1
80003b80:	b0 09       	st.h	r8[0x0],r9
80003b82:	30 2c       	mov	r12,2
80003b84:	c1 78       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
			}
			break;
			
			case 2:
			if (check_inverter_error(ecu_data) == 0) {
80003b86:	0e 9c       	mov	r12,r7
80003b88:	f0 1f 00 24 	mcall	80003c18 <fsm_ecu_state_enable_drive_func+0x15c>
80003b8c:	c0 b1       	brne	80003ba2 <fsm_ecu_state_enable_drive_func+0xe6>
				internal_state = 0; //Reset for next possible restart
80003b8e:	30 09       	mov	r9,0
80003b90:	49 b8       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003b92:	b0 89       	st.b	r8[0x0],r9
				ecu_can_send_ready_to_drive();
80003b94:	f0 1f 00 22 	mcall	80003c1c <fsm_ecu_state_enable_drive_func+0x160>
				ecu_data->flag_drive_enable = DRIVE_ENABLED;
80003b98:	30 28       	mov	r8,2
80003b9a:	ef 48 00 4c 	st.w	r7[76],r8
80003b9e:	30 3c       	mov	r12,3
80003ba0:	c0 98       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
				next_state = STATE_READY;
			} else {
				//set error code - return inverters error register?
				ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003ba2:	ef 08 00 56 	ld.sh	r8,r7[86]
80003ba6:	a3 b8       	sbr	r8,0x3
80003ba8:	ef 58 00 56 	st.h	r7[86],r8
80003bac:	30 8c       	mov	r12,8
80003bae:	c0 28       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
80003bb0:	30 2c       	mov	r12,2
			
			default:
			break;
		}
	}
	if (attempts == ATTEMPT_LIMIT) {
80003bb2:	49 78       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003bb4:	90 09       	ld.sh	r9,r8[0x0]
80003bb6:	36 48       	mov	r8,100
80003bb8:	f0 09 19 00 	cp.h	r9,r8
80003bbc:	c1 a1       	brne	80003bf0 <fsm_ecu_state_enable_drive_func+0x134>
		if (internal_state == 0) {
80003bbe:	49 08       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003bc0:	11 88       	ld.ub	r8,r8[0x0]
80003bc2:	58 08       	cp.w	r8,0
80003bc4:	c0 71       	brne	80003bd2 <fsm_ecu_state_enable_drive_func+0x116>
			ecu_data->ecu_error |= (1 << ERR_FRG);
80003bc6:	ef 08 00 56 	ld.sh	r8,r7[86]
80003bca:	a7 a8       	sbr	r8,0x6
80003bcc:	ef 58 00 56 	st.h	r7[86],r8
80003bd0:	c0 a8       	rjmp	80003be4 <fsm_ecu_state_enable_drive_func+0x128>
		} else if (internal_state == 1) {
80003bd2:	30 19       	mov	r9,1
80003bd4:	f2 08 18 00 	cp.b	r8,r9
80003bd8:	c0 61       	brne	80003be4 <fsm_ecu_state_enable_drive_func+0x128>
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003bda:	ef 08 00 56 	ld.sh	r8,r7[86]
80003bde:	a3 a8       	sbr	r8,0x2
80003be0:	ef 58 00 56 	st.h	r7[86],r8
		}
		attempts = 0; //Reset
80003be4:	30 08       	mov	r8,0
80003be6:	48 a9       	lddpc	r9,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003be8:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0; //Reset
80003bea:	48 59       	lddpc	r9,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003bec:	b2 88       	st.b	r9[0x0],r8
80003bee:	30 8c       	mov	r12,8
		next_state = STATE_ERROR;
	}
	
	return next_state;
};
80003bf0:	e3 cd 80 80 	ldm	sp++,r7,pc
80003bf4:	80 00       	ld.sh	r0,r0[0x0]
80003bf6:	43 d0       	lddsp	r0,sp[0xf4]
80003bf8:	80 00       	ld.sh	r0,r0[0x0]
80003bfa:	69 34       	ld.w	r4,r4[0x4c]
80003bfc:	00 00       	add	r0,r0
80003bfe:	cb f8       	rjmp	80003d7c <fsm_ecu_state_startup_func+0x68>
80003c00:	80 00       	ld.sh	r0,r0[0x0]
80003c02:	69 1e       	ld.w	lr,r4[0x44]
80003c04:	80 00       	ld.sh	r0,r0[0x0]
80003c06:	2b 8c       	sub	r12,-72
80003c08:	80 00       	ld.sh	r0,r0[0x0]
80003c0a:	69 08       	ld.w	r8,r4[0x40]
80003c0c:	00 00       	add	r0,r0
80003c0e:	cb fa       	rjmp	8000398c <fsm_ecu_state_ready_func+0x64>
80003c10:	80 00       	ld.sh	r0,r0[0x0]
80003c12:	45 e4       	lddsp	r4,sp[0x178]
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	2a d4       	sub	r4,-83
80003c18:	80 00       	ld.sh	r0,r0[0x0]
80003c1a:	40 44       	lddsp	r4,sp[0x10]
80003c1c:	80 00       	ld.sh	r0,r0[0x0]
80003c1e:	29 a0       	sub	r0,-102

80003c20 <fsm_ecu_state_charged_func>:
	return next_state;
}

	

fsm_ecu_state_t fsm_ecu_state_charged_func( fsm_ecu_data_t *ecu_data ) {
80003c20:	eb cd 40 c0 	pushm	r6-r7,lr
80003c24:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_CHARGED;
	uint8_t no_trq_sens = 0;
	uint8_t no_speed_sens = 0;

	get_new_data(ecu_data);
80003c26:	f0 1f 00 35 	mcall	80003cf8 <fsm_ecu_state_charged_func+0xd8>
	no_trq_sens	  = get_trq_sens(ecu_data);
80003c2a:	0e 9c       	mov	r12,r7
80003c2c:	f0 1f 00 34 	mcall	80003cfc <fsm_ecu_state_charged_func+0xdc>
80003c30:	18 96       	mov	r6,r12
	no_speed_sens = get_speed_sens(ecu_data);
80003c32:	0e 9c       	mov	r12,r7
80003c34:	f0 1f 00 33 	mcall	80003d00 <fsm_ecu_state_charged_func+0xe0>
	get_brake_sens(ecu_data);
80003c38:	0e 9c       	mov	r12,r7
80003c3a:	f0 1f 00 33 	mcall	80003d04 <fsm_ecu_state_charged_func+0xe4>
	no_speed_sens = 0;
	
	if (ecu_data->inverter_vdc < 50) {
80003c3e:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003c42:	33 18       	mov	r8,49
80003c44:	f0 09 19 00 	cp.h	r9,r8
80003c48:	e0 8b 00 10 	brhi	80003c68 <fsm_ecu_state_charged_func+0x48>
		gpio_set_pin_low(FRG_PIN);
80003c4c:	30 9c       	mov	r12,9
80003c4e:	f0 1f 00 2f 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(RFE_PIN);
80003c52:	31 0c       	mov	r12,16
80003c54:	f0 1f 00 2d 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(AIR_PLUS);
80003c58:	30 4c       	mov	r12,4
80003c5a:	f0 1f 00 2c 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe8>
		ecu_data->flag_start_precharge = 0;
80003c5e:	30 08       	mov	r8,0
80003c60:	ef 68 00 46 	st.b	r7[70],r8
80003c64:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if(ecu_data->flag_drive_enable == DRIVE_ENABLE_REQUEST) {
80003c68:	6f 38       	ld.w	r8,r7[0x4c]
80003c6a:	58 18       	cp.w	r8,1
80003c6c:	c0 30       	breq	80003c72 <fsm_ecu_state_charged_func+0x52>
80003c6e:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
 * \return bool    \c true if the pin is in low logical level
 *                 \c false if the pin is not in low logical level
 */
__always_inline static bool gpio_pin_is_low(uint32_t pin)
{
	return (gpio_get_pin_value(pin) == 0);
80003c72:	30 4c       	mov	r12,4
80003c74:	f0 1f 00 26 	mcall	80003d0c <fsm_ecu_state_charged_func+0xec>
		if (gpio_pin_is_low(AIR_PLUS)) {
80003c78:	c0 30       	breq	80003c7e <fsm_ecu_state_charged_func+0x5e>
80003c7a:	30 1c       	mov	r12,1
80003c7c:	c0 78       	rjmp	80003c8a <fsm_ecu_state_charged_func+0x6a>
			ecu_data->ecu_error |= (1 << ERR_AIR_PLUS);
80003c7e:	ef 08 00 56 	ld.sh	r8,r7[86]
80003c82:	a7 b8       	sbr	r8,0x7
80003c84:	ef 58 00 56 	st.h	r7[86],r8
80003c88:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (no_trq_sens) {
80003c8a:	58 06       	cp.w	r6,0
80003c8c:	c0 70       	breq	80003c9a <fsm_ecu_state_charged_func+0x7a>
			ecu_data->ecu_error |= (1 << ERR_TRQ_SENSORS);
80003c8e:	ef 08 00 56 	ld.sh	r8,r7[86]
80003c92:	a5 a8       	sbr	r8,0x4
80003c94:	ef 58 00 56 	st.h	r7[86],r8
80003c98:	30 8c       	mov	r12,8
		}
		if (no_speed_sens) {
			ecu_data->ecu_error |= (1 << ERR_SPEED_SENSORS);
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_front == 0) {
80003c9a:	ef 09 00 42 	ld.sh	r9,r7[66]
80003c9e:	30 08       	mov	r8,0
80003ca0:	f0 09 19 00 	cp.h	r9,r8
80003ca4:	c0 71       	brne	80003cb2 <fsm_ecu_state_charged_func+0x92>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_FRONT);
80003ca6:	ef 08 00 56 	ld.sh	r8,r7[86]
80003caa:	a9 b8       	sbr	r8,0x9
80003cac:	ef 58 00 56 	st.h	r7[86],r8
80003cb0:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_rear == 0) {
80003cb2:	ef 09 00 44 	ld.sh	r9,r7[68]
80003cb6:	30 08       	mov	r8,0
80003cb8:	f0 09 19 00 	cp.h	r9,r8
80003cbc:	c0 91       	brne	80003cce <fsm_ecu_state_charged_func+0xae>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_REAR);
80003cbe:	ef 08 00 56 	ld.sh	r8,r7[86]
80003cc2:	ab a8       	sbr	r8,0xa
80003cc4:	ef 58 00 56 	st.h	r7[86],r8
80003cc8:	30 8c       	mov	r12,8
80003cca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			next_state = STATE_ERROR;
		}
		if (next_state != STATE_ERROR) {
80003cce:	58 8c       	cp.w	r12,8
80003cd0:	c1 10       	breq	80003cf2 <fsm_ecu_state_charged_func+0xd2>
			if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20)) {
80003cd2:	ef 09 00 10 	ld.sh	r9,r7[16]
80003cd6:	31 38       	mov	r8,19
80003cd8:	f0 09 19 00 	cp.h	r9,r8
80003cdc:	e0 89 00 0b 	brgt	80003cf2 <fsm_ecu_state_charged_func+0xd2>
80003ce0:	ef 09 00 12 	ld.sh	r9,r7[18]
80003ce4:	f0 09 19 00 	cp.h	r9,r8
80003ce8:	e0 89 00 05 	brgt	80003cf2 <fsm_ecu_state_charged_func+0xd2>
				ecu_can_send_play_rtds();
80003cec:	f0 1f 00 09 	mcall	80003d10 <fsm_ecu_state_charged_func+0xf0>
80003cf0:	30 2c       	mov	r12,2
				
			}
		}
	}
	return next_state;
};
80003cf2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003cf6:	00 00       	add	r0,r0
80003cf8:	80 00       	ld.sh	r0,r0[0x0]
80003cfa:	43 d0       	lddsp	r0,sp[0xf4]
80003cfc:	80 00       	ld.sh	r0,r0[0x0]
80003cfe:	44 90       	lddsp	r0,sp[0x124]
80003d00:	80 00       	ld.sh	r0,r0[0x0]
80003d02:	45 04       	lddsp	r4,sp[0x140]
80003d04:	80 00       	ld.sh	r0,r0[0x0]
80003d06:	45 7c       	lddsp	r12,sp[0x15c]
80003d08:	80 00       	ld.sh	r0,r0[0x0]
80003d0a:	69 34       	ld.w	r4,r4[0x4c]
80003d0c:	80 00       	ld.sh	r0,r0[0x0]
80003d0e:	69 08       	ld.w	r8,r4[0x40]
80003d10:	80 00       	ld.sh	r0,r0[0x0]
80003d12:	29 e0       	sub	r0,-98

80003d14 <fsm_ecu_state_startup_func>:

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
	return fsm_ecu_state_table[ current_state ]( data );
};

fsm_ecu_state_t fsm_ecu_state_startup_func( fsm_ecu_data_t *ecu_data ) {
80003d14:	eb cd 40 80 	pushm	r7,lr
80003d18:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_STARTUP;
	static uint8_t internal_state = 0;
	static uint8_t precharge_timer = 0;

	get_new_data(ecu_data);
80003d1a:	f0 1f 00 5a 	mcall	80003e80 <fsm_ecu_state_startup_func+0x16c>

	if (ecu_data->flag_start_precharge == 1) {
80003d1e:	ef 39 00 46 	ld.ub	r9,r7[70]
80003d22:	30 18       	mov	r8,1
80003d24:	f0 09 18 00 	cp.b	r9,r8
80003d28:	c7 51       	brne	80003e12 <fsm_ecu_state_startup_func+0xfe>
		switch (internal_state) {
80003d2a:	4d 78       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003d2c:	11 88       	ld.ub	r8,r8[0x0]
80003d2e:	30 19       	mov	r9,1
80003d30:	f2 08 18 00 	cp.b	r8,r9
80003d34:	c2 20       	breq	80003d78 <fsm_ecu_state_startup_func+0x64>
80003d36:	c0 a3       	brcs	80003d4a <fsm_ecu_state_startup_func+0x36>
80003d38:	30 29       	mov	r9,2
80003d3a:	f2 08 18 00 	cp.b	r8,r9
80003d3e:	c3 b0       	breq	80003db4 <fsm_ecu_state_startup_func+0xa0>
80003d40:	30 39       	mov	r9,3
80003d42:	f2 08 18 00 	cp.b	r8,r9
80003d46:	c6 61       	brne	80003e12 <fsm_ecu_state_startup_func+0xfe>
80003d48:	c4 f8       	rjmp	80003de6 <fsm_ecu_state_startup_func+0xd2>
			case 0:
			if (ecu_data->vdc_battery > 0) {
80003d4a:	ef 09 00 38 	ld.sh	r9,r7[56]
80003d4e:	30 08       	mov	r8,0
80003d50:	f0 09 19 00 	cp.h	r9,r8
80003d54:	c0 c0       	breq	80003d6c <fsm_ecu_state_startup_func+0x58>
				if (ecu_data->inverter_vdc > 0) {
80003d56:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003d5a:	f0 09 19 00 	cp.h	r9,r8
80003d5e:	c0 70       	breq	80003d6c <fsm_ecu_state_startup_func+0x58>
					internal_state = 1;
80003d60:	30 19       	mov	r9,1
80003d62:	4c 98       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003d64:	b0 89       	st.b	r8[0x0],r9
					attempts = 0;	
80003d66:	30 09       	mov	r9,0
80003d68:	4c 88       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003d6a:	b0 09       	st.h	r8[0x0],r9
				}
			}
			attempts++;
80003d6c:	4c 78       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003d6e:	90 09       	ld.sh	r9,r8[0x0]
80003d70:	2f f9       	sub	r9,-1
80003d72:	b0 09       	st.h	r8[0x0],r9
80003d74:	30 0c       	mov	r12,0
			break;
80003d76:	c4 f8       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			
			case 1:
			if (precharge_timer < 3*SOFTWARE_TIMER_1_SEC) {
80003d78:	4c 58       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x178>
80003d7a:	11 88       	ld.ub	r8,r8[0x0]
80003d7c:	39 59       	mov	r9,-107
80003d7e:	f2 08 18 00 	cp.b	r8,r9
80003d82:	e0 8b 00 07 	brhi	80003d90 <fsm_ecu_state_startup_func+0x7c>
				precharge_timer++;
80003d86:	2f f8       	sub	r8,-1
80003d88:	4c 19       	lddpc	r9,80003e8c <fsm_ecu_state_startup_func+0x178>
80003d8a:	b2 88       	st.b	r9[0x0],r8
80003d8c:	30 0c       	mov	r12,0
80003d8e:	c4 38       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			} else {
				precharge_timer = 0;
80003d90:	30 09       	mov	r9,0
80003d92:	4b f8       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x178>
80003d94:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003d96:	f0 1f 00 3f 	mcall	80003e90 <fsm_ecu_state_startup_func+0x17c>
				ecu_data->inverter_error = 0xDEAD;
80003d9a:	fe 78 de ad 	mov	r8,-8531
80003d9e:	ef 58 00 54 	st.h	r7[84],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003da2:	e0 6c 00 8f 	mov	r12,143
80003da6:	f0 1f 00 3c 	mcall	80003e94 <fsm_ecu_state_startup_func+0x180>
				internal_state = 2;	
80003daa:	30 29       	mov	r9,2
80003dac:	4b 68       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003dae:	b0 89       	st.b	r8[0x0],r9
80003db0:	30 0c       	mov	r12,0
80003db2:	c3 18       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 2:
			if (ecu_data->inverter_error != 0xDEAD) {
80003db4:	ef 09 00 54 	ld.sh	r9,r7[84]
80003db8:	fe 78 de ad 	mov	r8,-8531
80003dbc:	f0 09 19 00 	cp.h	r9,r8
80003dc0:	c0 90       	breq	80003dd2 <fsm_ecu_state_startup_func+0xbe>
				internal_state = 3;
80003dc2:	30 39       	mov	r9,3
80003dc4:	4b 08       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003dc6:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003dc8:	30 09       	mov	r9,0
80003dca:	4b 08       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003dcc:	b0 09       	st.h	r8[0x0],r9
80003dce:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003dd2:	e0 6c 00 8f 	mov	r12,143
80003dd6:	f0 1f 00 30 	mcall	80003e94 <fsm_ecu_state_startup_func+0x180>
				attempts++;
80003dda:	4a c8       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003ddc:	90 09       	ld.sh	r9,r8[0x0]
80003dde:	2f f9       	sub	r9,-1
80003de0:	b0 09       	st.h	r8[0x0],r9
80003de2:	30 0c       	mov	r12,0
80003de4:	c1 88       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 3:
			if(check_inverter_error(ecu_data) == 0) {
80003de6:	0e 9c       	mov	r12,r7
80003de8:	f0 1f 00 2c 	mcall	80003e98 <fsm_ecu_state_startup_func+0x184>
80003dec:	c0 30       	breq	80003df2 <fsm_ecu_state_startup_func+0xde>
80003dee:	30 0c       	mov	r12,0
80003df0:	c0 c8       	rjmp	80003e08 <fsm_ecu_state_startup_func+0xf4>
				attempts = 0; //Reset
80003df2:	30 08       	mov	r8,0
80003df4:	4a 59       	lddpc	r9,80003e88 <fsm_ecu_state_startup_func+0x174>
80003df6:	b2 08       	st.h	r9[0x0],r8
				internal_state = 0; //Reset
80003df8:	4a 39       	lddpc	r9,80003e84 <fsm_ecu_state_startup_func+0x170>
80003dfa:	b2 88       	st.b	r9[0x0],r8
				gpio_set_pin_high(AIR_PLUS);
80003dfc:	30 4c       	mov	r12,4
80003dfe:	f0 1f 00 28 	mcall	80003e9c <fsm_ecu_state_startup_func+0x188>
				ecu_can_send_tractive_system_active();
80003e02:	f0 1f 00 28 	mcall	80003ea0 <fsm_ecu_state_startup_func+0x18c>
80003e06:	30 1c       	mov	r12,1
				next_state =  STATE_CHARGED;
			}
			attempts++;
80003e08:	4a 08       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003e0a:	90 09       	ld.sh	r9,r8[0x0]
80003e0c:	2f f9       	sub	r9,-1
80003e0e:	b0 09       	st.h	r8[0x0],r9
80003e10:	c0 28       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
80003e12:	30 0c       	mov	r12,0
			break;
		}
	}
	
	
	if (attempts == ATTEMPT_LIMIT) {
80003e14:	49 d8       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003e16:	90 09       	ld.sh	r9,r8[0x0]
80003e18:	36 48       	mov	r8,100
80003e1a:	f0 09 19 00 	cp.h	r9,r8
80003e1e:	c2 e1       	brne	80003e7a <fsm_ecu_state_startup_func+0x166>
		switch (internal_state) {
80003e20:	49 98       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003e22:	11 88       	ld.ub	r8,r8[0x0]
80003e24:	30 19       	mov	r9,1
80003e26:	f2 08 18 00 	cp.b	r8,r9
80003e2a:	c1 10       	breq	80003e4c <fsm_ecu_state_startup_func+0x138>
80003e2c:	c0 a3       	brcs	80003e40 <fsm_ecu_state_startup_func+0x12c>
80003e2e:	30 29       	mov	r9,2
80003e30:	f2 08 18 00 	cp.b	r8,r9
80003e34:	c1 20       	breq	80003e58 <fsm_ecu_state_startup_func+0x144>
80003e36:	30 39       	mov	r9,3
80003e38:	f2 08 18 00 	cp.b	r8,r9
80003e3c:	c1 91       	brne	80003e6e <fsm_ecu_state_startup_func+0x15a>
80003e3e:	c1 38       	rjmp	80003e64 <fsm_ecu_state_startup_func+0x150>
			case 0:
			ecu_data->ecu_error |= (1 << ERR_BMS_COM);
80003e40:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e44:	a1 a8       	sbr	r8,0x0
80003e46:	ef 58 00 56 	st.h	r7[86],r8
			break;
80003e4a:	c1 28       	rjmp	80003e6e <fsm_ecu_state_startup_func+0x15a>
			case 1:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_VDC_LOW);
80003e4c:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e50:	a1 b8       	sbr	r8,0x1
80003e52:	ef 58 00 56 	st.h	r7[86],r8
			break;
80003e56:	c0 c8       	rjmp	80003e6e <fsm_ecu_state_startup_func+0x15a>
			case 2:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003e58:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e5c:	a3 a8       	sbr	r8,0x2
80003e5e:	ef 58 00 56 	st.h	r7[86],r8
			break;
80003e62:	c0 68       	rjmp	80003e6e <fsm_ecu_state_startup_func+0x15a>
			case 3:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003e64:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e68:	a3 b8       	sbr	r8,0x3
80003e6a:	ef 58 00 56 	st.h	r7[86],r8
			break;
		}
		attempts = 0;
80003e6e:	30 08       	mov	r8,0
80003e70:	48 69       	lddpc	r9,80003e88 <fsm_ecu_state_startup_func+0x174>
80003e72:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0;
80003e74:	48 49       	lddpc	r9,80003e84 <fsm_ecu_state_startup_func+0x170>
80003e76:	b2 88       	st.b	r9[0x0],r8
80003e78:	30 8c       	mov	r12,8
		next_state =  STATE_ERROR;
	}
	return next_state;
}
80003e7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e7e:	00 00       	add	r0,r0
80003e80:	80 00       	ld.sh	r0,r0[0x0]
80003e82:	43 d0       	lddsp	r0,sp[0xf4]
80003e84:	00 00       	add	r0,r0
80003e86:	cb ff       	rcall	80003e04 <fsm_ecu_state_startup_func+0xf0>
80003e88:	00 00       	add	r0,r0
80003e8a:	cb fa       	rjmp	80003c08 <fsm_ecu_state_enable_drive_func+0x14c>
80003e8c:	00 00       	add	r0,r0
80003e8e:	cc 00       	breq	80003e0e <fsm_ecu_state_startup_func+0xfa>
80003e90:	80 00       	ld.sh	r0,r0[0x0]
80003e92:	45 e4       	lddsp	r4,sp[0x178]
80003e94:	80 00       	ld.sh	r0,r0[0x0]
80003e96:	2a d4       	sub	r4,-83
80003e98:	80 00       	ld.sh	r0,r0[0x0]
80003e9a:	40 44       	lddsp	r4,sp[0x10]
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	69 1e       	ld.w	lr,r4[0x44]
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	2a 1c       	sub	r12,-95

80003ea4 <brake_plausibility_check>:
	return true;
}

bool brake_plausibility_check(fsm_ecu_data_t *ecu_data) {
	static uint8_t plausibility_timer = 0;
	int16_t trq_sens = max(ecu_data->trq_sens0, ecu_data->trq_sens1); //Changed to max 10/6-14
80003ea4:	f9 08 00 10 	ld.sh	r8,r12[16]
80003ea8:	f9 09 00 12 	ld.sh	r9,r12[18]
80003eac:	f0 09 0c 49 	max	r9,r8,r9
	
	if ((trq_sens > 250) && (ecu_data->brake_front > BRAKE_TRESHOLD)) {
80003eb0:	e0 68 00 fa 	mov	r8,250
80003eb4:	f0 09 19 00 	cp.h	r9,r8
80003eb8:	e0 8a 00 17 	brle	80003ee6 <brake_plausibility_check+0x42>
80003ebc:	f9 09 00 42 	ld.sh	r9,r12[66]
80003ec0:	e0 68 13 88 	mov	r8,5000
80003ec4:	f0 09 19 00 	cp.h	r9,r8
80003ec8:	e0 88 00 0f 	brls	80003ee6 <brake_plausibility_check+0x42>
		plausibility_timer++;
80003ecc:	48 99       	lddpc	r9,80003ef0 <brake_plausibility_check+0x4c>
80003ece:	13 88       	ld.ub	r8,r9[0x0]
80003ed0:	2f f8       	sub	r8,-1
80003ed2:	b2 88       	st.b	r9[0x0],r8
		if (plausibility_timer == BRAKE_PLAUSIBILITY_TIME_LIMIT) {
80003ed4:	31 99       	mov	r9,25
80003ed6:	f2 08 18 00 	cp.b	r8,r9
80003eda:	c0 20       	breq	80003ede <brake_plausibility_check+0x3a>
80003edc:	5e ff       	retal	1
			plausibility_timer = 0;
80003ede:	30 09       	mov	r9,0
80003ee0:	48 48       	lddpc	r8,80003ef0 <brake_plausibility_check+0x4c>
80003ee2:	b0 89       	st.b	r8[0x0],r9
80003ee4:	5e fd       	retal	0
			return false;
		}
	} else {
		plausibility_timer = 0; //Added 10/6-14
80003ee6:	30 09       	mov	r9,0
80003ee8:	48 28       	lddpc	r8,80003ef0 <brake_plausibility_check+0x4c>
80003eea:	b0 89       	st.b	r8[0x0],r9
80003eec:	5e ff       	retal	1
80003eee:	00 00       	add	r0,r0
80003ef0:	00 00       	add	r0,r0
80003ef2:	cc 0d       	rcall	80004272 <handle_dash_data+0x162>

80003ef4 <torque_plausibility_check>:
// 	return true;
}

bool torque_plausibility_check(fsm_ecu_data_t *ecu_data) {
	/* Torque sensors = <0, 1000> */
	if ( ecu_data->trq_sens0_err || ecu_data->trq_sens1_err) {
80003ef4:	78 58       	ld.w	r8,r12[0x14]
80003ef6:	e0 18 00 00 	andl	r8,0x0
80003efa:	c0 30       	breq	80003f00 <torque_plausibility_check+0xc>
		asm("nop");
80003efc:	d7 03       	nop
80003efe:	5e fd       	retal	0
		return false;
	} else {
		int16_t deviation = max(ecu_data->trq_sens0, ecu_data->trq_sens1) - min(ecu_data->trq_sens0,ecu_data->trq_sens1);
80003f00:	f9 08 00 10 	ld.sh	r8,r12[16]
80003f04:	f9 09 00 12 	ld.sh	r9,r12[18]
80003f08:	f0 09 0c 4a 	max	r10,r8,r9
80003f0c:	f0 09 0d 48 	min	r8,r8,r9
		if (deviation > 100) {
80003f10:	f4 08 01 08 	sub	r8,r10,r8
80003f14:	36 4a       	mov	r10,100
80003f16:	f4 08 19 00 	cp.h	r8,r10
80003f1a:	e0 89 00 03 	brgt	80003f20 <torque_plausibility_check+0x2c>
80003f1e:	5e ff       	retal	1
			asm("nop");
80003f20:	d7 03       	nop
80003f22:	5e fd       	retal	0

80003f24 <calc_bms_power>:
		}
		return true;
	}
}

uint16_t calc_bms_power(fsm_ecu_data_t *ecu_data) {
80003f24:	f9 09 00 38 	ld.sh	r9,r12[56]
80003f28:	f9 08 00 8a 	ld.sh	r8,r12[138]
80003f2c:	f2 08 07 8c 	mulhh.w	r12,r9:b,r8:b
	int16_t current = ecu_data->bms_current;
	int16_t voltage = ecu_data->vdc_battery;
	return (uint16_t)(voltage*current);
}
80003f30:	5c 8c       	casts.h	r12
80003f32:	5e fc       	retal	r12

80003f34 <calc_inverter_power>:

uint16_t calc_inverter_power(fsm_ecu_data_t *ecu_data) {
80003f34:	f9 19 00 3c 	ld.uh	r9,r12[60]
80003f38:	e0 68 02 74 	mov	r8,628
80003f3c:	f2 08 02 48 	mul	r8,r9,r8
80003f40:	f9 1a 00 16 	ld.uh	r10,r12[22]
80003f44:	e0 69 00 b4 	mov	r9,180
80003f48:	f4 09 02 49 	mul	r9,r10,r9
80003f4c:	e0 6b 00 81 	mov	r11,129
80003f50:	ea 1b 80 08 	orh	r11,0x8008
80003f54:	f2 0b 04 4a 	muls.d	r10,r9,r11
80003f58:	16 09       	add	r9,r11
80003f5a:	f3 d9 c1 d0 	bfextu	r9,r9,0xe,0x10
80003f5e:	b3 38       	mul	r8,r9
80003f60:	e0 6b 9f 81 	mov	r11,40833
80003f64:	ea 1b 16 5e 	orh	r11,0x165e
80003f68:	f0 0b 04 4a 	muls.d	r10,r8,r11
80003f6c:	f6 0c 14 13 	asr	r12,r11,0x13
80003f70:	bf 58       	asr	r8,0x1f
	uint16_t rpm = ecu_data->rpm;
	uint16_t trq = (uint16_t)ecu_data->trq_cmd*180/MAX_TORQUE;//180Nm
	uint32_t power = trq*rpm*628/(100*60*1000); //In kW
	return (uint16_t)power; //Such number
}
80003f72:	10 1c       	sub	r12,r8
80003f74:	5e fc       	retal	r12
80003f76:	d7 03       	nop

80003f78 <calc_kers>:

int16_t calc_kers(fsm_ecu_data_t *ecu_data) {
80003f78:	eb cd 40 80 	pushm	r7,lr
80003f7c:	18 97       	mov	r7,r12
	float speed = ecu_data->WRR_sens & 0xFF;
	speed = speed*2.574;
80003f7e:	f9 3c 00 5f 	ld.ub	r12,r12[95]
80003f82:	e5 a6 0c 0c 	cop	cp0,cr12,cr0,cr12,0x4c
80003f86:	f0 1f 00 2c 	mcall	80004034 <calc_kers+0xbc>
80003f8a:	e0 68 3b 64 	mov	r8,15204
80003f8e:	ea 18 4f df 	orh	r8,0x4fdf
80003f92:	e0 69 97 8d 	mov	r9,38797
80003f96:	ea 19 40 04 	orh	r9,0x4004
80003f9a:	f0 1f 00 28 	mcall	80004038 <calc_kers+0xc0>
80003f9e:	f0 1f 00 28 	mcall	8000403c <calc_kers+0xc4>
	static bool allow_kers = false;
	
	if (speed > 10) {
80003fa2:	fc 18 41 20 	movh	r8,0x4120
80003fa6:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003faa:	e0 8c 00 08 	brvs	80003fba <calc_kers+0x42>
80003fae:	e0 8a 00 06 	brle	80003fba <calc_kers+0x42>
		allow_kers = true;
80003fb2:	30 19       	mov	r9,1
80003fb4:	4a 38       	lddpc	r8,80004040 <calc_kers+0xc8>
80003fb6:	b0 89       	st.b	r8[0x0],r9
80003fb8:	c0 78       	rjmp	80003fc6 <calc_kers+0x4e>
	}
	
	if (allow_kers) {
80003fba:	4a 28       	lddpc	r8,80004040 <calc_kers+0xc8>
80003fbc:	11 89       	ld.ub	r9,r8[0x0]
80003fbe:	30 08       	mov	r8,0
80003fc0:	f0 09 18 00 	cp.b	r9,r8
80003fc4:	c3 60       	breq	80004030 <calc_kers+0xb8>
		if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20)) {
80003fc6:	ef 09 00 10 	ld.sh	r9,r7[16]
80003fca:	31 38       	mov	r8,19
80003fcc:	f0 09 19 00 	cp.h	r9,r8
80003fd0:	e0 89 00 30 	brgt	80004030 <calc_kers+0xb8>
80003fd4:	ef 09 00 12 	ld.sh	r9,r7[18]
80003fd8:	f0 09 19 00 	cp.h	r9,r8
80003fdc:	e0 89 00 2a 	brgt	80004030 <calc_kers+0xb8>
			if (speed > 5.5) { //km/h
80003fe0:	fc 18 40 b0 	movh	r8,0x40b0
80003fe4:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003fe8:	e0 8c 00 1f 	brvs	80004026 <calc_kers+0xae>
80003fec:	e0 8a 00 1d 	brle	80004026 <calc_kers+0xae>
				if ((ecu_data->max_cell_temp > 0) && (ecu_data->max_cell_temp < 45)) {
80003ff0:	ef 39 00 48 	ld.ub	r9,r7[72]
80003ff4:	20 19       	sub	r9,1
80003ff6:	32 b8       	mov	r8,43
80003ff8:	f0 09 18 00 	cp.b	r9,r8
80003ffc:	e0 8b 00 1a 	brhi	80004030 <calc_kers+0xb8>
					return (MAX_KERS*ecu_data->kers_factor)/100; //TODO Return a value from ecu_data that is received from dash
80004000:	ef 09 00 88 	ld.sh	r9,r7[136]
80004004:	fe 78 f3 33 	mov	r8,-3277
80004008:	f2 08 07 88 	mulhh.w	r8,r9:b,r8:b
8000400c:	e0 6b 85 1f 	mov	r11,34079
80004010:	ea 1b 51 eb 	orh	r11,0x51eb
80004014:	f0 0b 04 4a 	muls.d	r10,r8,r11
80004018:	f6 0c 14 05 	asr	r12,r11,0x5
8000401c:	bf 58       	asr	r8,0x1f
8000401e:	10 1c       	sub	r12,r8
80004020:	5c 8c       	casts.h	r12
80004022:	e3 cd 80 80 	ldm	sp++,r7,pc
				}
			} else {
				allow_kers = false;
80004026:	30 09       	mov	r9,0
80004028:	48 68       	lddpc	r8,80004040 <calc_kers+0xc8>
8000402a:	b0 89       	st.b	r8[0x0],r9
8000402c:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80004030:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80004034:	80 00       	ld.sh	r0,r0[0x0]
80004036:	77 c0       	ld.w	r0,r11[0x70]
80004038:	80 00       	ld.sh	r0,r0[0x0]
8000403a:	6d dc       	ld.w	r12,r6[0x74]
8000403c:	80 00       	ld.sh	r0,r0[0x0]
8000403e:	78 20       	ld.w	r0,r12[0x8]
80004040:	00 00       	add	r0,r0
80004042:	cc 0c       	rcall	800041c2 <handle_dash_data+0xb2>

80004044 <check_inverter_error>:
	return temp;
}

uint8_t check_inverter_error(fsm_ecu_data_t *ecu_data) {
	uint16_t temp = ecu_data->inverter_error;
	return (uint8_t)(temp & 1 << PWR_FAULT) | (temp & 1 << RFE_FAULT) | (temp & 1 << RESOLVER_FAULT);
80004044:	f9 39 00 55 	ld.ub	r9,r12[85]
80004048:	12 98       	mov	r8,r9
8000404a:	10 9c       	mov	r12,r8
8000404c:	e2 1c 00 04 	andl	r12,0x4,COH
80004050:	e2 19 00 02 	andl	r9,0x2,COH
80004054:	12 4c       	or	r12,r9
80004056:	e2 18 00 08 	andl	r8,0x8,COH
8000405a:	10 4c       	or	r12,r8
}
8000405c:	e2 1c 00 0e 	andl	r12,0xe,COH
80004060:	5e fc       	retal	r12

80004062 <convert_to_big_endian>:
	return (uint16_t)(float)((num_be + 827) / 33.2);
}

uint16_t convert_to_big_endian(uint32_t data) {
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
80004062:	f9 dc c1 10 	bfextu	r12,r12,0x8,0x10
80004066:	f8 08 16 08 	lsr	r8,r12,0x8
8000406a:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}
8000406e:	5c 8c       	casts.h	r12
80004070:	5e fc       	retal	r12
80004072:	d7 03       	nop

80004074 <convert_num_to_vdc>:
		status++;
	}
	return status;
}

uint16_t convert_num_to_vdc(uint32_t num) {
80004074:	d4 01       	pushm	lr
	/* num = 33.2*vdc - 827 */
	uint32_t num_be = convert_to_big_endian(num);
80004076:	f0 1f 00 0c 	mcall	800040a4 <convert_num_to_vdc+0x30>
8000407a:	5c 7c       	castu.h	r12
8000407c:	f8 cc fc c5 	sub	r12,r12,-827
80004080:	f0 1f 00 0a 	mcall	800040a8 <convert_num_to_vdc+0x34>
80004084:	e0 68 99 9a 	mov	r8,39322
80004088:	ea 18 99 99 	orh	r8,0x9999
8000408c:	e0 69 99 99 	mov	r9,39321
80004090:	ea 19 40 40 	orh	r9,0x4040
80004094:	f0 1f 00 06 	mcall	800040ac <convert_num_to_vdc+0x38>
80004098:	f0 1f 00 06 	mcall	800040b0 <convert_num_to_vdc+0x3c>
8000409c:	e5 a9 0c 0c 	cop	cp0,cr12,cr0,cr12,0x52
	return (uint16_t)(float)((num_be + 827) / 33.2);
}
800040a0:	5c 8c       	casts.h	r12
800040a2:	d8 02       	popm	pc
800040a4:	80 00       	ld.sh	r0,r0[0x0]
800040a6:	40 62       	lddsp	r2,sp[0x18]
800040a8:	80 00       	ld.sh	r0,r0[0x0]
800040aa:	72 60       	ld.w	r0,r9[0x18]
800040ac:	80 00       	ld.sh	r0,r0[0x0]
800040ae:	73 48       	ld.w	r8,r9[0x50]
800040b0:	80 00       	ld.sh	r0,r0[0x0]
800040b2:	78 20       	ld.w	r0,r12[0x8]

800040b4 <handle_bms_data>:
	}
}

void handle_bms_data(fsm_ecu_data_t *ecu_data) {
	/* Max period 300 ms, contactor req, battery current input msg */
	switch (ecu_data->bms_msg.id) {
800040b4:	78 d8       	ld.w	r8,r12[0x34]
800040b6:	e0 48 04 2a 	cp.w	r8,1066
800040ba:	c1 b0       	breq	800040f0 <handle_bms_data+0x3c>
800040bc:	e0 8b 00 06 	brhi	800040c8 <handle_bms_data+0x14>
800040c0:	e0 48 04 29 	cp.w	r8,1065
800040c4:	5e 1c       	retne	r12
800040c6:	c0 88       	rjmp	800040d6 <handle_bms_data+0x22>
800040c8:	e0 48 04 2b 	cp.w	r8,1067
800040cc:	c1 c0       	breq	80004104 <handle_bms_data+0x50>
800040ce:	e0 48 04 2e 	cp.w	r8,1070
800040d2:	5e 1c       	retne	r12
800040d4:	c1 38       	rjmp	800040fa <handle_bms_data+0x46>
		case (BMS_PRECHARGE_ID):
		if ((ecu_data->bms_msg.data.u8[3] & (1 << BMS_PRECHARGE_BIT)) != 0) {
800040d6:	f9 38 00 2f 	ld.ub	r8,r12[47]
800040da:	e2 18 00 08 	andl	r8,0x8,COH
			/* There is a hardwire contactor request */
			ecu_data->flag_start_precharge = 1;
800040de:	f9 b8 01 01 	movne	r8,1
800040e2:	f9 f8 1e 46 	st.bne	r12[0x46],r8
		} else {
			ecu_data->flag_start_precharge = 0;
800040e6:	f9 b8 00 00 	moveq	r8,0
800040ea:	f9 f8 0e 46 	st.beq	r12[0x46],r8
800040ee:	5e fc       	retal	r12
		}
		break;
		case (BMS_BATT_VOLT_ID):
		ecu_data->vdc_battery = ecu_data->bms_msg.data.u16[0];
800040f0:	f9 08 00 2c 	ld.sh	r8,r12[44]
800040f4:	f9 58 00 38 	st.h	r12[56],r8
		break;
800040f8:	5e fc       	retal	r12
		case (BMS_BATT_TEMP_ID):
		ecu_data->max_cell_temp = ecu_data->bms_msg.data.s8[4];
800040fa:	f9 38 00 30 	ld.ub	r8,r12[48]
800040fe:	f9 68 00 48 	st.b	r12[72],r8
		break;
80004102:	5e fc       	retal	r12
		
		case (0x42B):
		ecu_data->bms_current = ecu_data->bms_msg.data.s16[0];
80004104:	f9 08 00 2c 	ld.sh	r8,r12[44]
80004108:	f9 58 00 8a 	st.h	r12[138],r8
8000410c:	5e fc       	retal	r12
8000410e:	d7 03       	nop

80004110 <handle_dash_data>:
		default:
		break;
	}
}

void handle_dash_data(fsm_ecu_data_t *ecu_data) {
80004110:	eb cd 40 c0 	pushm	r6-r7,lr
80004114:	18 97       	mov	r7,r12
	uint8_t rtds_plays;
	uint8_t start;
	uint8_t lc_filter_time;
	uint8_t state_of_lc = 0;
	switch (ecu_data->dash_msg.id) {
80004116:	f9 08 00 28 	ld.sh	r8,r12[40]
8000411a:	e0 69 02 63 	mov	r9,611
8000411e:	f2 08 19 00 	cp.h	r8,r9
80004122:	e0 80 00 8f 	breq	80004240 <handle_dash_data+0x130>
80004126:	e0 8b 00 10 	brhi	80004146 <handle_dash_data+0x36>
8000412a:	e0 69 02 61 	mov	r9,609
8000412e:	f2 08 19 00 	cp.h	r8,r9
80004132:	c2 40       	breq	8000417a <handle_dash_data+0x6a>
80004134:	e0 8b 00 46 	brhi	800041c0 <handle_dash_data+0xb0>
80004138:	e0 69 02 60 	mov	r9,608
8000413c:	f2 08 19 00 	cp.h	r8,r9
80004140:	e0 81 00 a0 	brne	80004280 <handle_dash_data+0x170>
80004144:	c0 f8       	rjmp	80004162 <handle_dash_data+0x52>
80004146:	e0 69 02 65 	mov	r9,613
8000414a:	f2 08 19 00 	cp.h	r8,r9
8000414e:	e0 80 00 95 	breq	80004278 <handle_dash_data+0x168>
80004152:	c7 d3       	brcs	8000424c <handle_dash_data+0x13c>
80004154:	e0 69 06 63 	mov	r9,1635
80004158:	f2 08 19 00 	cp.h	r8,r9
8000415c:	e0 81 00 92 	brne	80004280 <handle_dash_data+0x170>
80004160:	c6 38       	rjmp	80004226 <handle_dash_data+0x116>
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID0_ID):
		rtds_plays = ecu_data->dash_msg.data.u8[0];
80004162:	f9 39 00 20 	ld.ub	r9,r12[32]
80004166:	30 18       	mov	r8,1
80004168:	f0 09 18 00 	cp.b	r9,r8
8000416c:	e0 81 00 8a 	brne	80004280 <handle_dash_data+0x170>
		if (rtds_plays == 1) {
			ecu_data->flag_drive_enable = DRIVE_ENABLE_RTDS_PLAYS;
80004170:	30 38       	mov	r8,3
80004172:	f9 48 00 4c 	st.w	r12[76],r8
80004176:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
		break;
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID1_ID):
		start = ecu_data->dash_msg.data.u8[0];
8000417a:	f9 36 00 20 	ld.ub	r6,r12[32]
		//uint8_t tractive = ecu_data->dash_msg.data.u8[1];
		ecu_data->kers_factor = ecu_data->dash_msg.data.s16[1];
8000417e:	f9 08 00 22 	ld.sh	r8,r12[34]
80004182:	f9 58 00 88 	st.h	r12[136],r8
		ecu_data->slip_target = ecu_data->dash_msg.data.u16[2]/100.0;
80004186:	f9 1c 00 24 	ld.uh	r12,r12[36]
8000418a:	f0 1f 00 3f 	mcall	80004284 <handle_dash_data+0x174>
8000418e:	30 08       	mov	r8,0
80004190:	fc 19 40 59 	movh	r9,0x4059
80004194:	f0 1f 00 3d 	mcall	80004288 <handle_dash_data+0x178>
80004198:	f0 1f 00 3d 	mcall	8000428c <handle_dash_data+0x17c>
8000419c:	ef 4c 00 74 	st.w	r7[116],r12

		if (start == 0) {
800041a0:	58 06       	cp.w	r6,0
800041a2:	c0 51       	brne	800041ac <handle_dash_data+0x9c>
			ecu_data->flag_drive_enable = DRIVE_DISABLE_REQUEST;
800041a4:	30 48       	mov	r8,4
800041a6:	ef 48 00 4c 	st.w	r7[76],r8
800041aa:	c0 88       	rjmp	800041ba <handle_dash_data+0xaa>
		} else if (start == 1) {
800041ac:	30 18       	mov	r8,1
			ecu_data->flag_drive_enable = DRIVE_ENABLE_REQUEST;
800041ae:	f0 06 18 00 	cp.b	r6,r8
800041b2:	f9 b8 00 01 	moveq	r8,1
800041b6:	ef f8 0a 13 	st.weq	r7[0x4c],r8
		}
		asm("nop");
800041ba:	d7 03       	nop
		break;
800041bc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID2_ID):
		//PID gains
		ecu_data->Kp = ecu_data->dash_msg.data.u16[0]/10.0;
800041c0:	f9 1c 00 20 	ld.uh	r12,r12[32]
800041c4:	f0 1f 00 30 	mcall	80004284 <handle_dash_data+0x174>
800041c8:	30 08       	mov	r8,0
800041ca:	fc 19 40 24 	movh	r9,0x4024
800041ce:	f0 1f 00 2f 	mcall	80004288 <handle_dash_data+0x178>
800041d2:	f0 1f 00 2f 	mcall	8000428c <handle_dash_data+0x17c>
800041d6:	ef 4c 00 68 	st.w	r7[104],r12
		ecu_data->Ki = ecu_data->dash_msg.data.u16[1]/10.0;
800041da:	ef 1c 00 22 	ld.uh	r12,r7[34]
800041de:	f0 1f 00 2a 	mcall	80004284 <handle_dash_data+0x174>
800041e2:	30 08       	mov	r8,0
800041e4:	fc 19 40 24 	movh	r9,0x4024
800041e8:	f0 1f 00 28 	mcall	80004288 <handle_dash_data+0x178>
800041ec:	f0 1f 00 28 	mcall	8000428c <handle_dash_data+0x17c>
800041f0:	ef 4c 00 6c 	st.w	r7[108],r12
		ecu_data->Kd = ecu_data->dash_msg.data.u16[2]/10.0;
800041f4:	ef 1c 00 24 	ld.uh	r12,r7[36]
800041f8:	f0 1f 00 23 	mcall	80004284 <handle_dash_data+0x174>
800041fc:	30 08       	mov	r8,0
800041fe:	fc 19 40 24 	movh	r9,0x4024
80004202:	f0 1f 00 22 	mcall	80004288 <handle_dash_data+0x178>
80004206:	f0 1f 00 22 	mcall	8000428c <handle_dash_data+0x17c>
8000420a:	ef 4c 00 70 	st.w	r7[112],r12
		ecu_data->d_filter_gain = (N_filter*Ts/(ecu_data->Kd+N_filter*Ts));
8000420e:	fc 18 40 00 	movh	r8,0x4000
80004212:	e5 a0 0b c8 	cop	cp0,cr11,cr12,cr8,0x40
80004216:	10 9c       	mov	r12,r8
80004218:	f0 1f 00 1e 	mcall	80004290 <handle_dash_data+0x180>
8000421c:	ef 4c 00 78 	st.w	r7[120],r12
		asm("nop");
80004220:	d7 03       	nop
		break;
80004222:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		//Only permit if ECU in error
		if (ecu_data->state == STATE_ERROR) {
80004226:	78 08       	ld.w	r8,r12[0x0]
80004228:	58 88       	cp.w	r8,8
8000422a:	c0 81       	brne	8000423a <handle_dash_data+0x12a>
			if (ecu_data->dash_msg.data.u8[1]==1) {// Message also contains the current driver
8000422c:	f9 39 00 21 	ld.ub	r9,r12[33]
80004230:	30 18       	mov	r8,1
				ecu_data->reboot = 1;
80004232:	f0 09 18 00 	cp.b	r9,r8
80004236:	f9 f8 0e 64 	st.beq	r12[0x64],r8
			}
		}
		asm("nop");
8000423a:	d7 03       	nop
		break;
8000423c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		ecu_data->config_max_trq = ecu_data->dash_msg.data.u8[1];
80004240:	f9 38 00 21 	ld.ub	r8,r12[33]
80004244:	f9 68 00 65 	st.b	r12[101],r8
		break;
80004248:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID4_ID):
		ecu_data->lc_trq_init = ecu_data->dash_msg.data.u8[0];
8000424c:	f9 38 00 20 	ld.ub	r8,r12[32]
80004250:	e5 a4 08 08 	cop	cp0,cr8,cr0,cr8,0x48
80004254:	f9 48 00 84 	st.w	r12[132],r8
		lc_filter_time = ecu_data->dash_msg.data.u8[1];
		ecu_data->lc_filter_gain = Ts/(Ts + lc_filter_time);
80004258:	f9 3b 00 21 	ld.ub	r11,r12[33]
8000425c:	e5 a6 0b 0b 	cop	cp0,cr11,cr0,cr11,0x4c
80004260:	e0 6c d7 0a 	mov	r12,55050
80004264:	ea 1c 3c a3 	orh	r12,0x3ca3
80004268:	e5 a0 0b bc 	cop	cp0,cr11,cr11,cr12,0x40
8000426c:	f0 1f 00 09 	mcall	80004290 <handle_dash_data+0x180>
80004270:	ef 4c 00 80 	st.w	r7[128],r12
		break;
80004274:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID5_ID):
		state_of_lc = ecu_data->dash_msg.data.u8[0];
		ecu_data->launch_control_flag = (launch_control_t)state_of_lc;
80004278:	f9 38 00 20 	ld.ub	r8,r12[32]
8000427c:	f9 48 00 60 	st.w	r12[96],r8
80004280:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004284:	80 00       	ld.sh	r0,r0[0x0]
80004286:	72 68       	ld.w	r8,r9[0x18]
80004288:	80 00       	ld.sh	r0,r0[0x0]
8000428a:	73 48       	ld.w	r8,r9[0x50]
8000428c:	80 00       	ld.sh	r0,r0[0x0]
8000428e:	78 20       	ld.w	r0,r12[0x8]
80004290:	80 00       	ld.sh	r0,r0[0x0]
80004292:	76 60       	ld.w	r0,r11[0x18]

80004294 <handle_inverter_data>:
		default:
		break;
	}
}

void handle_inverter_data(fsm_ecu_data_t *ecu_data) {
80004294:	eb cd 40 80 	pushm	r7,lr
80004298:	18 97       	mov	r7,r12
	 * consist of 4 bytes etc. Refer to manual for the individual
	 * bits in state and error reg.
	 * Temp e.g.: 49d62a00 
	 */
	uint16_t temp;
	switch (ecu_data->inverter_can_msg.data.u8[0]) {
8000429a:	19 c8       	ld.ub	r8,r12[0x4]
8000429c:	34 a9       	mov	r9,74
8000429e:	f2 08 18 00 	cp.b	r8,r9
800042a2:	c1 c0       	breq	800042da <handle_inverter_data+0x46>
800042a4:	e0 8b 00 0b 	brhi	800042ba <handle_inverter_data+0x26>
800042a8:	33 09       	mov	r9,48
800042aa:	f2 08 18 00 	cp.b	r8,r9
800042ae:	c2 b0       	breq	80004304 <handle_inverter_data+0x70>
800042b0:	34 99       	mov	r9,73
800042b2:	f2 08 18 00 	cp.b	r8,r9
800042b6:	c3 f1       	brne	80004334 <handle_inverter_data+0xa0>
800042b8:	c0 a8       	rjmp	800042cc <handle_inverter_data+0x38>
800042ba:	38 f9       	mov	r9,-113
800042bc:	f2 08 18 00 	cp.b	r8,r9
800042c0:	c3 50       	breq	8000432a <handle_inverter_data+0x96>
800042c2:	3e b9       	mov	r9,-21
800042c4:	f2 08 18 00 	cp.b	r8,r9
800042c8:	c3 61       	brne	80004334 <handle_inverter_data+0xa0>
800042ca:	c0 f8       	rjmp	800042e8 <handle_inverter_data+0x54>
		case BTB_REG:
			break;
		case FRG_REG:
			break;
		case MOTOR_TEMP_REG:
			ecu_data->motor_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
800042cc:	78 1c       	ld.w	r12,r12[0x4]
800042ce:	f0 1f 00 1b 	mcall	80004338 <handle_inverter_data+0xa4>
800042d2:	ef 5c 00 3e 	st.h	r7[62],r12
			break;
800042d6:	e3 cd 80 80 	ldm	sp++,r7,pc
		case IGBT_TEMP_REG:
			ecu_data->inverter_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
800042da:	78 1c       	ld.w	r12,r12[0x4]
800042dc:	f0 1f 00 17 	mcall	80004338 <handle_inverter_data+0xa4>
800042e0:	ef 5c 00 40 	st.h	r7[64],r12
			break;
800042e4:	e3 cd 80 80 	ldm	sp++,r7,pc
		case CURRENT_REG:
			break;
		case VDC_REG:
			/* 16 bit value */
			temp = convert_num_to_vdc(ecu_data->inverter_can_msg.data.u32[0]);
800042e8:	78 1c       	ld.w	r12,r12[0x4]
800042ea:	f0 1f 00 15 	mcall	8000433c <handle_inverter_data+0xa8>
			if (temp < 30) {
800042ee:	31 d8       	mov	r8,29
				ecu_data->inverter_vdc = 0;	
800042f0:	f0 0c 19 00 	cp.h	r12,r8
800042f4:	f9 b8 08 00 	movls	r8,0
800042f8:	ef f8 8c 1d 	st.hls	r7[0x3a],r8
			} else {
				ecu_data->inverter_vdc = temp;
800042fc:	ef fc bc 1d 	st.hhi	r7[0x3a],r12
80004300:	e3 cd 80 80 	ldm	sp++,r7,pc
			}	 
			break;
		case RPM_REG:
			ecu_data->rpm = (MAX_RPM * convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0])) / 32767;
80004304:	78 1c       	ld.w	r12,r12[0x4]
80004306:	f0 1f 00 0d 	mcall	80004338 <handle_inverter_data+0xa4>
8000430a:	5c 7c       	castu.h	r12
8000430c:	e0 68 13 88 	mov	r8,5000
80004310:	f8 08 02 48 	mul	r8,r12,r8
80004314:	30 3b       	mov	r11,3
80004316:	ea 1b 80 01 	orh	r11,0x8001
8000431a:	f0 0b 04 4a 	muls.d	r10,r8,r11
8000431e:	16 08       	add	r8,r11
80004320:	af 48       	asr	r8,0xe
80004322:	ef 58 00 3c 	st.h	r7[60],r8
			break;
80004326:	e3 cd 80 80 	ldm	sp++,r7,pc
		case ERROR_REG:
			ecu_data->inverter_error = (ecu_data->inverter_can_msg.data.u32[0] & 0x00FFFF00) >> 8;
8000432a:	78 18       	ld.w	r8,r12[0x4]
8000432c:	f1 d8 c1 10 	bfextu	r8,r8,0x8,0x10
80004330:	f9 58 00 54 	st.h	r12[84],r8
80004334:	e3 cd 80 80 	ldm	sp++,r7,pc
80004338:	80 00       	ld.sh	r0,r0[0x0]
8000433a:	40 62       	lddsp	r2,sp[0x18]
8000433c:	80 00       	ld.sh	r0,r0[0x0]
8000433e:	40 74       	lddsp	r4,sp[0x1c]

80004340 <map_pedal>:
		default:
			break;
	}
}

void map_pedal(fsm_ecu_data_t *ecu_data) {
80004340:	eb cd 40 c0 	pushm	r6-r7,lr
80004344:	18 97       	mov	r7,r12
	// Torque sensors = <0,1000>
	static float pedal_filter = 0.0F;
	float config_max_trq = (float)ecu_data->config_max_trq / 100.0;
80004346:	f9 3c 00 65 	ld.ub	r12,r12[101]
	
	int16_t trq_sens = (int16_t)min(ecu_data->trq_sens0, ecu_data->trq_sens1);
8000434a:	ef 08 00 10 	ld.sh	r8,r7[16]
8000434e:	ef 09 00 12 	ld.sh	r9,r7[18]
80004352:	f0 09 0d 48 	min	r8,r8,r9
80004356:	5c 88       	casts.h	r8
	if (trq_sens > 20) {
80004358:	31 49       	mov	r9,20
8000435a:	f2 08 19 00 	cp.h	r8,r9
8000435e:	e0 8a 00 32 	brle	800043c2 <map_pedal+0x82>
		// Handle values below 0
		trq_sens = max(0, trq_sens);
80004362:	30 09       	mov	r9,0
80004364:	f2 08 0c 48 	max	r8,r9,r8
		// Handle values above 1000
		trq_sens = min(trq_sens, 1000);
80004368:	5c 88       	casts.h	r8
8000436a:	e0 66 03 e8 	mov	r6,1000
8000436e:	f0 06 0d 48 	min	r8,r8,r6
		
		float pedal = (float)MAX_TORQUE*(float)trq_sens*(float)trq_sens*config_max_trq/1000000.0;
80004372:	5c 88       	casts.h	r8
80004374:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80004378:	e0 66 f0 00 	mov	r6,61440
8000437c:	ea 16 46 ff 	orh	r6,0x46ff
80004380:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
80004384:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
80004388:	fc 1b 42 c8 	movh	r11,0x42c8
8000438c:	e5 a4 0c 0c 	cop	cp0,cr12,cr0,cr12,0x48
80004390:	f0 1f 00 0e 	mcall	800043c8 <map_pedal+0x88>
80004394:	e0 6b 24 00 	mov	r11,9216
80004398:	ea 1b 49 74 	orh	r11,0x4974
8000439c:	e5 a2 0c 6c 	cop	cp0,cr12,cr6,cr12,0x44
800043a0:	f0 1f 00 0a 	mcall	800043c8 <map_pedal+0x88>
		//float pedal = (float)MAX_TORQUE*(float)trq_sens*config_max_trq/1000.0; //Linear curve
		pedal_filter = (1-PEDAL_FILTER_GAIN)*pedal_filter + PEDAL_FILTER_GAIN*pedal;
800043a4:	48 a9       	lddpc	r9,800043cc <map_pedal+0x8c>
800043a6:	72 0a       	ld.w	r10,r9[0x0]
800043a8:	30 08       	mov	r8,0
800043aa:	e1 ac 08 a8 	cop	cp0,cr8,cr10,cr8,0x18
800043ae:	93 08       	st.w	r9[0x0],r8
		
		ecu_data->trq_pedal = min(pedal_filter, pedal); //Selects filter when input increases, pedal when decreases
800043b0:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800043b4:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
800043b8:	f0 0c 0d 48 	min	r8,r8,r12
800043bc:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
800043c0:	8f 78       	st.w	r7[0x1c],r8
800043c2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800043c6:	00 00       	add	r0,r0
800043c8:	80 00       	ld.sh	r0,r0[0x0]
800043ca:	76 60       	ld.w	r0,r11[0x18]
800043cc:	00 00       	add	r0,r0
800043ce:	cc 08       	rjmp	8000454e <get_speed_sens+0x4a>

800043d0 <get_new_data>:
	gpio_set_pin_high(INVERTER_DIN1);
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
800043d0:	eb cd 40 fe 	pushm	r1-r7,lr
800043d4:	18 96       	mov	r6,r12
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
800043d6:	f8 c3 ff fc 	sub	r3,r12,-4
800043da:	30 07       	mov	r7,0
800043dc:	4a 62       	lddpc	r2,80004474 <get_new_data+0xa4>
800043de:	0e 91       	mov	r1,r7
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
800043e0:	30 05       	mov	r5,0
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
800043e2:	30 54       	mov	r4,5
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
800043e4:	02 99       	mov	r9,r1
800043e6:	02 9a       	mov	r10,r1
800043e8:	06 9b       	mov	r11,r3
800043ea:	64 0c       	ld.w	r12,r2[0x0]
800043ec:	f0 1f 00 23 	mcall	80004478 <get_new_data+0xa8>
800043f0:	58 1c       	cp.w	r12,1
800043f2:	c0 c1       	brne	8000440a <get_new_data+0x3a>
			handle_inverter_data(ecu_data);
800043f4:	0c 9c       	mov	r12,r6
800043f6:	f0 1f 00 22 	mcall	8000447c <get_new_data+0xac>
			ecu_data->inverter_timeout = 0;
800043fa:	ed 65 00 7c 	st.b	r6[124],r5
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
800043fe:	2f f7       	sub	r7,-1
80004400:	5c 57       	castu.b	r7
80004402:	e8 07 18 00 	cp.b	r7,r4
80004406:	ce f1       	brne	800043e4 <get_new_data+0x14>
80004408:	c0 68       	rjmp	80004414 <get_new_data+0x44>
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
		} else {
			ecu_data->inverter_timeout++;
8000440a:	ed 38 00 7c 	ld.ub	r8,r6[124]
8000440e:	2f f8       	sub	r8,-1
80004410:	ed 68 00 7c 	st.b	r6[124],r8
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
80004414:	ec c4 ff e0 	sub	r4,r6,-32
80004418:	30 07       	mov	r7,0
8000441a:	49 a3       	lddpc	r3,80004480 <get_new_data+0xb0>
8000441c:	0e 92       	mov	r2,r7
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
8000441e:	30 55       	mov	r5,5
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
80004420:	04 99       	mov	r9,r2
80004422:	04 9a       	mov	r10,r2
80004424:	08 9b       	mov	r11,r4
80004426:	66 0c       	ld.w	r12,r3[0x0]
80004428:	f0 1f 00 14 	mcall	80004478 <get_new_data+0xa8>
8000442c:	58 1c       	cp.w	r12,1
8000442e:	c0 80       	breq	8000443e <get_new_data+0x6e>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
80004430:	ec c4 ff d4 	sub	r4,r6,-44
80004434:	30 07       	mov	r7,0
80004436:	49 43       	lddpc	r3,80004484 <get_new_data+0xb4>
80004438:	0e 92       	mov	r2,r7
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
8000443a:	30 55       	mov	r5,5
8000443c:	c0 a8       	rjmp	80004450 <get_new_data+0x80>
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
			handle_dash_data(ecu_data);
8000443e:	0c 9c       	mov	r12,r6
80004440:	f0 1f 00 12 	mcall	80004488 <get_new_data+0xb8>
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
80004444:	2f f7       	sub	r7,-1
80004446:	5c 57       	castu.b	r7
80004448:	ea 07 18 00 	cp.b	r7,r5
8000444c:	ce a1       	brne	80004420 <get_new_data+0x50>
8000444e:	cf 1b       	rjmp	80004430 <get_new_data+0x60>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
80004450:	04 99       	mov	r9,r2
80004452:	04 9a       	mov	r10,r2
80004454:	08 9b       	mov	r11,r4
80004456:	66 0c       	ld.w	r12,r3[0x0]
80004458:	f0 1f 00 08 	mcall	80004478 <get_new_data+0xa8>
8000445c:	58 1c       	cp.w	r12,1
8000445e:	c0 91       	brne	80004470 <get_new_data+0xa0>
			handle_bms_data(ecu_data);
80004460:	0c 9c       	mov	r12,r6
80004462:	f0 1f 00 0b 	mcall	8000448c <get_new_data+0xbc>
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
80004466:	2f f7       	sub	r7,-1
80004468:	5c 57       	castu.b	r7
8000446a:	ea 07 18 00 	cp.b	r7,r5
8000446e:	cf 11       	brne	80004450 <get_new_data+0x80>
80004470:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80004474:	00 00       	add	r0,r0
80004476:	cf 40       	breq	8000445e <get_new_data+0x8e>
80004478:	80 00       	ld.sh	r0,r0[0x0]
8000447a:	2d ac       	sub	r12,-38
8000447c:	80 00       	ld.sh	r0,r0[0x0]
8000447e:	42 94       	lddsp	r4,sp[0xa4]
80004480:	00 00       	add	r0,r0
80004482:	cf 64       	brge	8000446e <get_new_data+0x9e>
80004484:	00 00       	add	r0,r0
80004486:	cf 3c       	rcall	8000466c <launch_control+0x2c>
80004488:	80 00       	ld.sh	r0,r0[0x0]
8000448a:	41 10       	lddsp	r0,sp[0x44]
8000448c:	80 00       	ld.sh	r0,r0[0x0]
8000448e:	40 b4       	lddsp	r4,sp[0x2c]

80004490 <get_trq_sens>:
	}
	asm("nop");
	return status;
}

uint8_t get_trq_sens(fsm_ecu_data_t *ecu_data) {
80004490:	eb cd 40 c0 	pushm	r6-r7,lr
80004494:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_trq_sens0, &ecu_data->trq_sens0, 0 ) == pdFALSE ) {
80004496:	30 09       	mov	r9,0
80004498:	12 9a       	mov	r10,r9
8000449a:	f8 cb ff f0 	sub	r11,r12,-16
8000449e:	49 58       	lddpc	r8,800044f0 <get_trq_sens+0x60>
800044a0:	70 0c       	ld.w	r12,r8[0x0]
800044a2:	f0 1f 00 15 	mcall	800044f4 <get_trq_sens+0x64>
800044a6:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_trq_sens1, &ecu_data->trq_sens1, 0 ) == pdFALSE ) {
800044a8:	30 09       	mov	r9,0
800044aa:	12 9a       	mov	r10,r9
800044ac:	ec cb ff ee 	sub	r11,r6,-18
800044b0:	49 28       	lddpc	r8,800044f8 <get_trq_sens+0x68>
800044b2:	70 0c       	ld.w	r12,r8[0x0]
800044b4:	f0 1f 00 10 	mcall	800044f4 <get_trq_sens+0x64>
800044b8:	c0 31       	brne	800044be <get_trq_sens+0x2e>
		status++;
800044ba:	2f f7       	sub	r7,-1
800044bc:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens0_err, &ecu_data->trq_sens0_err, 0 ) == pdFALSE ) {
800044be:	30 09       	mov	r9,0
800044c0:	12 9a       	mov	r10,r9
800044c2:	ec cb ff ec 	sub	r11,r6,-20
800044c6:	48 e8       	lddpc	r8,800044fc <get_trq_sens+0x6c>
800044c8:	70 0c       	ld.w	r12,r8[0x0]
800044ca:	f0 1f 00 0b 	mcall	800044f4 <get_trq_sens+0x64>
800044ce:	c0 31       	brne	800044d4 <get_trq_sens+0x44>
		status++;
800044d0:	2f f7       	sub	r7,-1
800044d2:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens1_err, &ecu_data->trq_sens1_err, 0 ) == pdFALSE ) {
800044d4:	30 09       	mov	r9,0
800044d6:	12 9a       	mov	r10,r9
800044d8:	ec cb ff eb 	sub	r11,r6,-21
800044dc:	48 98       	lddpc	r8,80004500 <get_trq_sens+0x70>
800044de:	70 0c       	ld.w	r12,r8[0x0]
800044e0:	f0 1f 00 05 	mcall	800044f4 <get_trq_sens+0x64>
800044e4:	c0 31       	brne	800044ea <get_trq_sens+0x5a>
		status++;
800044e6:	2f f7       	sub	r7,-1
800044e8:	5c 57       	castu.b	r7
	}
	return status;
}
800044ea:	0e 9c       	mov	r12,r7
800044ec:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800044f0:	00 00       	add	r0,r0
800044f2:	cf 48       	rjmp	800046da <launch_control+0x9a>
800044f4:	80 00       	ld.sh	r0,r0[0x0]
800044f6:	2d ac       	sub	r12,-38
800044f8:	00 00       	add	r0,r0
800044fa:	cf 70       	breq	800044e8 <get_trq_sens+0x58>
800044fc:	00 00       	add	r0,r0
800044fe:	cf 74       	brge	800044ec <get_trq_sens+0x5c>
80004500:	00 00       	add	r0,r0
80004502:	cf 5c       	rcall	800046ec <launch_control+0xac>

80004504 <get_speed_sens>:
		status |= 1 << 1;
	}
	return status;
}

uint8_t get_speed_sens(fsm_ecu_data_t *ecu_data) {
80004504:	eb cd 40 c0 	pushm	r6-r7,lr
80004508:	18 96       	mov	r6,r12
	uint8_t status=0;
	if (xQueueReceive( queue_wheel_fl, &ecu_data->WFL_sens, 0 ) == pdFALSE) {
8000450a:	30 09       	mov	r9,0
8000450c:	12 9a       	mov	r10,r9
8000450e:	f8 cb ff a8 	sub	r11,r12,-88
80004512:	49 68       	lddpc	r8,80004568 <get_speed_sens+0x64>
80004514:	70 0c       	ld.w	r12,r8[0x0]
80004516:	f0 1f 00 16 	mcall	8000456c <get_speed_sens+0x68>
8000451a:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_wheel_fr, &ecu_data->WFR_sens, 0 ) == pdFALSE) {
8000451c:	30 09       	mov	r9,0
8000451e:	12 9a       	mov	r10,r9
80004520:	ec cb ff a6 	sub	r11,r6,-90
80004524:	49 38       	lddpc	r8,80004570 <get_speed_sens+0x6c>
80004526:	70 0c       	ld.w	r12,r8[0x0]
80004528:	f0 1f 00 11 	mcall	8000456c <get_speed_sens+0x68>
8000452c:	c0 31       	brne	80004532 <get_speed_sens+0x2e>
		status++;
8000452e:	2f f7       	sub	r7,-1
80004530:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rl, &ecu_data->WRL_sens, 0 ) == pdFALSE) {
80004532:	30 09       	mov	r9,0
80004534:	12 9a       	mov	r10,r9
80004536:	ec cb ff a4 	sub	r11,r6,-92
8000453a:	48 f8       	lddpc	r8,80004574 <get_speed_sens+0x70>
8000453c:	70 0c       	ld.w	r12,r8[0x0]
8000453e:	f0 1f 00 0c 	mcall	8000456c <get_speed_sens+0x68>
80004542:	c0 31       	brne	80004548 <get_speed_sens+0x44>
		status++;
80004544:	2f f7       	sub	r7,-1
80004546:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rr, &ecu_data->WRR_sens, 0 ) == pdFALSE) {
80004548:	30 09       	mov	r9,0
8000454a:	12 9a       	mov	r10,r9
8000454c:	ec cb ff a2 	sub	r11,r6,-94
80004550:	48 a8       	lddpc	r8,80004578 <get_speed_sens+0x74>
80004552:	70 0c       	ld.w	r12,r8[0x0]
80004554:	f0 1f 00 06 	mcall	8000456c <get_speed_sens+0x68>
80004558:	c0 31       	brne	8000455e <get_speed_sens+0x5a>
		status++;
8000455a:	2f f7       	sub	r7,-1
8000455c:	5c 57       	castu.b	r7
	}
	asm("nop");
8000455e:	d7 03       	nop
	return status;
}
80004560:	0e 9c       	mov	r12,r7
80004562:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004566:	00 00       	add	r0,r0
80004568:	00 00       	add	r0,r0
8000456a:	cf 60       	breq	80004556 <get_speed_sens+0x52>
8000456c:	80 00       	ld.sh	r0,r0[0x0]
8000456e:	2d ac       	sub	r12,-38
80004570:	00 00       	add	r0,r0
80004572:	cf 58       	rjmp	8000475c <canif_clear_all_mob+0x24>
80004574:	00 00       	add	r0,r0
80004576:	cf 6c       	rcall	80004762 <canif_clear_all_mob+0x2a>
80004578:	00 00       	add	r0,r0
8000457a:	cf 54       	brge	80004564 <get_speed_sens+0x60>

8000457c <get_brake_sens>:
		return 1;
	}
	return 0;
}

uint8_t get_brake_sens(fsm_ecu_data_t *ecu_data) {
8000457c:	eb cd 40 c0 	pushm	r6-r7,lr
80004580:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_brake_front, &ecu_data->brake_front, 0 ) == pdFALSE) {
80004582:	30 09       	mov	r9,0
80004584:	12 9a       	mov	r10,r9
80004586:	f8 cb ff be 	sub	r11,r12,-66
8000458a:	48 a8       	lddpc	r8,800045b0 <get_brake_sens+0x34>
8000458c:	70 0c       	ld.w	r12,r8[0x0]
8000458e:	f0 1f 00 0a 	mcall	800045b4 <get_brake_sens+0x38>
80004592:	5f 07       	sreq	r7
		status |= 1 << 0;
	}
	if (xQueueReceive( queue_brake_rear, &ecu_data->brake_rear, 0 ) == pdFALSE) {
80004594:	30 09       	mov	r9,0
80004596:	12 9a       	mov	r10,r9
80004598:	ec cb ff bc 	sub	r11,r6,-68
8000459c:	48 78       	lddpc	r8,800045b8 <get_brake_sens+0x3c>
8000459e:	70 0c       	ld.w	r12,r8[0x0]
800045a0:	f0 1f 00 05 	mcall	800045b4 <get_brake_sens+0x38>
800045a4:	c0 31       	brne	800045aa <get_brake_sens+0x2e>
		status |= 1 << 1;
800045a6:	a1 b7       	sbr	r7,0x1
800045a8:	5c 57       	castu.b	r7
	}
	return status;
}
800045aa:	0e 9c       	mov	r12,r7
800045ac:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800045b0:	00 00       	add	r0,r0
800045b2:	cf 78       	rjmp	800047a0 <canif_fixed_baudrate+0x20>
800045b4:	80 00       	ld.sh	r0,r0[0x0]
800045b6:	2d ac       	sub	r12,-38
800045b8:	00 00       	add	r0,r0
800045ba:	cf 50       	breq	800045a4 <get_brake_sens+0x28>

800045bc <check_bspd>:
		return (82500 / ecu_data->vdc_battery);	
	}
	return 0;
}

uint8_t check_bspd(void) {
800045bc:	d4 01       	pushm	lr
800045be:	20 1d       	sub	sp,4
	uint8_t temp=0;
800045c0:	fa cb ff fc 	sub	r11,sp,-4
800045c4:	30 08       	mov	r8,0
800045c6:	16 f8       	st.b	--r11,r8
	xQueueReceive(queue_bspd, &temp, 0);
800045c8:	30 09       	mov	r9,0
800045ca:	12 9a       	mov	r10,r9
800045cc:	48 48       	lddpc	r8,800045dc <check_bspd+0x20>
800045ce:	70 0c       	ld.w	r12,r8[0x0]
800045d0:	f0 1f 00 04 	mcall	800045e0 <check_bspd+0x24>
	return temp;
}
800045d4:	1b bc       	ld.ub	r12,sp[0x3]
800045d6:	2f fd       	sub	sp,-4
800045d8:	d8 02       	popm	pc
800045da:	00 00       	add	r0,r0
800045dc:	00 00       	add	r0,r0
800045de:	cf 68       	rjmp	800047ca <canif_fixed_baudrate+0x4a>
800045e0:	80 00       	ld.sh	r0,r0[0x0]
800045e2:	2d ac       	sub	r12,-38

800045e4 <ecu_dio_inverter_clear_error>:
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}

void ecu_dio_inverter_clear_error() {
800045e4:	eb cd 40 80 	pushm	r7,lr
	gpio_set_pin_high(INVERTER_DIN1);
800045e8:	30 5c       	mov	r12,5
800045ea:	f0 1f 00 13 	mcall	80004634 <ecu_dio_inverter_clear_error+0x50>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800045ee:	e1 b7 00 42 	mfsr	r7,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800045f2:	ee 78 42 40 	mov	r8,1000000
800045f6:	30 09       	mov	r9,0
800045f8:	e0 6a a2 3f 	mov	r10,41535
800045fc:	ea 1a 3c 43 	orh	r10,0x3c43
80004600:	30 2b       	mov	r11,2
80004602:	f0 1f 00 0e 	mcall	80004638 <ecu_dio_inverter_clear_error+0x54>
80004606:	ee 0a 00 0a 	add	r10,r7,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000460a:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000460e:	14 37       	cp.w	r7,r10
80004610:	e0 88 00 08 	brls	80004620 <ecu_dio_inverter_clear_error+0x3c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004614:	10 37       	cp.w	r7,r8
80004616:	fe 98 ff fa 	brls	8000460a <ecu_dio_inverter_clear_error+0x26>
8000461a:	10 3a       	cp.w	r10,r8
8000461c:	c0 73       	brcs	8000462a <ecu_dio_inverter_clear_error+0x46>
8000461e:	cf 6b       	rjmp	8000460a <ecu_dio_inverter_clear_error+0x26>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004620:	10 37       	cp.w	r7,r8
80004622:	e0 8b 00 04 	brhi	8000462a <ecu_dio_inverter_clear_error+0x46>
80004626:	10 3a       	cp.w	r10,r8
80004628:	cf 12       	brcc	8000460a <ecu_dio_inverter_clear_error+0x26>
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
8000462a:	30 5c       	mov	r12,5
8000462c:	f0 1f 00 04 	mcall	8000463c <ecu_dio_inverter_clear_error+0x58>
}
80004630:	e3 cd 80 80 	ldm	sp++,r7,pc
80004634:	80 00       	ld.sh	r0,r0[0x0]
80004636:	69 1e       	ld.w	lr,r4[0x44]
80004638:	80 00       	ld.sh	r0,r0[0x0]
8000463a:	78 aa       	ld.w	r10,r12[0x28]
8000463c:	80 00       	ld.sh	r0,r0[0x0]
8000463e:	69 34       	ld.w	r4,r4[0x4c]

80004640 <launch_control>:
		}
	}
	ecu_data->trq_pid = Kp*e;
}

void launch_control(fsm_ecu_data_t *ecu_data) {
80004640:	eb cd 40 fc 	pushm	r2-r7,lr
80004644:	18 97       	mov	r7,r12
	static float filter_output = 0.0F;
	static uint8_t first_run = 1;
	float filter_gain = ecu_data->lc_filter_gain;
80004646:	f8 f6 00 80 	ld.w	r6,r12[128]
	int16_t trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
8000464a:	f9 08 00 10 	ld.sh	r8,r12[16]
8000464e:	f9 04 00 12 	ld.sh	r4,r12[18]
80004652:	f0 04 0d 44 	min	r4,r8,r4
80004656:	5c 84       	casts.h	r4
	
	//Because statics cannot be initialized with variables...
	if (first_run) {
80004658:	4b 28       	lddpc	r8,80004720 <launch_control+0xe0>
8000465a:	11 89       	ld.ub	r9,r8[0x0]
8000465c:	30 08       	mov	r8,0
8000465e:	f0 09 18 00 	cp.b	r9,r8
80004662:	c2 e0       	breq	800046be <launch_control+0x7e>
		first_run = 0;
80004664:	10 99       	mov	r9,r8
80004666:	4a f8       	lddpc	r8,80004720 <launch_control+0xe0>
80004668:	b0 89       	st.b	r8[0x0],r9
		filter_output = (1-filter_gain)*ecu_data->lc_trq_init + filter_gain*trq_min*(float)MAX_TORQUE/1000.0; 
8000466a:	fc 1c 3f 80 	movh	r12,0x3f80
8000466e:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
80004672:	ee f8 00 84 	ld.w	r8,r7[132]
80004676:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
8000467a:	f0 1f 00 2b 	mcall	80004724 <launch_control+0xe4>
8000467e:	14 92       	mov	r2,r10
80004680:	16 93       	mov	r3,r11
80004682:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
80004686:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
8000468a:	e0 68 f0 00 	mov	r8,61440
8000468e:	ea 18 46 ff 	orh	r8,0x46ff
80004692:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
80004696:	f0 1f 00 24 	mcall	80004724 <launch_control+0xe4>
8000469a:	30 08       	mov	r8,0
8000469c:	e0 69 40 00 	mov	r9,16384
800046a0:	ea 19 40 8f 	orh	r9,0x408f
800046a4:	f0 1f 00 21 	mcall	80004728 <launch_control+0xe8>
800046a8:	14 98       	mov	r8,r10
800046aa:	16 99       	mov	r9,r11
800046ac:	04 9a       	mov	r10,r2
800046ae:	06 9b       	mov	r11,r3
800046b0:	f0 1f 00 1f 	mcall	8000472c <launch_control+0xec>
800046b4:	f0 1f 00 1f 	mcall	80004730 <launch_control+0xf0>
800046b8:	49 f8       	lddpc	r8,80004734 <launch_control+0xf4>
800046ba:	91 0c       	st.w	r8[0x0],r12
800046bc:	c2 98       	rjmp	8000470e <launch_control+0xce>
	} else {
		filter_output = (1-filter_gain)*filter_output + filter_gain*trq_min*(float)MAX_TORQUE/1000.0;	
800046be:	49 e5       	lddpc	r5,80004734 <launch_control+0xf4>
800046c0:	fc 1c 3f 80 	movh	r12,0x3f80
800046c4:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
800046c8:	6a 08       	ld.w	r8,r5[0x0]
800046ca:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
800046ce:	f0 1f 00 16 	mcall	80004724 <launch_control+0xe4>
800046d2:	14 92       	mov	r2,r10
800046d4:	16 93       	mov	r3,r11
800046d6:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
800046da:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
800046de:	e0 68 f0 00 	mov	r8,61440
800046e2:	ea 18 46 ff 	orh	r8,0x46ff
800046e6:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
800046ea:	f0 1f 00 0f 	mcall	80004724 <launch_control+0xe4>
800046ee:	30 08       	mov	r8,0
800046f0:	e0 69 40 00 	mov	r9,16384
800046f4:	ea 19 40 8f 	orh	r9,0x408f
800046f8:	f0 1f 00 0c 	mcall	80004728 <launch_control+0xe8>
800046fc:	14 98       	mov	r8,r10
800046fe:	16 99       	mov	r9,r11
80004700:	04 9a       	mov	r10,r2
80004702:	06 9b       	mov	r11,r3
80004704:	f0 1f 00 0a 	mcall	8000472c <launch_control+0xec>
80004708:	f0 1f 00 0a 	mcall	80004730 <launch_control+0xf0>
8000470c:	8b 0c       	st.w	r5[0x0],r12
	}
	
	//Add feedback from speed sensors to do slip control here (if needed)
	
	ecu_data->trq_cmd = filter_output;
8000470e:	48 a8       	lddpc	r8,80004734 <launch_control+0xf4>
80004710:	70 08       	ld.w	r8,r8[0x0]
80004712:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80004716:	ef 58 00 16 	st.h	r7[22],r8
	asm("nop");
8000471a:	d7 03       	nop
}
8000471c:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80004720:	00 00       	add	r0,r0
80004722:	01 c4       	ld.ub	r4,r0[0x4]
80004724:	80 00       	ld.sh	r0,r0[0x0]
80004726:	77 c0       	ld.w	r0,r11[0x70]
80004728:	80 00       	ld.sh	r0,r0[0x0]
8000472a:	73 48       	ld.w	r8,r9[0x50]
8000472c:	80 00       	ld.sh	r0,r0[0x0]
8000472e:	71 50       	ld.w	r0,r8[0x54]
80004730:	80 00       	ld.sh	r0,r0[0x0]
80004732:	78 20       	ld.w	r0,r12[0x8]
80004734:	00 00       	add	r0,r0
80004736:	cc 10       	breq	800046b8 <launch_control+0x78>

80004738 <canif_clear_all_mob>:
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
80004738:	eb cd 40 fc 	pushm	r2-r7,lr
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
8000473c:	58 0b       	cp.w	r11,0
8000473e:	c1 f0       	breq	8000477c <canif_clear_all_mob+0x44>

#include "compiler.h"
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
80004740:	f6 c3 00 01 	sub	r3,r11,1
80004744:	5c 53       	castu.b	r3
80004746:	2f f3       	sub	r3,-1
80004748:	a5 63       	lsl	r3,0x4
8000474a:	30 08       	mov	r8,0
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
		CANIF_clr_mob(ch,mob_number)
8000474c:	fc 7a 1c 00 	mov	r10,-189440
80004750:	a7 6c       	lsl	r12,0x6
80004752:	f8 c9 ff ff 	sub	r9,r12,-1
80004756:	10 9b       	mov	r11,r8
80004758:	30 04       	mov	r4,0
8000475a:	30 05       	mov	r5,0
8000475c:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004760:	fc 08 09 0b 	st.w	lr[r8],r11
80004764:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004768:	10 0e       	add	lr,r8
8000476a:	9d 1b       	st.w	lr[0x4],r11
8000476c:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004770:	10 0e       	add	lr,r8
80004772:	fc e5 00 08 	st.d	lr[8],r4
80004776:	2f 08       	sub	r8,-16
void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
80004778:	06 38       	cp.w	r8,r3
8000477a:	cf 11       	brne	8000475c <canif_clear_all_mob+0x24>
8000477c:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc

80004780 <canif_fixed_baudrate>:
	return MOB_NOT_COMPLETED;
}

uint8_t canif_fixed_baudrate(uint8_t ch)
{
  CANIF_conf_bt(ch);
80004780:	a9 7c       	lsl	r12,0x9
80004782:	e2 2c e3 f4 	sub	r12,189428
80004786:	78 08       	ld.w	r8,r12[0x0]
80004788:	e4 18 ff e7 	andh	r8,0xffe7
8000478c:	99 08       	st.w	r12[0x0],r8
8000478e:	78 08       	ld.w	r8,r12[0x0]
80004790:	b3 b8       	sbr	r8,0x13
80004792:	99 08       	st.w	r12[0x0],r8
80004794:	78 08       	ld.w	r8,r12[0x0]
80004796:	e4 18 ff f8 	andh	r8,0xfff8
8000479a:	99 08       	st.w	r12[0x0],r8
8000479c:	78 08       	ld.w	r8,r12[0x0]
8000479e:	b1 b8       	sbr	r8,0x11
800047a0:	99 08       	st.w	r12[0x0],r8
800047a2:	78 08       	ld.w	r8,r12[0x0]
800047a4:	e0 18 ff c0 	andl	r8,0xffc0
800047a8:	99 08       	st.w	r12[0x0],r8
800047aa:	78 08       	ld.w	r8,r12[0x0]
800047ac:	a1 a8       	sbr	r8,0x0
800047ae:	99 08       	st.w	r12[0x0],r8
800047b0:	78 08       	ld.w	r8,r12[0x0]
800047b2:	e0 18 c7 ff 	andl	r8,0xc7ff
800047b6:	99 08       	st.w	r12[0x0],r8
800047b8:	78 08       	ld.w	r8,r12[0x0]
800047ba:	ab b8       	sbr	r8,0xb
800047bc:	99 08       	st.w	r12[0x0],r8
800047be:	78 08       	ld.w	r8,r12[0x0]
800047c0:	e0 18 f8 ff 	andl	r8,0xf8ff
800047c4:	99 08       	st.w	r12[0x0],r8
800047c6:	78 08       	ld.w	r8,r12[0x0]
800047c8:	a9 a8       	sbr	r8,0x8
800047ca:	99 08       	st.w	r12[0x0],r8
  return 1;
}
800047cc:	5e ff       	retal	1

800047ce <scif_stop_gclk>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;
800047ce:	fe 78 08 00 	mov	r8,-63488
800047d2:	f8 c9 ff e7 	sub	r9,r12,-25
800047d6:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800047da:	a1 ca       	cbr	r10,0x0
800047dc:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800047e0:	e0 78 86 a0 	mov	r8,100000

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800047e4:	fe 7a 08 00 	mov	r10,-63488
800047e8:	12 9c       	mov	r12,r9
800047ea:	c0 48       	rjmp	800047f2 <scif_stop_gclk+0x24>
  {
    if(--timeout == 0)
800047ec:	20 18       	sub	r8,1
800047ee:	c0 21       	brne	800047f2 <scif_stop_gclk+0x24>
800047f0:	5e fe       	retal	-1

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800047f2:	f4 0c 03 29 	ld.w	r9,r10[r12<<0x2]
800047f6:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800047fa:	cf 91       	brne	800047ec <scif_stop_gclk+0x1e>
800047fc:	5e fd       	retal	0
800047fe:	d7 03       	nop

80004800 <scif_gc_setup>:
  return PASS;
}


long int scif_gc_setup(unsigned int gclk, scif_gcctrl_oscsel_t clk_src, unsigned int diven, unsigned int divfactor)
{
80004800:	d4 21       	pushm	r4-r7,lr
80004802:	18 97       	mov	r7,r12
80004804:	16 95       	mov	r5,r11
80004806:	14 96       	mov	r6,r10
  bool restart_gc = false;


  // Change the division factor to conform to the equation: fgclk = fsrc/divfactor = fsrc/(2*(div+1))
  divfactor = (divfactor>>1) -1;
80004808:	a1 99       	lsr	r9,0x1
8000480a:	f2 c4 00 01 	sub	r4,r9,1
      return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, disable it before changing its setup.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
8000480e:	f8 c9 ff e7 	sub	r9,r12,-25
80004812:	fe 78 08 00 	mov	r8,-63488
80004816:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000481a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000481e:	c0 50       	breq	80004828 <scif_gc_setup+0x28>
  {
    restart_gc = true;
    if(scif_stop_gclk(gclk) < 0)
80004820:	f0 1f 00 18 	mcall	80004880 <scif_gc_setup+0x80>
80004824:	c1 44       	brge	8000484c <scif_gc_setup+0x4c>
80004826:	dc 2a       	popm	r4-r7,pc,r12=-1
      return -1;  // Could not stop the generic clock.
  }

  // Setup the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((divfactor << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
80004828:	a1 76       	lsl	r6,0x1
8000482a:	e2 16 00 02 	andl	r6,0x2,COH
8000482e:	a9 65       	lsl	r5,0x8
80004830:	e2 15 0f 00 	andl	r5,0xf00,COH
80004834:	0a 46       	or	r6,r5
80004836:	b1 64       	lsl	r4,0x10
80004838:	e6 14 00 ff 	andh	r4,0xff,COH
8000483c:	ed e4 10 04 	or	r4,r6,r4
80004840:	2e 77       	sub	r7,-25
80004842:	fe 78 08 00 	mov	r8,-63488
80004846:	f0 07 09 24 	st.w	r8[r7<<0x2],r4
8000484a:	d8 2a       	popm	r4-r7,pc,r12=0
8000484c:	ec 09 15 01 	lsl	r9,r6,0x1
80004850:	e2 19 00 02 	andl	r9,0x2,COH
80004854:	ea 08 15 08 	lsl	r8,r5,0x8
80004858:	e2 18 0f 00 	andl	r8,0xf00,COH
8000485c:	10 49       	or	r9,r8
8000485e:	e8 08 15 10 	lsl	r8,r4,0x10
80004862:	e6 18 00 ff 	andh	r8,0xff,COH
80004866:	10 49       	or	r9,r8
80004868:	fe 78 08 00 	mov	r8,-63488
8000486c:	2e 77       	sub	r7,-25
8000486e:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
                            |((diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((clk_src << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK);

  // Restart the gc if it previously was enabled.
  if(true == restart_gc)
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK ;
80004872:	f0 07 03 29 	ld.w	r9,r8[r7<<0x2]
80004876:	a1 a9       	sbr	r9,0x0
80004878:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
8000487c:	d8 2a       	popm	r4-r7,pc,r12=0
8000487e:	00 00       	add	r0,r0
80004880:	80 00       	ld.sh	r0,r0[0x0]
80004882:	47 ce       	lddsp	lr,sp[0x1f0]

80004884 <scif_gc_enable>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, do nothing.
  if(!(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK))
80004884:	f8 c9 ff e7 	sub	r9,r12,-25
80004888:	fe 78 08 00 	mov	r8,-63488
8000488c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004890:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004894:	c0 91       	brne	800048a6 <scif_gc_enable+0x22>
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK;
80004896:	fe 78 08 00 	mov	r8,-63488
8000489a:	12 9c       	mov	r12,r9
8000489c:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800048a0:	a1 a9       	sbr	r9,0x0
800048a2:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9

  return PASS;

}
800048a6:	5e fd       	retal	0

800048a8 <can0_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_tx_handler(void)
{
800048a8:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(0);
800048aa:	fc 78 1c 00 	mov	r8,-189440
800048ae:	70 cc       	ld.w	r12,r8[0x30]
800048b0:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
800048b4:	32 08       	mov	r8,32
800048b6:	f0 0c 18 00 	cp.b	r12,r8
800048ba:	c0 f0       	breq	800048d8 <can0_int_tx_handler+0x30>
  {
    CANIF_mob_clear_txok_status(0,handle);
800048bc:	30 19       	mov	r9,1
800048be:	f2 0c 09 49 	lsl	r9,r9,r12
800048c2:	fc 78 1c 00 	mov	r8,-189440
800048c6:	f1 49 00 54 	st.w	r8[84],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
800048ca:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800048ce:	a3 68       	lsl	r8,0x2
800048d0:	e2 28 e3 a0 	sub	r8,189344
800048d4:	30 f9       	mov	r9,15
800048d6:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
800048d8:	48 38       	lddpc	r8,800048e4 <can0_int_tx_handler+0x3c>
800048da:	70 08       	ld.w	r8,r8[0x0]
800048dc:	30 0b       	mov	r11,0
800048de:	5d 18       	icall	r8
}
800048e0:	d4 02       	popm	lr
800048e2:	d6 03       	rete
800048e4:	00 00       	add	r0,r0
800048e6:	cc 14       	brge	80004868 <scif_gc_setup+0x68>

800048e8 <can0_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_rx_handler(void)
{
800048e8:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(0) ;
800048ea:	fc 78 1c 00 	mov	r8,-189440
800048ee:	70 cc       	ld.w	r12,r8[0x30]
800048f0:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
800048f4:	32 08       	mov	r8,32
800048f6:	f0 0c 18 00 	cp.b	r12,r8
800048fa:	c0 f0       	breq	80004918 <can0_int_rx_handler+0x30>
  {
    CANIF_mob_clear_rxok_status(0,handle);
800048fc:	30 19       	mov	r9,1
800048fe:	f2 0c 09 49 	lsl	r9,r9,r12
80004902:	fc 78 1c 00 	mov	r8,-189440
80004906:	f1 49 00 4c 	st.w	r8[76],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
8000490a:	f8 0c 00 18 	add	r8,r12,r12<<0x1
8000490e:	a3 68       	lsl	r8,0x2
80004910:	e2 28 e3 a0 	sub	r8,189344
80004914:	30 f9       	mov	r9,15
80004916:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
80004918:	48 38       	lddpc	r8,80004924 <can0_int_rx_handler+0x3c>
8000491a:	70 08       	ld.w	r8,r8[0x0]
8000491c:	30 0b       	mov	r11,0
8000491e:	5d 18       	icall	r8
}
80004920:	d4 02       	popm	lr
80004922:	d6 03       	rete
80004924:	00 00       	add	r0,r0
80004926:	cc 14       	brge	800048a8 <can0_int_tx_handler>

80004928 <can0_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_busoff_handler(void)
{
80004928:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(0);
8000492a:	fc 78 1c 00 	mov	r8,-189440
8000492e:	70 b9       	ld.w	r9,r8[0x2c]
80004930:	91 a9       	st.w	r8[0x28],r9
    can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_BUSOFF);
80004932:	48 58       	lddpc	r8,80004944 <can0_int_busoff_handler+0x1c>
80004934:	70 08       	ld.w	r8,r8[0x0]
80004936:	30 4b       	mov	r11,4
80004938:	e0 6c 00 ff 	mov	r12,255
8000493c:	5d 18       	icall	r8
}
8000493e:	d4 02       	popm	lr
80004940:	d6 03       	rete
80004942:	00 00       	add	r0,r0
80004944:	00 00       	add	r0,r0
80004946:	cc 14       	brge	800048c8 <can0_int_tx_handler+0x20>

80004948 <can0_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_cerr_handler(void)
{
80004948:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
8000494a:	fc 78 1c 00 	mov	r8,-189440
8000494e:	70 b9       	ld.w	r9,r8[0x2c]
80004950:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_ERROR);
80004952:	48 58       	lddpc	r8,80004964 <can0_int_cerr_handler+0x1c>
80004954:	70 08       	ld.w	r8,r8[0x0]
80004956:	30 2b       	mov	r11,2
80004958:	e0 6c 00 ff 	mov	r12,255
8000495c:	5d 18       	icall	r8
}
8000495e:	d4 02       	popm	lr
80004960:	d6 03       	rete
80004962:	00 00       	add	r0,r0
80004964:	00 00       	add	r0,r0
80004966:	cc 14       	brge	800048e8 <can0_int_rx_handler>

80004968 <can0_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_wakeup_handler(void)
{
80004968:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
8000496a:	fc 78 1c 00 	mov	r8,-189440
8000496e:	70 b9       	ld.w	r9,r8[0x2c]
80004970:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_WAKEUP);
80004972:	48 58       	lddpc	r8,80004984 <can0_int_wakeup_handler+0x1c>
80004974:	70 08       	ld.w	r8,r8[0x0]
80004976:	30 3b       	mov	r11,3
80004978:	e0 6c 00 ff 	mov	r12,255
8000497c:	5d 18       	icall	r8
}
8000497e:	d4 02       	popm	lr
80004980:	d6 03       	rete
80004982:	00 00       	add	r0,r0
80004984:	00 00       	add	r0,r0
80004986:	cc 14       	brge	80004908 <can0_int_rx_handler+0x20>

80004988 <can1_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_tx_handler(void)
{
80004988:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(1) ;
8000498a:	fc 78 1c 00 	mov	r8,-189440
8000498e:	f0 fc 02 30 	ld.w	r12,r8[560]
80004992:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
80004996:	32 08       	mov	r8,32
80004998:	f0 0c 18 00 	cp.b	r12,r8
8000499c:	c0 f0       	breq	800049ba <can1_int_tx_handler+0x32>
  {
    CANIF_mob_clear_txok_status(1,handle);
8000499e:	30 19       	mov	r9,1
800049a0:	f2 0c 09 49 	lsl	r9,r9,r12
800049a4:	fc 78 1c 00 	mov	r8,-189440
800049a8:	f1 49 02 54 	st.w	r8[596],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
800049ac:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800049b0:	a3 68       	lsl	r8,0x2
800049b2:	e2 28 e1 a0 	sub	r8,188832
800049b6:	30 f9       	mov	r9,15
800049b8:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
800049ba:	48 48       	lddpc	r8,800049c8 <can1_int_tx_handler+0x40>
800049bc:	70 18       	ld.w	r8,r8[0x4]
800049be:	30 0b       	mov	r11,0
800049c0:	5d 18       	icall	r8
}
800049c2:	d4 02       	popm	lr
800049c4:	d6 03       	rete
800049c6:	00 00       	add	r0,r0
800049c8:	00 00       	add	r0,r0
800049ca:	cc 14       	brge	8000494c <can0_int_cerr_handler+0x4>

800049cc <can1_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_rx_handler(void)
{
800049cc:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(1) ;
800049ce:	fc 78 1c 00 	mov	r8,-189440
800049d2:	f0 fc 02 30 	ld.w	r12,r8[560]
800049d6:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
800049da:	32 08       	mov	r8,32
800049dc:	f0 0c 18 00 	cp.b	r12,r8
800049e0:	c0 f0       	breq	800049fe <can1_int_rx_handler+0x32>
  {
    CANIF_mob_clear_rxok_status(1,handle);
800049e2:	30 19       	mov	r9,1
800049e4:	f2 0c 09 49 	lsl	r9,r9,r12
800049e8:	fc 78 1c 00 	mov	r8,-189440
800049ec:	f1 49 02 4c 	st.w	r8[588],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
800049f0:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800049f4:	a3 68       	lsl	r8,0x2
800049f6:	e2 28 e1 a0 	sub	r8,188832
800049fa:	30 f9       	mov	r9,15
800049fc:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
800049fe:	48 48       	lddpc	r8,80004a0c <can1_int_rx_handler+0x40>
80004a00:	70 18       	ld.w	r8,r8[0x4]
80004a02:	30 0b       	mov	r11,0
80004a04:	5d 18       	icall	r8
}
80004a06:	d4 02       	popm	lr
80004a08:	d6 03       	rete
80004a0a:	00 00       	add	r0,r0
80004a0c:	00 00       	add	r0,r0
80004a0e:	cc 14       	brge	80004990 <can1_int_tx_handler+0x8>

80004a10 <can1_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_busoff_handler(void)
{
80004a10:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(1);
80004a12:	fc 78 1c 00 	mov	r8,-189440
80004a16:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004a1a:	f1 49 02 28 	st.w	r8[552],r9
    can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_BUSOFF);
80004a1e:	48 58       	lddpc	r8,80004a30 <can1_int_busoff_handler+0x20>
80004a20:	70 18       	ld.w	r8,r8[0x4]
80004a22:	30 4b       	mov	r11,4
80004a24:	e0 6c 00 ff 	mov	r12,255
80004a28:	5d 18       	icall	r8
}
80004a2a:	d4 02       	popm	lr
80004a2c:	d6 03       	rete
80004a2e:	00 00       	add	r0,r0
80004a30:	00 00       	add	r0,r0
80004a32:	cc 14       	brge	800049b4 <can1_int_tx_handler+0x2c>

80004a34 <can1_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_cerr_handler(void)
{
80004a34:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004a36:	fc 78 1c 00 	mov	r8,-189440
80004a3a:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004a3e:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_ERROR);
80004a42:	48 58       	lddpc	r8,80004a54 <can1_int_cerr_handler+0x20>
80004a44:	70 18       	ld.w	r8,r8[0x4]
80004a46:	30 2b       	mov	r11,2
80004a48:	e0 6c 00 ff 	mov	r12,255
80004a4c:	5d 18       	icall	r8
}
80004a4e:	d4 02       	popm	lr
80004a50:	d6 03       	rete
80004a52:	00 00       	add	r0,r0
80004a54:	00 00       	add	r0,r0
80004a56:	cc 14       	brge	800049d8 <can1_int_rx_handler+0xc>

80004a58 <can1_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_wakeup_handler(void)
{
80004a58:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004a5a:	fc 78 1c 00 	mov	r8,-189440
80004a5e:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004a62:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
80004a66:	48 58       	lddpc	r8,80004a78 <can1_int_wakeup_handler+0x20>
80004a68:	70 18       	ld.w	r8,r8[0x4]
80004a6a:	30 3b       	mov	r11,3
80004a6c:	e0 6c 00 ff 	mov	r12,255
80004a70:	5d 18       	icall	r8
}
80004a72:	d4 02       	popm	lr
80004a74:	d6 03       	rete
80004a76:	00 00       	add	r0,r0
80004a78:	00 00       	add	r0,r0
80004a7a:	cc 14       	brge	800049fc <can1_int_rx_handler+0x30>

80004a7c <can_tx>:
U8 can_tx( U8 ch,
           U8 handle,
           U8 dlc,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004a7c:	eb cd 40 f8 	pushm	r3-r7,lr
    if ((ch > 1) ||
80004a80:	30 1e       	mov	lr,1
80004a82:	f8 0e 18 00 	cp.b	lr,r12
80004a86:	f9 be 02 00 	movhs	lr,0
80004a8a:	30 17       	mov	r7,1
80004a8c:	30 f6       	mov	r6,15
80004a8e:	f6 06 18 00 	cp.b	r6,r11
80004a92:	f9 b7 02 00 	movhs	r7,0
80004a96:	0e 96       	mov	r6,r7
80004a98:	0c 4e       	or	lr,r6
80004a9a:	30 06       	mov	r6,0
80004a9c:	ec 0e 18 00 	cp.b	lr,r6
80004aa0:	c7 d1       	brne	80004b9a <can_tx+0x11e>
80004aa2:	30 8e       	mov	lr,8
80004aa4:	fc 0a 18 00 	cp.b	r10,lr
80004aa8:	e0 8b 00 79 	brhi	80004b9a <can_tx+0x11e>
        (handle > (NB_MOB_CHANNEL-1)) ||
        (dlc > 8))
        return  CAN_CMD_REFUSED;

    if (can_msg->ide_bit){
80004aac:	70 0e       	ld.w	lr,r8[0x0]
80004aae:	e6 1e 20 00 	andh	lr,0x2000,COH
80004ab2:	c1 40       	breq	80004ada <can_tx+0x5e>
             CANIF_set_ext_id(ch,
80004ab4:	f6 0e 15 04 	lsl	lr,r11,0x4
80004ab8:	fc 77 1c 00 	mov	r7,-189440
80004abc:	f8 06 15 06 	lsl	r6,r12,0x6
80004ac0:	2f f6       	sub	r6,-1
80004ac2:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004ac6:	70 04       	ld.w	r4,r8[0x0]
80004ac8:	bd b4       	sbr	r4,0x1d
80004aca:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);

             CANIF_set_ext_idmask(ch,
80004ace:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004ad2:	0e 0e       	add	lr,r7
80004ad4:	70 17       	ld.w	r7,r8[0x4]
80004ad6:	9d 17       	st.w	lr[0x4],r7
80004ad8:	c1 28       	rjmp	80004afc <can_tx+0x80>
                                handle,
                                can_msg->id_mask);
    }
    else {
             CANIF_set_std_id(ch,
80004ada:	f6 0e 15 04 	lsl	lr,r11,0x4
80004ade:	fc 77 1c 00 	mov	r7,-189440
80004ae2:	f8 06 15 06 	lsl	r6,r12,0x6
80004ae6:	2f f6       	sub	r6,-1
80004ae8:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004aec:	70 04       	ld.w	r4,r8[0x0]
80004aee:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);
             CANIF_set_std_idmask(ch,
80004af2:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004af6:	0e 0e       	add	lr,r7
80004af8:	70 17       	ld.w	r7,r8[0x4]
80004afa:	9d 17       	st.w	lr[0x4],r7
                                handle,
                                can_msg->id_mask);
    }
    CANIF_mob_clr_dlc(ch,handle);
80004afc:	16 97       	mov	r7,r11
80004afe:	f8 0e 15 09 	lsl	lr,r12,0x9
80004b02:	2f 8e       	sub	lr,-8
80004b04:	f6 0b 00 16 	add	r6,r11,r11<<0x1
80004b08:	fc 06 00 2e 	add	lr,lr,r6<<0x2
80004b0c:	e2 2e e3 ac 	sub	lr,189356
80004b10:	7c 06       	ld.w	r6,lr[0x0]
80004b12:	e0 16 ff f0 	andl	r6,0xfff0
80004b16:	9d 06       	st.w	lr[0x0],r6
    CANIF_mob_set_dlc(ch,handle,dlc);
80004b18:	7c 06       	ld.w	r6,lr[0x0]
80004b1a:	ed ea 10 0a 	or	r10,r6,r10
80004b1e:	9d 0a       	st.w	lr[0x0],r10
    if (req_type == CAN_REMOTE_FRAME){
80004b20:	30 1a       	mov	r10,1
80004b22:	f4 09 18 00 	cp.b	r9,r10
80004b26:	c1 b1       	brne	80004b5c <can_tx+0xe0>
            CANIF_set_rtr(ch,handle);
80004b28:	f6 09 15 04 	lsl	r9,r11,0x4
80004b2c:	fc 7a 1c 00 	mov	r10,-189440
80004b30:	f8 05 15 06 	lsl	r5,r12,0x6
80004b34:	2f f5       	sub	r5,-1
80004b36:	f4 05 03 34 	ld.w	r4,r10[r5<<0x3]
80004b3a:	f2 04 03 03 	ld.w	r3,r9[r4]
80004b3e:	30 16       	mov	r6,1
80004b40:	e7 d6 d3 c1 	bfins	r3,r6,0x1e,0x1
80004b44:	f2 04 09 03 	st.w	r9[r4],r3
            CANIF_set_rtrmask(ch,handle);
80004b48:	f4 05 03 3a 	ld.w	r10,r10[r5<<0x3]
80004b4c:	14 09       	add	r9,r10
80004b4e:	72 1a       	ld.w	r10,r9[0x4]
80004b50:	f5 d6 d3 c1 	bfins	r10,r6,0x1e,0x1
80004b54:	93 1a       	st.w	r9[0x4],r10
            CANIF_mob_set_automode(ch,handle);
80004b56:	7c 09       	ld.w	r9,lr[0x0]
80004b58:	a5 b9       	sbr	r9,0x5
80004b5a:	9d 09       	st.w	lr[0x0],r9
    }
    CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004b5c:	fc 79 1c 00 	mov	r9,-189440
80004b60:	f8 0a 15 06 	lsl	r10,r12,0x6
80004b64:	2f fa       	sub	r10,-1
80004b66:	f2 0a 03 3a 	ld.w	r10,r9[r10<<0x3]
80004b6a:	a5 6b       	lsl	r11,0x4
80004b6c:	14 0b       	add	r11,r10
80004b6e:	f0 e4 00 08 	ld.d	r4,r8[8]
80004b72:	f6 e5 00 08 	st.d	r11[8],r4
    CANIF_config_tx(ch,handle);
80004b76:	7c 08       	ld.w	r8,lr[0x0]
80004b78:	a5 a8       	sbr	r8,0x4
80004b7a:	9d 08       	st.w	lr[0x0],r8
    CANIF_mob_enable(ch,handle);
80004b7c:	30 18       	mov	r8,1
80004b7e:	f0 07 09 48 	lsl	r8,r8,r7
80004b82:	f8 0a 15 09 	lsl	r10,r12,0x9
80004b86:	f2 0a 00 0a 	add	r10,r9,r10
80004b8a:	2c ca       	sub	r10,-52
80004b8c:	95 08       	st.w	r10[0x0],r8
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004b8e:	a9 7c       	lsl	r12,0x9
80004b90:	2c 0c       	sub	r12,-64
80004b92:	18 09       	add	r9,r12
80004b94:	93 08       	st.w	r9[0x0],r8
80004b96:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
#endif
    return CAN_CMD_ACCEPTED;
80004b9a:	e0 6c 00 ff 	mov	r12,255
}
80004b9e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc

80004ba2 <can_rx>:

U8 can_rx( U8 ch,
           U8 handle,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004ba2:	eb cd 40 e0 	pushm	r5-r7,lr
    if ((ch > 1) ||
80004ba6:	30 18       	mov	r8,1
80004ba8:	f8 08 18 00 	cp.b	r8,r12
80004bac:	f9 b8 02 00 	movhs	r8,0
80004bb0:	30 1e       	mov	lr,1
80004bb2:	30 f7       	mov	r7,15
80004bb4:	f6 07 18 00 	cp.b	r7,r11
80004bb8:	f9 be 02 00 	movhs	lr,0
80004bbc:	1c 48       	or	r8,lr
80004bbe:	30 07       	mov	r7,0
80004bc0:	ee 08 18 00 	cp.b	r8,r7
80004bc4:	c0 50       	breq	80004bce <can_rx+0x2c>
80004bc6:	e0 6c 00 ff 	mov	r12,255
80004bca:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
        (handle > (NB_MOB_CHANNEL-1)))
        return  CAN_CMD_REFUSED;
    if (can_msg->ide_bit){
80004bce:	72 08       	ld.w	r8,r9[0x0]
80004bd0:	e6 18 20 00 	andh	r8,0x2000,COH
80004bd4:	c1 40       	breq	80004bfc <can_rx+0x5a>
    	CANIF_set_ext_id(ch,
80004bd6:	f6 08 15 04 	lsl	r8,r11,0x4
80004bda:	fc 7e 1c 00 	mov	lr,-189440
80004bde:	f8 07 15 06 	lsl	r7,r12,0x6
80004be2:	2f f7       	sub	r7,-1
80004be4:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004be8:	72 05       	ld.w	r5,r9[0x0]
80004bea:	bd b5       	sbr	r5,0x1d
80004bec:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_ext_idmask(ch,
80004bf0:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004bf4:	1c 08       	add	r8,lr
80004bf6:	72 1e       	ld.w	lr,r9[0x4]
80004bf8:	91 1e       	st.w	r8[0x4],lr
80004bfa:	c1 28       	rjmp	80004c1e <can_rx+0x7c>
                          handle,
                          can_msg->id_mask);
    }
    else {
    	CANIF_set_std_id(ch,
80004bfc:	f6 08 15 04 	lsl	r8,r11,0x4
80004c00:	fc 7e 1c 00 	mov	lr,-189440
80004c04:	f8 07 15 06 	lsl	r7,r12,0x6
80004c08:	2f f7       	sub	r7,-1
80004c0a:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004c0e:	72 05       	ld.w	r5,r9[0x0]
80004c10:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_std_idmask(ch,
80004c14:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004c18:	1c 08       	add	r8,lr
80004c1a:	72 1e       	ld.w	lr,r9[0x4]
80004c1c:	91 1e       	st.w	r8[0x4],lr
                          handle,
                          can_msg->id_mask);
    }
    if (req_type == CAN_REMOTE_FRAME){
80004c1e:	30 18       	mov	r8,1
80004c20:	f0 0a 18 00 	cp.b	r10,r8
80004c24:	c2 a1       	brne	80004c78 <can_rx+0xd6>
            CANIF_set_rtr(ch,handle);
80004c26:	f6 08 15 04 	lsl	r8,r11,0x4
80004c2a:	fc 7e 1c 00 	mov	lr,-189440
80004c2e:	f8 0a 15 06 	lsl	r10,r12,0x6
80004c32:	2f fa       	sub	r10,-1
80004c34:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004c38:	f0 07 03 06 	ld.w	r6,r8[r7]
80004c3c:	30 15       	mov	r5,1
80004c3e:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004c42:	f0 07 09 06 	st.w	r8[r7],r6
            CANIF_set_rtrmask(ch,handle);
80004c46:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004c4a:	f0 07 00 07 	add	r7,r8,r7
80004c4e:	6e 16       	ld.w	r6,r7[0x4]
80004c50:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004c54:	8f 16       	st.w	r7[0x4],r6
            CANIF_mob_set_automode(ch,handle);
80004c56:	f6 0b 00 17 	add	r7,r11,r11<<0x1
80004c5a:	a3 67       	lsl	r7,0x2
80004c5c:	ee 0a 00 37 	add	r7,r7,r10<<0x3
80004c60:	e2 27 e3 ac 	sub	r7,189356
80004c64:	6e 06       	ld.w	r6,r7[0x0]
80004c66:	a5 b6       	sbr	r6,0x5
80004c68:	8f 06       	st.w	r7[0x0],r6
            CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004c6a:	fc 0a 03 3a 	ld.w	r10,lr[r10<<0x3]
80004c6e:	14 08       	add	r8,r10
80004c70:	f2 e6 00 08 	ld.d	r6,r9[8]
80004c74:	f0 e7 00 08 	st.d	r8[8],r6
    }
    CANIF_config_rx(ch,handle);
80004c78:	f8 08 15 09 	lsl	r8,r12,0x9
80004c7c:	2f 88       	sub	r8,-8
80004c7e:	f6 0b 00 19 	add	r9,r11,r11<<0x1
80004c82:	f0 09 00 28 	add	r8,r8,r9<<0x2
80004c86:	e2 28 e3 ac 	sub	r8,189356
80004c8a:	70 09       	ld.w	r9,r8[0x0]
80004c8c:	a5 c9       	cbr	r9,0x4
80004c8e:	91 09       	st.w	r8[0x0],r9
    CANIF_mob_enable(ch,handle);
80004c90:	30 18       	mov	r8,1
80004c92:	f0 0b 09 4b 	lsl	r11,r8,r11
80004c96:	f8 08 15 09 	lsl	r8,r12,0x9
80004c9a:	e2 28 e3 cc 	sub	r8,189388
80004c9e:	91 0b       	st.w	r8[0x0],r11
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004ca0:	a9 7c       	lsl	r12,0x9
80004ca2:	e2 2c e3 c0 	sub	r12,189376
80004ca6:	99 0b       	st.w	r12[0x0],r11
80004ca8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0

80004cac <can_get_mob_data>:
}

Union64 can_get_mob_data( U8 ch ,
                           U8 handle)
{
    return ((CANIF_mob_get_ptr_data(ch,handle)->data));
80004cac:	a7 6c       	lsl	r12,0x6
80004cae:	2f fc       	sub	r12,-1
80004cb0:	fc 78 1c 00 	mov	r8,-189440
80004cb4:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004cb8:	a5 6b       	lsl	r11,0x4
80004cba:	f6 08 00 08 	add	r8,r11,r8
}
80004cbe:	70 2b       	ld.w	r11,r8[0x8]
80004cc0:	70 3a       	ld.w	r10,r8[0xc]
80004cc2:	5e fc       	retal	r12

80004cc4 <can_get_mob_dlc>:

U8 can_get_mob_dlc( U8 ch ,
                    U8 handle)
{
    return (CANIF_mob_get_dlc(ch,handle));
80004cc4:	a9 7c       	lsl	r12,0x9
80004cc6:	2f 8c       	sub	r12,-8
80004cc8:	f6 0b 00 1b 	add	r11,r11,r11<<0x1
80004ccc:	f8 0b 00 2c 	add	r12,r12,r11<<0x2
80004cd0:	e2 2c e3 ac 	sub	r12,189356
80004cd4:	78 0c       	ld.w	r12,r12[0x0]
}
80004cd6:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
80004cda:	5e fc       	retal	r12

80004cdc <can_get_mob_id>:

U32 can_get_mob_id( U8 ch ,
                    U8 handle)
{
    return (CANIF_get_ext_id(ch,handle));
80004cdc:	a7 6c       	lsl	r12,0x6
80004cde:	2f fc       	sub	r12,-1
80004ce0:	fc 78 1c 00 	mov	r8,-189440
80004ce4:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004ce8:	a5 6b       	lsl	r11,0x4
80004cea:	f6 08 03 0c 	ld.w	r12,r11[r8]
}
80004cee:	f9 dc c0 1d 	bfextu	r12,r12,0x0,0x1d
80004cf2:	5e fc       	retal	r12

80004cf4 <can_enable_interrupt>:
  CANIF_clr_interrupt_status(1);
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
}

U8 can_enable_interrupt(U8 ch)
{
80004cf4:	d4 01       	pushm	lr
  if ((ch > 1))
80004cf6:	30 18       	mov	r8,1
80004cf8:	f0 0c 18 00 	cp.b	r12,r8
80004cfc:	e0 88 00 05 	brls	80004d06 <can_enable_interrupt+0x12>
80004d00:	e0 6c 00 ff 	mov	r12,255
80004d04:	d8 02       	popm	pc
        return  CAN_CMD_REFUSED;

  if (ch==0)
80004d06:	58 0c       	cp.w	r12,0
80004d08:	c2 51       	brne	80004d52 <can_enable_interrupt+0x5e>
  {
    INTC_register_interrupt(&can0_int_tx_handler, AVR32_CANIF_TXOK_IRQ_0, CAN0_INT_TX_LEVEL);
80004d0a:	30 0a       	mov	r10,0
80004d0c:	e0 6b 01 23 	mov	r11,291
80004d10:	4a 6c       	lddpc	r12,80004da8 <can_enable_interrupt+0xb4>
80004d12:	f0 1f 00 27 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_rx_handler, AVR32_CANIF_RXOK_IRQ_0, CAN0_INT_RX_LEVEL);
80004d16:	30 0a       	mov	r10,0
80004d18:	e0 6b 01 22 	mov	r11,290
80004d1c:	4a 5c       	lddpc	r12,80004db0 <can_enable_interrupt+0xbc>
80004d1e:	f0 1f 00 24 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_0, CAN0_INT_BOFF_LEVEL);
80004d22:	30 0a       	mov	r10,0
80004d24:	e0 6b 01 20 	mov	r11,288
80004d28:	4a 3c       	lddpc	r12,80004db4 <can_enable_interrupt+0xc0>
80004d2a:	f0 1f 00 21 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_0, CAN0_INT_ERR_LEVEL);
80004d2e:	30 0a       	mov	r10,0
80004d30:	e0 6b 01 21 	mov	r11,289
80004d34:	4a 1c       	lddpc	r12,80004db8 <can_enable_interrupt+0xc4>
80004d36:	f0 1f 00 1e 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_0, CAN0_INT_WAKE_UP_LEVEL);
80004d3a:	30 0a       	mov	r10,0
80004d3c:	e0 6b 01 24 	mov	r11,292
80004d40:	49 fc       	lddpc	r12,80004dbc <can_enable_interrupt+0xc8>
80004d42:	f0 1f 00 1b 	mcall	80004dac <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004d46:	e0 69 01 c9 	mov	r9,457
80004d4a:	fc 78 1c 00 	mov	r8,-189440
80004d4e:	91 79       	st.w	r8[0x1c],r9
80004d50:	d8 0a       	popm	pc,r12=0
  }
  else if (ch == 1)
80004d52:	30 18       	mov	r8,1
80004d54:	f0 0c 18 00 	cp.b	r12,r8
80004d58:	c0 20       	breq	80004d5c <can_enable_interrupt+0x68>
80004d5a:	d8 0a       	popm	pc,r12=0
  {
    INTC_register_interrupt(&can1_int_tx_handler, AVR32_CANIF_TXOK_IRQ_1, CAN1_INT_TX_LEVEL);
80004d5c:	30 0a       	mov	r10,0
80004d5e:	e0 6b 01 28 	mov	r11,296
80004d62:	49 8c       	lddpc	r12,80004dc0 <can_enable_interrupt+0xcc>
80004d64:	f0 1f 00 12 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_rx_handler, AVR32_CANIF_RXOK_IRQ_1, CAN1_INT_RX_LEVEL);
80004d68:	30 0a       	mov	r10,0
80004d6a:	e0 6b 01 27 	mov	r11,295
80004d6e:	49 6c       	lddpc	r12,80004dc4 <can_enable_interrupt+0xd0>
80004d70:	f0 1f 00 0f 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_1, CAN1_INT_BOFF_LEVEL);
80004d74:	30 0a       	mov	r10,0
80004d76:	e0 6b 01 25 	mov	r11,293
80004d7a:	49 4c       	lddpc	r12,80004dc8 <can_enable_interrupt+0xd4>
80004d7c:	f0 1f 00 0c 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_1, CAN1_INT_ERR_LEVEL);
80004d80:	30 0a       	mov	r10,0
80004d82:	e0 6b 01 26 	mov	r11,294
80004d86:	49 2c       	lddpc	r12,80004dcc <can_enable_interrupt+0xd8>
80004d88:	f0 1f 00 09 	mcall	80004dac <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_1, CAN1_INT_WAKE_UP_LEVEL);
80004d8c:	30 0a       	mov	r10,0
80004d8e:	e0 6b 01 29 	mov	r11,297
80004d92:	49 0c       	lddpc	r12,80004dd0 <can_enable_interrupt+0xdc>
80004d94:	f0 1f 00 06 	mcall	80004dac <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004d98:	e0 69 01 c9 	mov	r9,457
80004d9c:	fc 78 1c 00 	mov	r8,-189440
80004da0:	f1 49 02 1c 	st.w	r8[540],r9
80004da4:	d8 0a       	popm	pc,r12=0
80004da6:	00 00       	add	r0,r0
80004da8:	80 00       	ld.sh	r0,r0[0x0]
80004daa:	48 a8       	lddpc	r8,80004dd0 <can_enable_interrupt+0xdc>
80004dac:	80 00       	ld.sh	r0,r0[0x0]
80004dae:	69 64       	ld.w	r4,r4[0x58]
80004db0:	80 00       	ld.sh	r0,r0[0x0]
80004db2:	48 e8       	lddpc	r8,80004de8 <can_init+0x14>
80004db4:	80 00       	ld.sh	r0,r0[0x0]
80004db6:	49 28       	lddpc	r8,80004dfc <can_init+0x28>
80004db8:	80 00       	ld.sh	r0,r0[0x0]
80004dba:	49 48       	lddpc	r8,80004e08 <can_init+0x34>
80004dbc:	80 00       	ld.sh	r0,r0[0x0]
80004dbe:	49 68       	lddpc	r8,80004e14 <can_init+0x40>
80004dc0:	80 00       	ld.sh	r0,r0[0x0]
80004dc2:	49 88       	lddpc	r8,80004e20 <can_init+0x4c>
80004dc4:	80 00       	ld.sh	r0,r0[0x0]
80004dc6:	49 cc       	lddpc	r12,80004e34 <can_init+0x60>
80004dc8:	80 00       	ld.sh	r0,r0[0x0]
80004dca:	4a 10       	lddpc	r0,80004e4c <can_init+0x78>
80004dcc:	80 00       	ld.sh	r0,r0[0x0]
80004dce:	4a 34       	lddpc	r4,80004e58 <can_init+0x84>
80004dd0:	80 00       	ld.sh	r0,r0[0x0]
80004dd2:	4a 58       	lddpc	r8,80004e64 <can_init+0x90>

80004dd4 <can_init>:

U8 can_init(U8 ch,
            U32 can_msg_ram_add,
            U8 operating_mode,
            void (*can_msg_callback_channel) (U8 handle, U8 event))
{
80004dd4:	d4 21       	pushm	r4-r7,lr
80004dd6:	18 96       	mov	r6,r12
80004dd8:	14 95       	mov	r5,r10
80004dda:	12 94       	mov	r4,r9
   if ( ch > 1)
80004ddc:	30 18       	mov	r8,1
80004dde:	f0 0c 18 00 	cp.b	r12,r8
80004de2:	e0 8b 00 91 	brhi	80004f04 <can_init+0x130>
         return  CAN_CMD_REFUSED;

   // Initialize CAN channel
   CANIF_set_reset(ch);
80004de6:	18 97       	mov	r7,r12
80004de8:	f8 08 15 09 	lsl	r8,r12,0x9
80004dec:	e2 28 e3 f0 	sub	r8,189424
80004df0:	30 19       	mov	r9,1
80004df2:	91 09       	st.w	r8[0x0],r9
   while(CANIF_channel_enable_status(ch));
80004df4:	f8 09 15 09 	lsl	r9,r12,0x9
80004df8:	e2 29 e3 ec 	sub	r9,189420
80004dfc:	72 08       	ld.w	r8,r9[0x0]
80004dfe:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004e02:	cf d1       	brne	80004dfc <can_init+0x28>
   CANIF_clr_reset(ch);
80004e04:	ee 08 15 09 	lsl	r8,r7,0x9
80004e08:	e2 28 e3 f0 	sub	r8,189424
80004e0c:	30 09       	mov	r9,0
80004e0e:	91 09       	st.w	r8[0x0],r9

   CANIF_set_ram_add(ch,(unsigned long) can_msg_ram_add);
80004e10:	ee 09 15 06 	lsl	r9,r7,0x6
80004e14:	2f f9       	sub	r9,-1
80004e16:	fc 78 1c 00 	mov	r8,-189440
80004e1a:	f0 09 09 3b 	st.w	r8[r9<<0x3],r11
   if ((CANIF_bit_timing(ch))==0) return (0);
80004e1e:	0e 9c       	mov	r12,r7
80004e20:	f0 1f 00 3f 	mcall	80004f1c <can_init+0x148>
80004e24:	c7 20       	breq	80004f08 <can_init+0x134>
   switch(operating_mode)
80004e26:	30 18       	mov	r8,1
80004e28:	f0 05 18 00 	cp.b	r5,r8
80004e2c:	c1 50       	breq	80004e56 <can_init+0x82>
80004e2e:	c0 63       	brcs	80004e3a <can_init+0x66>
80004e30:	30 28       	mov	r8,2
80004e32:	f0 05 18 00 	cp.b	r5,r8
80004e36:	c2 d1       	brne	80004e90 <can_init+0xbc>
80004e38:	c1 e8       	rjmp	80004e74 <can_init+0xa0>
   {
    case CANIF_CHANNEL_MODE_NORMAL:
      CANIF_set_channel_mode(ch,0);
80004e3a:	ee 08 15 09 	lsl	r8,r7,0x9
80004e3e:	e2 28 e3 f4 	sub	r8,189428
80004e42:	70 09       	ld.w	r9,r8[0x0]
80004e44:	e4 19 fc ff 	andh	r9,0xfcff
80004e48:	91 09       	st.w	r8[0x0],r9
80004e4a:	70 09       	ld.w	r9,r8[0x0]
80004e4c:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004e4e:	70 09       	ld.w	r9,r8[0x0]
80004e50:	bb c9       	cbr	r9,0x1a
80004e52:	91 09       	st.w	r8[0x0],r9
      break;
80004e54:	c1 e8       	rjmp	80004e90 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LISTENING:
      CANIF_set_channel_mode(ch,1);
80004e56:	ee 08 15 09 	lsl	r8,r7,0x9
80004e5a:	e2 28 e3 f4 	sub	r8,189428
80004e5e:	70 09       	ld.w	r9,r8[0x0]
80004e60:	e4 19 fc ff 	andh	r9,0xfcff
80004e64:	91 09       	st.w	r8[0x0],r9
80004e66:	70 09       	ld.w	r9,r8[0x0]
80004e68:	b9 a9       	sbr	r9,0x18
80004e6a:	91 09       	st.w	r8[0x0],r9
      CANIF_set_overrun_mode(ch);
80004e6c:	70 09       	ld.w	r9,r8[0x0]
80004e6e:	bb a9       	sbr	r9,0x1a
80004e70:	91 09       	st.w	r8[0x0],r9
      break;
80004e72:	c0 f8       	rjmp	80004e90 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LOOPBACK:
      CANIF_set_channel_mode(ch,2);
80004e74:	ee 08 15 09 	lsl	r8,r7,0x9
80004e78:	e2 28 e3 f4 	sub	r8,189428
80004e7c:	70 09       	ld.w	r9,r8[0x0]
80004e7e:	e4 19 fc ff 	andh	r9,0xfcff
80004e82:	91 09       	st.w	r8[0x0],r9
80004e84:	70 09       	ld.w	r9,r8[0x0]
80004e86:	b9 b9       	sbr	r9,0x19
80004e88:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004e8a:	70 09       	ld.w	r9,r8[0x0]
80004e8c:	bb c9       	cbr	r9,0x1a
80004e8e:	91 09       	st.w	r8[0x0],r9
      break;
   }
   canif_clear_all_mob(ch,NB_MOB_CHANNEL);
80004e90:	31 0b       	mov	r11,16
80004e92:	0e 9c       	mov	r12,r7
80004e94:	f0 1f 00 23 	mcall	80004f20 <can_init+0x14c>
   CANIF_enable(ch);
80004e98:	ee 08 15 09 	lsl	r8,r7,0x9
80004e9c:	e2 28 e3 f0 	sub	r8,189424
80004ea0:	70 09       	ld.w	r9,r8[0x0]
80004ea2:	a1 b9       	sbr	r9,0x1
80004ea4:	91 09       	st.w	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80004ea6:	ee 78 42 40 	mov	r8,1000000
80004eaa:	30 09       	mov	r9,0
80004eac:	e0 6a be 3f 	mov	r10,48703
80004eb0:	ea 1a 93 76 	orh	r10,0x9376
80004eb4:	30 1b       	mov	r11,1
80004eb6:	f0 1f 00 1c 	mcall	80004f24 <can_init+0x150>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004eba:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004ebe:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004ec2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004ec6:	14 38       	cp.w	r8,r10
80004ec8:	e0 88 00 08 	brls	80004ed8 <can_init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004ecc:	12 38       	cp.w	r8,r9
80004ece:	fe 98 ff fa 	brls	80004ec2 <can_init+0xee>
80004ed2:	12 3a       	cp.w	r10,r9
80004ed4:	c1 b3       	brcs	80004f0a <can_init+0x136>
80004ed6:	cf 6b       	rjmp	80004ec2 <can_init+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004ed8:	12 38       	cp.w	r8,r9
80004eda:	e0 8b 00 18 	brhi	80004f0a <can_init+0x136>
80004ede:	12 3a       	cp.w	r10,r9
80004ee0:	c1 53       	brcs	80004f0a <can_init+0x136>
80004ee2:	cf 0b       	rjmp	80004ec2 <can_init+0xee>
            return CAN_CMD_REFUSED;
   }
#endif

#ifdef CAN_LIB_UNDER_INTERRUPT
   switch(ch)
80004ee4:	58 06       	cp.w	r6,0
80004ee6:	c0 60       	breq	80004ef2 <can_init+0x11e>
80004ee8:	30 18       	mov	r8,1
80004eea:	f0 06 18 00 	cp.b	r6,r8
80004eee:	c0 71       	brne	80004efc <can_init+0x128>
80004ef0:	c0 48       	rjmp	80004ef8 <can_init+0x124>
   {
    case 0:
        can_lib_params.can_msg_callback_channel0     = can_msg_callback_channel;
80004ef2:	48 e8       	lddpc	r8,80004f28 <can_init+0x154>
80004ef4:	91 04       	st.w	r8[0x0],r4
        break;
80004ef6:	c0 38       	rjmp	80004efc <can_init+0x128>
    case 1:
        can_lib_params.can_msg_callback_channel1     = can_msg_callback_channel;
80004ef8:	48 c8       	lddpc	r8,80004f28 <can_init+0x154>
80004efa:	91 14       	st.w	r8[0x4],r4
        break;
   }
    can_enable_interrupt(ch);
80004efc:	0e 9c       	mov	r12,r7
80004efe:	f0 1f 00 0c 	mcall	80004f2c <can_init+0x158>
80004f02:	d8 2a       	popm	r4-r7,pc,r12=0
#endif

   return CAN_CMD_ACCEPTED;
80004f04:	e0 6c 00 ff 	mov	r12,255
}
80004f08:	d8 22       	popm	r4-r7,pc
 * - 3x bits of interframe.
 */
#define DELAY_HZ         (BAUDRATE_HZ/141.0)   /*Compute Maximum delay time*/
#define DELAY            (1000000 / DELAY_HZ)  /*Compute Delay in s*/
   delay_us(DELAY);
   if(!CANIF_channel_enable_status(ch)) {
80004f0a:	ee 08 15 09 	lsl	r8,r7,0x9
80004f0e:	e2 28 e3 ec 	sub	r8,189420
80004f12:	70 08       	ld.w	r8,r8[0x0]
80004f14:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004f18:	ce 61       	brne	80004ee4 <can_init+0x110>
80004f1a:	cf 5b       	rjmp	80004f04 <can_init+0x130>
80004f1c:	80 00       	ld.sh	r0,r0[0x0]
80004f1e:	47 80       	lddsp	r0,sp[0x1e0]
80004f20:	80 00       	ld.sh	r0,r0[0x0]
80004f22:	47 38       	lddsp	r8,sp[0x1cc]
80004f24:	80 00       	ld.sh	r0,r0[0x0]
80004f26:	78 aa       	ld.w	r10,r12[0x28]
80004f28:	00 00       	add	r0,r0
80004f2a:	cc 14       	brge	80004eac <can_init+0xd8>
80004f2c:	80 00       	ld.sh	r0,r0[0x0]
80004f2e:	4c f4       	lddpc	r4,80005068 <can_out_callback_channel1+0x138>

80004f30 <can_out_callback_channel1>:
		mob_rx_bspd.can_msg);
	} 
}

/* Call Back called by can_drv, channel 1 */
void can_out_callback_channel1(U8 handle, U8 event){
80004f30:	d4 21       	pushm	r4-r7,lr
80004f32:	20 6d       	sub	sp,24
80004f34:	16 94       	mov	r4,r11
	if (handle == mob_rx_speed_sens_fl.handle) {
80004f36:	fe f8 03 66 	ld.w	r8,pc[870]
80004f3a:	11 87       	ld.ub	r7,r8[0x0]
80004f3c:	f8 07 18 00 	cp.b	r7,r12
80004f40:	c2 f1       	brne	80004f9e <can_out_callback_channel1+0x6e>
		mob_rx_speed_sens_fl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004f42:	fe f5 03 5a 	ld.w	r5,pc[858]
80004f46:	6a 16       	ld.w	r6,r5[0x4]
80004f48:	0e 9b       	mov	r11,r7
80004f4a:	30 1c       	mov	r12,1
80004f4c:	f0 1f 00 d5 	mcall	800052a0 <can_out_callback_channel1+0x370>
80004f50:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fl.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80004f54:	6a 16       	ld.w	r6,r5[0x4]
80004f56:	0e 9b       	mov	r11,r7
80004f58:	30 1c       	mov	r12,1
80004f5a:	f0 1f 00 d3 	mcall	800052a4 <can_out_callback_channel1+0x374>
80004f5e:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fl.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80004f60:	0e 9b       	mov	r11,r7
80004f62:	30 1c       	mov	r12,1
80004f64:	f0 1f 00 d1 	mcall	800052a8 <can_out_callback_channel1+0x378>
80004f68:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fl.status				= event;
80004f6c:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fl, &mob_rx_speed_sens_fl.can_msg->data.u16[0], NULL);
80004f70:	6a 1b       	ld.w	r11,r5[0x4]
80004f72:	30 29       	mov	r9,2
80004f74:	30 0a       	mov	r10,0
80004f76:	2f 8b       	sub	r11,-8
80004f78:	fe f8 03 34 	ld.w	r8,pc[820]
80004f7c:	70 0c       	ld.w	r12,r8[0x0]
80004f7e:	f0 1f 00 cd 	mcall	800052b0 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fl.can_msg->data.u64 = 0x0LL;
80004f82:	6a 18       	ld.w	r8,r5[0x4]
80004f84:	30 0a       	mov	r10,0
80004f86:	30 0b       	mov	r11,0
80004f88:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80004f8c:	6a 19       	ld.w	r9,r5[0x4]
80004f8e:	eb 3a 00 09 	ld.ub	r10,r5[9]
80004f92:	0b 8b       	ld.ub	r11,r5[0x0]
80004f94:	30 1c       	mov	r12,1
80004f96:	f0 1f 00 c8 	mcall	800052b4 <can_out_callback_channel1+0x384>
80004f9a:	e0 8f 01 7f 	bral	80005298 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fl.handle,
		mob_rx_speed_sens_fl.req_type,
		mob_rx_speed_sens_fl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_fr.handle) {
80004f9e:	fe f8 03 1a 	ld.w	r8,pc[794]
80004fa2:	11 87       	ld.ub	r7,r8[0x0]
80004fa4:	f8 07 18 00 	cp.b	r7,r12
80004fa8:	c2 f1       	brne	80005006 <can_out_callback_channel1+0xd6>
		mob_rx_speed_sens_fr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004faa:	fe f5 03 0e 	ld.w	r5,pc[782]
80004fae:	6a 16       	ld.w	r6,r5[0x4]
80004fb0:	0e 9b       	mov	r11,r7
80004fb2:	30 1c       	mov	r12,1
80004fb4:	f0 1f 00 bb 	mcall	800052a0 <can_out_callback_channel1+0x370>
80004fb8:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80004fbc:	6a 16       	ld.w	r6,r5[0x4]
80004fbe:	0e 9b       	mov	r11,r7
80004fc0:	30 1c       	mov	r12,1
80004fc2:	f0 1f 00 b9 	mcall	800052a4 <can_out_callback_channel1+0x374>
80004fc6:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80004fc8:	0e 9b       	mov	r11,r7
80004fca:	30 1c       	mov	r12,1
80004fcc:	f0 1f 00 b7 	mcall	800052a8 <can_out_callback_channel1+0x378>
80004fd0:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fr.status				= event;
80004fd4:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fr, &mob_rx_speed_sens_fr.can_msg->data.u16[0], NULL);
80004fd8:	6a 1b       	ld.w	r11,r5[0x4]
80004fda:	30 29       	mov	r9,2
80004fdc:	30 0a       	mov	r10,0
80004fde:	2f 8b       	sub	r11,-8
80004fe0:	fe f8 02 dc 	ld.w	r8,pc[732]
80004fe4:	70 0c       	ld.w	r12,r8[0x0]
80004fe6:	f0 1f 00 b3 	mcall	800052b0 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fr.can_msg->data.u64 = 0x0LL;
80004fea:	6a 18       	ld.w	r8,r5[0x4]
80004fec:	30 0a       	mov	r10,0
80004fee:	30 0b       	mov	r11,0
80004ff0:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80004ff4:	6a 19       	ld.w	r9,r5[0x4]
80004ff6:	eb 3a 00 09 	ld.ub	r10,r5[9]
80004ffa:	0b 8b       	ld.ub	r11,r5[0x0]
80004ffc:	30 1c       	mov	r12,1
80004ffe:	f0 1f 00 ae 	mcall	800052b4 <can_out_callback_channel1+0x384>
80005002:	e0 8f 01 4b 	bral	80005298 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fr.handle,
		mob_rx_speed_sens_fr.req_type,
		mob_rx_speed_sens_fr.can_msg);
	} else if (handle == mob_rx_speed_sens_rl.handle) {
80005006:	fe f8 02 ba 	ld.w	r8,pc[698]
8000500a:	11 87       	ld.ub	r7,r8[0x0]
8000500c:	f8 07 18 00 	cp.b	r7,r12
80005010:	c2 e1       	brne	8000506c <can_out_callback_channel1+0x13c>
		mob_rx_speed_sens_rl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005012:	fe f5 02 ae 	ld.w	r5,pc[686]
80005016:	6a 16       	ld.w	r6,r5[0x4]
80005018:	0e 9b       	mov	r11,r7
8000501a:	30 1c       	mov	r12,1
8000501c:	f0 1f 00 a1 	mcall	800052a0 <can_out_callback_channel1+0x370>
80005020:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rl.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80005024:	6a 16       	ld.w	r6,r5[0x4]
80005026:	0e 9b       	mov	r11,r7
80005028:	30 1c       	mov	r12,1
8000502a:	f0 1f 00 9f 	mcall	800052a4 <can_out_callback_channel1+0x374>
8000502e:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rl.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
80005030:	0e 9b       	mov	r11,r7
80005032:	30 1c       	mov	r12,1
80005034:	f0 1f 00 9d 	mcall	800052a8 <can_out_callback_channel1+0x378>
80005038:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rl.status				= event;
8000503c:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rl, &mob_rx_speed_sens_rl.can_msg->data.u16[0], NULL);
80005040:	6a 1b       	ld.w	r11,r5[0x4]
80005042:	30 29       	mov	r9,2
80005044:	30 0a       	mov	r10,0
80005046:	2f 8b       	sub	r11,-8
80005048:	fe f8 02 7c 	ld.w	r8,pc[636]
8000504c:	70 0c       	ld.w	r12,r8[0x0]
8000504e:	f0 1f 00 99 	mcall	800052b0 <can_out_callback_channel1+0x380>
	
		/* Empty message field */
		mob_rx_speed_sens_rl.can_msg->data.u64 = 0x0LL;
80005052:	6a 18       	ld.w	r8,r5[0x4]
80005054:	30 0a       	mov	r10,0
80005056:	30 0b       	mov	r11,0
80005058:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
8000505c:	6a 19       	ld.w	r9,r5[0x4]
8000505e:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005062:	0b 8b       	ld.ub	r11,r5[0x0]
80005064:	30 1c       	mov	r12,1
80005066:	f0 1f 00 94 	mcall	800052b4 <can_out_callback_channel1+0x384>
8000506a:	c1 79       	rjmp	80005298 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rl.handle,
		mob_rx_speed_sens_rl.req_type,
		mob_rx_speed_sens_rl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_rr.handle) {
8000506c:	fe f8 02 5c 	ld.w	r8,pc[604]
80005070:	11 87       	ld.ub	r7,r8[0x0]
80005072:	f8 07 18 00 	cp.b	r7,r12
80005076:	c2 e1       	brne	800050d2 <can_out_callback_channel1+0x1a2>
		mob_rx_speed_sens_rr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005078:	fe f5 02 50 	ld.w	r5,pc[592]
8000507c:	6a 16       	ld.w	r6,r5[0x4]
8000507e:	0e 9b       	mov	r11,r7
80005080:	30 1c       	mov	r12,1
80005082:	f0 1f 00 88 	mcall	800052a0 <can_out_callback_channel1+0x370>
80005086:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
8000508a:	6a 16       	ld.w	r6,r5[0x4]
8000508c:	0e 9b       	mov	r11,r7
8000508e:	30 1c       	mov	r12,1
80005090:	f0 1f 00 85 	mcall	800052a4 <can_out_callback_channel1+0x374>
80005094:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005096:	0e 9b       	mov	r11,r7
80005098:	30 1c       	mov	r12,1
8000509a:	f0 1f 00 84 	mcall	800052a8 <can_out_callback_channel1+0x378>
8000509e:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rr.status				= event;
800050a2:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rr, &mob_rx_speed_sens_rr.can_msg->data.u16[0], NULL);
800050a6:	6a 1b       	ld.w	r11,r5[0x4]
800050a8:	30 29       	mov	r9,2
800050aa:	30 0a       	mov	r10,0
800050ac:	2f 8b       	sub	r11,-8
800050ae:	fe f8 02 1e 	ld.w	r8,pc[542]
800050b2:	70 0c       	ld.w	r12,r8[0x0]
800050b4:	f0 1f 00 7f 	mcall	800052b0 <can_out_callback_channel1+0x380>
		
		/* Empty message field */
		mob_rx_speed_sens_rr.can_msg->data.u64 = 0x0LL;
800050b8:	6a 18       	ld.w	r8,r5[0x4]
800050ba:	30 0a       	mov	r10,0
800050bc:	30 0b       	mov	r11,0
800050be:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800050c2:	6a 19       	ld.w	r9,r5[0x4]
800050c4:	eb 3a 00 09 	ld.ub	r10,r5[9]
800050c8:	0b 8b       	ld.ub	r11,r5[0x0]
800050ca:	30 1c       	mov	r12,1
800050cc:	f0 1f 00 7a 	mcall	800052b4 <can_out_callback_channel1+0x384>
800050d0:	ce 48       	rjmp	80005298 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rr.handle,
		mob_rx_speed_sens_rr.req_type,
		mob_rx_speed_sens_rr.can_msg);
	
	}	else if (handle == mob_rx_trq_sens1.handle) {
800050d2:	fe f8 01 fe 	ld.w	r8,pc[510]
800050d6:	11 87       	ld.ub	r7,r8[0x0]
800050d8:	f8 07 18 00 	cp.b	r7,r12
800050dc:	c3 51       	brne	80005146 <can_out_callback_channel1+0x216>
		mob_rx_trq_sens1.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800050de:	4f d5       	lddpc	r5,800052d0 <can_out_callback_channel1+0x3a0>
800050e0:	6a 16       	ld.w	r6,r5[0x4]
800050e2:	0e 9b       	mov	r11,r7
800050e4:	30 1c       	mov	r12,1
800050e6:	f0 1f 00 6f 	mcall	800052a0 <can_out_callback_channel1+0x370>
800050ea:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens1.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800050ee:	6a 16       	ld.w	r6,r5[0x4]
800050f0:	0e 9b       	mov	r11,r7
800050f2:	30 1c       	mov	r12,1
800050f4:	f0 1f 00 6c 	mcall	800052a4 <can_out_callback_channel1+0x374>
800050f8:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens1.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800050fa:	0e 9b       	mov	r11,r7
800050fc:	30 1c       	mov	r12,1
800050fe:	f0 1f 00 6b 	mcall	800052a8 <can_out_callback_channel1+0x378>
80005102:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens1.status					= event;
80005106:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_trq_sens1, &mob_rx_trq_sens1.can_msg->data.s16[0], NULL);
8000510a:	6a 1b       	ld.w	r11,r5[0x4]
8000510c:	30 29       	mov	r9,2
8000510e:	30 0a       	mov	r10,0
80005110:	2f 8b       	sub	r11,-8
80005112:	4f 18       	lddpc	r8,800052d4 <can_out_callback_channel1+0x3a4>
80005114:	70 0c       	ld.w	r12,r8[0x0]
80005116:	f0 1f 00 67 	mcall	800052b0 <can_out_callback_channel1+0x380>
		xQueueOverwriteFromISR(queue_trq_sens1_err, &mob_rx_trq_sens1.can_msg->data.u8[2], NULL);
8000511a:	6a 1b       	ld.w	r11,r5[0x4]
8000511c:	30 29       	mov	r9,2
8000511e:	30 0a       	mov	r10,0
80005120:	2f 6b       	sub	r11,-10
80005122:	4e e8       	lddpc	r8,800052d8 <can_out_callback_channel1+0x3a8>
80005124:	70 0c       	ld.w	r12,r8[0x0]
80005126:	f0 1f 00 63 	mcall	800052b0 <can_out_callback_channel1+0x380>
		asm("nop");
8000512a:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens1.can_msg->data.u64 = 0x0LL;
8000512c:	6a 18       	ld.w	r8,r5[0x4]
8000512e:	30 0a       	mov	r10,0
80005130:	30 0b       	mov	r11,0
80005132:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
80005136:	6a 19       	ld.w	r9,r5[0x4]
80005138:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000513c:	0b 8b       	ld.ub	r11,r5[0x0]
8000513e:	30 1c       	mov	r12,1
80005140:	f0 1f 00 5d 	mcall	800052b4 <can_out_callback_channel1+0x384>
80005144:	ca a8       	rjmp	80005298 <can_out_callback_channel1+0x368>
		mob_rx_trq_sens1.handle,
		mob_rx_trq_sens1.req_type,
		mob_rx_trq_sens1.can_msg);
	
	} else if (handle == mob_rx_bms_precharge.handle) {
80005146:	4e 68       	lddpc	r8,800052dc <can_out_callback_channel1+0x3ac>
80005148:	11 87       	ld.ub	r7,r8[0x0]
8000514a:	f8 07 18 00 	cp.b	r7,r12
8000514e:	c3 31       	brne	800051b4 <can_out_callback_channel1+0x284>
		mob_rx_bms_precharge.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005150:	4e 35       	lddpc	r5,800052dc <can_out_callback_channel1+0x3ac>
80005152:	6a 16       	ld.w	r6,r5[0x4]
80005154:	0e 9b       	mov	r11,r7
80005156:	30 1c       	mov	r12,1
80005158:	f0 1f 00 52 	mcall	800052a0 <can_out_callback_channel1+0x370>
8000515c:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_precharge.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005160:	6a 16       	ld.w	r6,r5[0x4]
80005162:	0e 9b       	mov	r11,r7
80005164:	30 1c       	mov	r12,1
80005166:	f0 1f 00 50 	mcall	800052a4 <can_out_callback_channel1+0x374>
8000516a:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_precharge.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
8000516c:	0e 9b       	mov	r11,r7
8000516e:	30 1c       	mov	r12,1
80005170:	f0 1f 00 4e 	mcall	800052a8 <can_out_callback_channel1+0x378>
80005174:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_precharge.status				= event;
80005178:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_precharge.can_msg->data.u64;
8000517c:	6a 18       	ld.w	r8,r5[0x4]
8000517e:	f0 ea 00 08 	ld.d	r10,r8[8]
80005182:	fa eb 00 0c 	st.d	sp[12],r10
		bms_can_msg.id = mob_rx_bms_precharge.can_msg->id;
80005186:	70 08       	ld.w	r8,r8[0x0]
80005188:	50 58       	stdsp	sp[0x14],r8
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
8000518a:	30 09       	mov	r9,0
8000518c:	12 9a       	mov	r10,r9
8000518e:	fa cb ff f4 	sub	r11,sp,-12
80005192:	4d 48       	lddpc	r8,800052e0 <can_out_callback_channel1+0x3b0>
80005194:	70 0c       	ld.w	r12,r8[0x0]
80005196:	f0 1f 00 47 	mcall	800052b0 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_precharge.can_msg->data.u64 = 0x0LL;
8000519a:	6a 18       	ld.w	r8,r5[0x4]
8000519c:	30 0a       	mov	r10,0
8000519e:	30 0b       	mov	r11,0
800051a0:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800051a4:	6a 19       	ld.w	r9,r5[0x4]
800051a6:	eb 3a 00 09 	ld.ub	r10,r5[9]
800051aa:	0b 8b       	ld.ub	r11,r5[0x0]
800051ac:	30 1c       	mov	r12,1
800051ae:	f0 1f 00 42 	mcall	800052b4 <can_out_callback_channel1+0x384>
800051b2:	c7 38       	rjmp	80005298 <can_out_callback_channel1+0x368>
		mob_rx_bms_precharge.handle,
		mob_rx_bms_precharge.req_type,
		mob_rx_bms_precharge.can_msg);
		
	} else if (handle == mob_rx_bms_battvolt.handle) {
800051b4:	4c c8       	lddpc	r8,800052e4 <can_out_callback_channel1+0x3b4>
800051b6:	11 87       	ld.ub	r7,r8[0x0]
800051b8:	f8 07 18 00 	cp.b	r7,r12
800051bc:	c3 21       	brne	80005220 <can_out_callback_channel1+0x2f0>
		mob_rx_bms_battvolt.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800051be:	4c a5       	lddpc	r5,800052e4 <can_out_callback_channel1+0x3b4>
800051c0:	6a 16       	ld.w	r6,r5[0x4]
800051c2:	0e 9b       	mov	r11,r7
800051c4:	30 1c       	mov	r12,1
800051c6:	f0 1f 00 37 	mcall	800052a0 <can_out_callback_channel1+0x370>
800051ca:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_battvolt.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800051ce:	6a 16       	ld.w	r6,r5[0x4]
800051d0:	0e 9b       	mov	r11,r7
800051d2:	30 1c       	mov	r12,1
800051d4:	f0 1f 00 34 	mcall	800052a4 <can_out_callback_channel1+0x374>
800051d8:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_battvolt.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800051da:	0e 9b       	mov	r11,r7
800051dc:	30 1c       	mov	r12,1
800051de:	f0 1f 00 33 	mcall	800052a8 <can_out_callback_channel1+0x378>
800051e2:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_battvolt.status				= event;
800051e6:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_battvolt.can_msg->data.u64;
800051ea:	6a 18       	ld.w	r8,r5[0x4]
800051ec:	f0 ea 00 08 	ld.d	r10,r8[8]
800051f0:	fa eb 00 00 	st.d	sp[0],r10
		bms_can_msg.id = mob_rx_bms_battvolt.can_msg->id;
800051f4:	70 08       	ld.w	r8,r8[0x0]
800051f6:	50 28       	stdsp	sp[0x8],r8
		
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
800051f8:	30 09       	mov	r9,0
800051fa:	12 9a       	mov	r10,r9
800051fc:	1a 9b       	mov	r11,sp
800051fe:	4b 98       	lddpc	r8,800052e0 <can_out_callback_channel1+0x3b0>
80005200:	70 0c       	ld.w	r12,r8[0x0]
80005202:	f0 1f 00 2c 	mcall	800052b0 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_battvolt.can_msg->data.u64 = 0x0LL;
80005206:	6a 18       	ld.w	r8,r5[0x4]
80005208:	30 0a       	mov	r10,0
8000520a:	30 0b       	mov	r11,0
8000520c:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005210:	6a 19       	ld.w	r9,r5[0x4]
80005212:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005216:	0b 8b       	ld.ub	r11,r5[0x0]
80005218:	30 1c       	mov	r12,1
8000521a:	f0 1f 00 27 	mcall	800052b4 <can_out_callback_channel1+0x384>
8000521e:	c3 d8       	rjmp	80005298 <can_out_callback_channel1+0x368>
		mob_rx_bms_battvolt.handle,
		mob_rx_bms_battvolt.req_type,
		mob_rx_bms_battvolt.can_msg);	
	} else if (handle == mob_brk.handle) {
80005220:	4b 28       	lddpc	r8,800052e8 <can_out_callback_channel1+0x3b8>
80005222:	11 87       	ld.ub	r7,r8[0x0]
80005224:	f8 07 18 00 	cp.b	r7,r12
80005228:	c3 81       	brne	80005298 <can_out_callback_channel1+0x368>
		mob_brk.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
8000522a:	4b 05       	lddpc	r5,800052e8 <can_out_callback_channel1+0x3b8>
8000522c:	6a 16       	ld.w	r6,r5[0x4]
8000522e:	0e 9b       	mov	r11,r7
80005230:	30 1c       	mov	r12,1
80005232:	f0 1f 00 1c 	mcall	800052a0 <can_out_callback_channel1+0x370>
80005236:	ec eb 00 08 	st.d	r6[8],r10
		mob_brk.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
8000523a:	6a 16       	ld.w	r6,r5[0x4]
8000523c:	0e 9b       	mov	r11,r7
8000523e:	30 1c       	mov	r12,1
80005240:	f0 1f 00 19 	mcall	800052a4 <can_out_callback_channel1+0x374>
80005244:	8d 0c       	st.w	r6[0x0],r12
		mob_brk.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
80005246:	0e 9b       	mov	r11,r7
80005248:	30 1c       	mov	r12,1
8000524a:	f0 1f 00 18 	mcall	800052a8 <can_out_callback_channel1+0x378>
8000524e:	eb 6c 00 08 	st.b	r5[8],r12
		mob_brk.status				= event;
80005252:	eb 64 00 0a 	st.b	r5[10],r4
		
		if (mob_brk.can_msg->id == (CANR_FCN_DATA_ID | CANR_GRP_SENS_BRK_ID | CANR_MODULE_ID0_ID)) {
80005256:	6a 1b       	ld.w	r11,r5[0x4]
80005258:	76 08       	ld.w	r8,r11[0x0]
8000525a:	e0 48 06 18 	cp.w	r8,1560
8000525e:	c0 91       	brne	80005270 <can_out_callback_channel1+0x340>
			xQueueSendToBackFromISR( queue_brake_front, &mob_brk.can_msg->data.u16[0], NULL );
80005260:	30 09       	mov	r9,0
80005262:	12 9a       	mov	r10,r9
80005264:	2f 8b       	sub	r11,-8
80005266:	4a 28       	lddpc	r8,800052ec <can_out_callback_channel1+0x3bc>
80005268:	70 0c       	ld.w	r12,r8[0x0]
8000526a:	f0 1f 00 12 	mcall	800052b0 <can_out_callback_channel1+0x380>
8000526e:	c0 88       	rjmp	8000527e <can_out_callback_channel1+0x34e>
		} else {
			xQueueSendToBackFromISR( queue_brake_rear, &mob_brk.can_msg->data.u16[0], NULL );
80005270:	30 09       	mov	r9,0
80005272:	12 9a       	mov	r10,r9
80005274:	2f 8b       	sub	r11,-8
80005276:	49 f8       	lddpc	r8,800052f0 <can_out_callback_channel1+0x3c0>
80005278:	70 0c       	ld.w	r12,r8[0x0]
8000527a:	f0 1f 00 0e 	mcall	800052b0 <can_out_callback_channel1+0x380>
		}
		/* Empty message field */
		mob_brk.can_msg->data.u64 = 0x0LL;
8000527e:	49 b8       	lddpc	r8,800052e8 <can_out_callback_channel1+0x3b8>
80005280:	70 19       	ld.w	r9,r8[0x4]
80005282:	30 0a       	mov	r10,0
80005284:	30 0b       	mov	r11,0
80005286:	f2 eb 00 08 	st.d	r9[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
8000528a:	70 19       	ld.w	r9,r8[0x4]
8000528c:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005290:	11 8b       	ld.ub	r11,r8[0x0]
80005292:	30 1c       	mov	r12,1
80005294:	f0 1f 00 08 	mcall	800052b4 <can_out_callback_channel1+0x384>
		mob_brk.handle,
		mob_brk.req_type,
		mob_brk.can_msg);
	}
}
80005298:	2f ad       	sub	sp,-24
8000529a:	d8 22       	popm	r4-r7,pc
8000529c:	00 00       	add	r0,r0
8000529e:	00 20       	rsub	r0,r0
800052a0:	80 00       	ld.sh	r0,r0[0x0]
800052a2:	4c ac       	lddpc	r12,800053c8 <can_out_callback_channel0+0xd4>
800052a4:	80 00       	ld.sh	r0,r0[0x0]
800052a6:	4c dc       	lddpc	r12,800053d8 <can_out_callback_channel0+0xe4>
800052a8:	80 00       	ld.sh	r0,r0[0x0]
800052aa:	4c c4       	lddpc	r4,800053d8 <can_out_callback_channel0+0xe4>
800052ac:	00 00       	add	r0,r0
800052ae:	cf 60       	breq	8000529a <can_out_callback_channel1+0x36a>
800052b0:	80 00       	ld.sh	r0,r0[0x0]
800052b2:	2c ac       	sub	r12,-54
800052b4:	80 00       	ld.sh	r0,r0[0x0]
800052b6:	4b a2       	lddpc	r2,8000539c <can_out_callback_channel0+0xa8>
800052b8:	00 00       	add	r0,r0
800052ba:	01 a0       	ld.ub	r0,r0[0x2]
800052bc:	00 00       	add	r0,r0
800052be:	cf 58       	rjmp	800054a8 <can_out_callback_channel0+0x1b4>
800052c0:	00 00       	add	r0,r0
800052c2:	00 14       	sub	r4,r0
800052c4:	00 00       	add	r0,r0
800052c6:	cf 6c       	rcall	800054b2 <can_out_callback_channel0+0x1be>
800052c8:	00 00       	add	r0,r0
800052ca:	00 38       	cp.w	r8,r0
800052cc:	00 00       	add	r0,r0
800052ce:	cf 54       	brge	800052b8 <can_out_callback_channel1+0x388>
800052d0:	00 00       	add	r0,r0
800052d2:	01 b8       	ld.ub	r8,r0[0x3]
800052d4:	00 00       	add	r0,r0
800052d6:	cf 70       	breq	800052c4 <can_out_callback_channel1+0x394>
800052d8:	00 00       	add	r0,r0
800052da:	cf 5c       	rcall	800054c4 <can_out_callback_channel0+0x1d0>
800052dc:	00 00       	add	r0,r0
800052de:	00 ac       	st.w	r0++,r12
800052e0:	00 00       	add	r0,r0
800052e2:	cf 3c       	rcall	800054c8 <can_out_callback_channel0+0x1d4>
800052e4:	00 00       	add	r0,r0
800052e6:	01 34       	ld.ub	r4,r0++
800052e8:	00 00       	add	r0,r0
800052ea:	01 58       	ld.sh	r8,--r0
800052ec:	00 00       	add	r0,r0
800052ee:	cf 78       	rjmp	800054dc <can_out_callback_channel0+0x1e8>
800052f0:	00 00       	add	r0,r0
800052f2:	cf 50       	breq	800052dc <can_out_callback_channel1+0x3ac>

800052f4 <can_out_callback_channel0>:
		, mob_rx_bspd.can_msg
	);
	asm("nop");
}

void can_out_callback_channel0(U8 handle, U8 event){
800052f4:	d4 21       	pushm	r4-r7,lr
800052f6:	20 6d       	sub	sp,24
800052f8:	16 94       	mov	r4,r11
	if (handle == mob_rx_dash_pri.handle) {
800052fa:	4e d8       	lddpc	r8,800054ac <can_out_callback_channel0+0x1b8>
800052fc:	11 87       	ld.ub	r7,r8[0x0]
800052fe:	f8 07 18 00 	cp.b	r7,r12
80005302:	c3 41       	brne	8000536a <can_out_callback_channel0+0x76>
		mob_rx_dash_pri.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005304:	4e a5       	lddpc	r5,800054ac <can_out_callback_channel0+0x1b8>
80005306:	6a 16       	ld.w	r6,r5[0x4]
80005308:	0e 9b       	mov	r11,r7
8000530a:	30 0c       	mov	r12,0
8000530c:	f0 1f 00 69 	mcall	800054b0 <can_out_callback_channel0+0x1bc>
80005310:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_pri.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
80005314:	6a 16       	ld.w	r6,r5[0x4]
80005316:	0e 9b       	mov	r11,r7
80005318:	30 0c       	mov	r12,0
8000531a:	f0 1f 00 67 	mcall	800054b4 <can_out_callback_channel0+0x1c0>
8000531e:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_pri.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
80005320:	0e 9b       	mov	r11,r7
80005322:	30 0c       	mov	r12,0
80005324:	f0 1f 00 65 	mcall	800054b8 <can_out_callback_channel0+0x1c4>
80005328:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_pri.status				= event;
8000532c:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_pri.can_msg->data.u64;
80005330:	6a 18       	ld.w	r8,r5[0x4]
80005332:	f0 ea 00 08 	ld.d	r10,r8[8]
80005336:	fa eb 00 0c 	st.d	sp[12],r10
		dash_can_msg.id = mob_rx_dash_pri.can_msg->id;
8000533a:	70 08       	ld.w	r8,r8[0x0]
8000533c:	fb 58 00 14 	st.h	sp[20],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
80005340:	30 09       	mov	r9,0
80005342:	12 9a       	mov	r10,r9
80005344:	fa cb ff f4 	sub	r11,sp,-12
80005348:	4d d8       	lddpc	r8,800054bc <can_out_callback_channel0+0x1c8>
8000534a:	70 0c       	ld.w	r12,r8[0x0]
8000534c:	f0 1f 00 5d 	mcall	800054c0 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_pri.can_msg->data.u64 = 0x0LL;
80005350:	6a 18       	ld.w	r8,r5[0x4]
80005352:	30 0a       	mov	r10,0
80005354:	30 0b       	mov	r11,0
80005356:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
8000535a:	6a 19       	ld.w	r9,r5[0x4]
8000535c:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005360:	0b 8b       	ld.ub	r11,r5[0x0]
80005362:	30 0c       	mov	r12,0
80005364:	f0 1f 00 58 	mcall	800054c4 <can_out_callback_channel0+0x1d0>
80005368:	c9 f8       	rjmp	800054a6 <can_out_callback_channel0+0x1b2>
		mob_rx_dash_pri.handle,
		mob_rx_dash_pri.req_type,
		mob_rx_dash_pri.can_msg);
		
	} else if (handle == mob_rx_dash_data.handle) {
8000536a:	4d 88       	lddpc	r8,800054c8 <can_out_callback_channel0+0x1d4>
8000536c:	11 87       	ld.ub	r7,r8[0x0]
8000536e:	f8 07 18 00 	cp.b	r7,r12
80005372:	c3 21       	brne	800053d6 <can_out_callback_channel0+0xe2>
		mob_rx_dash_data.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005374:	4d 55       	lddpc	r5,800054c8 <can_out_callback_channel0+0x1d4>
80005376:	6a 16       	ld.w	r6,r5[0x4]
80005378:	0e 9b       	mov	r11,r7
8000537a:	30 0c       	mov	r12,0
8000537c:	f0 1f 00 4d 	mcall	800054b0 <can_out_callback_channel0+0x1bc>
80005380:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_data.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
80005384:	6a 16       	ld.w	r6,r5[0x4]
80005386:	0e 9b       	mov	r11,r7
80005388:	30 0c       	mov	r12,0
8000538a:	f0 1f 00 4b 	mcall	800054b4 <can_out_callback_channel0+0x1c0>
8000538e:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_data.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
80005390:	0e 9b       	mov	r11,r7
80005392:	30 0c       	mov	r12,0
80005394:	f0 1f 00 49 	mcall	800054b8 <can_out_callback_channel0+0x1c4>
80005398:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_data.status				= event;
8000539c:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_data.can_msg->data.u64;
800053a0:	6a 18       	ld.w	r8,r5[0x4]
800053a2:	f0 ea 00 08 	ld.d	r10,r8[8]
800053a6:	fa eb 00 00 	st.d	sp[0],r10
		dash_can_msg.id = mob_rx_dash_data.can_msg->id;
800053aa:	70 08       	ld.w	r8,r8[0x0]
800053ac:	ba 48       	st.h	sp[0x8],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
800053ae:	30 09       	mov	r9,0
800053b0:	12 9a       	mov	r10,r9
800053b2:	1a 9b       	mov	r11,sp
800053b4:	4c 28       	lddpc	r8,800054bc <can_out_callback_channel0+0x1c8>
800053b6:	70 0c       	ld.w	r12,r8[0x0]
800053b8:	f0 1f 00 42 	mcall	800054c0 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_data.can_msg->data.u64 = 0x0LL;
800053bc:	6a 18       	ld.w	r8,r5[0x4]
800053be:	30 0a       	mov	r10,0
800053c0:	30 0b       	mov	r11,0
800053c2:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
800053c6:	6a 19       	ld.w	r9,r5[0x4]
800053c8:	eb 3a 00 09 	ld.ub	r10,r5[9]
800053cc:	0b 8b       	ld.ub	r11,r5[0x0]
800053ce:	30 0c       	mov	r12,0
800053d0:	f0 1f 00 3d 	mcall	800054c4 <can_out_callback_channel0+0x1d0>
800053d4:	c6 98       	rjmp	800054a6 <can_out_callback_channel0+0x1b2>
		mob_rx_dash_data.handle,
		mob_rx_dash_data.req_type,
		mob_rx_dash_data.can_msg);
		
	} else if (handle == mob_rx_trq_sens0.handle) {
800053d6:	4b e8       	lddpc	r8,800054cc <can_out_callback_channel0+0x1d8>
800053d8:	11 87       	ld.ub	r7,r8[0x0]
800053da:	f8 07 18 00 	cp.b	r7,r12
800053de:	c3 51       	brne	80005448 <can_out_callback_channel0+0x154>
		mob_rx_trq_sens0.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
800053e0:	4b b5       	lddpc	r5,800054cc <can_out_callback_channel0+0x1d8>
800053e2:	6a 16       	ld.w	r6,r5[0x4]
800053e4:	0e 9b       	mov	r11,r7
800053e6:	30 0c       	mov	r12,0
800053e8:	f0 1f 00 32 	mcall	800054b0 <can_out_callback_channel0+0x1bc>
800053ec:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens0.can_msg->id		= can_get_mob_id(CAN_BUS_0, handle);
800053f0:	6a 16       	ld.w	r6,r5[0x4]
800053f2:	0e 9b       	mov	r11,r7
800053f4:	30 0c       	mov	r12,0
800053f6:	f0 1f 00 30 	mcall	800054b4 <can_out_callback_channel0+0x1c0>
800053fa:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens0.dlc				= can_get_mob_dlc(CAN_BUS_0, handle);
800053fc:	0e 9b       	mov	r11,r7
800053fe:	30 0c       	mov	r12,0
80005400:	f0 1f 00 2e 	mcall	800054b8 <can_out_callback_channel0+0x1c4>
80005404:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens0.status				= event;
80005408:	eb 64 00 0a 	st.b	r5[10],r4
	
		xQueueOverwriteFromISR(queue_trq_sens0, &mob_rx_trq_sens0.can_msg->data.s16[0], NULL);
8000540c:	6a 1b       	ld.w	r11,r5[0x4]
8000540e:	30 29       	mov	r9,2
80005410:	30 0a       	mov	r10,0
80005412:	2f 8b       	sub	r11,-8
80005414:	4a f8       	lddpc	r8,800054d0 <can_out_callback_channel0+0x1dc>
80005416:	70 0c       	ld.w	r12,r8[0x0]
80005418:	f0 1f 00 2a 	mcall	800054c0 <can_out_callback_channel0+0x1cc>
		xQueueOverwriteFromISR(queue_trq_sens0_err, &mob_rx_trq_sens0.can_msg->data.u8[2], NULL);
8000541c:	6a 1b       	ld.w	r11,r5[0x4]
8000541e:	30 29       	mov	r9,2
80005420:	30 0a       	mov	r10,0
80005422:	2f 6b       	sub	r11,-10
80005424:	4a c8       	lddpc	r8,800054d4 <can_out_callback_channel0+0x1e0>
80005426:	70 0c       	ld.w	r12,r8[0x0]
80005428:	f0 1f 00 26 	mcall	800054c0 <can_out_callback_channel0+0x1cc>
		asm("nop");
8000542c:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens0.can_msg->data.u64 = 0x0LL;
8000542e:	6a 18       	ld.w	r8,r5[0x4]
80005430:	30 0a       	mov	r10,0
80005432:	30 0b       	mov	r11,0
80005434:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
80005438:	6a 19       	ld.w	r9,r5[0x4]
8000543a:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000543e:	0b 8b       	ld.ub	r11,r5[0x0]
80005440:	30 0c       	mov	r12,0
80005442:	f0 1f 00 21 	mcall	800054c4 <can_out_callback_channel0+0x1d0>
80005446:	c3 08       	rjmp	800054a6 <can_out_callback_channel0+0x1b2>
		mob_rx_trq_sens0.handle,
		mob_rx_trq_sens0.req_type,
		mob_rx_trq_sens0.can_msg);
		
	}	else if (handle == mob_rx_bspd.handle) {
80005448:	4a 48       	lddpc	r8,800054d8 <can_out_callback_channel0+0x1e4>
8000544a:	11 87       	ld.ub	r7,r8[0x0]
8000544c:	f8 07 18 00 	cp.b	r7,r12
80005450:	c2 b1       	brne	800054a6 <can_out_callback_channel0+0x1b2>
		mob_rx_bspd.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005452:	4a 25       	lddpc	r5,800054d8 <can_out_callback_channel0+0x1e4>
80005454:	6a 16       	ld.w	r6,r5[0x4]
80005456:	0e 9b       	mov	r11,r7
80005458:	30 0c       	mov	r12,0
8000545a:	f0 1f 00 16 	mcall	800054b0 <can_out_callback_channel0+0x1bc>
8000545e:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bspd.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
80005462:	6a 16       	ld.w	r6,r5[0x4]
80005464:	0e 9b       	mov	r11,r7
80005466:	30 0c       	mov	r12,0
80005468:	f0 1f 00 13 	mcall	800054b4 <can_out_callback_channel0+0x1c0>
8000546c:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bspd.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
8000546e:	0e 9b       	mov	r11,r7
80005470:	30 0c       	mov	r12,0
80005472:	f0 1f 00 12 	mcall	800054b8 <can_out_callback_channel0+0x1c4>
80005476:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bspd.status				= event;
8000547a:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR( queue_bspd, &mob_rx_bspd.can_msg->data.u8[0], NULL );
8000547e:	6a 1b       	ld.w	r11,r5[0x4]
80005480:	30 29       	mov	r9,2
80005482:	30 0a       	mov	r10,0
80005484:	2f 8b       	sub	r11,-8
80005486:	49 68       	lddpc	r8,800054dc <can_out_callback_channel0+0x1e8>
80005488:	70 0c       	ld.w	r12,r8[0x0]
8000548a:	f0 1f 00 0e 	mcall	800054c0 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_bspd.can_msg->data.u64 = 0x0LL;
8000548e:	6a 18       	ld.w	r8,r5[0x4]
80005490:	30 0a       	mov	r10,0
80005492:	30 0b       	mov	r11,0
80005494:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
80005498:	6a 19       	ld.w	r9,r5[0x4]
8000549a:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000549e:	0b 8b       	ld.ub	r11,r5[0x0]
800054a0:	30 0c       	mov	r12,0
800054a2:	f0 1f 00 09 	mcall	800054c4 <can_out_callback_channel0+0x1d0>
		mob_rx_bspd.handle,
		mob_rx_bspd.req_type,
		mob_rx_bspd.can_msg);
	} 
}
800054a6:	2f ad       	sub	sp,-24
800054a8:	d8 22       	popm	r4-r7,pc
800054aa:	00 00       	add	r0,r0
800054ac:	00 00       	add	r0,r0
800054ae:	01 4c       	ld.w	r12,--r0
800054b0:	80 00       	ld.sh	r0,r0[0x0]
800054b2:	4c ac       	lddpc	r12,800055d8 <ecu_can_init+0xf8>
800054b4:	80 00       	ld.sh	r0,r0[0x0]
800054b6:	4c dc       	lddpc	r12,800055e8 <ecu_can_init+0x108>
800054b8:	80 00       	ld.sh	r0,r0[0x0]
800054ba:	4c c4       	lddpc	r4,800055e8 <ecu_can_init+0x108>
800054bc:	00 00       	add	r0,r0
800054be:	cf 64       	brge	800054aa <can_out_callback_channel0+0x1b6>
800054c0:	80 00       	ld.sh	r0,r0[0x0]
800054c2:	2c ac       	sub	r12,-54
800054c4:	80 00       	ld.sh	r0,r0[0x0]
800054c6:	4b a2       	lddpc	r2,800055ac <ecu_can_init+0xcc>
800054c8:	00 00       	add	r0,r0
800054ca:	01 84       	ld.ub	r4,r0[0x0]
800054cc:	00 00       	add	r0,r0
800054ce:	01 ac       	ld.ub	r12,r0[0x2]
800054d0:	00 00       	add	r0,r0
800054d2:	cf 48       	rjmp	800056ba <vListInsertEnd+0x4>
800054d4:	00 00       	add	r0,r0
800054d6:	cf 74       	brge	800054c4 <can_out_callback_channel0+0x1d0>
800054d8:	00 00       	add	r0,r0
800054da:	00 2c       	rsub	r12,r0
800054dc:	00 00       	add	r0,r0
800054de:	cf 68       	rjmp	800056ca <vListInsertEnd+0x14>

800054e0 <ecu_can_init>:
/* Allocate CAN mobs */
volatile can_msg_t mob_ram_ch0[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));
volatile can_msg_t mob_ram_ch1[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));


void ecu_can_init(void) {
800054e0:	d4 31       	pushm	r0-r7,lr
	/* Setup the generic clock for CAN output */
	scif_gc_setup(
800054e2:	30 09       	mov	r9,0
800054e4:	12 9a       	mov	r10,r9
800054e6:	30 3b       	mov	r11,3
800054e8:	30 1c       	mov	r12,1
800054ea:	f0 1f 00 53 	mcall	80005634 <ecu_can_init+0x154>
		SCIF_GCCTRL_OSC0,
		AVR32_SCIF_GC_NO_DIV_CLOCK,
		0
	);
	/* Now enable the generic clock input for the CAN module */
	scif_gc_enable(AVR32_SCIF_GCLK_CANIF);
800054ee:	30 1c       	mov	r12,1
800054f0:	f0 1f 00 52 	mcall	80005638 <ecu_can_init+0x158>
		{CAN1_RX_PIN, CAN1_RX_FUNCTION},
		{CAN1_TX_PIN, CAN1_TX_FUNCTION}
	};
	
	/* Assign GPIO to CAN. */
	gpio_enable_module(CAN_GPIO_MAP, sizeof(CAN_GPIO_MAP) / sizeof(CAN_GPIO_MAP[0]));
800054f4:	30 4b       	mov	r11,4
800054f6:	4d 2c       	lddpc	r12,8000563c <ecu_can_init+0x15c>
800054f8:	f0 1f 00 52 	mcall	80005640 <ecu_can_init+0x160>
	

	/* Initialize interrupt vectors. */
	INTC_init_interrupts();
800054fc:	f0 1f 00 52 	mcall	80005644 <ecu_can_init+0x164>
	
	/* Allocate channel message box */
	mob_rx_speed_sens_fl.handle	= 0;
80005500:	4d 27       	lddpc	r7,80005648 <ecu_can_init+0x168>
80005502:	30 08       	mov	r8,0
80005504:	ae 88       	st.b	r7[0x0],r8
	mob_rx_speed_sens_fr.handle	= 1;
80005506:	4d 25       	lddpc	r5,8000564c <ecu_can_init+0x16c>
80005508:	30 18       	mov	r8,1
8000550a:	aa 88       	st.b	r5[0x0],r8
	mob_rx_speed_sens_rl.handle	= 2;
8000550c:	4d 14       	lddpc	r4,80005650 <ecu_can_init+0x170>
8000550e:	30 28       	mov	r8,2
80005510:	a8 88       	st.b	r4[0x0],r8
	mob_rx_speed_sens_rr.handle	= 3;
80005512:	4d 13       	lddpc	r3,80005654 <ecu_can_init+0x174>
80005514:	30 38       	mov	r8,3
80005516:	a6 88       	st.b	r3[0x0],r8
	mob_rx_dash_pri.handle		= 4;
80005518:	4d 02       	lddpc	r2,80005658 <ecu_can_init+0x178>
8000551a:	30 48       	mov	r8,4
8000551c:	a4 88       	st.b	r2[0x0],r8
	mob_tx_dash.handle			= 5;
8000551e:	30 59       	mov	r9,5
80005520:	4c f8       	lddpc	r8,8000565c <ecu_can_init+0x17c>
80005522:	b0 89       	st.b	r8[0x0],r9
	mob_rx_trq_sens0.handle		= 6;
80005524:	4c f0       	lddpc	r0,80005660 <ecu_can_init+0x180>
80005526:	30 68       	mov	r8,6
80005528:	a0 88       	st.b	r0[0x0],r8
	mob_rx_trq_sens1.handle     = 7;
8000552a:	30 78       	mov	r8,7
8000552c:	4c e9       	lddpc	r9,80005664 <ecu_can_init+0x184>
8000552e:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_slow_data.handle	= 8;
80005530:	30 89       	mov	r9,8
80005532:	4c e8       	lddpc	r8,80005668 <ecu_can_init+0x188>
80005534:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_precharge.handle	= 9;
80005536:	30 98       	mov	r8,9
80005538:	4c d9       	lddpc	r9,8000566c <ecu_can_init+0x18c>
8000553a:	b2 88       	st.b	r9[0x0],r8
	mob_brk.handle				= 10;
8000553c:	30 a8       	mov	r8,10
8000553e:	4c d9       	lddpc	r9,80005670 <ecu_can_init+0x190>
80005540:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_fast_data.handle	= 11;
80005542:	30 b9       	mov	r9,11
80005544:	4c c8       	lddpc	r8,80005674 <ecu_can_init+0x194>
80005546:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_battvolt.handle  = 12;
80005548:	30 c8       	mov	r8,12
8000554a:	4c c9       	lddpc	r9,80005678 <ecu_can_init+0x198>
8000554c:	b2 88       	st.b	r9[0x0],r8
	mob_rx_bspd.handle			= 13;
8000554e:	30 d8       	mov	r8,13
80005550:	4c b9       	lddpc	r9,8000567c <ecu_can_init+0x19c>
80005552:	b2 88       	st.b	r9[0x0],r8
	mob_rx_dash_data.handle		= 14;
80005554:	4c b1       	lddpc	r1,80005680 <ecu_can_init+0x1a0>
80005556:	30 e8       	mov	r8,14
80005558:	a2 88       	st.b	r1[0x0],r8
	mob_slip_current.handle     = 15;
8000555a:	30 f9       	mov	r9,15
8000555c:	4c a8       	lddpc	r8,80005684 <ecu_can_init+0x1a4>
8000555e:	b0 89       	st.b	r8[0x0],r9


	/* Initialize CAN channels */
	can_init(CAN_BUS_0, ((uint32_t)&mob_ram_ch0[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel0);
80005560:	4c a6       	lddpc	r6,80005688 <ecu_can_init+0x1a8>
80005562:	4c b9       	lddpc	r9,8000568c <ecu_can_init+0x1ac>
80005564:	30 0a       	mov	r10,0
80005566:	0c 9b       	mov	r11,r6
80005568:	14 9c       	mov	r12,r10
8000556a:	f0 1f 00 4a 	mcall	80005690 <ecu_can_init+0x1b0>
	can_init(CAN_BUS_1, ((uint32_t)&mob_ram_ch1[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel1);
8000556e:	4c a9       	lddpc	r9,80005694 <ecu_can_init+0x1b4>
80005570:	30 0a       	mov	r10,0
80005572:	ec cb ff 00 	sub	r11,r6,-256
80005576:	30 1c       	mov	r12,1
80005578:	f0 1f 00 46 	mcall	80005690 <ecu_can_init+0x1b0>
	
	
	/* Prepare for message reception */	
	can_rx(
8000557c:	6e 19       	ld.w	r9,r7[0x4]
8000557e:	ef 3a 00 09 	ld.ub	r10,r7[9]
80005582:	0f 8b       	ld.ub	r11,r7[0x0]
80005584:	30 1c       	mov	r12,1
80005586:	f0 1f 00 45 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fl.handle
		, mob_rx_speed_sens_fl.req_type
		, mob_rx_speed_sens_fl.can_msg
	);
	
	can_rx(
8000558a:	6a 19       	ld.w	r9,r5[0x4]
8000558c:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005590:	0b 8b       	ld.ub	r11,r5[0x0]
80005592:	30 1c       	mov	r12,1
80005594:	f0 1f 00 41 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fr.req_type
		, mob_rx_speed_sens_fr.can_msg
	);
	
	
	can_rx(
80005598:	68 19       	ld.w	r9,r4[0x4]
8000559a:	e9 3a 00 09 	ld.ub	r10,r4[9]
8000559e:	09 8b       	ld.ub	r11,r4[0x0]
800055a0:	30 1c       	mov	r12,1
800055a2:	f0 1f 00 3e 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rl.handle
		, mob_rx_speed_sens_rl.req_type
		, mob_rx_speed_sens_rl.can_msg
	);
	
	can_rx(
800055a6:	66 19       	ld.w	r9,r3[0x4]
800055a8:	e7 3a 00 09 	ld.ub	r10,r3[9]
800055ac:	07 8b       	ld.ub	r11,r3[0x0]
800055ae:	30 1c       	mov	r12,1
800055b0:	f0 1f 00 3a 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rr.handle
		, mob_rx_speed_sens_rr.req_type
		, mob_rx_speed_sens_rr.can_msg
	);
	
	can_rx(
800055b4:	64 19       	ld.w	r9,r2[0x4]
800055b6:	e5 3a 00 09 	ld.ub	r10,r2[9]
800055ba:	05 8b       	ld.ub	r11,r2[0x0]
800055bc:	30 0c       	mov	r12,0
800055be:	f0 1f 00 37 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_dash_pri.handle
		, mob_rx_dash_pri.req_type
		, mob_rx_dash_pri.can_msg
	);
	
	can_rx(
800055c2:	62 19       	ld.w	r9,r1[0x4]
800055c4:	e3 3a 00 09 	ld.ub	r10,r1[9]
800055c8:	03 8b       	ld.ub	r11,r1[0x0]
800055ca:	30 0c       	mov	r12,0
800055cc:	f0 1f 00 33 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_dash_data.handle
		, mob_rx_dash_data.req_type
		, mob_rx_dash_data.can_msg
	);
	
	can_rx(
800055d0:	60 19       	ld.w	r9,r0[0x4]
800055d2:	e1 3a 00 09 	ld.ub	r10,r0[9]
800055d6:	01 8b       	ld.ub	r11,r0[0x0]
800055d8:	30 0c       	mov	r12,0
800055da:	f0 1f 00 30 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens0.handle
		, mob_rx_trq_sens0.req_type
		, mob_rx_trq_sens0.can_msg
	);

	can_rx(
800055de:	4a 28       	lddpc	r8,80005664 <ecu_can_init+0x184>
800055e0:	70 19       	ld.w	r9,r8[0x4]
800055e2:	f1 3a 00 09 	ld.ub	r10,r8[9]
800055e6:	11 8b       	ld.ub	r11,r8[0x0]
800055e8:	30 1c       	mov	r12,1
800055ea:	f0 1f 00 2c 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens1.req_type
		, mob_rx_trq_sens1.can_msg
	);

	
	can_rx(
800055ee:	4a 08       	lddpc	r8,8000566c <ecu_can_init+0x18c>
800055f0:	70 19       	ld.w	r9,r8[0x4]
800055f2:	f1 3a 00 09 	ld.ub	r10,r8[9]
800055f6:	11 8b       	ld.ub	r11,r8[0x0]
800055f8:	30 1c       	mov	r12,1
800055fa:	f0 1f 00 28 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_bms_precharge.handle
		, mob_rx_bms_precharge.req_type
		, mob_rx_bms_precharge.can_msg
	);
	
	can_rx(
800055fe:	49 f8       	lddpc	r8,80005678 <ecu_can_init+0x198>
80005600:	70 19       	ld.w	r9,r8[0x4]
80005602:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005606:	11 8b       	ld.ub	r11,r8[0x0]
80005608:	30 1c       	mov	r12,1
8000560a:	f0 1f 00 24 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_rx_bms_battvolt.handle
		, mob_rx_bms_battvolt.req_type
		, mob_rx_bms_battvolt.can_msg
	);
	
	can_rx(
8000560e:	49 98       	lddpc	r8,80005670 <ecu_can_init+0x190>
80005610:	70 19       	ld.w	r9,r8[0x4]
80005612:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005616:	11 8b       	ld.ub	r11,r8[0x0]
80005618:	30 1c       	mov	r12,1
8000561a:	f0 1f 00 20 	mcall	80005698 <ecu_can_init+0x1b8>
		, mob_brk.handle
		, mob_brk.req_type
		, mob_brk.can_msg
	);
	
	can_rx(
8000561e:	49 88       	lddpc	r8,8000567c <ecu_can_init+0x19c>
80005620:	70 19       	ld.w	r9,r8[0x4]
80005622:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005626:	11 8b       	ld.ub	r11,r8[0x0]
80005628:	30 0c       	mov	r12,0
8000562a:	f0 1f 00 1c 	mcall	80005698 <ecu_can_init+0x1b8>
		CAN_BUS_0
		, mob_rx_bspd.handle
		, mob_rx_bspd.req_type
		, mob_rx_bspd.can_msg
	);
	asm("nop");
8000562e:	d7 03       	nop
}
80005630:	d8 32       	popm	r0-r7,pc
80005632:	00 00       	add	r0,r0
80005634:	80 00       	ld.sh	r0,r0[0x0]
80005636:	48 00       	lddpc	r0,80005634 <ecu_can_init+0x154>
80005638:	80 00       	ld.sh	r0,r0[0x0]
8000563a:	48 84       	lddpc	r4,80005658 <ecu_can_init+0x178>
8000563c:	80 00       	ld.sh	r0,r0[0x0]
8000563e:	80 50       	ld.sh	r0,r0[0xa]
80005640:	80 00       	ld.sh	r0,r0[0x0]
80005642:	67 a8       	ld.w	r8,r3[0x68]
80005644:	80 00       	ld.sh	r0,r0[0x0]
80005646:	69 e4       	ld.w	r4,r4[0x78]
80005648:	00 00       	add	r0,r0
8000564a:	00 20       	rsub	r0,r0
8000564c:	00 00       	add	r0,r0
8000564e:	01 a0       	ld.ub	r0,r0[0x2]
80005650:	00 00       	add	r0,r0
80005652:	00 14       	sub	r4,r0
80005654:	00 00       	add	r0,r0
80005656:	00 38       	cp.w	r8,r0
80005658:	00 00       	add	r0,r0
8000565a:	01 4c       	ld.w	r12,--r0
8000565c:	00 00       	add	r0,r0
8000565e:	00 a0       	st.w	r0++,r0
80005660:	00 00       	add	r0,r0
80005662:	01 ac       	ld.ub	r12,r0[0x2]
80005664:	00 00       	add	r0,r0
80005666:	01 b8       	ld.ub	r8,r0[0x3]
80005668:	00 00       	add	r0,r0
8000566a:	01 40       	ld.w	r0,--r0
8000566c:	00 00       	add	r0,r0
8000566e:	00 ac       	st.w	r0++,r12
80005670:	00 00       	add	r0,r0
80005672:	01 58       	ld.sh	r8,--r0
80005674:	00 00       	add	r0,r0
80005676:	00 64       	and	r4,r0
80005678:	00 00       	add	r0,r0
8000567a:	01 34       	ld.ub	r4,r0++
8000567c:	00 00       	add	r0,r0
8000567e:	00 2c       	rsub	r12,r0
80005680:	00 00       	add	r0,r0
80005682:	01 84       	ld.ub	r4,r0[0x0]
80005684:	00 00       	add	r0,r0
80005686:	00 e8       	st.h	--r0,r8
80005688:	00 00       	add	r0,r0
8000568a:	01 ec       	ld.ub	r12,r0[0x6]
8000568c:	80 00       	ld.sh	r0,r0[0x0]
8000568e:	52 f4       	stdsp	sp[0xbc],r4
80005690:	80 00       	ld.sh	r0,r0[0x0]
80005692:	4d d4       	lddpc	r4,80005804 <xPortStartScheduler+0x34>
80005694:	80 00       	ld.sh	r0,r0[0x0]
80005696:	4f 30       	lddpc	r0,80005860 <SCALLYield+0x38>
80005698:	80 00       	ld.sh	r0,r0[0x0]
8000569a:	4b a2       	lddpc	r2,80005780 <pxPortInitialiseStack+0x54>

8000569c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
8000569c:	f8 c8 ff f8 	sub	r8,r12,-8
800056a0:	99 18       	st.w	r12[0x4],r8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
800056a2:	3f f9       	mov	r9,-1
800056a4:	99 29       	st.w	r12[0x8],r9

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
800056a6:	99 38       	st.w	r12[0xc],r8
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
800056a8:	99 48       	st.w	r12[0x10],r8

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
800056aa:	30 08       	mov	r8,0
800056ac:	99 08       	st.w	r12[0x0],r8
}
800056ae:	5e fc       	retal	r12

800056b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
800056b0:	30 08       	mov	r8,0
800056b2:	99 48       	st.w	r12[0x10],r8
}
800056b4:	5e fc       	retal	r12

800056b6 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
800056b6:	78 18       	ld.w	r8,r12[0x4]

	pxNewListItem->pxNext = pxIndex->pxNext;
800056b8:	70 19       	ld.w	r9,r8[0x4]
800056ba:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxPrevious = pxList->pxIndex;
800056bc:	78 19       	ld.w	r9,r12[0x4]
800056be:	97 29       	st.w	r11[0x8],r9
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
800056c0:	70 19       	ld.w	r9,r8[0x4]
800056c2:	93 2b       	st.w	r9[0x8],r11
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
800056c4:	91 1b       	st.w	r8[0x4],r11
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
800056c6:	99 1b       	st.w	r12[0x4],r11

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800056c8:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
800056ca:	78 08       	ld.w	r8,r12[0x0]
800056cc:	2f f8       	sub	r8,-1
800056ce:	99 08       	st.w	r12[0x0],r8
}
800056d0:	5e fc       	retal	r12

800056d2 <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
800056d2:	76 0a       	ld.w	r10,r11[0x0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
800056d4:	5b fa       	cp.w	r10,-1
800056d6:	c0 31       	brne	800056dc <vListInsert+0xa>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
800056d8:	78 48       	ld.w	r8,r12[0x10]
800056da:	c0 c8       	rjmp	800056f2 <vListInsert+0x20>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
800056dc:	f8 c8 ff f8 	sub	r8,r12,-8
800056e0:	70 19       	ld.w	r9,r8[0x4]
800056e2:	72 09       	ld.w	r9,r9[0x0]
800056e4:	12 3a       	cp.w	r10,r9
800056e6:	c0 63       	brcs	800056f2 <vListInsert+0x20>
800056e8:	70 18       	ld.w	r8,r8[0x4]
800056ea:	70 19       	ld.w	r9,r8[0x4]
800056ec:	72 09       	ld.w	r9,r9[0x0]
800056ee:	12 3a       	cp.w	r10,r9
800056f0:	cf c2       	brcc	800056e8 <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
800056f2:	70 19       	ld.w	r9,r8[0x4]
800056f4:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
800056f6:	93 2b       	st.w	r9[0x8],r11
	pxNewListItem->pxPrevious = pxIterator;
800056f8:	97 28       	st.w	r11[0x8],r8
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
800056fa:	91 1b       	st.w	r8[0x4],r11

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800056fc:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
800056fe:	78 08       	ld.w	r8,r12[0x0]
80005700:	2f f8       	sub	r8,-1
80005702:	99 08       	st.w	r12[0x0],r8
}
80005704:	5e fc       	retal	r12

80005706 <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
80005706:	78 18       	ld.w	r8,r12[0x4]
80005708:	78 29       	ld.w	r9,r12[0x8]
8000570a:	91 29       	st.w	r8[0x8],r9
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
8000570c:	78 28       	ld.w	r8,r12[0x8]
8000570e:	78 19       	ld.w	r9,r12[0x4]
80005710:	91 19       	st.w	r8[0x4],r9

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
80005712:	78 48       	ld.w	r8,r12[0x10]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
80005714:	70 19       	ld.w	r9,r8[0x4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
80005716:	18 39       	cp.w	r9,r12
80005718:	f9 f9 00 02 	ld.weq	r9,r12[0x8]
8000571c:	f1 f9 0a 01 	st.weq	r8[0x4],r9
	}

	pxItemToRemove->pvContainer = NULL;
80005720:	30 09       	mov	r9,0
80005722:	99 49       	st.w	r12[0x10],r9
	( pxList->uxNumberOfItems )--;
80005724:	70 09       	ld.w	r9,r8[0x0]
80005726:	20 19       	sub	r9,1
80005728:	91 09       	st.w	r8[0x0],r9
}
8000572a:	5e fc       	retal	r12

8000572c <pxPortInitialiseStack>:
	/* Setup the initial stack of the task.  The stack is set exactly as
	expected by the portRESTORE_CONTEXT() macro. */

	/* When the task starts, it will expect to find the function parameter in R12. */
	pxTopOfStack--;
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x08080808;					/* R8 */
8000572c:	e0 68 08 08 	mov	r8,2056
80005730:	ea 18 08 08 	orh	r8,0x808
80005734:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x09090909;					/* R9 */
80005736:	e0 68 09 09 	mov	r8,2313
8000573a:	ea 18 09 09 	orh	r8,0x909
8000573e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0A0A0A0A;					/* R10 */
80005740:	e0 68 0a 0a 	mov	r8,2570
80005744:	ea 18 0a 0a 	orh	r8,0xa0a
80005748:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0B0B0B0B;					/* R11 */
8000574a:	e0 68 0b 0b 	mov	r8,2827
8000574e:	ea 18 0b 0b 	orh	r8,0xb0b
80005752:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pvParameters;					/* R12 */
80005754:	18 da       	st.w	--r12,r10
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xDEADBEEF;					/* R14/LR */
80005756:	e0 68 be ef 	mov	r8,48879
8000575a:	ea 18 de ad 	orh	r8,0xdead
8000575e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE; /* R15/PC */
80005760:	18 db       	st.w	--r12,r11
	*pxTopOfStack-- = ( portSTACK_TYPE ) portINITIAL_SR;				/* SR */
80005762:	fc 18 00 40 	movh	r8,0x40
80005766:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xFF0000FF;					/* R0 */
80005768:	e0 68 00 ff 	mov	r8,255
8000576c:	ea 18 ff 00 	orh	r8,0xff00
80005770:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x01010101;					/* R1 */
80005772:	e0 68 01 01 	mov	r8,257
80005776:	ea 18 01 01 	orh	r8,0x101
8000577a:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x02020202;					/* R2 */
8000577c:	e0 68 02 02 	mov	r8,514
80005780:	ea 18 02 02 	orh	r8,0x202
80005784:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x03030303;					/* R3 */
80005786:	e0 68 03 03 	mov	r8,771
8000578a:	ea 18 03 03 	orh	r8,0x303
8000578e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x04040404;					/* R4 */
80005790:	e0 68 04 04 	mov	r8,1028
80005794:	ea 18 04 04 	orh	r8,0x404
80005798:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x05050505;					/* R5 */
8000579a:	e0 68 05 05 	mov	r8,1285
8000579e:	ea 18 05 05 	orh	r8,0x505
800057a2:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x06060606;					/* R6 */
800057a4:	e0 68 06 06 	mov	r8,1542
800057a8:	ea 18 06 06 	orh	r8,0x606
800057ac:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x07070707;					/* R7 */
800057ae:	e0 68 07 07 	mov	r8,1799
800057b2:	ea 18 07 07 	orh	r8,0x707
800057b6:	18 d8       	st.w	--r12,r8
	*pxTopOfStack = ( portSTACK_TYPE ) portNO_CRITICAL_NESTING;			/* ulCriticalNesting */
800057b8:	30 08       	mov	r8,0
800057ba:	18 d8       	st.w	--r12,r8

	return pxTopOfStack;
}
800057bc:	5e fc       	retal	r12
800057be:	d7 03       	nop

800057c0 <vPortEnterCritical>:
be saved to the stack.  Instead the critical section nesting level is stored
in a variable, which is then saved as part of the stack context. */
__attribute__((__noinline__)) void vPortEnterCritical( void )
{
	/* Disable interrupts */
	portDISABLE_INTERRUPTS();
800057c0:	d3 03       	ssrf	0x10

	/* Now interrupts are disabled ulCriticalNesting can be accessed
	 directly.  Increment ulCriticalNesting to keep a count of how many times
	 portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;
800057c2:	48 38       	lddpc	r8,800057cc <vPortEnterCritical+0xc>
800057c4:	70 09       	ld.w	r9,r8[0x0]
800057c6:	2f f9       	sub	r9,-1
800057c8:	91 09       	st.w	r8[0x0],r9
}
800057ca:	5e fc       	retal	r12
800057cc:	00 00       	add	r0,r0
800057ce:	01 c8       	ld.ub	r8,r0[0x4]

800057d0 <xPortStartScheduler>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
800057d0:	d4 01       	pushm	lr
	};

#endif

	/* Disable all interrupt/exception. */
	portDISABLE_INTERRUPTS();
800057d2:	d3 03       	ssrf	0x10
		/* Start the timer/counter. */
		tc_start(tc, configTICK_TC_CHANNEL);
	}
	#else
	{
		INTC_register_interrupt(&vTick, AVR32_CORE_COMPARE_IRQ, AVR32_INTC_INT0);
800057d4:	30 0a       	mov	r10,0
800057d6:	14 9b       	mov	r11,r10
800057d8:	49 2c       	lddpc	r12,80005820 <xPortStartScheduler+0x50>
800057da:	f0 1f 00 13 	mcall	80005824 <xPortStartScheduler+0x54>
/* Schedule the COUNT&COMPARE match interrupt in (configCPU_CLOCK_HZ/configTICK_RATE_HZ)
clock cycles from now. */
#if( configTICK_USE_TC==0 )
	static void prvScheduleFirstTick(void)
	{
		Set_system_register(AVR32_COMPARE, configCPU_CLOCK_HZ/configTICK_RATE_HZ);
800057de:	e0 68 bb 80 	mov	r8,48000
800057e2:	e3 b8 00 43 	mtsr	0x10c,r8
		Set_system_register(AVR32_COUNT, 0);
800057e6:	30 08       	mov	r8,0
800057e8:	e3 b8 00 42 	mtsr	0x108,r8
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Start the first task. */
	portRESTORE_CONTEXT();
800057ec:	e0 68 cc ec 	mov	r8,52460
800057f0:	ea 18 00 00 	orh	r8,0x0
800057f4:	70 00       	ld.w	r0,r8[0x0]
800057f6:	60 0d       	ld.w	sp,r0[0x0]
800057f8:	1b 00       	ld.w	r0,sp++
800057fa:	e0 68 01 c8 	mov	r8,456
800057fe:	ea 18 00 00 	orh	r8,0x0
80005802:	91 00       	st.w	r8[0x0],r0
80005804:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005808:	2f ed       	sub	sp,-8
8000580a:	e3 cd 5f 00 	ldm	sp++,r8-r12,lr
8000580e:	fa f0 ff e0 	ld.w	r0,sp[-32]
80005812:	e3 b0 00 00 	mtsr	0x0,r0
80005816:	fa f0 ff dc 	ld.w	r0,sp[-36]
8000581a:	fa ff ff e4 	ld.w	pc,sp[-28]

	/* Should not get here! */
	return 0;
}
8000581e:	d8 0a       	popm	pc,r12=0
80005820:	80 00       	ld.sh	r0,r0[0x0]
80005822:	58 ec       	cp.w	r12,14
80005824:	80 00       	ld.sh	r0,r0[0x0]
80005826:	69 64       	ld.w	r4,r4[0x58]

80005828 <SCALLYield>:
/*-----------------------------------------------------------*/
__attribute__((__naked__)) void SCALLYield( void );
__attribute__((__naked__)) void SCALLYield( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_SCALL();
80005828:	20 6d       	sub	sp,24
8000582a:	eb cd 00 ff 	pushm	r0-r7
8000582e:	fa c7 ff c0 	sub	r7,sp,-64
80005832:	ee f0 ff f8 	ld.w	r0,r7[-8]
80005836:	ef 40 ff e0 	st.w	r7[-32],r0
8000583a:	ee f0 ff fc 	ld.w	r0,r7[-4]
8000583e:	ef 40 ff e4 	st.w	r7[-28],r0
80005842:	eb c7 5f 00 	stm	--r7,r8-r12,lr
80005846:	e0 68 01 c8 	mov	r8,456
8000584a:	ea 18 00 00 	orh	r8,0x0
8000584e:	70 00       	ld.w	r0,r8[0x0]
80005850:	1a d0       	st.w	--sp,r0
80005852:	f0 1f 00 1a 	mcall	800058b8 <LABEL_RET_SCALL_260+0x14>
80005856:	e0 68 cc ec 	mov	r8,52460
8000585a:	ea 18 00 00 	orh	r8,0x0
8000585e:	70 00       	ld.w	r0,r8[0x0]
80005860:	81 0d       	st.w	r0[0x0],sp
	vTaskSwitchContext();
80005862:	f0 1f 00 17 	mcall	800058bc <LABEL_RET_SCALL_260+0x18>
	portRESTORE_CONTEXT_SCALL();
80005866:	e0 68 cc ec 	mov	r8,52460
8000586a:	ea 18 00 00 	orh	r8,0x0
8000586e:	70 00       	ld.w	r0,r8[0x0]
80005870:	60 0d       	ld.w	sp,r0[0x0]
80005872:	1b 00       	ld.w	r0,sp++
80005874:	e0 68 01 c8 	mov	r8,456
80005878:	ea 18 00 00 	orh	r8,0x0
8000587c:	91 00       	st.w	r8[0x0],r0
8000587e:	fa c7 ff d8 	sub	r7,sp,-40
80005882:	e3 c7 5f 00 	ldm	r7++,r8-r12,lr
80005886:	ee f0 ff e0 	ld.w	r0,r7[-32]
8000588a:	e0 61 01 c8 	mov	r1,456
8000588e:	ea 11 00 00 	orh	r1,0x0
80005892:	62 02       	ld.w	r2,r1[0x0]
80005894:	58 02       	cp.w	r2,0
80005896:	c0 70       	breq	800058a4 <LABEL_RET_SCALL_260>
80005898:	e4 c2 00 01 	sub	r2,r2,1
8000589c:	83 02       	st.w	r1[0x0],r2
8000589e:	58 02       	cp.w	r2,0
800058a0:	c0 21       	brne	800058a4 <LABEL_RET_SCALL_260>
800058a2:	b1 c0       	cbr	r0,0x10

800058a4 <LABEL_RET_SCALL_260>:
800058a4:	ef 40 ff f8 	st.w	r7[-8],r0
800058a8:	ee f0 ff e4 	ld.w	r0,r7[-28]
800058ac:	ef 40 ff fc 	st.w	r7[-4],r0
800058b0:	e3 cd 00 ff 	ldm	sp++,r0-r7
800058b4:	2f ad       	sub	sp,-24
800058b6:	d6 13       	rets
800058b8:	80 00       	ld.sh	r0,r0[0x0]
800058ba:	57 c0       	stdsp	sp[0x1f0],r0
800058bc:	80 00       	ld.sh	r0,r0[0x0]
800058be:	59 80       	cp.w	r0,24

800058c0 <prvClearCcInt>:
		Set_system_register(AVR32_COUNT, 0);
	}

	__attribute__((__noinline__)) static void prvClearCcInt(void)
	{
		Set_system_register(AVR32_COMPARE, Get_system_register(AVR32_COMPARE));
800058c0:	e1 b8 00 43 	mfsr	r8,0x10c
800058c4:	e3 b8 00 43 	mtsr	0x10c,r8
	}
800058c8:	5e fc       	retal	r12
800058ca:	d7 03       	nop

800058cc <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

__attribute__((__noinline__)) void vPortExitCritical( void )
{
	if(ulCriticalNesting > portNO_CRITICAL_NESTING)
800058cc:	48 78       	lddpc	r8,800058e8 <vPortExitCritical+0x1c>
800058ce:	70 08       	ld.w	r8,r8[0x0]
800058d0:	58 08       	cp.w	r8,0
800058d2:	5e 0c       	reteq	r12
	{
		ulCriticalNesting--;
800058d4:	48 58       	lddpc	r8,800058e8 <vPortExitCritical+0x1c>
800058d6:	70 09       	ld.w	r9,r8[0x0]
800058d8:	20 19       	sub	r9,1
800058da:	91 09       	st.w	r8[0x0],r9
		if( ulCriticalNesting == portNO_CRITICAL_NESTING )
800058dc:	70 08       	ld.w	r8,r8[0x0]
800058de:	58 08       	cp.w	r8,0
800058e0:	5e 1c       	retne	r12
		{
			/* Enable all interrupt/exception. */
			portENABLE_INTERRUPTS();
800058e2:	d5 03       	csrf	0x10
800058e4:	5e fc       	retal	r12
800058e6:	00 00       	add	r0,r0
800058e8:	00 00       	add	r0,r0
800058ea:	01 c8       	ld.ub	r8,r0[0x4]

800058ec <vTick>:
/* The preemptive scheduler is defined as "naked" as the full context is saved
on entry as part of the context switch. */
__attribute__((__naked__)) static void vTick( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_OS_INT();
800058ec:	eb cd 00 ff 	pushm	r0-r7
800058f0:	e0 68 01 c8 	mov	r8,456
800058f4:	ea 18 00 00 	orh	r8,0x0
800058f8:	70 00       	ld.w	r0,r8[0x0]
800058fa:	1a d0       	st.w	--sp,r0
800058fc:	7a 90       	ld.w	r0,sp[0x24]
800058fe:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
80005902:	58 10       	cp.w	r0,1
80005904:	e0 8b 00 08 	brhi	80005914 <LABEL_INT_SKIP_SAVE_CONTEXT_234>
80005908:	e0 68 cc ec 	mov	r8,52460
8000590c:	ea 18 00 00 	orh	r8,0x0
80005910:	70 00       	ld.w	r0,r8[0x0]
80005912:	81 0d       	st.w	r0[0x0],sp

80005914 <LABEL_INT_SKIP_SAVE_CONTEXT_234>:
	#if( configTICK_USE_TC==1 )
		/* Clear the interrupt flag. */
		prvClearTcInt();
	#else
		/* Clear the interrupt flag. */
		prvClearCcInt();
80005914:	f0 1f 00 12 	mcall	8000595c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x14>
	#endif

	/* Because FreeRTOS is not supposed to run with nested interrupts, put all OS
	calls in a critical section . */
	portENTER_CRITICAL();
80005918:	f0 1f 00 12 	mcall	80005960 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
		vTaskIncrementTick();
8000591c:	f0 1f 00 12 	mcall	80005964 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x1c>
	portEXIT_CRITICAL();
80005920:	f0 1f 00 12 	mcall	80005968 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>

	/* Restore the context of the "elected task". */
	portRESTORE_CONTEXT_OS_INT();
80005924:	7a 90       	ld.w	r0,sp[0x24]
80005926:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
8000592a:	58 10       	cp.w	r0,1
8000592c:	e0 8b 00 0e 	brhi	80005948 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>
80005930:	f0 1f 00 0c 	mcall	80005960 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
80005934:	f0 1f 00 0e 	mcall	8000596c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x24>
80005938:	f0 1f 00 0c 	mcall	80005968 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>
8000593c:	e0 68 cc ec 	mov	r8,52460
80005940:	ea 18 00 00 	orh	r8,0x0
80005944:	70 00       	ld.w	r0,r8[0x0]
80005946:	60 0d       	ld.w	sp,r0[0x0]

80005948 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>:
80005948:	1b 00       	ld.w	r0,sp++
8000594a:	e0 68 01 c8 	mov	r8,456
8000594e:	ea 18 00 00 	orh	r8,0x0
80005952:	91 00       	st.w	r8[0x0],r0
80005954:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005958:	d6 03       	rete
8000595a:	00 00       	add	r0,r0
8000595c:	80 00       	ld.sh	r0,r0[0x0]
8000595e:	58 c0       	cp.w	r0,12
80005960:	80 00       	ld.sh	r0,r0[0x0]
80005962:	57 c0       	stdsp	sp[0x1f0],r0
80005964:	80 00       	ld.sh	r0,r0[0x0]
80005966:	5b 34       	cp.w	r4,-13
80005968:	80 00       	ld.sh	r0,r0[0x0]
8000596a:	58 cc       	cp.w	r12,12
8000596c:	80 00       	ld.sh	r0,r0[0x0]
8000596e:	59 80       	cp.w	r0,24

80005970 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
80005970:	48 38       	lddpc	r8,8000597c <vTaskSuspendAll+0xc>
80005972:	70 09       	ld.w	r9,r8[0x0]
80005974:	2f f9       	sub	r9,-1
80005976:	91 09       	st.w	r8[0x0],r9
}
80005978:	5e fc       	retal	r12
8000597a:	00 00       	add	r0,r0
8000597c:	00 00       	add	r0,r0
8000597e:	cd 1c       	rcall	80005b20 <xTaskRemoveFromEventList+0x6c>

80005980 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
80005980:	49 a8       	lddpc	r8,800059e8 <vTaskSwitchContext+0x68>
80005982:	70 08       	ld.w	r8,r8[0x0]
80005984:	58 08       	cp.w	r8,0
80005986:	c0 b1       	brne	8000599c <vTaskSwitchContext+0x1c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005988:	49 98       	lddpc	r8,800059ec <vTaskSwitchContext+0x6c>
8000598a:	70 08       	ld.w	r8,r8[0x0]
8000598c:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005990:	49 89       	lddpc	r9,800059f0 <vTaskSwitchContext+0x70>
80005992:	f2 08 03 28 	ld.w	r8,r9[r8<<0x2]
80005996:	58 08       	cp.w	r8,0
80005998:	c0 60       	breq	800059a4 <vTaskSwitchContext+0x24>
8000599a:	c1 18       	rjmp	800059bc <vTaskSwitchContext+0x3c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
8000599c:	30 19       	mov	r9,1
8000599e:	49 68       	lddpc	r8,800059f4 <vTaskSwitchContext+0x74>
800059a0:	91 09       	st.w	r8[0x0],r9
800059a2:	5e fc       	retal	r12

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
800059a4:	49 28       	lddpc	r8,800059ec <vTaskSwitchContext+0x6c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
800059a6:	49 3a       	lddpc	r10,800059f0 <vTaskSwitchContext+0x70>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
800059a8:	70 09       	ld.w	r9,r8[0x0]
800059aa:	20 19       	sub	r9,1
800059ac:	91 09       	st.w	r8[0x0],r9

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
800059ae:	70 09       	ld.w	r9,r8[0x0]
800059b0:	f2 09 00 29 	add	r9,r9,r9<<0x2
800059b4:	f4 09 03 29 	ld.w	r9,r10[r9<<0x2]
800059b8:	58 09       	cp.w	r9,0
800059ba:	cf 70       	breq	800059a8 <vTaskSwitchContext+0x28>
			--uxTopReadyPriority;
		}

		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
800059bc:	48 c8       	lddpc	r8,800059ec <vTaskSwitchContext+0x6c>
800059be:	70 08       	ld.w	r8,r8[0x0]
800059c0:	f0 08 00 28 	add	r8,r8,r8<<0x2
800059c4:	48 b9       	lddpc	r9,800059f0 <vTaskSwitchContext+0x70>
800059c6:	f2 08 00 28 	add	r8,r9,r8<<0x2
800059ca:	70 19       	ld.w	r9,r8[0x4]
800059cc:	72 19       	ld.w	r9,r9[0x4]
800059ce:	91 19       	st.w	r8[0x4],r9
800059d0:	f0 ca ff f8 	sub	r10,r8,-8
800059d4:	14 39       	cp.w	r9,r10
800059d6:	f3 f9 00 01 	ld.weq	r9,r9[0x4]
800059da:	f1 f9 0a 01 	st.weq	r8[0x4],r9
800059de:	70 18       	ld.w	r8,r8[0x4]
800059e0:	70 39       	ld.w	r9,r8[0xc]
800059e2:	48 68       	lddpc	r8,800059f8 <vTaskSwitchContext+0x78>
800059e4:	91 09       	st.w	r8[0x0],r9
800059e6:	5e fc       	retal	r12
800059e8:	00 00       	add	r0,r0
800059ea:	cd 1c       	rcall	80005b8c <vTaskIncrementTick+0x58>
800059ec:	00 00       	add	r0,r0
800059ee:	cd 54       	brge	80005998 <vTaskSwitchContext+0x18>
800059f0:	00 00       	add	r0,r0
800059f2:	cc 38       	rjmp	80005b78 <vTaskIncrementTick+0x44>
800059f4:	00 00       	add	r0,r0
800059f6:	cd 3c       	rcall	80005b9c <vTaskIncrementTick+0x68>
800059f8:	00 00       	add	r0,r0
800059fa:	cc ec       	rcall	80005b96 <vTaskIncrementTick+0x62>

800059fc <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
800059fc:	48 48       	lddpc	r8,80005a0c <vTaskSetTimeOutState+0x10>
800059fe:	70 08       	ld.w	r8,r8[0x0]
80005a00:	99 08       	st.w	r12[0x0],r8
	pxTimeOut->xTimeOnEntering = xTickCount;
80005a02:	48 48       	lddpc	r8,80005a10 <vTaskSetTimeOutState+0x14>
80005a04:	70 08       	ld.w	r8,r8[0x0]
80005a06:	99 18       	st.w	r12[0x4],r8
}
80005a08:	5e fc       	retal	r12
80005a0a:	00 00       	add	r0,r0
80005a0c:	00 00       	add	r0,r0
80005a0e:	cc 30       	breq	80005994 <vTaskSwitchContext+0x14>
80005a10:	00 00       	add	r0,r0
80005a12:	cd 18       	rjmp	80005bb4 <vTaskIncrementTick+0x80>

80005a14 <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
80005a14:	30 19       	mov	r9,1
80005a16:	48 28       	lddpc	r8,80005a1c <vTaskMissedYield+0x8>
80005a18:	91 09       	st.w	r8[0x0],r9
}
80005a1a:	5e fc       	retal	r12
80005a1c:	00 00       	add	r0,r0
80005a1e:	cd 3c       	rcall	80005bc4 <vTaskIncrementTick+0x90>

80005a20 <xTaskCheckForTimeOut>:
	pxTimeOut->xTimeOnEntering = xTickCount;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
80005a20:	eb cd 40 c0 	pushm	r6-r7,lr
80005a24:	18 97       	mov	r7,r12
80005a26:	16 96       	mov	r6,r11
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
80005a28:	f0 1f 00 15 	mcall	80005a7c <xTaskCheckForTimeOut+0x5c>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
80005a2c:	6c 08       	ld.w	r8,r6[0x0]
80005a2e:	5b f8       	cp.w	r8,-1
80005a30:	c0 31       	brne	80005a36 <xTaskCheckForTimeOut+0x16>
80005a32:	30 07       	mov	r7,0
80005a34:	c1 f8       	rjmp	80005a72 <xTaskCheckForTimeOut+0x52>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
80005a36:	49 39       	lddpc	r9,80005a80 <xTaskCheckForTimeOut+0x60>
80005a38:	72 09       	ld.w	r9,r9[0x0]
80005a3a:	6e 0a       	ld.w	r10,r7[0x0]
80005a3c:	12 3a       	cp.w	r10,r9
80005a3e:	c0 70       	breq	80005a4c <xTaskCheckForTimeOut+0x2c>
80005a40:	49 19       	lddpc	r9,80005a84 <xTaskCheckForTimeOut+0x64>
80005a42:	72 09       	ld.w	r9,r9[0x0]
80005a44:	6e 1a       	ld.w	r10,r7[0x4]
80005a46:	12 3a       	cp.w	r10,r9
80005a48:	e0 88 00 14 	brls	80005a70 <xTaskCheckForTimeOut+0x50>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
80005a4c:	48 e9       	lddpc	r9,80005a84 <xTaskCheckForTimeOut+0x64>
80005a4e:	72 0a       	ld.w	r10,r9[0x0]
80005a50:	6e 19       	ld.w	r9,r7[0x4]
80005a52:	12 1a       	sub	r10,r9
80005a54:	14 38       	cp.w	r8,r10
80005a56:	e0 88 00 0d 	brls	80005a70 <xTaskCheckForTimeOut+0x50>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
80005a5a:	48 ba       	lddpc	r10,80005a84 <xTaskCheckForTimeOut+0x64>
80005a5c:	74 0a       	ld.w	r10,r10[0x0]
80005a5e:	14 19       	sub	r9,r10
80005a60:	f2 08 00 08 	add	r8,r9,r8
80005a64:	8d 08       	st.w	r6[0x0],r8
			vTaskSetTimeOutState( pxTimeOut );
80005a66:	0e 9c       	mov	r12,r7
80005a68:	f0 1f 00 08 	mcall	80005a88 <xTaskCheckForTimeOut+0x68>
80005a6c:	30 07       	mov	r7,0
80005a6e:	c0 28       	rjmp	80005a72 <xTaskCheckForTimeOut+0x52>
80005a70:	30 17       	mov	r7,1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
80005a72:	f0 1f 00 07 	mcall	80005a8c <xTaskCheckForTimeOut+0x6c>

	return xReturn;
}
80005a76:	0e 9c       	mov	r12,r7
80005a78:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005a7c:	80 00       	ld.sh	r0,r0[0x0]
80005a7e:	57 c0       	stdsp	sp[0x1f0],r0
80005a80:	00 00       	add	r0,r0
80005a82:	cc 30       	breq	80005a08 <vTaskSetTimeOutState+0xc>
80005a84:	00 00       	add	r0,r0
80005a86:	cd 18       	rjmp	80005c28 <vTaskIncrementTick+0xf4>
80005a88:	80 00       	ld.sh	r0,r0[0x0]
80005a8a:	59 fc       	cp.w	r12,31
80005a8c:	80 00       	ld.sh	r0,r0[0x0]
80005a8e:	58 cc       	cp.w	r12,12

80005a90 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
80005a90:	eb cd 40 80 	pushm	r7,lr
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
80005a94:	f0 1f 00 05 	mcall	80005aa8 <xTaskGetTickCount+0x18>
	{
		xTicks = xTickCount;
80005a98:	48 58       	lddpc	r8,80005aac <xTaskGetTickCount+0x1c>
80005a9a:	70 07       	ld.w	r7,r8[0x0]
	}
	taskEXIT_CRITICAL();
80005a9c:	f0 1f 00 05 	mcall	80005ab0 <xTaskGetTickCount+0x20>

	return xTicks;
}
80005aa0:	0e 9c       	mov	r12,r7
80005aa2:	e3 cd 80 80 	ldm	sp++,r7,pc
80005aa6:	00 00       	add	r0,r0
80005aa8:	80 00       	ld.sh	r0,r0[0x0]
80005aaa:	57 c0       	stdsp	sp[0x1f0],r0
80005aac:	00 00       	add	r0,r0
80005aae:	cd 18       	rjmp	80005c50 <xTaskResumeAll+0x8>
80005ab0:	80 00       	ld.sh	r0,r0[0x0]
80005ab2:	58 cc       	cp.w	r12,12

80005ab4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
80005ab4:	eb cd 40 c0 	pushm	r6-r7,lr
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
80005ab8:	78 38       	ld.w	r8,r12[0xc]
80005aba:	70 37       	ld.w	r7,r8[0xc]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
80005abc:	ee c6 ff e8 	sub	r6,r7,-24
80005ac0:	0c 9c       	mov	r12,r6
80005ac2:	f0 1f 00 16 	mcall	80005b18 <xTaskRemoveFromEventList+0x64>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005ac6:	49 68       	lddpc	r8,80005b1c <xTaskRemoveFromEventList+0x68>
80005ac8:	70 08       	ld.w	r8,r8[0x0]
80005aca:	58 08       	cp.w	r8,0
80005acc:	c1 71       	brne	80005afa <xTaskRemoveFromEventList+0x46>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
80005ace:	ee c6 ff fc 	sub	r6,r7,-4
80005ad2:	0c 9c       	mov	r12,r6
80005ad4:	f0 1f 00 11 	mcall	80005b18 <xTaskRemoveFromEventList+0x64>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
80005ad8:	6e bc       	ld.w	r12,r7[0x2c]
80005ada:	49 28       	lddpc	r8,80005b20 <xTaskRemoveFromEventList+0x6c>
80005adc:	70 08       	ld.w	r8,r8[0x0]
80005ade:	10 3c       	cp.w	r12,r8
80005ae0:	e0 88 00 04 	brls	80005ae8 <xTaskRemoveFromEventList+0x34>
80005ae4:	48 f8       	lddpc	r8,80005b20 <xTaskRemoveFromEventList+0x6c>
80005ae6:	91 0c       	st.w	r8[0x0],r12
80005ae8:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005aec:	0c 9b       	mov	r11,r6
80005aee:	48 e8       	lddpc	r8,80005b24 <xTaskRemoveFromEventList+0x70>
80005af0:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80005af4:	f0 1f 00 0d 	mcall	80005b28 <xTaskRemoveFromEventList+0x74>
80005af8:	c0 58       	rjmp	80005b02 <xTaskRemoveFromEventList+0x4e>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
80005afa:	0c 9b       	mov	r11,r6
80005afc:	48 cc       	lddpc	r12,80005b2c <xTaskRemoveFromEventList+0x78>
80005afe:	f0 1f 00 0b 	mcall	80005b28 <xTaskRemoveFromEventList+0x74>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005b02:	48 c8       	lddpc	r8,80005b30 <xTaskRemoveFromEventList+0x7c>
80005b04:	70 08       	ld.w	r8,r8[0x0]
80005b06:	6e bc       	ld.w	r12,r7[0x2c]
80005b08:	70 b8       	ld.w	r8,r8[0x2c]
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
80005b0a:	10 3c       	cp.w	r12,r8
80005b0c:	f9 bc 02 01 	movhs	r12,1
80005b10:	f9 bc 03 00 	movlo	r12,0
80005b14:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005b18:	80 00       	ld.sh	r0,r0[0x0]
80005b1a:	57 06       	stdsp	sp[0x1c0],r6
80005b1c:	00 00       	add	r0,r0
80005b1e:	cd 1c       	rcall	80005cc0 <xTaskResumeAll+0x78>
80005b20:	00 00       	add	r0,r0
80005b22:	cd 54       	brge	80005acc <xTaskRemoveFromEventList+0x18>
80005b24:	00 00       	add	r0,r0
80005b26:	cc 38       	rjmp	80005cac <xTaskResumeAll+0x64>
80005b28:	80 00       	ld.sh	r0,r0[0x0]
80005b2a:	56 b6       	stdsp	sp[0x1ac],r6
80005b2c:	00 00       	add	r0,r0
80005b2e:	cc f0       	breq	80005acc <xTaskRemoveFromEventList+0x18>
80005b30:	00 00       	add	r0,r0
80005b32:	cc ec       	rcall	80005cce <xTaskResumeAll+0x86>

80005b34 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
80005b34:	eb cd 40 fc 	pushm	r2-r7,lr
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005b38:	4b 98       	lddpc	r8,80005c1c <vTaskIncrementTick+0xe8>
80005b3a:	70 08       	ld.w	r8,r8[0x0]
80005b3c:	58 08       	cp.w	r8,0
80005b3e:	c6 91       	brne	80005c10 <vTaskIncrementTick+0xdc>
	{
		++xTickCount;
80005b40:	4b 88       	lddpc	r8,80005c20 <vTaskIncrementTick+0xec>
80005b42:	70 09       	ld.w	r9,r8[0x0]
80005b44:	2f f9       	sub	r9,-1
80005b46:	91 09       	st.w	r8[0x0],r9
		if( xTickCount == ( portTickType ) 0 )
80005b48:	70 08       	ld.w	r8,r8[0x0]
80005b4a:	58 08       	cp.w	r8,0
80005b4c:	c1 a1       	brne	80005b80 <vTaskIncrementTick+0x4c>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
80005b4e:	4b 68       	lddpc	r8,80005c24 <vTaskIncrementTick+0xf0>
80005b50:	70 0a       	ld.w	r10,r8[0x0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
80005b52:	4b 69       	lddpc	r9,80005c28 <vTaskIncrementTick+0xf4>
80005b54:	72 0b       	ld.w	r11,r9[0x0]
80005b56:	91 0b       	st.w	r8[0x0],r11
			pxOverflowDelayedTaskList = pxTemp;
80005b58:	93 0a       	st.w	r9[0x0],r10
			xNumOfOverflows++;
80005b5a:	4b 59       	lddpc	r9,80005c2c <vTaskIncrementTick+0xf8>
80005b5c:	72 0a       	ld.w	r10,r9[0x0]
80005b5e:	2f fa       	sub	r10,-1
80005b60:	93 0a       	st.w	r9[0x0],r10

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
80005b62:	70 08       	ld.w	r8,r8[0x0]
80005b64:	70 08       	ld.w	r8,r8[0x0]
80005b66:	58 08       	cp.w	r8,0
80005b68:	c0 51       	brne	80005b72 <vTaskIncrementTick+0x3e>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
80005b6a:	3f f9       	mov	r9,-1
80005b6c:	4b 18       	lddpc	r8,80005c30 <vTaskIncrementTick+0xfc>
80005b6e:	91 09       	st.w	r8[0x0],r9
80005b70:	c0 88       	rjmp	80005b80 <vTaskIncrementTick+0x4c>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
80005b72:	4a d8       	lddpc	r8,80005c24 <vTaskIncrementTick+0xf0>
80005b74:	70 08       	ld.w	r8,r8[0x0]
80005b76:	70 38       	ld.w	r8,r8[0xc]
80005b78:	70 38       	ld.w	r8,r8[0xc]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
80005b7a:	70 19       	ld.w	r9,r8[0x4]
80005b7c:	4a d8       	lddpc	r8,80005c30 <vTaskIncrementTick+0xfc>
80005b7e:	91 09       	st.w	r8[0x0],r9
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
80005b80:	4a 88       	lddpc	r8,80005c20 <vTaskIncrementTick+0xec>
80005b82:	70 09       	ld.w	r9,r8[0x0]
80005b84:	4a b8       	lddpc	r8,80005c30 <vTaskIncrementTick+0xfc>
80005b86:	70 08       	ld.w	r8,r8[0x0]
80005b88:	10 39       	cp.w	r9,r8
80005b8a:	c4 73       	brcs	80005c18 <vTaskIncrementTick+0xe4>
80005b8c:	4a 68       	lddpc	r8,80005c24 <vTaskIncrementTick+0xf0>
80005b8e:	70 08       	ld.w	r8,r8[0x0]
80005b90:	70 08       	ld.w	r8,r8[0x0]
80005b92:	58 08       	cp.w	r8,0
80005b94:	c0 c0       	breq	80005bac <vTaskIncrementTick+0x78>
80005b96:	4a 48       	lddpc	r8,80005c24 <vTaskIncrementTick+0xf0>
80005b98:	70 08       	ld.w	r8,r8[0x0]
80005b9a:	70 38       	ld.w	r8,r8[0xc]
80005b9c:	70 37       	ld.w	r7,r8[0xc]
80005b9e:	6e 18       	ld.w	r8,r7[0x4]
80005ba0:	4a 09       	lddpc	r9,80005c20 <vTaskIncrementTick+0xec>
80005ba2:	72 09       	ld.w	r9,r9[0x0]
80005ba4:	12 38       	cp.w	r8,r9
80005ba6:	e0 88 00 14 	brls	80005bce <vTaskIncrementTick+0x9a>
80005baa:	c0 e8       	rjmp	80005bc6 <vTaskIncrementTick+0x92>
80005bac:	3f f9       	mov	r9,-1
80005bae:	4a 18       	lddpc	r8,80005c30 <vTaskIncrementTick+0xfc>
80005bb0:	91 09       	st.w	r8[0x0],r9
80005bb2:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005bb6:	6a 08       	ld.w	r8,r5[0x0]
80005bb8:	70 38       	ld.w	r8,r8[0xc]
80005bba:	70 37       	ld.w	r7,r8[0xc]
80005bbc:	6e 18       	ld.w	r8,r7[0x4]
80005bbe:	64 09       	ld.w	r9,r2[0x0]
80005bc0:	12 38       	cp.w	r8,r9
80005bc2:	e0 88 00 0a 	brls	80005bd6 <vTaskIncrementTick+0xa2>
80005bc6:	49 b9       	lddpc	r9,80005c30 <vTaskIncrementTick+0xfc>
80005bc8:	93 08       	st.w	r9[0x0],r8
80005bca:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005bce:	49 a4       	lddpc	r4,80005c34 <vTaskIncrementTick+0x100>
80005bd0:	49 a3       	lddpc	r3,80005c38 <vTaskIncrementTick+0x104>
80005bd2:	49 55       	lddpc	r5,80005c24 <vTaskIncrementTick+0xf0>
80005bd4:	49 32       	lddpc	r2,80005c20 <vTaskIncrementTick+0xec>
80005bd6:	ee c6 ff fc 	sub	r6,r7,-4
80005bda:	0c 9c       	mov	r12,r6
80005bdc:	f0 1f 00 18 	mcall	80005c3c <vTaskIncrementTick+0x108>
80005be0:	6e a8       	ld.w	r8,r7[0x28]
80005be2:	58 08       	cp.w	r8,0
80005be4:	c0 50       	breq	80005bee <vTaskIncrementTick+0xba>
80005be6:	ee cc ff e8 	sub	r12,r7,-24
80005bea:	f0 1f 00 15 	mcall	80005c3c <vTaskIncrementTick+0x108>
80005bee:	6e bc       	ld.w	r12,r7[0x2c]
80005bf0:	68 08       	ld.w	r8,r4[0x0]
80005bf2:	10 3c       	cp.w	r12,r8
80005bf4:	e9 fc ba 00 	st.whi	r4[0x0],r12
80005bf8:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005bfc:	0c 9b       	mov	r11,r6
80005bfe:	e6 0c 00 2c 	add	r12,r3,r12<<0x2
80005c02:	f0 1f 00 10 	mcall	80005c40 <vTaskIncrementTick+0x10c>
80005c06:	6a 08       	ld.w	r8,r5[0x0]
80005c08:	70 08       	ld.w	r8,r8[0x0]
80005c0a:	58 08       	cp.w	r8,0
80005c0c:	cd 51       	brne	80005bb6 <vTaskIncrementTick+0x82>
80005c0e:	cc fb       	rjmp	80005bac <vTaskIncrementTick+0x78>
	}
	else
	{
		++uxMissedTicks;
80005c10:	48 d8       	lddpc	r8,80005c44 <vTaskIncrementTick+0x110>
80005c12:	70 09       	ld.w	r9,r8[0x0]
80005c14:	2f f9       	sub	r9,-1
80005c16:	91 09       	st.w	r8[0x0],r9
80005c18:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005c1c:	00 00       	add	r0,r0
80005c1e:	cd 1c       	rcall	80005dc0 <vTaskDelayUntil+0x34>
80005c20:	00 00       	add	r0,r0
80005c22:	cd 18       	rjmp	80005dc4 <vTaskDelayUntil+0x38>
80005c24:	00 00       	add	r0,r0
80005c26:	cc 24       	brge	80005baa <vTaskIncrementTick+0x76>
80005c28:	00 00       	add	r0,r0
80005c2a:	cc 34       	brge	80005bb0 <vTaskIncrementTick+0x7c>
80005c2c:	00 00       	add	r0,r0
80005c2e:	cc 30       	breq	80005bb4 <vTaskIncrementTick+0x80>
80005c30:	00 00       	add	r0,r0
80005c32:	01 cc       	ld.ub	r12,r0[0x4]
80005c34:	00 00       	add	r0,r0
80005c36:	cd 54       	brge	80005be0 <vTaskIncrementTick+0xac>
80005c38:	00 00       	add	r0,r0
80005c3a:	cc 38       	rjmp	80005dc0 <vTaskDelayUntil+0x34>
80005c3c:	80 00       	ld.sh	r0,r0[0x0]
80005c3e:	57 06       	stdsp	sp[0x1c0],r6
80005c40:	80 00       	ld.sh	r0,r0[0x0]
80005c42:	56 b6       	stdsp	sp[0x1ac],r6
80005c44:	00 00       	add	r0,r0
80005c46:	cc 1c       	rcall	80005dc8 <vTaskDelayUntil+0x3c>

80005c48 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
80005c48:	eb cd 40 fe 	pushm	r1-r7,lr
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
80005c4c:	f0 1f 00 2c 	mcall	80005cfc <xTaskResumeAll+0xb4>
	{
		--uxSchedulerSuspended;
80005c50:	4a c8       	lddpc	r8,80005d00 <xTaskResumeAll+0xb8>
80005c52:	70 09       	ld.w	r9,r8[0x0]
80005c54:	20 19       	sub	r9,1
80005c56:	91 09       	st.w	r8[0x0],r9

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005c58:	70 08       	ld.w	r8,r8[0x0]
80005c5a:	58 08       	cp.w	r8,0
80005c5c:	c4 91       	brne	80005cee <xTaskResumeAll+0xa6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
80005c5e:	4a a8       	lddpc	r8,80005d04 <xTaskResumeAll+0xbc>
80005c60:	70 08       	ld.w	r8,r8[0x0]
80005c62:	58 08       	cp.w	r8,0
80005c64:	c4 50       	breq	80005cee <xTaskResumeAll+0xa6>
80005c66:	30 04       	mov	r4,0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005c68:	4a 85       	lddpc	r5,80005d08 <xTaskResumeAll+0xc0>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
80005c6a:	4a 93       	lddpc	r3,80005d0c <xTaskResumeAll+0xc4>
80005c6c:	4a 92       	lddpc	r2,80005d10 <xTaskResumeAll+0xc8>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005c6e:	4a a1       	lddpc	r1,80005d14 <xTaskResumeAll+0xcc>
80005c70:	c1 e8       	rjmp	80005cac <xTaskResumeAll+0x64>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
80005c72:	6a 38       	ld.w	r8,r5[0xc]
80005c74:	70 37       	ld.w	r7,r8[0xc]
					vListRemove( &( pxTCB->xEventListItem ) );
80005c76:	ee cc ff e8 	sub	r12,r7,-24
80005c7a:	f0 1f 00 28 	mcall	80005d18 <xTaskResumeAll+0xd0>
					vListRemove( &( pxTCB->xGenericListItem ) );
80005c7e:	ee c6 ff fc 	sub	r6,r7,-4
80005c82:	0c 9c       	mov	r12,r6
80005c84:	f0 1f 00 25 	mcall	80005d18 <xTaskResumeAll+0xd0>
					prvAddTaskToReadyQueue( pxTCB );
80005c88:	6e bc       	ld.w	r12,r7[0x2c]
80005c8a:	66 08       	ld.w	r8,r3[0x0]
80005c8c:	10 3c       	cp.w	r12,r8
80005c8e:	e7 fc ba 00 	st.whi	r3[0x0],r12
80005c92:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005c96:	0c 9b       	mov	r11,r6
80005c98:	e4 0c 00 2c 	add	r12,r2,r12<<0x2
80005c9c:	f0 1f 00 20 	mcall	80005d1c <xTaskResumeAll+0xd4>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005ca0:	62 08       	ld.w	r8,r1[0x0]
80005ca2:	6e b9       	ld.w	r9,r7[0x2c]
80005ca4:	70 b8       	ld.w	r8,r8[0x2c]
80005ca6:	10 39       	cp.w	r9,r8
80005ca8:	f9 b4 02 01 	movhs	r4,1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005cac:	6a 08       	ld.w	r8,r5[0x0]
80005cae:	58 08       	cp.w	r8,0
80005cb0:	ce 11       	brne	80005c72 <xTaskResumeAll+0x2a>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005cb2:	49 c8       	lddpc	r8,80005d20 <xTaskResumeAll+0xd8>
80005cb4:	70 08       	ld.w	r8,r8[0x0]
80005cb6:	58 08       	cp.w	r8,0
80005cb8:	c0 f0       	breq	80005cd6 <xTaskResumeAll+0x8e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005cba:	49 a8       	lddpc	r8,80005d20 <xTaskResumeAll+0xd8>
80005cbc:	70 08       	ld.w	r8,r8[0x0]
80005cbe:	58 08       	cp.w	r8,0
80005cc0:	c1 10       	breq	80005ce2 <xTaskResumeAll+0x9a>
					{
						vTaskIncrementTick();
						--uxMissedTicks;
80005cc2:	49 87       	lddpc	r7,80005d20 <xTaskResumeAll+0xd8>
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
80005cc4:	f0 1f 00 18 	mcall	80005d24 <xTaskResumeAll+0xdc>
						--uxMissedTicks;
80005cc8:	6e 08       	ld.w	r8,r7[0x0]
80005cca:	20 18       	sub	r8,1
80005ccc:	8f 08       	st.w	r7[0x0],r8
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005cce:	6e 08       	ld.w	r8,r7[0x0]
80005cd0:	58 08       	cp.w	r8,0
80005cd2:	cf 91       	brne	80005cc4 <xTaskResumeAll+0x7c>
80005cd4:	c0 78       	rjmp	80005ce2 <xTaskResumeAll+0x9a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
80005cd6:	58 14       	cp.w	r4,1
80005cd8:	c0 50       	breq	80005ce2 <xTaskResumeAll+0x9a>
80005cda:	49 48       	lddpc	r8,80005d28 <xTaskResumeAll+0xe0>
80005cdc:	70 08       	ld.w	r8,r8[0x0]
80005cde:	58 18       	cp.w	r8,1
80005ce0:	c0 71       	brne	80005cee <xTaskResumeAll+0xa6>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
80005ce2:	30 09       	mov	r9,0
80005ce4:	49 18       	lddpc	r8,80005d28 <xTaskResumeAll+0xe0>
80005ce6:	91 09       	st.w	r8[0x0],r9
					portYIELD_WITHIN_API();
80005ce8:	d7 33       	scall
80005cea:	30 17       	mov	r7,1
80005cec:	c0 28       	rjmp	80005cf0 <xTaskResumeAll+0xa8>
80005cee:	30 07       	mov	r7,0
				}
			}
		}
	}
	taskEXIT_CRITICAL();
80005cf0:	f0 1f 00 0f 	mcall	80005d2c <xTaskResumeAll+0xe4>

	return xAlreadyYielded;
}
80005cf4:	0e 9c       	mov	r12,r7
80005cf6:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80005cfa:	00 00       	add	r0,r0
80005cfc:	80 00       	ld.sh	r0,r0[0x0]
80005cfe:	57 c0       	stdsp	sp[0x1f0],r0
80005d00:	00 00       	add	r0,r0
80005d02:	cd 1c       	rcall	80005ea4 <prvIdleTask+0x40>
80005d04:	00 00       	add	r0,r0
80005d06:	cd 38       	rjmp	80005eac <prvIdleTask+0x48>
80005d08:	00 00       	add	r0,r0
80005d0a:	cc f0       	breq	80005ca8 <xTaskResumeAll+0x60>
80005d0c:	00 00       	add	r0,r0
80005d0e:	cd 54       	brge	80005cb8 <xTaskResumeAll+0x70>
80005d10:	00 00       	add	r0,r0
80005d12:	cc 38       	rjmp	80005e98 <prvIdleTask+0x34>
80005d14:	00 00       	add	r0,r0
80005d16:	cc ec       	rcall	80005eb2 <prvIdleTask+0x4e>
80005d18:	80 00       	ld.sh	r0,r0[0x0]
80005d1a:	57 06       	stdsp	sp[0x1c0],r6
80005d1c:	80 00       	ld.sh	r0,r0[0x0]
80005d1e:	56 b6       	stdsp	sp[0x1ac],r6
80005d20:	00 00       	add	r0,r0
80005d22:	cc 1c       	rcall	80005ea4 <prvIdleTask+0x40>
80005d24:	80 00       	ld.sh	r0,r0[0x0]
80005d26:	5b 34       	cp.w	r4,-13
80005d28:	00 00       	add	r0,r0
80005d2a:	cd 3c       	rcall	80005ed0 <prvIdleTask+0x6c>
80005d2c:	80 00       	ld.sh	r0,r0[0x0]
80005d2e:	58 cc       	cp.w	r12,12

80005d30 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
80005d30:	eb cd 40 80 	pushm	r7,lr
80005d34:	18 97       	mov	r7,r12
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
80005d36:	49 08       	lddpc	r8,80005d74 <prvAddCurrentTaskToDelayedList+0x44>
80005d38:	70 08       	ld.w	r8,r8[0x0]
80005d3a:	91 1c       	st.w	r8[0x4],r12

	if( xTimeToWake < xTickCount )
80005d3c:	48 f8       	lddpc	r8,80005d78 <prvAddCurrentTaskToDelayedList+0x48>
80005d3e:	70 08       	ld.w	r8,r8[0x0]
80005d40:	10 3c       	cp.w	r12,r8
80005d42:	c0 a2       	brcc	80005d56 <prvAddCurrentTaskToDelayedList+0x26>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005d44:	48 c8       	lddpc	r8,80005d74 <prvAddCurrentTaskToDelayedList+0x44>
80005d46:	70 0b       	ld.w	r11,r8[0x0]
80005d48:	48 d8       	lddpc	r8,80005d7c <prvAddCurrentTaskToDelayedList+0x4c>
80005d4a:	70 0c       	ld.w	r12,r8[0x0]
80005d4c:	2f cb       	sub	r11,-4
80005d4e:	f0 1f 00 0d 	mcall	80005d80 <prvAddCurrentTaskToDelayedList+0x50>
80005d52:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005d56:	48 88       	lddpc	r8,80005d74 <prvAddCurrentTaskToDelayedList+0x44>
80005d58:	70 0b       	ld.w	r11,r8[0x0]
80005d5a:	48 b8       	lddpc	r8,80005d84 <prvAddCurrentTaskToDelayedList+0x54>
80005d5c:	70 0c       	ld.w	r12,r8[0x0]
80005d5e:	2f cb       	sub	r11,-4
80005d60:	f0 1f 00 08 	mcall	80005d80 <prvAddCurrentTaskToDelayedList+0x50>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
80005d64:	48 98       	lddpc	r8,80005d88 <prvAddCurrentTaskToDelayedList+0x58>
80005d66:	70 08       	ld.w	r8,r8[0x0]
80005d68:	10 37       	cp.w	r7,r8
80005d6a:	c0 32       	brcc	80005d70 <prvAddCurrentTaskToDelayedList+0x40>
		{
			xNextTaskUnblockTime = xTimeToWake;
80005d6c:	48 78       	lddpc	r8,80005d88 <prvAddCurrentTaskToDelayedList+0x58>
80005d6e:	91 07       	st.w	r8[0x0],r7
80005d70:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d74:	00 00       	add	r0,r0
80005d76:	cc ec       	rcall	80005f12 <xTaskGenericCreate+0x2e>
80005d78:	00 00       	add	r0,r0
80005d7a:	cd 18       	rjmp	80005f1c <xTaskGenericCreate+0x38>
80005d7c:	00 00       	add	r0,r0
80005d7e:	cc 34       	brge	80005d04 <xTaskResumeAll+0xbc>
80005d80:	80 00       	ld.sh	r0,r0[0x0]
80005d82:	56 d2       	stdsp	sp[0x1b4],r2
80005d84:	00 00       	add	r0,r0
80005d86:	cc 24       	brge	80005d0a <xTaskResumeAll+0xc2>
80005d88:	00 00       	add	r0,r0
80005d8a:	01 cc       	ld.ub	r12,r0[0x4]

80005d8c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
80005d8c:	eb cd 40 c0 	pushm	r6-r7,lr
80005d90:	18 96       	mov	r6,r12
80005d92:	16 97       	mov	r7,r11
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0 ) );

		vTaskSuspendAll();
80005d94:	f0 1f 00 18 	mcall	80005df4 <vTaskDelayUntil+0x68>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
80005d98:	6c 08       	ld.w	r8,r6[0x0]
80005d9a:	10 07       	add	r7,r8

			if( xTickCount < *pxPreviousWakeTime )
80005d9c:	49 79       	lddpc	r9,80005df8 <vTaskDelayUntil+0x6c>
80005d9e:	72 09       	ld.w	r9,r9[0x0]
80005da0:	12 38       	cp.w	r8,r9
80005da2:	e0 88 00 0c 	brls	80005dba <vTaskDelayUntil+0x2e>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
80005da6:	0e 38       	cp.w	r8,r7
80005da8:	e0 88 00 22 	brls	80005dec <vTaskDelayUntil+0x60>
80005dac:	49 38       	lddpc	r8,80005df8 <vTaskDelayUntil+0x6c>
80005dae:	70 08       	ld.w	r8,r8[0x0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005db0:	8d 07       	st.w	r6[0x0],r7

			if( xShouldDelay != pdFALSE )
80005db2:	10 37       	cp.w	r7,r8
80005db4:	e0 88 00 14 	brls	80005ddc <vTaskDelayUntil+0x50>
80005db8:	c0 a8       	rjmp	80005dcc <vTaskDelayUntil+0x40>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
80005dba:	0e 38       	cp.w	r8,r7
80005dbc:	e0 8b 00 16 	brhi	80005de8 <vTaskDelayUntil+0x5c>
80005dc0:	48 e8       	lddpc	r8,80005df8 <vTaskDelayUntil+0x6c>
80005dc2:	70 08       	ld.w	r8,r8[0x0]
80005dc4:	10 37       	cp.w	r7,r8
80005dc6:	e0 8b 00 11 	brhi	80005de8 <vTaskDelayUntil+0x5c>
80005dca:	c1 18       	rjmp	80005dec <vTaskDelayUntil+0x60>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005dcc:	48 c8       	lddpc	r8,80005dfc <vTaskDelayUntil+0x70>
80005dce:	70 0c       	ld.w	r12,r8[0x0]
80005dd0:	2f cc       	sub	r12,-4
80005dd2:	f0 1f 00 0c 	mcall	80005e00 <vTaskDelayUntil+0x74>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
80005dd6:	0e 9c       	mov	r12,r7
80005dd8:	f0 1f 00 0b 	mcall	80005e04 <vTaskDelayUntil+0x78>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
80005ddc:	f0 1f 00 0b 	mcall	80005e08 <vTaskDelayUntil+0x7c>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
80005de0:	c0 81       	brne	80005df0 <vTaskDelayUntil+0x64>
		{
			portYIELD_WITHIN_API();
80005de2:	d7 33       	scall
80005de4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005de8:	8d 07       	st.w	r6[0x0],r7
80005dea:	cf 1b       	rjmp	80005dcc <vTaskDelayUntil+0x40>
80005dec:	8d 07       	st.w	r6[0x0],r7
80005dee:	cf 7b       	rjmp	80005ddc <vTaskDelayUntil+0x50>
80005df0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005df4:	80 00       	ld.sh	r0,r0[0x0]
80005df6:	59 70       	cp.w	r0,23
80005df8:	00 00       	add	r0,r0
80005dfa:	cd 18       	rjmp	80005f9c <xTaskGenericCreate+0xb8>
80005dfc:	00 00       	add	r0,r0
80005dfe:	cc ec       	rcall	80005f9a <xTaskGenericCreate+0xb6>
80005e00:	80 00       	ld.sh	r0,r0[0x0]
80005e02:	57 06       	stdsp	sp[0x1c0],r6
80005e04:	80 00       	ld.sh	r0,r0[0x0]
80005e06:	5d 30       	musfr	r0
80005e08:	80 00       	ld.sh	r0,r0[0x0]
80005e0a:	5c 48       	abs	r8

80005e0c <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
80005e0c:	eb cd 40 c0 	pushm	r6-r7,lr
80005e10:	16 96       	mov	r6,r11
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
80005e12:	48 e7       	lddpc	r7,80005e48 <vTaskPlaceOnEventList+0x3c>
80005e14:	6e 0b       	ld.w	r11,r7[0x0]
80005e16:	2e 8b       	sub	r11,-24
80005e18:	f0 1f 00 0d 	mcall	80005e4c <vTaskPlaceOnEventList+0x40>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005e1c:	6e 0c       	ld.w	r12,r7[0x0]
80005e1e:	2f cc       	sub	r12,-4
80005e20:	f0 1f 00 0c 	mcall	80005e50 <vTaskPlaceOnEventList+0x44>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
80005e24:	5b f6       	cp.w	r6,-1
80005e26:	c0 81       	brne	80005e36 <vTaskPlaceOnEventList+0x2a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005e28:	6e 0b       	ld.w	r11,r7[0x0]
80005e2a:	2f cb       	sub	r11,-4
80005e2c:	48 ac       	lddpc	r12,80005e54 <vTaskPlaceOnEventList+0x48>
80005e2e:	f0 1f 00 0b 	mcall	80005e58 <vTaskPlaceOnEventList+0x4c>
80005e32:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
80005e36:	48 a8       	lddpc	r8,80005e5c <vTaskPlaceOnEventList+0x50>
80005e38:	70 0c       	ld.w	r12,r8[0x0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
80005e3a:	ec 0c 00 0c 	add	r12,r6,r12
80005e3e:	f0 1f 00 09 	mcall	80005e60 <vTaskPlaceOnEventList+0x54>
80005e42:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005e46:	00 00       	add	r0,r0
80005e48:	00 00       	add	r0,r0
80005e4a:	cc ec       	rcall	80005fe6 <xTaskGenericCreate+0x102>
80005e4c:	80 00       	ld.sh	r0,r0[0x0]
80005e4e:	56 d2       	stdsp	sp[0x1b4],r2
80005e50:	80 00       	ld.sh	r0,r0[0x0]
80005e52:	57 06       	stdsp	sp[0x1c0],r6
80005e54:	00 00       	add	r0,r0
80005e56:	cd 40       	breq	80005dfe <vTaskDelayUntil+0x72>
80005e58:	80 00       	ld.sh	r0,r0[0x0]
80005e5a:	56 b6       	stdsp	sp[0x1ac],r6
80005e5c:	00 00       	add	r0,r0
80005e5e:	cd 18       	rjmp	80006000 <xTaskGenericCreate+0x11c>
80005e60:	80 00       	ld.sh	r0,r0[0x0]
80005e62:	5d 30       	musfr	r0

80005e64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
80005e64:	eb cd 40 f8 	pushm	r3-r7,lr
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005e68:	49 57       	lddpc	r7,80005ebc <prvIdleTask+0x58>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005e6a:	49 64       	lddpc	r4,80005ec0 <prvIdleTask+0x5c>

				taskENTER_CRITICAL();
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					--uxCurrentNumberOfTasks;
80005e6c:	49 63       	lddpc	r3,80005ec4 <prvIdleTask+0x60>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005e6e:	49 75       	lddpc	r5,80005ec8 <prvIdleTask+0x64>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005e70:	6e 08       	ld.w	r8,r7[0x0]
80005e72:	58 08       	cp.w	r8,0
80005e74:	c1 e0       	breq	80005eb0 <prvIdleTask+0x4c>
		{
			vTaskSuspendAll();
80005e76:	f0 1f 00 16 	mcall	80005ecc <prvIdleTask+0x68>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005e7a:	68 06       	ld.w	r6,r4[0x0]
			xTaskResumeAll();
80005e7c:	f0 1f 00 15 	mcall	80005ed0 <prvIdleTask+0x6c>

			if( xListIsEmpty == pdFALSE )
80005e80:	58 06       	cp.w	r6,0
80005e82:	c1 70       	breq	80005eb0 <prvIdleTask+0x4c>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
80005e84:	f0 1f 00 14 	mcall	80005ed4 <prvIdleTask+0x70>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
80005e88:	68 38       	ld.w	r8,r4[0xc]
80005e8a:	70 36       	ld.w	r6,r8[0xc]
					vListRemove( &( pxTCB->xGenericListItem ) );
80005e8c:	ec cc ff fc 	sub	r12,r6,-4
80005e90:	f0 1f 00 12 	mcall	80005ed8 <prvIdleTask+0x74>
					--uxCurrentNumberOfTasks;
80005e94:	66 08       	ld.w	r8,r3[0x0]
80005e96:	20 18       	sub	r8,1
80005e98:	87 08       	st.w	r3[0x0],r8
					--uxTasksDeleted;
80005e9a:	6e 08       	ld.w	r8,r7[0x0]
80005e9c:	20 18       	sub	r8,1
80005e9e:	8f 08       	st.w	r7[0x0],r8
				}
				taskEXIT_CRITICAL();
80005ea0:	f0 1f 00 0f 	mcall	80005edc <prvIdleTask+0x78>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
80005ea4:	6c cc       	ld.w	r12,r6[0x30]
80005ea6:	f0 1f 00 0f 	mcall	80005ee0 <prvIdleTask+0x7c>
		vPortFree( pxTCB );
80005eaa:	0c 9c       	mov	r12,r6
80005eac:	f0 1f 00 0d 	mcall	80005ee0 <prvIdleTask+0x7c>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005eb0:	6a 08       	ld.w	r8,r5[0x0]
80005eb2:	58 18       	cp.w	r8,1
80005eb4:	fe 98 ff de 	brls	80005e70 <prvIdleTask+0xc>
			{
				taskYIELD();
80005eb8:	d7 33       	scall
80005eba:	cd bb       	rjmp	80005e70 <prvIdleTask+0xc>
80005ebc:	00 00       	add	r0,r0
80005ebe:	cc 2c       	rcall	80006042 <xTaskGenericCreate+0x15e>
80005ec0:	00 00       	add	r0,r0
80005ec2:	cc d8       	rjmp	8000605c <xTaskGenericCreate+0x178>
80005ec4:	00 00       	add	r0,r0
80005ec6:	cd 38       	rjmp	8000606c <xTaskGenericCreate+0x188>
80005ec8:	00 00       	add	r0,r0
80005eca:	cc 38       	rjmp	80006050 <xTaskGenericCreate+0x16c>
80005ecc:	80 00       	ld.sh	r0,r0[0x0]
80005ece:	59 70       	cp.w	r0,23
80005ed0:	80 00       	ld.sh	r0,r0[0x0]
80005ed2:	5c 48       	abs	r8
80005ed4:	80 00       	ld.sh	r0,r0[0x0]
80005ed6:	57 c0       	stdsp	sp[0x1f0],r0
80005ed8:	80 00       	ld.sh	r0,r0[0x0]
80005eda:	57 06       	stdsp	sp[0x1c0],r6
80005edc:	80 00       	ld.sh	r0,r0[0x0]
80005ede:	58 cc       	cp.w	r12,12
80005ee0:	80 00       	ld.sh	r0,r0[0x0]
80005ee2:	2b 9c       	sub	r12,-71

80005ee4 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
80005ee4:	d4 31       	pushm	r0-r7,lr
80005ee6:	20 1d       	sub	sp,4
80005ee8:	fa c4 ff d8 	sub	r4,sp,-40
80005eec:	50 0c       	stdsp	sp[0x0],r12
80005eee:	16 91       	mov	r1,r11
80005ef0:	14 97       	mov	r7,r10
80005ef2:	12 90       	mov	r0,r9
80005ef4:	10 93       	mov	r3,r8
80005ef6:	68 02       	ld.w	r2,r4[0x0]
80005ef8:	68 16       	ld.w	r6,r4[0x4]
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
80005efa:	34 4c       	mov	r12,68
80005efc:	f0 1f 00 5b 	mcall	80006068 <xTaskGenericCreate+0x184>
80005f00:	18 95       	mov	r5,r12

	if( pxNewTCB != NULL )
80005f02:	c0 31       	brne	80005f08 <xTaskGenericCreate+0x24>
80005f04:	3f fc       	mov	r12,-1
80005f06:	ca d8       	rjmp	80006060 <xTaskGenericCreate+0x17c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80005f08:	58 06       	cp.w	r6,0
80005f0a:	e0 81 00 ad 	brne	80006064 <xTaskGenericCreate+0x180>
80005f0e:	0e 9c       	mov	r12,r7
80005f10:	5c 7c       	castu.h	r12
80005f12:	a3 6c       	lsl	r12,0x2
80005f14:	f0 1f 00 55 	mcall	80006068 <xTaskGenericCreate+0x184>
80005f18:	18 96       	mov	r6,r12
80005f1a:	8b cc       	st.w	r5[0x30],r12

		if( pxNewTCB->pxStack == NULL )
80005f1c:	c0 61       	brne	80005f28 <xTaskGenericCreate+0x44>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
80005f1e:	0a 9c       	mov	r12,r5
80005f20:	f0 1f 00 53 	mcall	8000606c <xTaskGenericCreate+0x188>
80005f24:	3f fc       	mov	r12,-1
80005f26:	c9 d8       	rjmp	80006060 <xTaskGenericCreate+0x17c>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
80005f28:	5c 77       	castu.h	r7
80005f2a:	ee 0a 15 02 	lsl	r10,r7,0x2
80005f2e:	e0 6b 00 a5 	mov	r11,165
80005f32:	0c 9c       	mov	r12,r6
80005f34:	f0 1f 00 4f 	mcall	80006070 <xTaskGenericCreate+0x18c>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
80005f38:	ee c6 00 01 	sub	r6,r7,1
80005f3c:	6a c8       	ld.w	r8,r5[0x30]
80005f3e:	f0 06 00 26 	add	r6,r8,r6<<0x2
80005f42:	e0 16 ff fc 	andl	r6,0xfffc
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
80005f46:	31 0a       	mov	r10,16
80005f48:	02 9b       	mov	r11,r1
80005f4a:	ea cc ff cc 	sub	r12,r5,-52
80005f4e:	f0 1f 00 4a 	mcall	80006074 <xTaskGenericCreate+0x190>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
80005f52:	30 08       	mov	r8,0
80005f54:	eb 68 00 43 	st.b	r5[67],r8
80005f58:	58 73       	cp.w	r3,7
80005f5a:	e6 07 17 80 	movls	r7,r3
80005f5e:	f9 b7 0b 07 	movhi	r7,7
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
80005f62:	8b b7       	st.w	r5[0x2c],r7
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
80005f64:	ea c4 ff fc 	sub	r4,r5,-4
80005f68:	08 9c       	mov	r12,r4
80005f6a:	f0 1f 00 44 	mcall	80006078 <xTaskGenericCreate+0x194>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
80005f6e:	ea cc ff e8 	sub	r12,r5,-24
80005f72:	f0 1f 00 42 	mcall	80006078 <xTaskGenericCreate+0x194>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
80005f76:	8b 45       	st.w	r5[0x10],r5

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
80005f78:	ee 07 11 08 	rsub	r7,r7,8
80005f7c:	8b 67       	st.w	r5[0x18],r7
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
80005f7e:	8b 95       	st.w	r5[0x24],r5
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
80005f80:	00 9a       	mov	r10,r0
80005f82:	40 0b       	lddsp	r11,sp[0x0]
80005f84:	0c 9c       	mov	r12,r6
80005f86:	f0 1f 00 3e 	mcall	8000607c <xTaskGenericCreate+0x198>
80005f8a:	8b 0c       	st.w	r5[0x0],r12
		if( ( void * ) pxCreatedTask != NULL )
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
80005f8c:	58 02       	cp.w	r2,0
80005f8e:	e5 f5 1a 00 	st.wne	r2[0x0],r5
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
80005f92:	f0 1f 00 3c 	mcall	80006080 <xTaskGenericCreate+0x19c>
		{
			uxCurrentNumberOfTasks++;
80005f96:	4b c8       	lddpc	r8,80006084 <xTaskGenericCreate+0x1a0>
80005f98:	70 09       	ld.w	r9,r8[0x0]
80005f9a:	2f f9       	sub	r9,-1
80005f9c:	91 09       	st.w	r8[0x0],r9
			if( pxCurrentTCB == NULL )
80005f9e:	4b b8       	lddpc	r8,80006088 <xTaskGenericCreate+0x1a4>
80005fa0:	70 08       	ld.w	r8,r8[0x0]
80005fa2:	58 08       	cp.w	r8,0
80005fa4:	c2 61       	brne	80005ff0 <xTaskGenericCreate+0x10c>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
80005fa6:	4b 98       	lddpc	r8,80006088 <xTaskGenericCreate+0x1a4>
80005fa8:	91 05       	st.w	r8[0x0],r5

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
80005faa:	4b 78       	lddpc	r8,80006084 <xTaskGenericCreate+0x1a0>
80005fac:	70 08       	ld.w	r8,r8[0x0]
80005fae:	58 18       	cp.w	r8,1
80005fb0:	c2 b1       	brne	80006006 <xTaskGenericCreate+0x122>
80005fb2:	4b 77       	lddpc	r7,8000608c <xTaskGenericCreate+0x1a8>

/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
80005fb4:	ee c6 ff 60 	sub	r6,r7,-160
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
80005fb8:	0e 9c       	mov	r12,r7
80005fba:	f0 1f 00 36 	mcall	80006090 <xTaskGenericCreate+0x1ac>
80005fbe:	2e c7       	sub	r7,-20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
80005fc0:	0c 37       	cp.w	r7,r6
80005fc2:	cf b1       	brne	80005fb8 <xTaskGenericCreate+0xd4>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
80005fc4:	4b 47       	lddpc	r7,80006094 <xTaskGenericCreate+0x1b0>
80005fc6:	0e 9c       	mov	r12,r7
80005fc8:	f0 1f 00 32 	mcall	80006090 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
80005fcc:	4b 36       	lddpc	r6,80006098 <xTaskGenericCreate+0x1b4>
80005fce:	0c 9c       	mov	r12,r6
80005fd0:	f0 1f 00 30 	mcall	80006090 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xPendingReadyList );
80005fd4:	4b 2c       	lddpc	r12,8000609c <xTaskGenericCreate+0x1b8>
80005fd6:	f0 1f 00 2f 	mcall	80006090 <xTaskGenericCreate+0x1ac>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
80005fda:	4b 2c       	lddpc	r12,800060a0 <xTaskGenericCreate+0x1bc>
80005fdc:	f0 1f 00 2d 	mcall	80006090 <xTaskGenericCreate+0x1ac>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
80005fe0:	4b 1c       	lddpc	r12,800060a4 <xTaskGenericCreate+0x1c0>
80005fe2:	f0 1f 00 2c 	mcall	80006090 <xTaskGenericCreate+0x1ac>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
80005fe6:	4b 18       	lddpc	r8,800060a8 <xTaskGenericCreate+0x1c4>
80005fe8:	91 07       	st.w	r8[0x0],r7
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
80005fea:	4b 18       	lddpc	r8,800060ac <xTaskGenericCreate+0x1c8>
80005fec:	91 06       	st.w	r8[0x0],r6
80005fee:	c0 c8       	rjmp	80006006 <xTaskGenericCreate+0x122>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
80005ff0:	4b 08       	lddpc	r8,800060b0 <xTaskGenericCreate+0x1cc>
80005ff2:	70 08       	ld.w	r8,r8[0x0]
80005ff4:	58 08       	cp.w	r8,0
80005ff6:	c0 81       	brne	80006006 <xTaskGenericCreate+0x122>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
80005ff8:	4a 48       	lddpc	r8,80006088 <xTaskGenericCreate+0x1a4>
80005ffa:	70 08       	ld.w	r8,r8[0x0]
80005ffc:	70 b8       	ld.w	r8,r8[0x2c]
80005ffe:	10 33       	cp.w	r3,r8
80006000:	c0 33       	brcs	80006006 <xTaskGenericCreate+0x122>
					{
						pxCurrentTCB = pxNewTCB;
80006002:	4a 28       	lddpc	r8,80006088 <xTaskGenericCreate+0x1a4>
80006004:	91 05       	st.w	r8[0x0],r5
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
80006006:	6a b8       	ld.w	r8,r5[0x2c]
80006008:	4a b9       	lddpc	r9,800060b4 <xTaskGenericCreate+0x1d0>
8000600a:	72 09       	ld.w	r9,r9[0x0]
8000600c:	12 38       	cp.w	r8,r9
8000600e:	e0 88 00 04 	brls	80006016 <xTaskGenericCreate+0x132>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
80006012:	4a 99       	lddpc	r9,800060b4 <xTaskGenericCreate+0x1d0>
80006014:	93 08       	st.w	r9[0x0],r8
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
80006016:	4a 98       	lddpc	r8,800060b8 <xTaskGenericCreate+0x1d4>
80006018:	70 09       	ld.w	r9,r8[0x0]
8000601a:	2f f9       	sub	r9,-1
8000601c:	91 09       	st.w	r8[0x0],r9

			prvAddTaskToReadyQueue( pxNewTCB );
8000601e:	6a b8       	ld.w	r8,r5[0x2c]
80006020:	4a 79       	lddpc	r9,800060bc <xTaskGenericCreate+0x1d8>
80006022:	72 09       	ld.w	r9,r9[0x0]
80006024:	12 38       	cp.w	r8,r9
80006026:	e0 88 00 04 	brls	8000602e <xTaskGenericCreate+0x14a>
8000602a:	4a 59       	lddpc	r9,800060bc <xTaskGenericCreate+0x1d8>
8000602c:	93 08       	st.w	r9[0x0],r8
8000602e:	6a bc       	ld.w	r12,r5[0x2c]
80006030:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80006034:	08 9b       	mov	r11,r4
80006036:	49 68       	lddpc	r8,8000608c <xTaskGenericCreate+0x1a8>
80006038:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
8000603c:	f0 1f 00 21 	mcall	800060c0 <xTaskGenericCreate+0x1dc>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
80006040:	f0 1f 00 21 	mcall	800060c4 <xTaskGenericCreate+0x1e0>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
80006044:	49 b8       	lddpc	r8,800060b0 <xTaskGenericCreate+0x1cc>
80006046:	70 08       	ld.w	r8,r8[0x0]
80006048:	58 08       	cp.w	r8,0
8000604a:	c0 a0       	breq	8000605e <xTaskGenericCreate+0x17a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
8000604c:	48 f8       	lddpc	r8,80006088 <xTaskGenericCreate+0x1a4>
8000604e:	70 08       	ld.w	r8,r8[0x0]
80006050:	70 b8       	ld.w	r8,r8[0x2c]
80006052:	10 33       	cp.w	r3,r8
80006054:	e0 88 00 05 	brls	8000605e <xTaskGenericCreate+0x17a>
			{
				portYIELD_WITHIN_API();
80006058:	d7 33       	scall
8000605a:	30 1c       	mov	r12,1
8000605c:	c0 28       	rjmp	80006060 <xTaskGenericCreate+0x17c>
8000605e:	30 1c       	mov	r12,1
			}
		}
	}

	return xReturn;
}
80006060:	2f fd       	sub	sp,-4
80006062:	d8 32       	popm	r0-r7,pc
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80006064:	99 c6       	st.w	r12[0x30],r6
80006066:	c6 1b       	rjmp	80005f28 <xTaskGenericCreate+0x44>
80006068:	80 00       	ld.sh	r0,r0[0x0]
8000606a:	2b a0       	sub	r0,-70
8000606c:	80 00       	ld.sh	r0,r0[0x0]
8000606e:	2b 9c       	sub	r12,-71
80006070:	80 00       	ld.sh	r0,r0[0x0]
80006072:	7c 56       	ld.w	r6,lr[0x14]
80006074:	80 00       	ld.sh	r0,r0[0x0]
80006076:	7c 64       	ld.w	r4,lr[0x18]
80006078:	80 00       	ld.sh	r0,r0[0x0]
8000607a:	56 b0       	stdsp	sp[0x1ac],r0
8000607c:	80 00       	ld.sh	r0,r0[0x0]
8000607e:	57 2c       	stdsp	sp[0x1c8],r12
80006080:	80 00       	ld.sh	r0,r0[0x0]
80006082:	57 c0       	stdsp	sp[0x1f0],r0
80006084:	00 00       	add	r0,r0
80006086:	cd 38       	rjmp	8000622c <wdt_scheduler+0x28>
80006088:	00 00       	add	r0,r0
8000608a:	cc ec       	rcall	80006226 <wdt_scheduler+0x22>
8000608c:	00 00       	add	r0,r0
8000608e:	cc 38       	rjmp	80006214 <wdt_scheduler+0x10>
80006090:	80 00       	ld.sh	r0,r0[0x0]
80006092:	56 9c       	stdsp	sp[0x1a4],r12
80006094:	00 00       	add	r0,r0
80006096:	cd 04       	brge	80006036 <xTaskGenericCreate+0x152>
80006098:	00 00       	add	r0,r0
8000609a:	cd 20       	breq	8000603e <xTaskGenericCreate+0x15a>
8000609c:	00 00       	add	r0,r0
8000609e:	cc f0       	breq	8000603c <xTaskGenericCreate+0x158>
800060a0:	00 00       	add	r0,r0
800060a2:	cc d8       	rjmp	8000623c <wdt_scheduler+0x38>
800060a4:	00 00       	add	r0,r0
800060a6:	cd 40       	breq	8000604e <xTaskGenericCreate+0x16a>
800060a8:	00 00       	add	r0,r0
800060aa:	cc 24       	brge	8000602e <xTaskGenericCreate+0x14a>
800060ac:	00 00       	add	r0,r0
800060ae:	cc 34       	brge	80006034 <xTaskGenericCreate+0x150>
800060b0:	00 00       	add	r0,r0
800060b2:	cc 28       	rjmp	80006236 <wdt_scheduler+0x32>
800060b4:	00 00       	add	r0,r0
800060b6:	cc 20       	breq	8000603a <xTaskGenericCreate+0x156>
800060b8:	00 00       	add	r0,r0
800060ba:	cd 34       	brge	80006060 <xTaskGenericCreate+0x17c>
800060bc:	00 00       	add	r0,r0
800060be:	cd 54       	brge	80006068 <xTaskGenericCreate+0x184>
800060c0:	80 00       	ld.sh	r0,r0[0x0]
800060c2:	56 b6       	stdsp	sp[0x1ac],r6
800060c4:	80 00       	ld.sh	r0,r0[0x0]
800060c6:	58 cc       	cp.w	r12,12

800060c8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
800060c8:	d4 01       	pushm	lr
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
800060ca:	30 09       	mov	r9,0
800060cc:	1a d9       	st.w	--sp,r9
800060ce:	1a d9       	st.w	--sp,r9
800060d0:	1a d9       	st.w	--sp,r9
800060d2:	12 98       	mov	r8,r9
800060d4:	e0 6a 01 00 	mov	r10,256
800060d8:	48 9b       	lddpc	r11,800060fc <vTaskStartScheduler+0x34>
800060da:	48 ac       	lddpc	r12,80006100 <vTaskStartScheduler+0x38>
800060dc:	f0 1f 00 0a 	mcall	80006104 <vTaskStartScheduler+0x3c>
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
800060e0:	2f dd       	sub	sp,-12
800060e2:	58 1c       	cp.w	r12,1
800060e4:	c0 a1       	brne	800060f8 <vTaskStartScheduler+0x30>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
800060e6:	d3 03       	ssrf	0x10

		xSchedulerRunning = pdTRUE;
800060e8:	30 19       	mov	r9,1
800060ea:	48 88       	lddpc	r8,80006108 <vTaskStartScheduler+0x40>
800060ec:	91 09       	st.w	r8[0x0],r9
		xTickCount = ( portTickType ) 0;
800060ee:	30 09       	mov	r9,0
800060f0:	48 78       	lddpc	r8,8000610c <vTaskStartScheduler+0x44>
800060f2:	91 09       	st.w	r8[0x0],r9
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
800060f4:	f0 1f 00 07 	mcall	80006110 <vTaskStartScheduler+0x48>
800060f8:	d8 02       	popm	pc
800060fa:	00 00       	add	r0,r0
800060fc:	80 00       	ld.sh	r0,r0[0x0]
800060fe:	80 70       	ld.sh	r0,r0[0xe]
80006100:	80 00       	ld.sh	r0,r0[0x0]
80006102:	5e 64       	retmi	r4
80006104:	80 00       	ld.sh	r0,r0[0x0]
80006106:	5e e4       	retqs	r4
80006108:	00 00       	add	r0,r0
8000610a:	cc 28       	rjmp	8000628e <main+0xe>
8000610c:	00 00       	add	r0,r0
8000610e:	cd 18       	rjmp	800062b0 <main+0x30>
80006110:	80 00       	ld.sh	r0,r0[0x0]
80006112:	57 d0       	stdsp	sp[0x1f4],r0

80006114 <get_and_send_periodic_data>:
		fsm_ecu_init(&ecu_data);
		wdt_enable(&opt);
	}
}

uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer) {
80006114:	eb cd 40 c0 	pushm	r6-r7,lr
80006118:	18 96       	mov	r6,r12
8000611a:	16 97       	mov	r7,r11
	if ((data_timer % TIMER_10_HZ) == 0) {
8000611c:	16 98       	mov	r8,r11
8000611e:	5c 78       	castu.h	r8
80006120:	e0 6b cc cd 	mov	r11,52429
80006124:	ea 1b cc cc 	orh	r11,0xcccc
80006128:	f0 0b 06 4a 	mulu.d	r10,r8,r11
8000612c:	f6 09 16 02 	lsr	r9,r11,0x2
80006130:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006134:	12 18       	sub	r8,r9
80006136:	30 0a       	mov	r10,0
80006138:	f4 08 19 00 	cp.h	r8,r10
8000613c:	c1 21       	brne	80006160 <get_and_send_periodic_data+0x4c>
		ecu_can_inverter_read_reg(VDC_REG);
8000613e:	e0 6c 00 eb 	mov	r12,235
80006142:	f0 1f 00 2b 	mcall	800061ec <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(RPM_REG);
80006146:	33 0c       	mov	r12,48
80006148:	f0 1f 00 29 	mcall	800061ec <get_and_send_periodic_data+0xd8>
		ecu_can_send_fast_data(ecu_data->inverter_vdc, ecu_data->ecu_error, ecu_data->rpm, ecu_data->trq_cmd);
8000614c:	ed 09 00 16 	ld.sh	r9,r6[22]
80006150:	ed 1a 00 3c 	ld.uh	r10,r6[60]
80006154:	ed 1b 00 56 	ld.uh	r11,r6[86]
80006158:	ed 1c 00 3a 	ld.uh	r12,r6[58]
8000615c:	f0 1f 00 25 	mcall	800061f0 <get_and_send_periodic_data+0xdc>
	}
	
	if ((data_timer % TIMER_2_HZ) == 0) {
80006160:	0e 98       	mov	r8,r7
80006162:	5c 78       	castu.h	r8
80006164:	e0 6b 85 1f 	mov	r11,34079
80006168:	ea 1b 51 eb 	orh	r11,0x51eb
8000616c:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006170:	f6 09 16 03 	lsr	r9,r11,0x3
80006174:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006178:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000617c:	12 18       	sub	r8,r9
8000617e:	30 0a       	mov	r10,0
80006180:	f4 08 19 00 	cp.h	r8,r10
80006184:	c0 b1       	brne	8000619a <get_and_send_periodic_data+0x86>
		if (ecu_data->state == STATE_ERROR) {
80006186:	6c 08       	ld.w	r8,r6[0x0]
80006188:	58 88       	cp.w	r8,8
8000618a:	c0 51       	brne	80006194 <get_and_send_periodic_data+0x80>
			ecu_can_send_alive(1);
8000618c:	30 1c       	mov	r12,1
8000618e:	f0 1f 00 1a 	mcall	800061f4 <get_and_send_periodic_data+0xe0>
80006192:	c0 48       	rjmp	8000619a <get_and_send_periodic_data+0x86>
			} else {
			ecu_can_send_alive(0);
80006194:	30 0c       	mov	r12,0
80006196:	f0 1f 00 18 	mcall	800061f4 <get_and_send_periodic_data+0xe0>
		}
	}
	
	if ((data_timer % TIMER_1_HZ) == 0) {
8000619a:	0e 98       	mov	r8,r7
8000619c:	5c 78       	castu.h	r8
8000619e:	e0 6b 85 1f 	mov	r11,34079
800061a2:	ea 1b 51 eb 	orh	r11,0x51eb
800061a6:	f0 0b 06 4a 	mulu.d	r10,r8,r11
800061aa:	f6 09 16 04 	lsr	r9,r11,0x4
800061ae:	f2 09 10 32 	mul	r9,r9,50
800061b2:	12 18       	sub	r8,r9
800061b4:	30 09       	mov	r9,0
800061b6:	f2 08 19 00 	cp.h	r8,r9
800061ba:	c1 51       	brne	800061e4 <get_and_send_periodic_data+0xd0>
		ecu_can_inverter_read_reg(MOTOR_TEMP_REG);
800061bc:	34 9c       	mov	r12,73
800061be:	f0 1f 00 0c 	mcall	800061ec <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(IGBT_TEMP_REG);
800061c2:	34 ac       	mov	r12,74
800061c4:	f0 1f 00 0a 	mcall	800061ec <get_and_send_periodic_data+0xd8>
		ecu_can_send_slow_data(ecu_data->motor_temp, ecu_data->inverter_temp, ecu_data->config_max_trq);
800061c8:	ed 3a 00 65 	ld.ub	r10,r6[101]
800061cc:	ed 1b 00 40 	ld.uh	r11,r6[64]
800061d0:	ed 1c 00 3e 	ld.uh	r12,r6[62]
800061d4:	f0 1f 00 09 	mcall	800061f8 <get_and_send_periodic_data+0xe4>
		save_state(&mcp2515_spiModule, ecu_data);
800061d8:	0c 9b       	mov	r11,r6
800061da:	48 9c       	lddpc	r12,800061fc <get_and_send_periodic_data+0xe8>
800061dc:	f0 1f 00 09 	mcall	80006200 <get_and_send_periodic_data+0xec>
		data_timer = 0;
		asm("nop");
800061e0:	d7 03       	nop
800061e2:	30 07       	mov	r7,0
	}
	return data_timer;
800061e4:	0e 9c       	mov	r12,r7
800061e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800061ea:	00 00       	add	r0,r0
800061ec:	80 00       	ld.sh	r0,r0[0x0]
800061ee:	2a d4       	sub	r4,-83
800061f0:	80 00       	ld.sh	r0,r0[0x0]
800061f2:	2a 98       	sub	r8,-87
800061f4:	80 00       	ld.sh	r0,r0[0x0]
800061f6:	29 00       	sub	r0,-112
800061f8:	80 00       	ld.sh	r0,r0[0x0]
800061fa:	2a 5c       	sub	r12,-91
800061fc:	00 00       	add	r0,r0
800061fe:	d0 08       	*unknown*
80006200:	80 00       	ld.sh	r0,r0[0x0]
80006202:	31 f8       	mov	r8,31

80006204 <wdt_scheduler>:
		portEXIT_CRITICAL();
	}
}


void wdt_scheduler(void) {
80006204:	d4 01       	pushm	lr
	// Watchdog reset
	if(AVR32_PM.RCAUSE.wdt) {
80006206:	fe 78 04 00 	mov	r8,-64512
8000620a:	f0 f8 01 80 	ld.w	r8,r8[384]
8000620e:	e2 18 00 08 	andl	r8,0x8,COH
80006212:	c0 b0       	breq	80006228 <wdt_scheduler+0x24>
		power_on_reset = 0;
80006214:	30 09       	mov	r9,0
80006216:	49 38       	lddpc	r8,80006260 <wdt_scheduler+0x5c>
80006218:	b0 89       	st.b	r8[0x0],r9
		load_state(&mcp2515_spiModule, &ecu_data);
8000621a:	49 3b       	lddpc	r11,80006264 <wdt_scheduler+0x60>
8000621c:	49 3c       	lddpc	r12,80006268 <wdt_scheduler+0x64>
8000621e:	f0 1f 00 14 	mcall	8000626c <wdt_scheduler+0x68>
		wdt_reenable();
80006222:	f0 1f 00 14 	mcall	80006270 <wdt_scheduler+0x6c>
80006226:	d8 02       	popm	pc
	} else if (AVR32_PM.RCAUSE.por) {
80006228:	fe 78 04 00 	mov	r8,-64512
8000622c:	f0 f8 01 80 	ld.w	r8,r8[384]
80006230:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006234:	c0 b0       	breq	8000624a <wdt_scheduler+0x46>
		power_on_reset = 1;
80006236:	30 19       	mov	r9,1
80006238:	48 a8       	lddpc	r8,80006260 <wdt_scheduler+0x5c>
8000623a:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
8000623c:	48 ac       	lddpc	r12,80006264 <wdt_scheduler+0x60>
8000623e:	f0 1f 00 0e 	mcall	80006274 <wdt_scheduler+0x70>
		wdt_enable(&opt);
80006242:	48 ec       	lddpc	r12,80006278 <wdt_scheduler+0x74>
80006244:	f0 1f 00 0e 	mcall	8000627c <wdt_scheduler+0x78>
80006248:	d8 02       	popm	pc
	} else {
		power_on_reset = 0;
8000624a:	30 09       	mov	r9,0
8000624c:	48 58       	lddpc	r8,80006260 <wdt_scheduler+0x5c>
8000624e:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
80006250:	48 5c       	lddpc	r12,80006264 <wdt_scheduler+0x60>
80006252:	f0 1f 00 09 	mcall	80006274 <wdt_scheduler+0x70>
		wdt_enable(&opt);
80006256:	48 9c       	lddpc	r12,80006278 <wdt_scheduler+0x74>
80006258:	f0 1f 00 09 	mcall	8000627c <wdt_scheduler+0x78>
8000625c:	d8 02       	popm	pc
8000625e:	00 00       	add	r0,r0
80006260:	00 00       	add	r0,r0
80006262:	cd 60       	breq	8000620e <wdt_scheduler+0xa>
80006264:	00 00       	add	r0,r0
80006266:	cf 7c       	rcall	80006454 <task_watchdog+0x14>
80006268:	00 00       	add	r0,r0
8000626a:	d0 08       	*unknown*
8000626c:	80 00       	ld.sh	r0,r0[0x0]
8000626e:	30 ec       	mov	r12,14
80006270:	80 00       	ld.sh	r0,r0[0x0]
80006272:	21 e8       	sub	r8,30
80006274:	80 00       	ld.sh	r0,r0[0x0]
80006276:	35 68       	mov	r8,86
80006278:	00 00       	add	r0,r0
8000627a:	01 d4       	ld.ub	r4,r0[0x5]
8000627c:	80 00       	ld.sh	r0,r0[0x0]
8000627e:	22 28       	sub	r8,34

80006280 <main>:
struct spi_device spi_init_module(void);
void wdt_scheduler(void);
uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer);


int main(void){	
80006280:	eb cd 40 e0 	pushm	r5-r7,lr
	board_init();
80006284:	f0 1f 00 50 	mcall	800063c4 <main+0x144>
	spi_init_pins();
80006288:	f0 1f 00 50 	mcall	800063c8 <main+0x148>
	mcp2515_spiModule = spi_init_module();
8000628c:	f0 1f 00 50 	mcall	800063cc <main+0x14c>
80006290:	4d 08       	lddpc	r8,800063d0 <main+0x150>
80006292:	b0 8c       	st.b	r8[0x0],r12
	queue_from_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN, sizeof(inverter_can_msg_t));
80006294:	30 0a       	mov	r10,0
80006296:	30 cb       	mov	r11,12
80006298:	30 5c       	mov	r12,5
8000629a:	f0 1f 00 4f 	mcall	800063d4 <main+0x154>
8000629e:	4c f8       	lddpc	r8,800063d8 <main+0x158>
800062a0:	91 0c       	st.w	r8[0x0],r12
	queue_to_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN+5, sizeof(inverter_can_msg_t));
800062a2:	30 0a       	mov	r10,0
800062a4:	30 cb       	mov	r11,12
800062a6:	30 ac       	mov	r12,10
800062a8:	f0 1f 00 4b 	mcall	800063d4 <main+0x154>
800062ac:	4c c8       	lddpc	r8,800063dc <main+0x15c>
800062ae:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fl		= xQueueCreate(1, sizeof(uint16_t));	
800062b0:	30 0a       	mov	r10,0
800062b2:	30 2b       	mov	r11,2
800062b4:	30 1c       	mov	r12,1
800062b6:	f0 1f 00 48 	mcall	800063d4 <main+0x154>
800062ba:	4c a8       	lddpc	r8,800063e0 <main+0x160>
800062bc:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fr		= xQueueCreate(1, sizeof(uint16_t));	
800062be:	30 0a       	mov	r10,0
800062c0:	30 2b       	mov	r11,2
800062c2:	30 1c       	mov	r12,1
800062c4:	f0 1f 00 44 	mcall	800063d4 <main+0x154>
800062c8:	4c 78       	lddpc	r8,800063e4 <main+0x164>
800062ca:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rl		= xQueueCreate(1, sizeof(uint16_t));	
800062cc:	30 0a       	mov	r10,0
800062ce:	30 2b       	mov	r11,2
800062d0:	30 1c       	mov	r12,1
800062d2:	f0 1f 00 41 	mcall	800063d4 <main+0x154>
800062d6:	4c 58       	lddpc	r8,800063e8 <main+0x168>
800062d8:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rr		= xQueueCreate(1, sizeof(uint16_t));
800062da:	30 0a       	mov	r10,0
800062dc:	30 2b       	mov	r11,2
800062de:	30 1c       	mov	r12,1
800062e0:	f0 1f 00 3d 	mcall	800063d4 <main+0x154>
800062e4:	4c 28       	lddpc	r8,800063ec <main+0x16c>
800062e6:	91 0c       	st.w	r8[0x0],r12
	//queue_traction_control = xQueueCreate(1, sizeof(int16_t));
	queue_dash_msg		= xQueueCreate(QUEUE_DASH_MSG_LEN, sizeof(dash_can_msg_t));	
800062e8:	30 0a       	mov	r10,0
800062ea:	30 cb       	mov	r11,12
800062ec:	30 5c       	mov	r12,5
800062ee:	f0 1f 00 3a 	mcall	800063d4 <main+0x154>
800062f2:	4c 08       	lddpc	r8,800063f0 <main+0x170>
800062f4:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0		= xQueueCreate(1, sizeof(int16_t));
800062f6:	30 0a       	mov	r10,0
800062f8:	30 2b       	mov	r11,2
800062fa:	30 1c       	mov	r12,1
800062fc:	f0 1f 00 36 	mcall	800063d4 <main+0x154>
80006300:	4b d8       	lddpc	r8,800063f4 <main+0x174>
80006302:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1		= xQueueCreate(1, sizeof(int16_t));
80006304:	30 0a       	mov	r10,0
80006306:	30 2b       	mov	r11,2
80006308:	30 1c       	mov	r12,1
8000630a:	f0 1f 00 33 	mcall	800063d4 <main+0x154>
8000630e:	4b b8       	lddpc	r8,800063f8 <main+0x178>
80006310:	91 0c       	st.w	r8[0x0],r12
	queue_bms_rx		= xQueueCreate(QUEUE_BMS_RX_LEN, sizeof(bms_can_msg_t));
80006312:	30 0a       	mov	r10,0
80006314:	30 cb       	mov	r11,12
80006316:	30 5c       	mov	r12,5
80006318:	f0 1f 00 2f 	mcall	800063d4 <main+0x154>
8000631c:	4b 88       	lddpc	r8,800063fc <main+0x17c>
8000631e:	91 0c       	st.w	r8[0x0],r12
	queue_brake_front	= xQueueCreate(2, sizeof(uint16_t));
80006320:	30 0a       	mov	r10,0
80006322:	30 2b       	mov	r11,2
80006324:	16 9c       	mov	r12,r11
80006326:	f0 1f 00 2c 	mcall	800063d4 <main+0x154>
8000632a:	4b 68       	lddpc	r8,80006400 <main+0x180>
8000632c:	91 0c       	st.w	r8[0x0],r12
	queue_brake_rear	= xQueueCreate(2, sizeof(uint16_t));
8000632e:	30 0a       	mov	r10,0
80006330:	30 2b       	mov	r11,2
80006332:	16 9c       	mov	r12,r11
80006334:	f0 1f 00 28 	mcall	800063d4 <main+0x154>
80006338:	4b 38       	lddpc	r8,80006404 <main+0x184>
8000633a:	91 0c       	st.w	r8[0x0],r12
	queue_bspd			= xQueueCreate(1, sizeof(uint8_t));
8000633c:	30 0a       	mov	r10,0
8000633e:	30 1b       	mov	r11,1
80006340:	16 9c       	mov	r12,r11
80006342:	f0 1f 00 25 	mcall	800063d4 <main+0x154>
80006346:	4b 18       	lddpc	r8,80006408 <main+0x188>
80006348:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0_err = xQueueCreate(1, sizeof(uint8_t));
8000634a:	30 0a       	mov	r10,0
8000634c:	30 1b       	mov	r11,1
8000634e:	16 9c       	mov	r12,r11
80006350:	f0 1f 00 21 	mcall	800063d4 <main+0x154>
80006354:	4a e8       	lddpc	r8,8000640c <main+0x18c>
80006356:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1_err = xQueueCreate(1, sizeof(uint8_t));
80006358:	30 0a       	mov	r10,0
8000635a:	30 1b       	mov	r11,1
8000635c:	16 9c       	mov	r12,r11
8000635e:	f0 1f 00 1e 	mcall	800063d4 <main+0x154>
80006362:	4a c8       	lddpc	r8,80006410 <main+0x190>
80006364:	91 0c       	st.w	r8[0x0],r12
	
	xTaskCreate(
80006366:	4a c5       	lddpc	r5,80006414 <main+0x194>
80006368:	30 07       	mov	r7,0
8000636a:	1a d7       	st.w	--sp,r7
8000636c:	1a d7       	st.w	--sp,r7
8000636e:	4a b6       	lddpc	r6,80006418 <main+0x198>
80006370:	1a d6       	st.w	--sp,r6
80006372:	30 18       	mov	r8,1
80006374:	0a 99       	mov	r9,r5
80006376:	e0 6a 01 00 	mov	r10,256
8000637a:	4a 9b       	lddpc	r11,8000641c <main+0x19c>
8000637c:	4a 9c       	lddpc	r12,80006420 <main+0x1a0>
8000637e:	f0 1f 00 2a 	mcall	80006424 <main+0x1a4>
		, (void *) &task_check_alive[0]
		, TASK_MAIN_PRIORITY
		, (xTaskHandle *) &task_handles[0]
	);
	
 	xTaskCreate(
80006382:	1a d7       	st.w	--sp,r7
80006384:	1a d7       	st.w	--sp,r7
80006386:	2f c6       	sub	r6,-4
80006388:	1a d6       	st.w	--sp,r6
8000638a:	30 18       	mov	r8,1
8000638c:	ea c9 ff fc 	sub	r9,r5,-4
80006390:	e0 6a 01 00 	mov	r10,256
80006394:	4a 5b       	lddpc	r11,80006428 <main+0x1a8>
80006396:	4a 6c       	lddpc	r12,8000642c <main+0x1ac>
80006398:	f0 1f 00 23 	mcall	80006424 <main+0x1a4>
 		, (void *) &task_check_alive[1]
 		, TASK_SPI_CAN_PRIORITY
 		, (xTaskHandle *) &task_handles[1]
 	);
	 	 
	xTaskCreate(
8000639c:	1a d7       	st.w	--sp,r7
8000639e:	1a d7       	st.w	--sp,r7
800063a0:	1a d7       	st.w	--sp,r7
800063a2:	30 28       	mov	r8,2
800063a4:	0e 99       	mov	r9,r7
800063a6:	e0 6a 01 00 	mov	r10,256
800063aa:	4a 2b       	lddpc	r11,80006430 <main+0x1b0>
800063ac:	4a 2c       	lddpc	r12,80006434 <main+0x1b4>
800063ae:	f0 1f 00 1e 	mcall	80006424 <main+0x1a4>
	 	, TASK_WATCHDOG_PRIORITY
	 	, NULL
	);
		
	#ifdef USE_WDT
		wdt_scheduler();
800063b2:	2f 7d       	sub	sp,-36
800063b4:	f0 1f 00 21 	mcall	80006438 <main+0x1b8>
	#else
		fsm_ecu_init(&ecu_data);
	#endif
	vTaskStartScheduler();
800063b8:	f0 1f 00 21 	mcall	8000643c <main+0x1bc>
}
800063bc:	0e 9c       	mov	r12,r7
800063be:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800063c2:	00 00       	add	r0,r0
800063c4:	80 00       	ld.sh	r0,r0[0x0]
800063c6:	6d 38       	ld.w	r8,r6[0x4c]
800063c8:	80 00       	ld.sh	r0,r0[0x0]
800063ca:	35 54       	mov	r4,85
800063cc:	80 00       	ld.sh	r0,r0[0x0]
800063ce:	34 cc       	mov	r12,76
800063d0:	00 00       	add	r0,r0
800063d2:	d0 08       	*unknown*
800063d4:	80 00       	ld.sh	r0,r0[0x0]
800063d6:	30 44       	mov	r4,4
800063d8:	00 00       	add	r0,r0
800063da:	cf 40       	breq	800063c2 <main+0x142>
800063dc:	00 00       	add	r0,r0
800063de:	cf 4c       	rcall	800065c6 <task_spi_can+0xce>
800063e0:	00 00       	add	r0,r0
800063e2:	cf 60       	breq	800063ce <main+0x14e>
800063e4:	00 00       	add	r0,r0
800063e6:	cf 58       	rjmp	800065d0 <task_spi_can+0xd8>
800063e8:	00 00       	add	r0,r0
800063ea:	cf 6c       	rcall	800065d6 <task_spi_can+0xde>
800063ec:	00 00       	add	r0,r0
800063ee:	cf 54       	brge	800063d8 <main+0x158>
800063f0:	00 00       	add	r0,r0
800063f2:	cf 64       	brge	800063de <main+0x15e>
800063f4:	00 00       	add	r0,r0
800063f6:	cf 48       	rjmp	800065de <task_spi_can+0xe6>
800063f8:	00 00       	add	r0,r0
800063fa:	cf 70       	breq	800063e8 <main+0x168>
800063fc:	00 00       	add	r0,r0
800063fe:	cf 3c       	rcall	800065e4 <task_spi_can+0xec>
80006400:	00 00       	add	r0,r0
80006402:	cf 78       	rjmp	800065f0 <task_spi_can+0xf8>
80006404:	00 00       	add	r0,r0
80006406:	cf 50       	breq	800063f0 <main+0x170>
80006408:	00 00       	add	r0,r0
8000640a:	cf 68       	rjmp	800065f6 <task_spi_can+0xfe>
8000640c:	00 00       	add	r0,r0
8000640e:	cf 74       	brge	800063fc <main+0x17c>
80006410:	00 00       	add	r0,r0
80006412:	cf 5c       	rcall	800065fc <task_spi_can+0x104>
80006414:	00 00       	add	r0,r0
80006416:	cd 64       	brge	800063c2 <main+0x142>
80006418:	00 00       	add	r0,r0
8000641a:	cd 58       	rjmp	800065c4 <task_spi_can+0xcc>
8000641c:	80 00       	ld.sh	r0,r0[0x0]
8000641e:	80 78       	ld.sh	r8,r0[0xe]
80006420:	80 00       	ld.sh	r0,r0[0x0]
80006422:	66 60       	ld.w	r0,r3[0x18]
80006424:	80 00       	ld.sh	r0,r0[0x0]
80006426:	5e e4       	retqs	r4
80006428:	80 00       	ld.sh	r0,r0[0x0]
8000642a:	80 84       	ld.uh	r4,r0[0x0]
8000642c:	80 00       	ld.sh	r0,r0[0x0]
8000642e:	64 f8       	ld.w	r8,r2[0x3c]
80006430:	80 00       	ld.sh	r0,r0[0x0]
80006432:	80 90       	ld.uh	r0,r0[0x2]
80006434:	80 00       	ld.sh	r0,r0[0x0]
80006436:	64 40       	ld.w	r0,r2[0x10]
80006438:	80 00       	ld.sh	r0,r0[0x0]
8000643a:	62 04       	ld.w	r4,r1[0x0]
8000643c:	80 00       	ld.sh	r0,r0[0x0]
8000643e:	60 c8       	ld.w	r8,r0[0x30]

80006440 <task_watchdog>:


static portTASK_FUNCTION(task_watchdog, pvParameters) {
80006440:	d4 31       	pushm	r0-r7,lr
80006442:	20 1d       	sub	sp,4
	portTickType first_run = xTaskGetTickCount();
80006444:	f0 1f 00 22 	mcall	800064cc <task_watchdog+0x8c>
80006448:	fa c2 ff fc 	sub	r2,sp,-4
8000644c:	04 dc       	st.w	--r2,r12
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
8000644e:	33 c1       	mov	r1,60
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006450:	4a 07       	lddpc	r7,800064d0 <task_watchdog+0x90>
				seppuku++;
80006452:	4a 16       	lddpc	r6,800064d4 <task_watchdog+0x94>
				gpio_set_pin_high(LED1);	
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
80006454:	30 05       	mov	r5,0
		}
		
		if (power_on_reset == 1) {
80006456:	4a 10       	lddpc	r0,800064d8 <task_watchdog+0x98>
80006458:	30 13       	mov	r3,1
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
8000645a:	30 04       	mov	r4,0
	portTickType first_run = xTaskGetTickCount();
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
8000645c:	02 9b       	mov	r11,r1
8000645e:	1a 9c       	mov	r12,sp
80006460:	f0 1f 00 1f 	mcall	800064dc <task_watchdog+0x9c>
		/* Perform routine work.
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
80006464:	f0 1f 00 1f 	mcall	800064e0 <task_watchdog+0xa0>
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006468:	6e 08       	ld.w	r8,r7[0x0]
8000646a:	58 08       	cp.w	r8,0
8000646c:	c0 71       	brne	8000647a <task_watchdog+0x3a>
				seppuku++;
8000646e:	0d 88       	ld.ub	r8,r6[0x0]
80006470:	2f f8       	sub	r8,-1
80006472:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
80006474:	35 3c       	mov	r12,83
80006476:	f0 1f 00 1c 	mcall	800064e4 <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
8000647a:	8f 05       	st.w	r7[0x0],r5
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
8000647c:	6e 18       	ld.w	r8,r7[0x4]
8000647e:	58 08       	cp.w	r8,0
80006480:	c0 71       	brne	8000648e <task_watchdog+0x4e>
				seppuku++;
80006482:	0d 88       	ld.ub	r8,r6[0x0]
80006484:	2f f8       	sub	r8,-1
80006486:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
80006488:	35 3c       	mov	r12,83
8000648a:	f0 1f 00 17 	mcall	800064e4 <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
8000648e:	8f 15       	st.w	r7[0x4],r5
		}
		
		if (power_on_reset == 1) {
80006490:	01 88       	ld.ub	r8,r0[0x0]
80006492:	e6 08 18 00 	cp.b	r8,r3
80006496:	c0 b1       	brne	800064ac <task_watchdog+0x6c>
			por_timer++;
80006498:	49 49       	lddpc	r9,800064e8 <task_watchdog+0xa8>
8000649a:	13 88       	ld.ub	r8,r9[0x0]
8000649c:	2f f8       	sub	r8,-1
8000649e:	b2 88       	st.b	r9[0x0],r8
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
800064a0:	30 99       	mov	r9,9
800064a2:	f2 08 18 00 	cp.b	r8,r9
800064a6:	e0 8b 00 0d 	brhi	800064c0 <task_watchdog+0x80>
800064aa:	c0 38       	rjmp	800064b0 <task_watchdog+0x70>
		}
		
		if (power_on_reset == 1) {
			por_timer++;
		} else {
			por_timer = 0;
800064ac:	48 f8       	lddpc	r8,800064e8 <task_watchdog+0xa8>
800064ae:	b0 84       	st.b	r8[0x0],r4
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
800064b0:	0d 88       	ld.ub	r8,r6[0x0]
800064b2:	e8 08 18 00 	cp.b	r8,r4
800064b6:	c0 41       	brne	800064be <task_watchdog+0x7e>
				/* Clear watchdog timer */
				wdt_clear();
800064b8:	f0 1f 00 0d 	mcall	800064ec <task_watchdog+0xac>
800064bc:	c0 28       	rjmp	800064c0 <task_watchdog+0x80>
			} else {
				asm("nop");
800064be:	d7 03       	nop
			}
		}
		portEXIT_CRITICAL();
800064c0:	f0 1f 00 0c 	mcall	800064f0 <task_watchdog+0xb0>
		gpio_toggle_pin(LED2);
800064c4:	35 2c       	mov	r12,82
800064c6:	f0 1f 00 0c 	mcall	800064f4 <task_watchdog+0xb4>
	}
800064ca:	cc 9b       	rjmp	8000645c <task_watchdog+0x1c>
800064cc:	80 00       	ld.sh	r0,r0[0x0]
800064ce:	5a 90       	cp.w	r0,-23
800064d0:	00 00       	add	r0,r0
800064d2:	cd 64       	brge	8000647e <task_watchdog+0x3e>
800064d4:	00 00       	add	r0,r0
800064d6:	cd 61       	brne	80006482 <task_watchdog+0x42>
800064d8:	00 00       	add	r0,r0
800064da:	cd 60       	breq	80006486 <task_watchdog+0x46>
800064dc:	80 00       	ld.sh	r0,r0[0x0]
800064de:	5d 8c       	*unknown*
800064e0:	80 00       	ld.sh	r0,r0[0x0]
800064e2:	57 c0       	stdsp	sp[0x1f0],r0
800064e4:	80 00       	ld.sh	r0,r0[0x0]
800064e6:	69 1e       	ld.w	lr,r4[0x44]
800064e8:	00 00       	add	r0,r0
800064ea:	cd 6c       	rcall	80006696 <task_main+0x36>
800064ec:	80 00       	ld.sh	r0,r0[0x0]
800064ee:	22 04       	sub	r4,32
800064f0:	80 00       	ld.sh	r0,r0[0x0]
800064f2:	58 cc       	cp.w	r12,12
800064f4:	80 00       	ld.sh	r0,r0[0x0]
800064f6:	69 4a       	ld.w	r10,r4[0x50]

800064f8 <task_spi_can>:
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
	}
}
	
static portTASK_FUNCTION(task_spi_can, pvParameters) {
800064f8:	d4 31       	pushm	r0-r7,lr
800064fa:	20 4d       	sub	sp,16
800064fc:	18 92       	mov	r2,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	portTickType first_run = xTaskGetTickCount();
800064fe:	f0 1f 00 4a 	mcall	80006624 <task_spi_can+0x12c>
80006502:	fa c3 ff f0 	sub	r3,sp,-16
80006506:	06 dc       	st.w	--r3,r12
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
80006508:	4c 8c       	lddpc	r12,80006628 <task_spi_can+0x130>
8000650a:	f0 1f 00 49 	mcall	8000662c <task_spi_can+0x134>
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
8000650e:	30 51       	mov	r1,5
80006510:	36 e0       	mov	r0,110
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
80006512:	4c 67       	lddpc	r7,80006628 <task_spi_can+0x130>
				
			}
			
			if ( messageReceivedOnBuffer1){
				inverter_can_msg.data.u64 = 0x00L;
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
80006514:	30 14       	mov	r4,1
	portTickType first_run = xTaskGetTickCount();
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
80006516:	02 9b       	mov	r11,r1
80006518:	06 9c       	mov	r12,r3
8000651a:	f0 1f 00 46 	mcall	80006630 <task_spi_can+0x138>
8000651e:	00 9c       	mov	r12,r0
80006520:	f0 1f 00 45 	mcall	80006634 <task_spi_can+0x13c>
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
80006524:	c3 31       	brne	8000658a <task_spi_can+0x92>
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
80006526:	32 cb       	mov	r11,44
80006528:	0e 9c       	mov	r12,r7
8000652a:	f0 1f 00 44 	mcall	80006638 <task_spi_can+0x140>
			
			bool messageReceivedOnBuffer0 = canintfRegister & ( 1 << RX0IF);	// determine where messages have come from
8000652e:	18 96       	mov	r6,r12
			bool messageReceivedOnBuffer1 = canintfRegister & ( 1 << RX1IF);
			
			if ( messageReceivedOnBuffer0){
80006530:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
80006534:	c1 60       	breq	80006560 <task_spi_can+0x68>
				gpio_toggle_pin(LED3);
80006536:	35 1c       	mov	r12,81
80006538:	f0 1f 00 41 	mcall	8000663c <task_spi_can+0x144>
				inverter_can_msg.data.u64 = 0x00L;
8000653c:	30 08       	mov	r8,0
8000653e:	30 09       	mov	r9,0
80006540:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,0,inverter_can_msg.data.u8,6);
80006544:	30 69       	mov	r9,6
80006546:	1a 9a       	mov	r10,sp
80006548:	30 0b       	mov	r11,0
8000654a:	0e 9c       	mov	r12,r7
8000654c:	f0 1f 00 3d 	mcall	80006640 <task_spi_can+0x148>
80006550:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
80006552:	30 09       	mov	r9,0
80006554:	12 9a       	mov	r10,r9
80006556:	1a 9b       	mov	r11,sp
80006558:	4b b8       	lddpc	r8,80006644 <task_spi_can+0x14c>
8000655a:	70 0c       	ld.w	r12,r8[0x0]
8000655c:	f0 1f 00 3b 	mcall	80006648 <task_spi_can+0x150>
				
			}
			
			if ( messageReceivedOnBuffer1){
80006560:	e2 16 00 02 	andl	r6,0x2,COH
80006564:	c1 30       	breq	8000658a <task_spi_can+0x92>
				inverter_can_msg.data.u64 = 0x00L;
80006566:	30 08       	mov	r8,0
80006568:	30 09       	mov	r9,0
8000656a:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
8000656e:	30 69       	mov	r9,6
80006570:	1a 9a       	mov	r10,sp
80006572:	08 9b       	mov	r11,r4
80006574:	0e 9c       	mov	r12,r7
80006576:	f0 1f 00 33 	mcall	80006640 <task_spi_can+0x148>
8000657a:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
8000657c:	30 09       	mov	r9,0
8000657e:	12 9a       	mov	r10,r9
80006580:	1a 9b       	mov	r11,sp
80006582:	4b 18       	lddpc	r8,80006644 <task_spi_can+0x14c>
80006584:	70 0c       	ld.w	r12,r8[0x0]
80006586:	f0 1f 00 31 	mcall	80006648 <task_spi_can+0x150>
			
			//portEXIT_CRITICAL();
		}
		

		uint8_t TXBuffer0controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB0CTRL);	//check if transmit register 0 is ready to receive new data
8000658a:	33 0b       	mov	r11,48
8000658c:	0e 9c       	mov	r12,r7
8000658e:	f0 1f 00 2b 	mcall	80006638 <task_spi_can+0x140>
80006592:	18 95       	mov	r5,r12
		bool TXbuffer0Empty = !(TXBuffer0controlReg & (1 << TXREQ));
		uint8_t TXBuffer1controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB1CTRL); //check if transmit register 1 is ready to receive new data
80006594:	34 0b       	mov	r11,64
80006596:	0e 9c       	mov	r12,r7
80006598:	f0 1f 00 28 	mcall	80006638 <task_spi_can+0x140>
8000659c:	18 96       	mov	r6,r12
		bool TXbuffer1Empty = !(TXBuffer1controlReg & ( 1 << TXREQ));
		
		bool messageSent = false;	
				
		if ( TXbuffer0Empty && !messageSent){
8000659e:	e2 15 00 08 	andl	r5,0x8,COH
800065a2:	c1 a1       	brne	800065d6 <task_spi_can+0xde>
			inverter_can_msg.dlc = 0;
800065a4:	30 0a       	mov	r10,0
800065a6:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
800065a8:	30 08       	mov	r8,0
800065aa:	30 09       	mov	r9,0
800065ac:	fa e9 00 00 	st.d	sp[0],r8
			
			if ( xQueueReceive(queue_to_inverter, &inverter_can_msg,0) == pdTRUE){
800065b0:	14 99       	mov	r9,r10
800065b2:	1a 9b       	mov	r11,sp
800065b4:	4a 68       	lddpc	r8,8000664c <task_spi_can+0x154>
800065b6:	70 0c       	ld.w	r12,r8[0x0]
800065b8:	f0 1f 00 26 	mcall	80006650 <task_spi_can+0x158>
800065bc:	58 1c       	cp.w	r12,1
800065be:	c0 c1       	brne	800065d6 <task_spi_can+0xde>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,0);
800065c0:	30 08       	mov	r8,0
800065c2:	e0 69 01 00 	mov	r9,256
800065c6:	1a 9a       	mov	r10,sp
800065c8:	fb 3b 00 0b 	ld.ub	r11,sp[11]
800065cc:	0e 9c       	mov	r12,r7
800065ce:	f0 1f 00 22 	mcall	80006654 <task_spi_can+0x15c>
800065d2:	08 98       	mov	r8,r4
800065d4:	c0 28       	rjmp	800065d8 <task_spi_can+0xe0>
800065d6:	30 08       	mov	r8,0
				messageSent = true;
			}
		}
		
		if ( TXbuffer1Empty && !messageSent){
800065d8:	e2 16 00 08 	andl	r6,0x8,COH
800065dc:	c1 a1       	brne	80006610 <task_spi_can+0x118>
800065de:	58 08       	cp.w	r8,0
800065e0:	c1 81       	brne	80006610 <task_spi_can+0x118>
			inverter_can_msg.dlc = 0;
800065e2:	30 0a       	mov	r10,0
800065e4:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
800065e6:	30 08       	mov	r8,0
800065e8:	30 09       	mov	r9,0
800065ea:	fa e9 00 00 	st.d	sp[0],r8
			
			if (xQueueReceive(queue_to_inverter, & inverter_can_msg,0) == pdTRUE){
800065ee:	14 99       	mov	r9,r10
800065f0:	1a 9b       	mov	r11,sp
800065f2:	49 78       	lddpc	r8,8000664c <task_spi_can+0x154>
800065f4:	70 0c       	ld.w	r12,r8[0x0]
800065f6:	f0 1f 00 17 	mcall	80006650 <task_spi_can+0x158>
800065fa:	58 1c       	cp.w	r12,1
800065fc:	c0 a1       	brne	80006610 <task_spi_can+0x118>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,1);
800065fe:	08 98       	mov	r8,r4
80006600:	e0 69 01 00 	mov	r9,256
80006604:	1a 9a       	mov	r10,sp
80006606:	fb 3b 00 0b 	ld.ub	r11,sp[11]
8000660a:	0e 9c       	mov	r12,r7
8000660c:	f0 1f 00 12 	mcall	80006654 <task_spi_can+0x15c>
				messageSent = true;
			}
		}
		gpio_toggle_pin(LED3);
80006610:	35 1c       	mov	r12,81
80006612:	f0 1f 00 0b 	mcall	8000663c <task_spi_can+0x144>
		portENTER_CRITICAL();
80006616:	f0 1f 00 11 	mcall	80006658 <task_spi_can+0x160>
		*pxTaskHasExecuted = pdTRUE;
8000661a:	85 04       	st.w	r2[0x0],r4
		portEXIT_CRITICAL();
8000661c:	f0 1f 00 10 	mcall	8000665c <task_spi_can+0x164>
	}
80006620:	c7 bb       	rjmp	80006516 <task_spi_can+0x1e>
80006622:	00 00       	add	r0,r0
80006624:	80 00       	ld.sh	r0,r0[0x0]
80006626:	5a 90       	cp.w	r0,-23
80006628:	00 00       	add	r0,r0
8000662a:	d0 08       	*unknown*
8000662c:	80 00       	ld.sh	r0,r0[0x0]
8000662e:	33 6c       	mov	r12,54
80006630:	80 00       	ld.sh	r0,r0[0x0]
80006632:	5d 8c       	*unknown*
80006634:	80 00       	ld.sh	r0,r0[0x0]
80006636:	69 08       	ld.w	r8,r4[0x40]
80006638:	80 00       	ld.sh	r0,r0[0x0]
8000663a:	32 88       	mov	r8,40
8000663c:	80 00       	ld.sh	r0,r0[0x0]
8000663e:	69 4a       	ld.w	r10,r4[0x50]
80006640:	80 00       	ld.sh	r0,r0[0x0]
80006642:	33 e8       	mov	r8,62
80006644:	00 00       	add	r0,r0
80006646:	cf 40       	breq	8000662e <task_spi_can+0x136>
80006648:	80 00       	ld.sh	r0,r0[0x0]
8000664a:	2e c8       	sub	r8,-20
8000664c:	00 00       	add	r0,r0
8000664e:	cf 4c       	rcall	80006836 <gpio_configure_pin+0x5e>
80006650:	80 00       	ld.sh	r0,r0[0x0]
80006652:	2d ac       	sub	r12,-38
80006654:	80 00       	ld.sh	r0,r0[0x0]
80006656:	34 40       	mov	r0,68
80006658:	80 00       	ld.sh	r0,r0[0x0]
8000665a:	57 c0       	stdsp	sp[0x1f0],r0
8000665c:	80 00       	ld.sh	r0,r0[0x0]
8000665e:	58 cc       	cp.w	r12,12

80006660 <task_main>:
		gpio_toggle_pin(LED2);
	}
}


static portTASK_FUNCTION( task_main, pvParameters ) {	
80006660:	eb cd 40 fe 	pushm	r1-r7,lr
80006664:	20 1d       	sub	sp,4
80006666:	18 94       	mov	r4,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
80006668:	f0 1f 00 14 	mcall	800066b8 <task_main+0x58>
	portTickType first_run = xTaskGetTickCount();
8000666c:	f0 1f 00 14 	mcall	800066bc <task_main+0x5c>
80006670:	fa c5 ff fc 	sub	r5,sp,-4
80006674:	0a dc       	st.w	--r5,r12
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
80006676:	31 43       	mov	r3,20
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006678:	49 26       	lddpc	r6,800066c0 <task_main+0x60>
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
8000667a:	49 37       	lddpc	r7,800066c4 <task_main+0x64>
	
		portENTER_CRITICAL();
		data_timer++;
		*pxTaskHasExecuted = pdTRUE;
8000667c:	30 12       	mov	r2,1
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
8000667e:	35 01       	mov	r1,80
static portTASK_FUNCTION( task_main, pvParameters ) {	
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
	portTickType first_run = xTaskGetTickCount();
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
80006680:	06 9b       	mov	r11,r3
80006682:	1a 9c       	mov	r12,sp
80006684:	f0 1f 00 11 	mcall	800066c8 <task_main+0x68>
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006688:	0c 9b       	mov	r11,r6
8000668a:	6c 0c       	ld.w	r12,r6[0x0]
8000668c:	f0 1f 00 10 	mcall	800066cc <task_main+0x6c>
80006690:	8d 0c       	st.w	r6[0x0],r12
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
80006692:	8e 0b       	ld.sh	r11,r7[0x0]
80006694:	5c 7b       	castu.h	r11
80006696:	0c 9c       	mov	r12,r6
80006698:	f0 1f 00 0e 	mcall	800066d0 <task_main+0x70>
8000669c:	ae 0c       	st.h	r7[0x0],r12
	
		portENTER_CRITICAL();
8000669e:	f0 1f 00 0e 	mcall	800066d4 <task_main+0x74>
		data_timer++;
800066a2:	8e 08       	ld.sh	r8,r7[0x0]
800066a4:	2f f8       	sub	r8,-1
800066a6:	ae 08       	st.h	r7[0x0],r8
		*pxTaskHasExecuted = pdTRUE;
800066a8:	89 02       	st.w	r4[0x0],r2
		portEXIT_CRITICAL();	
800066aa:	f0 1f 00 0c 	mcall	800066d8 <task_main+0x78>
		gpio_toggle_pin(LED4);
800066ae:	02 9c       	mov	r12,r1
800066b0:	f0 1f 00 0b 	mcall	800066dc <task_main+0x7c>
800066b4:	ce 6b       	rjmp	80006680 <task_main+0x20>
800066b6:	00 00       	add	r0,r0
800066b8:	80 00       	ld.sh	r0,r0[0x0]
800066ba:	2b 78       	sub	r8,-73
800066bc:	80 00       	ld.sh	r0,r0[0x0]
800066be:	5a 90       	cp.w	r0,-23
800066c0:	00 00       	add	r0,r0
800066c2:	cf 7c       	rcall	800068b0 <gpio_configure_pin+0xd8>
800066c4:	00 00       	add	r0,r0
800066c6:	01 d0       	ld.ub	r0,r0[0x5]
800066c8:	80 00       	ld.sh	r0,r0[0x0]
800066ca:	5d 8c       	*unknown*
800066cc:	80 00       	ld.sh	r0,r0[0x0]
800066ce:	36 48       	mov	r8,100
800066d0:	80 00       	ld.sh	r0,r0[0x0]
800066d2:	61 14       	ld.w	r4,r0[0x44]
800066d4:	80 00       	ld.sh	r0,r0[0x0]
800066d6:	57 c0       	stdsp	sp[0x1f0],r0
800066d8:	80 00       	ld.sh	r0,r0[0x0]
800066da:	58 cc       	cp.w	r12,12
800066dc:	80 00       	ld.sh	r0,r0[0x0]
800066de:	69 4a       	ld.w	r10,r4[0x50]

800066e0 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800066e0:	fe 68 00 00 	mov	r8,-131072
800066e4:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800066e6:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
800066ea:	91 09       	st.w	r8[0x0],r9
}
800066ec:	5e fc       	retal	r12
800066ee:	d7 03       	nop

800066f0 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
800066f0:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
800066f2:	e0 68 8a 3f 	mov	r8,35391
800066f6:	ea 18 01 f7 	orh	r8,0x1f7
800066fa:	10 3c       	cp.w	r12,r8
800066fc:	e0 88 00 06 	brls	80006708 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
80006700:	30 1c       	mov	r12,1
80006702:	f0 1f 00 04 	mcall	80006710 <flashc_set_bus_freq+0x20>
80006706:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
80006708:	30 0c       	mov	r12,0
8000670a:	f0 1f 00 02 	mcall	80006710 <flashc_set_bus_freq+0x20>
8000670e:	d8 02       	popm	pc
80006710:	80 00       	ld.sh	r0,r0[0x0]
80006712:	66 e0       	ld.w	r0,r3[0x38]

80006714 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006714:	f8 08 16 05 	lsr	r8,r12,0x5
80006718:	a9 78       	lsl	r8,0x9
8000671a:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
8000671e:	58 7b       	cp.w	r11,7
80006720:	e0 8b 00 05 	brhi	8000672a <gpio_enable_module_pin+0x16>
80006724:	4a 09       	lddpc	r9,800067a4 <gpio_enable_module_pin+0x90>
80006726:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000672a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000672c:	30 19       	mov	r9,1
8000672e:	f2 0c 09 49 	lsl	r9,r9,r12
80006732:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006734:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006736:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006738:	c3 18       	rjmp	8000679a <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000673a:	30 19       	mov	r9,1
8000673c:	f2 0c 09 49 	lsl	r9,r9,r12
80006740:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006742:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006744:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006746:	c2 a8       	rjmp	8000679a <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006748:	30 19       	mov	r9,1
8000674a:	f2 0c 09 49 	lsl	r9,r9,r12
8000674e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006750:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006752:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006754:	c2 38       	rjmp	8000679a <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006756:	30 19       	mov	r9,1
80006758:	f2 0c 09 49 	lsl	r9,r9,r12
8000675c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000675e:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006760:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006762:	c1 c8       	rjmp	8000679a <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006764:	30 19       	mov	r9,1
80006766:	f2 0c 09 49 	lsl	r9,r9,r12
8000676a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000676c:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000676e:	91 d9       	st.w	r8[0x34],r9
		break;
80006770:	c1 58       	rjmp	8000679a <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006772:	30 19       	mov	r9,1
80006774:	f2 0c 09 49 	lsl	r9,r9,r12
80006778:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000677a:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000677c:	91 d9       	st.w	r8[0x34],r9
		break;
8000677e:	c0 e8       	rjmp	8000679a <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006780:	30 19       	mov	r9,1
80006782:	f2 0c 09 49 	lsl	r9,r9,r12
80006786:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006788:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000678a:	91 d9       	st.w	r8[0x34],r9
		break;
8000678c:	c0 78       	rjmp	8000679a <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000678e:	30 19       	mov	r9,1
80006790:	f2 0c 09 49 	lsl	r9,r9,r12
80006794:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006796:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006798:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000679a:	30 19       	mov	r9,1
8000679c:	f2 0c 09 4c 	lsl	r12,r9,r12
800067a0:	91 2c       	st.w	r8[0x8],r12
800067a2:	5e fd       	retal	0
800067a4:	80 00       	ld.sh	r0,r0[0x0]
800067a6:	80 9c       	ld.uh	r12,r0[0x2]

800067a8 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800067a8:	d4 21       	pushm	r4-r7,lr
800067aa:	18 97       	mov	r7,r12
800067ac:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800067ae:	58 0b       	cp.w	r11,0
800067b0:	c0 31       	brne	800067b6 <gpio_enable_module+0xe>
800067b2:	30 05       	mov	r5,0
800067b4:	c0 d8       	rjmp	800067ce <gpio_enable_module+0x26>
800067b6:	30 06       	mov	r6,0
800067b8:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800067ba:	6e 1b       	ld.w	r11,r7[0x4]
800067bc:	6e 0c       	ld.w	r12,r7[0x0]
800067be:	f0 1f 00 06 	mcall	800067d4 <gpio_enable_module+0x2c>
800067c2:	18 45       	or	r5,r12
		gpiomap++;
800067c4:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800067c6:	2f f6       	sub	r6,-1
800067c8:	0c 34       	cp.w	r4,r6
800067ca:	fe 9b ff f8 	brhi	800067ba <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800067ce:	0a 9c       	mov	r12,r5
800067d0:	d8 22       	popm	r4-r7,pc
800067d2:	00 00       	add	r0,r0
800067d4:	80 00       	ld.sh	r0,r0[0x0]
800067d6:	67 14       	ld.w	r4,r3[0x44]

800067d8 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800067d8:	f8 08 16 05 	lsr	r8,r12,0x5
800067dc:	a9 78       	lsl	r8,0x9
800067de:	e0 28 e0 00 	sub	r8,57344

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
800067e2:	16 99       	mov	r9,r11
800067e4:	e2 19 00 08 	andl	r9,0x8,COH
800067e8:	c0 70       	breq	800067f6 <gpio_configure_pin+0x1e>
		gpio_port->pders = 1 << (pin & 0x1F);
800067ea:	30 19       	mov	r9,1
800067ec:	f2 0c 09 49 	lsl	r9,r9,r12
800067f0:	f1 49 00 84 	st.w	r8[132],r9
800067f4:	c0 68       	rjmp	80006800 <gpio_configure_pin+0x28>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
800067f6:	30 19       	mov	r9,1
800067f8:	f2 0c 09 49 	lsl	r9,r9,r12
800067fc:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
80006800:	16 99       	mov	r9,r11
80006802:	e2 19 00 04 	andl	r9,0x4,COH
80006806:	c0 70       	breq	80006814 <gpio_configure_pin+0x3c>
		gpio_port->puers = 1 << (pin & 0x1F);
80006808:	30 19       	mov	r9,1
8000680a:	f2 0c 09 49 	lsl	r9,r9,r12
8000680e:	f1 49 00 74 	st.w	r8[116],r9
80006812:	c0 68       	rjmp	8000681e <gpio_configure_pin+0x46>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
80006814:	30 19       	mov	r9,1
80006816:	f2 0c 09 49 	lsl	r9,r9,r12
8000681a:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
8000681e:	16 99       	mov	r9,r11
80006820:	e2 19 00 40 	andl	r9,0x40,COH
80006824:	c0 70       	breq	80006832 <gpio_configure_pin+0x5a>
		gpio_port->odmers = 1 << (pin & 0x1F);
80006826:	30 19       	mov	r9,1
80006828:	f2 0c 09 49 	lsl	r9,r9,r12
8000682c:	f1 49 00 e4 	st.w	r8[228],r9
80006830:	c0 68       	rjmp	8000683c <gpio_configure_pin+0x64>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
80006832:	30 19       	mov	r9,1
80006834:	f2 0c 09 49 	lsl	r9,r9,r12
80006838:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
8000683c:	16 99       	mov	r9,r11
8000683e:	e2 19 00 10 	andl	r9,0x10,COH
80006842:	c0 70       	breq	80006850 <gpio_configure_pin+0x78>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
80006844:	30 19       	mov	r9,1
80006846:	f2 0c 09 49 	lsl	r9,r9,r12
8000684a:	f1 49 01 04 	st.w	r8[260],r9
8000684e:	c0 68       	rjmp	8000685a <gpio_configure_pin+0x82>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
80006850:	30 19       	mov	r9,1
80006852:	f2 0c 09 49 	lsl	r9,r9,r12
80006856:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
8000685a:	16 99       	mov	r9,r11
8000685c:	e2 19 00 20 	andl	r9,0x20,COH
80006860:	c0 70       	breq	8000686e <gpio_configure_pin+0x96>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
80006862:	30 19       	mov	r9,1
80006864:	f2 0c 09 49 	lsl	r9,r9,r12
80006868:	f1 49 01 14 	st.w	r8[276],r9
8000686c:	c0 68       	rjmp	80006878 <gpio_configure_pin+0xa0>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
8000686e:	30 19       	mov	r9,1
80006870:	f2 0c 09 49 	lsl	r9,r9,r12
80006874:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80006878:	16 99       	mov	r9,r11
8000687a:	e2 19 00 80 	andl	r9,0x80,COH
8000687e:	c2 40       	breq	800068c6 <gpio_configure_pin+0xee>
		if (flags & GPIO_BOTHEDGES) {
80006880:	16 99       	mov	r9,r11
80006882:	e2 19 01 80 	andl	r9,0x180,COH
80006886:	c0 90       	breq	80006898 <gpio_configure_pin+0xc0>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80006888:	30 19       	mov	r9,1
8000688a:	f2 0c 09 49 	lsl	r9,r9,r12
8000688e:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80006892:	f1 49 00 b8 	st.w	r8[184],r9
80006896:	c1 88       	rjmp	800068c6 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_RISING) {
80006898:	16 99       	mov	r9,r11
8000689a:	e2 19 02 80 	andl	r9,0x280,COH
8000689e:	c0 90       	breq	800068b0 <gpio_configure_pin+0xd8>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800068a0:	30 19       	mov	r9,1
800068a2:	f2 0c 09 49 	lsl	r9,r9,r12
800068a6:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800068aa:	f1 49 00 b8 	st.w	r8[184],r9
800068ae:	c0 c8       	rjmp	800068c6 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_FALLING) {
800068b0:	16 99       	mov	r9,r11
800068b2:	e2 19 03 80 	andl	r9,0x380,COH
800068b6:	c0 80       	breq	800068c6 <gpio_configure_pin+0xee>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800068b8:	30 19       	mov	r9,1
800068ba:	f2 0c 09 49 	lsl	r9,r9,r12
800068be:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
800068c2:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
800068c6:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
800068ca:	c1 50       	breq	800068f4 <gpio_configure_pin+0x11c>
		if (flags & GPIO_INIT_HIGH) {
800068cc:	e2 1b 00 02 	andl	r11,0x2,COH
800068d0:	c0 70       	breq	800068de <gpio_configure_pin+0x106>
			gpio_port->ovrs = 1 << (pin & 0x1F);
800068d2:	30 19       	mov	r9,1
800068d4:	f2 0c 09 49 	lsl	r9,r9,r12
800068d8:	f1 49 00 54 	st.w	r8[84],r9
800068dc:	c0 68       	rjmp	800068e8 <gpio_configure_pin+0x110>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
800068de:	30 19       	mov	r9,1
800068e0:	f2 0c 09 49 	lsl	r9,r9,r12
800068e4:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
800068e8:	30 19       	mov	r9,1
800068ea:	f2 0c 09 49 	lsl	r9,r9,r12
800068ee:	f1 49 00 44 	st.w	r8[68],r9
800068f2:	c0 68       	rjmp	800068fe <gpio_configure_pin+0x126>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
800068f4:	30 19       	mov	r9,1
800068f6:	f2 0c 09 49 	lsl	r9,r9,r12
800068fa:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
800068fe:	30 19       	mov	r9,1
80006900:	f2 0c 09 4c 	lsl	r12,r9,r12
80006904:	91 1c       	st.w	r8[0x4],r12
}
80006906:	5e fc       	retal	r12

80006908 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006908:	f8 08 16 05 	lsr	r8,r12,0x5
8000690c:	a9 78       	lsl	r8,0x9
8000690e:	e0 28 e0 00 	sub	r8,57344
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80006912:	71 88       	ld.w	r8,r8[0x60]
80006914:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80006918:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000691c:	5e fc       	retal	r12

8000691e <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000691e:	f8 08 16 05 	lsr	r8,r12,0x5
80006922:	a9 78       	lsl	r8,0x9
80006924:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80006928:	30 19       	mov	r9,1
8000692a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000692e:	f1 4c 00 54 	st.w	r8[84],r12
}
80006932:	5e fc       	retal	r12

80006934 <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006934:	f8 08 16 05 	lsr	r8,r12,0x5
80006938:	a9 78       	lsl	r8,0x9
8000693a:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
8000693e:	30 19       	mov	r9,1
80006940:	f2 0c 09 4c 	lsl	r12,r9,r12
80006944:	f1 4c 00 58 	st.w	r8[88],r12
}
80006948:	5e fc       	retal	r12

8000694a <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000694a:	f8 08 16 05 	lsr	r8,r12,0x5
8000694e:	a9 78       	lsl	r8,0x9
80006950:	e0 28 e0 00 	sub	r8,57344
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80006954:	30 19       	mov	r9,1
80006956:	f2 0c 09 4c 	lsl	r12,r9,r12
8000695a:	f1 4c 00 5c 	st.w	r8[92],r12
}
8000695e:	5e fc       	retal	r12

80006960 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006960:	c0 08       	rjmp	80006960 <_unhandled_interrupt>
80006962:	d7 03       	nop

80006964 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006964:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006968:	49 99       	lddpc	r9,800069cc <INTC_register_interrupt+0x68>
8000696a:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000696e:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80006972:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006974:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006978:	58 0a       	cp.w	r10,0
8000697a:	c0 91       	brne	8000698c <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000697c:	49 59       	lddpc	r9,800069d0 <INTC_register_interrupt+0x6c>
8000697e:	49 6a       	lddpc	r10,800069d4 <INTC_register_interrupt+0x70>
80006980:	12 1a       	sub	r10,r9
80006982:	fe 79 00 00 	mov	r9,-65536
80006986:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000698a:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
8000698c:	58 1a       	cp.w	r10,1
8000698e:	c0 a1       	brne	800069a2 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006990:	49 09       	lddpc	r9,800069d0 <INTC_register_interrupt+0x6c>
80006992:	49 2a       	lddpc	r10,800069d8 <INTC_register_interrupt+0x74>
80006994:	12 1a       	sub	r10,r9
80006996:	bf aa       	sbr	r10,0x1e
80006998:	fe 79 00 00 	mov	r9,-65536
8000699c:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800069a0:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800069a2:	58 2a       	cp.w	r10,2
800069a4:	c0 a1       	brne	800069b8 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800069a6:	48 b9       	lddpc	r9,800069d0 <INTC_register_interrupt+0x6c>
800069a8:	48 da       	lddpc	r10,800069dc <INTC_register_interrupt+0x78>
800069aa:	12 1a       	sub	r10,r9
800069ac:	bf ba       	sbr	r10,0x1f
800069ae:	fe 79 00 00 	mov	r9,-65536
800069b2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800069b6:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800069b8:	48 69       	lddpc	r9,800069d0 <INTC_register_interrupt+0x6c>
800069ba:	48 aa       	lddpc	r10,800069e0 <INTC_register_interrupt+0x7c>
800069bc:	12 1a       	sub	r10,r9
800069be:	ea 1a c0 00 	orh	r10,0xc000
800069c2:	fe 79 00 00 	mov	r9,-65536
800069c6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800069ca:	5e fc       	retal	r12
800069cc:	80 00       	ld.sh	r0,r0[0x0]
800069ce:	80 bc       	ld.uh	r12,r0[0x6]
800069d0:	80 00       	ld.sh	r0,r0[0x0]
800069d2:	7e 00       	ld.w	r0,pc[0x0]
800069d4:	80 00       	ld.sh	r0,r0[0x0]
800069d6:	7f 04       	ld.w	r4,pc[0x40]
800069d8:	80 00       	ld.sh	r0,r0[0x0]
800069da:	7f 12       	ld.w	r2,pc[0x44]
800069dc:	80 00       	ld.sh	r0,r0[0x0]
800069de:	7f 20       	ld.w	r0,pc[0x48]
800069e0:	80 00       	ld.sh	r0,r0[0x0]
800069e2:	7f 2e       	ld.w	lr,pc[0x48]

800069e4 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800069e4:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800069e6:	49 18       	lddpc	r8,80006a28 <INTC_init_interrupts+0x44>
800069e8:	e3 b8 00 01 	mtsr	0x4,r8
800069ec:	49 0e       	lddpc	lr,80006a2c <INTC_init_interrupts+0x48>
800069ee:	30 07       	mov	r7,0
800069f0:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800069f2:	49 0c       	lddpc	r12,80006a30 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800069f4:	49 05       	lddpc	r5,80006a34 <INTC_init_interrupts+0x50>
800069f6:	10 15       	sub	r5,r8
800069f8:	fe 76 00 00 	mov	r6,-65536
800069fc:	c1 18       	rjmp	80006a1e <INTC_init_interrupts+0x3a>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800069fe:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006a00:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006a02:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006a04:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006a08:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006a0a:	10 3a       	cp.w	r10,r8
80006a0c:	fe 9b ff fc 	brhi	80006a04 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006a10:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006a14:	2f f7       	sub	r7,-1
80006a16:	2f 8e       	sub	lr,-8
80006a18:	e0 47 00 2f 	cp.w	r7,47
80006a1c:	c0 50       	breq	80006a26 <INTC_init_interrupts+0x42>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006a1e:	7c 08       	ld.w	r8,lr[0x0]
80006a20:	58 08       	cp.w	r8,0
80006a22:	ce e1       	brne	800069fe <INTC_init_interrupts+0x1a>
80006a24:	cf 6b       	rjmp	80006a10 <INTC_init_interrupts+0x2c>
80006a26:	d8 22       	popm	r4-r7,pc
80006a28:	80 00       	ld.sh	r0,r0[0x0]
80006a2a:	7e 00       	ld.w	r0,pc[0x0]
80006a2c:	80 00       	ld.sh	r0,r0[0x0]
80006a2e:	80 bc       	ld.uh	r12,r0[0x6]
80006a30:	80 00       	ld.sh	r0,r0[0x0]
80006a32:	69 60       	ld.w	r0,r4[0x58]
80006a34:	80 00       	ld.sh	r0,r0[0x0]
80006a36:	7f 04       	ld.w	r4,pc[0x40]

80006a38 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006a38:	fe 78 00 00 	mov	r8,-65536
80006a3c:	e0 69 00 83 	mov	r9,131
80006a40:	f2 0c 01 0c 	sub	r12,r9,r12
80006a44:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006a48:	f2 ca ff c0 	sub	r10,r9,-64
80006a4c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006a50:	58 08       	cp.w	r8,0
80006a52:	c0 21       	brne	80006a56 <_get_interrupt_handler+0x1e>
80006a54:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006a56:	f0 08 12 00 	clz	r8,r8
80006a5a:	48 5a       	lddpc	r10,80006a6c <_get_interrupt_handler+0x34>
80006a5c:	f4 09 00 39 	add	r9,r10,r9<<0x3
80006a60:	f0 08 11 1f 	rsub	r8,r8,31
80006a64:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006a66:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006a6a:	5e fc       	retal	r12
80006a6c:	80 00       	ld.sh	r0,r0[0x0]
80006a6e:	80 bc       	ld.uh	r12,r0[0x6]

80006a70 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006a70:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006a74:	fe c0 ec 74 	sub	r0,pc,-5004

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006a78:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006a7c:	d5 53       	csrf	0x15
  cp      r0, r1
80006a7e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006a80:	e0 61 03 f0 	mov	r1,1008
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006a84:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006a86:	c0 72       	brcc	80006a94 <idata_load_loop_end>
  cp      r0, r1
80006a88:	fe c2 e8 50 	sub	r2,pc,-6064

80006a8c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006a8c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006a8e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80006a90:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80006a92:	cf d3       	brcs	80006a8c <idata_load_loop>

80006a94 <idata_load_loop_end>:
  mov     r2, 0
80006a94:	e0 60 03 f0 	mov	r0,1008
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006a98:	e0 61 d0 10 	mov	r1,53264
  cp      r0, r1
  brlo    udata_clear_loop
80006a9c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006a9e:	c0 62       	brcc	80006aaa <udata_clear_loop_end>
80006aa0:	30 02       	mov	r2,0
80006aa2:	30 03       	mov	r3,0

80006aa4 <udata_clear_loop>:
80006aa4:	a1 22       	st.d	r0++,r2
80006aa6:	02 30       	cp.w	r0,r1
80006aa8:	cf e3       	brcs	80006aa4 <udata_clear_loop>

80006aaa <udata_clear_loop_end>:
80006aaa:	fe cf 08 2a 	sub	pc,pc,2090
80006aae:	d7 03       	nop

80006ab0 <osc_priv_enable_rc120m>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006ab0:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006ab4:	d3 03       	ssrf	0x10
void osc_priv_enable_rc120m(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80006ab6:	fe 78 08 00 	mov	r8,-63488
80006aba:	35 8a       	mov	r10,88
80006abc:	ea 1a aa 00 	orh	r10,0xaa00
80006ac0:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80006ac2:	30 1a       	mov	r10,1
80006ac4:	f1 4a 00 58 	st.w	r8[88],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006ac8:	12 98       	mov	r8,r9
80006aca:	e6 18 00 01 	andh	r8,0x1,COH
80006ace:	c0 21       	brne	80006ad2 <osc_priv_enable_rc120m+0x22>
      cpu_irq_enable();
80006ad0:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006ad2:	5e fc       	retal	r12

80006ad4 <osc_priv_enable_rc8m>:
{
	irqflags_t flags;
	uint32_t   rccr8;
    uint32_t* calibration_bits = (uint32_t*)0x80800200;
	/* Wait for the CALIB field to be updated from fuses after reset */
	while (!(AVR32_SCIF.rccr8 & AVR32_SCIF_RCCR8_FCD_MASK)) {
80006ad4:	fe 79 08 00 	mov	r9,-63488
80006ad8:	73 28       	ld.w	r8,r9[0x48]
80006ada:	e6 18 00 01 	andh	r8,0x1,COH
80006ade:	cf d0       	breq	80006ad8 <osc_priv_enable_rc8m+0x4>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006ae0:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006ae4:	d3 03       	ssrf	0x10
		/* Do nothing */
	}

	/* Enable the oscillator without touching the CALIB and FCD fields */
	flags = cpu_irq_save();
	rccr8 = AVR32_SCIF.rccr8;
80006ae6:	fe 78 08 00 	mov	r8,-63488
80006aea:	71 2b       	ld.w	r11,r8[0x48]
	rccr8 &= AVR32_SCIF_RCCR8_FCD_MASK | ((*calibration_bits)&AVR32_SCIF_RCCR8_CALIB_MASK);
80006aec:	e0 6a 02 00 	mov	r10,512
80006af0:	ea 1a 80 80 	orh	r10,0x8080
80006af4:	15 ba       	ld.ub	r10,r10[0x3]
80006af6:	b1 aa       	sbr	r10,0x10
80006af8:	16 6a       	and	r10,r11
	rccr8 |= 1U << AVR32_SCIF_RCOSC8_EN;
80006afa:	b9 aa       	sbr	r10,0x18
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RCCR8;
80006afc:	34 8b       	mov	r11,72
80006afe:	ea 1b aa 00 	orh	r11,0xaa00
80006b02:	91 6b       	st.w	r8[0x18],r11
	AVR32_SCIF.rccr8 = rccr8;
80006b04:	f1 4a 00 48 	st.w	r8[72],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b08:	12 98       	mov	r8,r9
80006b0a:	e6 18 00 01 	andh	r8,0x1,COH
80006b0e:	c0 21       	brne	80006b12 <osc_priv_enable_rc8m+0x3e>
      cpu_irq_enable();
80006b10:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006b12:	5e fc       	retal	r12

80006b14 <osc_priv_enable_osc32>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b14:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b18:	d3 03       	ssrf	0x10
void osc_priv_enable_osc32(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL32;
80006b1a:	fe 78 08 00 	mov	r8,-63488
80006b1e:	34 ca       	mov	r10,76
80006b20:	ea 1a aa 00 	orh	r10,0xaa00
80006b24:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl32 =
80006b26:	e2 6a 01 01 	mov	r10,131329
80006b2a:	f1 4a 00 4c 	st.w	r8[76],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b2e:	12 98       	mov	r8,r9
80006b30:	e6 18 00 01 	andh	r8,0x1,COH
80006b34:	c0 21       	brne	80006b38 <osc_priv_enable_osc32+0x24>
      cpu_irq_enable();
80006b36:	d5 03       	csrf	0x10
			(OSC32_STARTUP_VALUE << AVR32_SCIF_OSCCTRL32_STARTUP)
			| (OSC32_MODE_VALUE << AVR32_SCIF_OSCCTRL32_MODE)
			| (1U << AVR32_SCIF_OSCCTRL32_OSC32EN);
	cpu_irq_restore(flags);
}
80006b38:	5e fc       	retal	r12

80006b3a <osc_priv_enable_osc0>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b3a:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b3e:	d3 03       	ssrf	0x10
void osc_priv_enable_osc0(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
80006b40:	fe 78 08 00 	mov	r8,-63488
80006b44:	32 4a       	mov	r10,36
80006b46:	ea 1a aa 00 	orh	r10,0xaa00
80006b4a:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl[0] =
80006b4c:	e0 7a 0c 07 	mov	r10,68615
80006b50:	91 9a       	st.w	r8[0x24],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b52:	12 98       	mov	r8,r9
80006b54:	e6 18 00 01 	andh	r8,0x1,COH
80006b58:	c0 21       	brne	80006b5c <osc_priv_enable_osc0+0x22>
      cpu_irq_enable();
80006b5a:	d5 03       	csrf	0x10
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
}
80006b5c:	5e fc       	retal	r12

80006b5e <pll_enable>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b5e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b62:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80006b64:	2f 9b       	sub	r11,-7
80006b66:	f6 0a 15 02 	lsl	r10,r11,0x2
80006b6a:	ea 1a aa 00 	orh	r10,0xaa00
80006b6e:	fe 78 08 00 	mov	r8,-63488
80006b72:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.pll[pll_id] = cfg->ctrl | (1U << AVR32_SCIF_PLLEN);
80006b74:	78 0a       	ld.w	r10,r12[0x0]
80006b76:	a1 aa       	sbr	r10,0x0
80006b78:	f0 0b 09 2a 	st.w	r8[r11<<0x2],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b7c:	12 98       	mov	r8,r9
80006b7e:	e6 18 00 01 	andh	r8,0x1,COH
80006b82:	c0 21       	brne	80006b86 <pll_enable+0x28>
      cpu_irq_enable();
80006b84:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006b86:	5e fc       	retal	r12

80006b88 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006b88:	d4 01       	pushm	lr
	switch (id) {
80006b8a:	30 28       	mov	r8,2
80006b8c:	f0 0c 18 00 	cp.b	r12,r8
80006b90:	c1 50       	breq	80006bba <osc_enable+0x32>
80006b92:	e0 8b 00 05 	brhi	80006b9c <osc_enable+0x14>
80006b96:	58 0c       	cp.w	r12,0
80006b98:	c1 61       	brne	80006bc4 <osc_enable+0x3c>
80006b9a:	c0 a8       	rjmp	80006bae <osc_enable+0x26>
80006b9c:	30 38       	mov	r8,3
80006b9e:	f0 0c 18 00 	cp.b	r12,r8
80006ba2:	c0 90       	breq	80006bb4 <osc_enable+0x2c>
80006ba4:	30 48       	mov	r8,4
80006ba6:	f0 0c 18 00 	cp.b	r12,r8
80006baa:	c0 d1       	brne	80006bc4 <osc_enable+0x3c>
80006bac:	c0 a8       	rjmp	80006bc0 <osc_enable+0x38>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80006bae:	f0 1f 00 07 	mcall	80006bc8 <osc_enable+0x40>
		break;
80006bb2:	d8 02       	popm	pc
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
80006bb4:	f0 1f 00 06 	mcall	80006bcc <osc_enable+0x44>
		break;
80006bb8:	d8 02       	popm	pc
#endif

	case OSC_ID_RC8M:
		osc_priv_enable_rc8m();
80006bba:	f0 1f 00 06 	mcall	80006bd0 <osc_enable+0x48>
		break;
80006bbe:	d8 02       	popm	pc

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006bc0:	f0 1f 00 05 	mcall	80006bd4 <osc_enable+0x4c>
80006bc4:	d8 02       	popm	pc
80006bc6:	00 00       	add	r0,r0
80006bc8:	80 00       	ld.sh	r0,r0[0x0]
80006bca:	6b 3a       	ld.w	r10,r5[0x4c]
80006bcc:	80 00       	ld.sh	r0,r0[0x0]
80006bce:	6b 14       	ld.w	r4,r5[0x44]
80006bd0:	80 00       	ld.sh	r0,r0[0x0]
80006bd2:	6a d4       	ld.w	r4,r5[0x34]
80006bd4:	80 00       	ld.sh	r0,r0[0x0]
80006bd6:	6a b0       	ld.w	r0,r5[0x2c]

80006bd8 <sysclk_set_source>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006bd8:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006bdc:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80006bde:	fe 78 04 00 	mov	r8,-64512
80006be2:	fc 1a aa 00 	movh	r10,0xaa00
80006be6:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
80006bea:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006bec:	12 98       	mov	r8,r9
80006bee:	e6 18 00 01 	andh	r8,0x1,COH
80006bf2:	c0 21       	brne	80006bf6 <sysclk_set_source+0x1e>
      cpu_irq_enable();
80006bf4:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006bf6:	5e fc       	retal	r12

80006bf8 <sysclk_set_prescalers>:
 * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift,
		unsigned int pbc_shift)
{
80006bf8:	eb cd 40 80 	pushm	r7,lr
	uint32_t   pbc_cksel = 0;

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80006bfc:	58 0c       	cp.w	r12,0
80006bfe:	c0 30       	breq	80006c04 <sysclk_set_prescalers+0xc>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_CPUSEL)
80006c00:	20 1c       	sub	r12,1
80006c02:	a7 bc       	sbr	r12,0x7
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80006c04:	58 0b       	cp.w	r11,0
80006c06:	c0 30       	breq	80006c0c <sysclk_set_prescalers+0x14>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_PBSEL)
80006c08:	20 1b       	sub	r11,1
80006c0a:	a7 bb       	sbr	r11,0x7
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80006c0c:	58 0a       	cp.w	r10,0
80006c0e:	c0 30       	breq	80006c14 <sysclk_set_prescalers+0x1c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_PBSEL)
80006c10:	20 1a       	sub	r10,1
80006c12:	a7 ba       	sbr	r10,0x7
				| (1U << AVR32_PM_PBBDIV);

	if (pbc_shift > 0)
80006c14:	58 09       	cp.w	r9,0
80006c16:	c0 30       	breq	80006c1c <sysclk_set_prescalers+0x24>
		pbc_cksel = ((pbc_shift - 1) << AVR32_PM_PBCSEL_PBSEL)
80006c18:	20 19       	sub	r9,1
80006c1a:	a7 b9       	sbr	r9,0x7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c1c:	e1 be 00 00 	mfsr	lr,0x0
	cpu_irq_disable();
80006c20:	d3 03       	ssrf	0x10
				| (1U << AVR32_PM_PBCDIV);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006c22:	fe 78 04 00 	mov	r8,-64512
80006c26:	30 47       	mov	r7,4
80006c28:	ea 17 aa 00 	orh	r7,0xaa00
80006c2c:	f1 47 00 58 	st.w	r8[88],r7
	AVR32_PM.cpusel = cpu_cksel;
80006c30:	91 1c       	st.w	r8[0x4],r12
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80006c32:	30 cc       	mov	r12,12
80006c34:	ea 1c aa 00 	orh	r12,0xaa00
80006c38:	f1 4c 00 58 	st.w	r8[88],r12
	AVR32_PM.pbasel = pba_cksel;
80006c3c:	91 3b       	st.w	r8[0xc],r11
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006c3e:	31 0b       	mov	r11,16
80006c40:	ea 1b aa 00 	orh	r11,0xaa00
80006c44:	f1 4b 00 58 	st.w	r8[88],r11
	AVR32_PM.pbbsel = pbb_cksel;
80006c48:	91 4a       	st.w	r8[0x10],r10
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBCSEL;
80006c4a:	31 4a       	mov	r10,20
80006c4c:	ea 1a aa 00 	orh	r10,0xaa00
80006c50:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.pbcsel = pbc_cksel;
80006c54:	91 59       	st.w	r8[0x14],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c56:	1c 98       	mov	r8,lr
80006c58:	e6 18 00 01 	andh	r8,0x1,COH
80006c5c:	c0 21       	brne	80006c60 <sysclk_set_prescalers+0x68>
      cpu_irq_enable();
80006c5e:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006c60:	e3 cd 80 80 	ldm	sp++,r7,pc

80006c64 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80006c64:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c66:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c6a:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006c6c:	a3 6c       	lsl	r12,0x2
80006c6e:	fe 7a 04 20 	mov	r10,-64480
80006c72:	f8 0a 00 08 	add	r8,r12,r10
80006c76:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80006c78:	30 1e       	mov	lr,1
80006c7a:	fc 0b 09 4b 	lsl	r11,lr,r11
80006c7e:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006c80:	32 0a       	mov	r10,32
80006c82:	ea 1a aa 00 	orh	r10,0xaa00
80006c86:	14 0c       	add	r12,r10
80006c88:	fe 7a 04 00 	mov	r10,-64512
80006c8c:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006c90:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c92:	12 98       	mov	r8,r9
80006c94:	e6 18 00 01 	andh	r8,0x1,COH
80006c98:	c0 21       	brne	80006c9c <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80006c9a:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80006c9c:	d8 02       	popm	pc
80006c9e:	d7 03       	nop

80006ca0 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006ca0:	d4 01       	pushm	lr
80006ca2:	20 1d       	sub	sp,4
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0) || (CONFIG_SYSCLK_PBC_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80006ca4:	30 19       	mov	r9,1
80006ca6:	12 9a       	mov	r10,r9
80006ca8:	12 9b       	mov	r11,r9
80006caa:	30 0c       	mov	r12,0
80006cac:	f0 1f 00 1e 	mcall	80006d24 <sysclk_init+0x84>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006cb0:	fe 78 08 00 	mov	r8,-63488
80006cb4:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80006cb6:	e2 18 00 10 	andl	r8,0x10,COH
80006cba:	c2 91       	brne	80006d0c <sysclk_init+0x6c>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80006cbc:	fe 78 08 00 	mov	r8,-63488
80006cc0:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80006cc2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006cc6:	c0 a1       	brne	80006cda <sysclk_init+0x3a>
			osc_enable(OSC_ID_OSC0);
80006cc8:	30 0c       	mov	r12,0
80006cca:	f0 1f 00 18 	mcall	80006d28 <sysclk_init+0x88>
80006cce:	fe 79 08 00 	mov	r9,-63488
80006cd2:	72 58       	ld.w	r8,r9[0x14]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80006cd4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006cd8:	cf d0       	breq	80006cd2 <sysclk_init+0x32>
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_SCIF_PLLOPT + option);
80006cda:	31 08       	mov	r8,16
80006cdc:	a3 b8       	sbr	r8,0x3
80006cde:	50 08       	stdsp	sp[0x0],r8
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006ce0:	10 99       	mov	r9,r8
80006ce2:	ea 19 3f 00 	orh	r9,0x3f00
80006ce6:	e8 19 01 00 	orl	r9,0x100
80006cea:	30 68       	mov	r8,6
80006cec:	20 18       	sub	r8,1
80006cee:	f3 e8 11 08 	or	r8,r9,r8<<0x10
80006cf2:	fa cc ff fc 	sub	r12,sp,-4
80006cf6:	18 d8       	st.w	--r12,r8
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
80006cf8:	30 0b       	mov	r11,0
80006cfa:	1a 9c       	mov	r12,sp
80006cfc:	f0 1f 00 0c 	mcall	80006d2c <sysclk_init+0x8c>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006d00:	fe 79 08 00 	mov	r9,-63488
80006d04:	72 58       	ld.w	r8,r9[0x14]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80006d06:	e2 18 00 10 	andl	r8,0x10,COH
80006d0a:	cf d0       	breq	80006d04 <sysclk_init+0x64>

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80006d0c:	e0 6c 6c 00 	mov	r12,27648
80006d10:	ea 1c 02 dc 	orh	r12,0x2dc
80006d14:	f0 1f 00 07 	mcall	80006d30 <sysclk_init+0x90>
		sysclk_set_source(SYSCLK_SRC_PLL0);
80006d18:	30 3c       	mov	r12,3
80006d1a:	f0 1f 00 07 	mcall	80006d34 <sysclk_init+0x94>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80006d1e:	2f fd       	sub	sp,-4
80006d20:	d8 02       	popm	pc
80006d22:	00 00       	add	r0,r0
80006d24:	80 00       	ld.sh	r0,r0[0x0]
80006d26:	6b f8       	ld.w	r8,r5[0x7c]
80006d28:	80 00       	ld.sh	r0,r0[0x0]
80006d2a:	6b 88       	ld.w	r8,r5[0x60]
80006d2c:	80 00       	ld.sh	r0,r0[0x0]
80006d2e:	6b 5e       	ld.w	lr,r5[0x54]
80006d30:	80 00       	ld.sh	r0,r0[0x0]
80006d32:	66 f0       	ld.w	r0,r3[0x3c]
80006d34:	80 00       	ld.sh	r0,r0[0x0]
80006d36:	6b d8       	ld.w	r8,r5[0x74]

80006d38 <board_init>:
#include <conf_board.h>
#include "ecu_can.h"
#include "mcp2515.h"

void board_init(void)
{
80006d38:	d4 01       	pushm	lr
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	#ifdef USE_WDT
		wdt_disable();
80006d3a:	f0 1f 00 25 	mcall	80006dcc <board_init+0x94>
	#endif
	/* Disable all interrupts. */
	Disable_global_interrupt();
80006d3e:	d3 03       	ssrf	0x10
	sysclk_init();
80006d40:	f0 1f 00 24 	mcall	80006dd0 <board_init+0x98>
	delay_init(sysclk_get_cpu_hz());
	
	gpio_configure_pin(LED1,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d44:	30 3b       	mov	r11,3
80006d46:	35 3c       	mov	r12,83
80006d48:	f0 1f 00 23 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(LED2,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d4c:	30 3b       	mov	r11,3
80006d4e:	35 2c       	mov	r12,82
80006d50:	f0 1f 00 21 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(LED3,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d54:	30 3b       	mov	r11,3
80006d56:	35 1c       	mov	r12,81
80006d58:	f0 1f 00 1f 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(LED4,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d5c:	30 3b       	mov	r11,3
80006d5e:	35 0c       	mov	r12,80
80006d60:	f0 1f 00 1d 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(AIR_PLUS,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d64:	30 1b       	mov	r11,1
80006d66:	30 4c       	mov	r12,4
80006d68:	f0 1f 00 1b 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(FRG_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d6c:	30 1b       	mov	r11,1
80006d6e:	30 9c       	mov	r12,9
80006d70:	f0 1f 00 19 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(RFE_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d74:	30 1b       	mov	r11,1
80006d76:	31 0c       	mov	r12,16
80006d78:	f0 1f 00 17 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(INVERTER_BTB,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d7c:	30 8b       	mov	r11,8
80006d7e:	37 dc       	mov	r12,125
80006d80:	f0 1f 00 15 	mcall	80006dd4 <board_init+0x9c>
	
	
	gpio_configure_pin(INVERTER_DIN1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d84:	30 1b       	mov	r11,1
80006d86:	30 5c       	mov	r12,5
80006d88:	f0 1f 00 13 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DIN2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d8c:	30 1b       	mov	r11,1
80006d8e:	30 6c       	mov	r12,6
80006d90:	f0 1f 00 11 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT1,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d94:	30 8b       	mov	r11,8
80006d96:	37 5c       	mov	r12,117
80006d98:	f0 1f 00 0f 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT2,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d9c:	30 8b       	mov	r11,8
80006d9e:	37 bc       	mov	r12,123
80006da0:	f0 1f 00 0d 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT3,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006da4:	30 8b       	mov	r11,8
80006da6:	37 cc       	mov	r12,124
80006da8:	f0 1f 00 0b 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(END1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006dac:	30 1b       	mov	r11,1
80006dae:	30 7c       	mov	r12,7
80006db0:	f0 1f 00 09 	mcall	80006dd4 <board_init+0x9c>
	gpio_configure_pin(END2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006db4:	30 1b       	mov	r11,1
80006db6:	30 8c       	mov	r12,8
80006db8:	f0 1f 00 07 	mcall	80006dd4 <board_init+0x9c>
	
	gpio_configure_pin(INT1, GPIO_DIR_INPUT| GPIO_PULL_UP); 
80006dbc:	30 4b       	mov	r11,4
80006dbe:	36 ec       	mov	r12,110
80006dc0:	f0 1f 00 05 	mcall	80006dd4 <board_init+0x9c>
	
	ecu_can_init();
80006dc4:	f0 1f 00 05 	mcall	80006dd8 <board_init+0xa0>
	
	Enable_global_interrupt();
80006dc8:	d5 03       	csrf	0x10
	
}
80006dca:	d8 02       	popm	pc
80006dcc:	80 00       	ld.sh	r0,r0[0x0]
80006dce:	21 d4       	sub	r4,29
80006dd0:	80 00       	ld.sh	r0,r0[0x0]
80006dd2:	6c a0       	ld.w	r0,r6[0x28]
80006dd4:	80 00       	ld.sh	r0,r0[0x0]
80006dd6:	67 d8       	ld.w	r8,r3[0x74]
80006dd8:	80 00       	ld.sh	r0,r0[0x0]
80006dda:	54 e0       	stdsp	sp[0x138],r0

80006ddc <__avr32_f64_mul>:
80006ddc:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80006de0:	e0 80 00 dc 	breq	80006f98 <__avr32_f64_mul_op1_zero>
80006de4:	d4 21       	pushm	r4-r7,lr
80006de6:	f7 e9 20 0e 	eor	lr,r11,r9
80006dea:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80006dee:	30 15       	mov	r5,1
80006df0:	c4 30       	breq	80006e76 <__avr32_f64_mul_op1_subnormal>
80006df2:	ab 6b       	lsl	r11,0xa
80006df4:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80006df8:	ab 6a       	lsl	r10,0xa
80006dfa:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80006dfe:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80006e02:	c5 c0       	breq	80006eba <__avr32_f64_mul_op2_subnormal>
80006e04:	a1 78       	lsl	r8,0x1
80006e06:	5c f9       	rol	r9
80006e08:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80006e0c:	e0 47 07 ff 	cp.w	r7,2047
80006e10:	c7 70       	breq	80006efe <__avr32_f64_mul_op_nan_or_inf>
80006e12:	e0 46 07 ff 	cp.w	r6,2047
80006e16:	c7 40       	breq	80006efe <__avr32_f64_mul_op_nan_or_inf>
80006e18:	ee 06 00 0c 	add	r12,r7,r6
80006e1c:	e0 2c 03 fe 	sub	r12,1022
80006e20:	f6 08 06 44 	mulu.d	r4,r11,r8
80006e24:	f4 09 07 44 	macu.d	r4,r10,r9
80006e28:	f4 08 06 46 	mulu.d	r6,r10,r8
80006e2c:	f6 09 06 4a 	mulu.d	r10,r11,r9
80006e30:	08 07       	add	r7,r4
80006e32:	f4 05 00 4a 	adc	r10,r10,r5
80006e36:	5c 0b       	acr	r11
80006e38:	ed bb 00 14 	bld	r11,0x14
80006e3c:	c0 50       	breq	80006e46 <__avr32_f64_mul+0x6a>
80006e3e:	a1 77       	lsl	r7,0x1
80006e40:	5c fa       	rol	r10
80006e42:	5c fb       	rol	r11
80006e44:	20 1c       	sub	r12,1
80006e46:	58 0c       	cp.w	r12,0
80006e48:	e0 8a 00 6f 	brle	80006f26 <__avr32_f64_mul_res_subnormal>
80006e4c:	e0 4c 07 ff 	cp.w	r12,2047
80006e50:	e0 84 00 9c 	brge	80006f88 <__avr32_f64_mul_res_inf>
80006e54:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80006e58:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80006e5c:	ef e6 12 17 	or	r7,r7,r6>>0x1
80006e60:	ee 17 80 00 	eorh	r7,0x8000
80006e64:	f1 b7 04 20 	satu	r7,0x1
80006e68:	0e 0a       	add	r10,r7
80006e6a:	5c 0b       	acr	r11
80006e6c:	ed be 00 1f 	bld	lr,0x1f
80006e70:	ef bb 00 1f 	bst	r11,0x1f
80006e74:	d8 22       	popm	r4-r7,pc

80006e76 <__avr32_f64_mul_op1_subnormal>:
80006e76:	e4 1b 00 0f 	andh	r11,0xf
80006e7a:	f4 0c 12 00 	clz	r12,r10
80006e7e:	f6 06 12 00 	clz	r6,r11
80006e82:	f7 bc 03 e1 	sublo	r12,-31
80006e86:	f8 06 17 30 	movlo	r6,r12
80006e8a:	f7 b6 02 01 	subhs	r6,1
80006e8e:	e0 46 00 20 	cp.w	r6,32
80006e92:	c0 d4       	brge	80006eac <__avr32_f64_mul_op1_subnormal+0x36>
80006e94:	ec 0c 11 20 	rsub	r12,r6,32
80006e98:	f6 06 09 4b 	lsl	r11,r11,r6
80006e9c:	f4 0c 0a 4c 	lsr	r12,r10,r12
80006ea0:	18 4b       	or	r11,r12
80006ea2:	f4 06 09 4a 	lsl	r10,r10,r6
80006ea6:	20 b6       	sub	r6,11
80006ea8:	0c 17       	sub	r7,r6
80006eaa:	ca ab       	rjmp	80006dfe <__avr32_f64_mul+0x22>
80006eac:	f4 06 09 4b 	lsl	r11,r10,r6
80006eb0:	c6 40       	breq	80006f78 <__avr32_f64_mul_res_zero>
80006eb2:	30 0a       	mov	r10,0
80006eb4:	20 b6       	sub	r6,11
80006eb6:	0c 17       	sub	r7,r6
80006eb8:	ca 3b       	rjmp	80006dfe <__avr32_f64_mul+0x22>

80006eba <__avr32_f64_mul_op2_subnormal>:
80006eba:	e4 19 00 0f 	andh	r9,0xf
80006ebe:	f0 0c 12 00 	clz	r12,r8
80006ec2:	f2 05 12 00 	clz	r5,r9
80006ec6:	f7 bc 03 ea 	sublo	r12,-22
80006eca:	f8 05 17 30 	movlo	r5,r12
80006ece:	f7 b5 02 0a 	subhs	r5,10
80006ed2:	e0 45 00 20 	cp.w	r5,32
80006ed6:	c0 d4       	brge	80006ef0 <__avr32_f64_mul_op2_subnormal+0x36>
80006ed8:	ea 0c 11 20 	rsub	r12,r5,32
80006edc:	f2 05 09 49 	lsl	r9,r9,r5
80006ee0:	f0 0c 0a 4c 	lsr	r12,r8,r12
80006ee4:	18 49       	or	r9,r12
80006ee6:	f0 05 09 48 	lsl	r8,r8,r5
80006eea:	20 25       	sub	r5,2
80006eec:	0a 16       	sub	r6,r5
80006eee:	c8 fb       	rjmp	80006e0c <__avr32_f64_mul+0x30>
80006ef0:	f0 05 09 49 	lsl	r9,r8,r5
80006ef4:	c4 20       	breq	80006f78 <__avr32_f64_mul_res_zero>
80006ef6:	30 08       	mov	r8,0
80006ef8:	20 25       	sub	r5,2
80006efa:	0a 16       	sub	r6,r5
80006efc:	c8 8b       	rjmp	80006e0c <__avr32_f64_mul+0x30>

80006efe <__avr32_f64_mul_op_nan_or_inf>:
80006efe:	e4 19 00 0f 	andh	r9,0xf
80006f02:	e4 1b 00 0f 	andh	r11,0xf
80006f06:	14 4b       	or	r11,r10
80006f08:	10 49       	or	r9,r8
80006f0a:	e0 47 07 ff 	cp.w	r7,2047
80006f0e:	c0 91       	brne	80006f20 <__avr32_f64_mul_op1_not_naninf>
80006f10:	58 0b       	cp.w	r11,0
80006f12:	c3 81       	brne	80006f82 <__avr32_f64_mul_res_nan>
80006f14:	e0 46 07 ff 	cp.w	r6,2047
80006f18:	c3 81       	brne	80006f88 <__avr32_f64_mul_res_inf>
80006f1a:	58 09       	cp.w	r9,0
80006f1c:	c3 60       	breq	80006f88 <__avr32_f64_mul_res_inf>
80006f1e:	c3 28       	rjmp	80006f82 <__avr32_f64_mul_res_nan>

80006f20 <__avr32_f64_mul_op1_not_naninf>:
80006f20:	58 09       	cp.w	r9,0
80006f22:	c3 30       	breq	80006f88 <__avr32_f64_mul_res_inf>
80006f24:	c2 f8       	rjmp	80006f82 <__avr32_f64_mul_res_nan>

80006f26 <__avr32_f64_mul_res_subnormal>:
80006f26:	5c 3c       	neg	r12
80006f28:	2f fc       	sub	r12,-1
80006f2a:	f1 bc 04 c0 	satu	r12,0x6
80006f2e:	e0 4c 00 20 	cp.w	r12,32
80006f32:	c1 14       	brge	80006f54 <__avr32_f64_mul_res_subnormal+0x2e>
80006f34:	f8 08 11 20 	rsub	r8,r12,32
80006f38:	0e 46       	or	r6,r7
80006f3a:	ee 0c 0a 47 	lsr	r7,r7,r12
80006f3e:	f4 08 09 49 	lsl	r9,r10,r8
80006f42:	12 47       	or	r7,r9
80006f44:	f4 0c 0a 4a 	lsr	r10,r10,r12
80006f48:	f6 08 09 49 	lsl	r9,r11,r8
80006f4c:	12 4a       	or	r10,r9
80006f4e:	f6 0c 0a 4b 	lsr	r11,r11,r12
80006f52:	c8 3b       	rjmp	80006e58 <__avr32_f64_mul+0x7c>
80006f54:	f8 08 11 20 	rsub	r8,r12,32
80006f58:	f9 b9 00 00 	moveq	r9,0
80006f5c:	c0 30       	breq	80006f62 <__avr32_f64_mul_res_subnormal+0x3c>
80006f5e:	f6 08 09 49 	lsl	r9,r11,r8
80006f62:	0e 46       	or	r6,r7
80006f64:	ed ea 10 16 	or	r6,r6,r10<<0x1
80006f68:	f4 0c 0a 4a 	lsr	r10,r10,r12
80006f6c:	f3 ea 10 07 	or	r7,r9,r10
80006f70:	f6 0c 0a 4a 	lsr	r10,r11,r12
80006f74:	30 0b       	mov	r11,0
80006f76:	c7 1b       	rjmp	80006e58 <__avr32_f64_mul+0x7c>

80006f78 <__avr32_f64_mul_res_zero>:
80006f78:	1c 9b       	mov	r11,lr
80006f7a:	e6 1b 80 00 	andh	r11,0x8000,COH
80006f7e:	30 0a       	mov	r10,0
80006f80:	d8 22       	popm	r4-r7,pc

80006f82 <__avr32_f64_mul_res_nan>:
80006f82:	3f fb       	mov	r11,-1
80006f84:	3f fa       	mov	r10,-1
80006f86:	d8 22       	popm	r4-r7,pc

80006f88 <__avr32_f64_mul_res_inf>:
80006f88:	f0 6b 00 00 	mov	r11,-1048576
80006f8c:	ed be 00 1f 	bld	lr,0x1f
80006f90:	ef bb 00 1f 	bst	r11,0x1f
80006f94:	30 0a       	mov	r10,0
80006f96:	d8 22       	popm	r4-r7,pc

80006f98 <__avr32_f64_mul_op1_zero>:
80006f98:	f7 e9 20 0b 	eor	r11,r11,r9
80006f9c:	e6 1b 80 00 	andh	r11,0x8000,COH
80006fa0:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80006fa4:	e0 4c 07 ff 	cp.w	r12,2047
80006fa8:	5e 1c       	retne	r12
80006faa:	3f fa       	mov	r10,-1
80006fac:	3f fb       	mov	r11,-1
80006fae:	5e fc       	retal	r12

80006fb0 <__avr32_f64_sub_from_add>:
80006fb0:	ee 19 80 00 	eorh	r9,0x8000

80006fb4 <__avr32_f64_sub>:
80006fb4:	f7 e9 20 0c 	eor	r12,r11,r9
80006fb8:	e0 86 00 ca 	brmi	8000714c <__avr32_f64_add_from_sub>
80006fbc:	eb cd 40 e0 	pushm	r5-r7,lr
80006fc0:	16 9c       	mov	r12,r11
80006fc2:	e6 1c 80 00 	andh	r12,0x8000,COH
80006fc6:	bf db       	cbr	r11,0x1f
80006fc8:	bf d9       	cbr	r9,0x1f
80006fca:	10 3a       	cp.w	r10,r8
80006fcc:	f2 0b 13 00 	cpc	r11,r9
80006fd0:	c0 92       	brcc	80006fe2 <__avr32_f64_sub+0x2e>
80006fd2:	16 97       	mov	r7,r11
80006fd4:	12 9b       	mov	r11,r9
80006fd6:	0e 99       	mov	r9,r7
80006fd8:	14 97       	mov	r7,r10
80006fda:	10 9a       	mov	r10,r8
80006fdc:	0e 98       	mov	r8,r7
80006fde:	ee 1c 80 00 	eorh	r12,0x8000
80006fe2:	f6 07 16 14 	lsr	r7,r11,0x14
80006fe6:	ab 7b       	lsl	r11,0xb
80006fe8:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80006fec:	ab 7a       	lsl	r10,0xb
80006fee:	bf bb       	sbr	r11,0x1f
80006ff0:	f2 06 16 14 	lsr	r6,r9,0x14
80006ff4:	c4 40       	breq	8000707c <__avr32_f64_sub_opL_subnormal>
80006ff6:	ab 79       	lsl	r9,0xb
80006ff8:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80006ffc:	ab 78       	lsl	r8,0xb
80006ffe:	bf b9       	sbr	r9,0x1f

80007000 <__avr32_f64_sub_opL_subnormal_done>:
80007000:	e0 47 07 ff 	cp.w	r7,2047
80007004:	c4 f0       	breq	800070a2 <__avr32_f64_sub_opH_nan_or_inf>
80007006:	0e 26       	rsub	r6,r7
80007008:	c1 20       	breq	8000702c <__avr32_f64_sub_shift_done>
8000700a:	ec 05 11 20 	rsub	r5,r6,32
8000700e:	e0 46 00 20 	cp.w	r6,32
80007012:	c7 c2       	brcc	8000710a <__avr32_f64_sub_longshift>
80007014:	f0 05 09 4e 	lsl	lr,r8,r5
80007018:	f2 05 09 45 	lsl	r5,r9,r5
8000701c:	f0 06 0a 48 	lsr	r8,r8,r6
80007020:	f2 06 0a 49 	lsr	r9,r9,r6
80007024:	0a 48       	or	r8,r5
80007026:	58 0e       	cp.w	lr,0
80007028:	5f 1e       	srne	lr
8000702a:	1c 48       	or	r8,lr

8000702c <__avr32_f64_sub_shift_done>:
8000702c:	10 1a       	sub	r10,r8
8000702e:	f6 09 01 4b 	sbc	r11,r11,r9
80007032:	f6 06 12 00 	clz	r6,r11
80007036:	c0 e0       	breq	80007052 <__avr32_f64_sub_longnormalize_done>
80007038:	c7 83       	brcs	80007128 <__avr32_f64_sub_longnormalize>
8000703a:	ec 0e 11 20 	rsub	lr,r6,32
8000703e:	f6 06 09 4b 	lsl	r11,r11,r6
80007042:	f4 0e 0a 4e 	lsr	lr,r10,lr
80007046:	1c 4b       	or	r11,lr
80007048:	f4 06 09 4a 	lsl	r10,r10,r6
8000704c:	0c 17       	sub	r7,r6
8000704e:	e0 8a 00 39 	brle	800070c0 <__avr32_f64_sub_subnormal_result>

80007052 <__avr32_f64_sub_longnormalize_done>:
80007052:	f4 09 15 15 	lsl	r9,r10,0x15
80007056:	ab 9a       	lsr	r10,0xb
80007058:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000705c:	ab 9b       	lsr	r11,0xb
8000705e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80007062:	18 4b       	or	r11,r12

80007064 <__avr32_f64_sub_round>:
80007064:	fc 17 80 00 	movh	r7,0x8000
80007068:	ed ba 00 00 	bld	r10,0x0
8000706c:	f7 b7 01 ff 	subne	r7,-1
80007070:	0e 39       	cp.w	r9,r7
80007072:	5f 29       	srhs	r9
80007074:	12 0a       	add	r10,r9
80007076:	5c 0b       	acr	r11
80007078:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000707c <__avr32_f64_sub_opL_subnormal>:
8000707c:	ab 79       	lsl	r9,0xb
8000707e:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80007082:	ab 78       	lsl	r8,0xb
80007084:	f3 e8 10 0e 	or	lr,r9,r8
80007088:	f9 b6 01 01 	movne	r6,1
8000708c:	ee 0e 11 00 	rsub	lr,r7,0
80007090:	f9 b7 00 01 	moveq	r7,1
80007094:	ef bb 00 1f 	bst	r11,0x1f
80007098:	f7 ea 10 0e 	or	lr,r11,r10
8000709c:	f9 b7 00 00 	moveq	r7,0
800070a0:	cb 0b       	rjmp	80007000 <__avr32_f64_sub_opL_subnormal_done>

800070a2 <__avr32_f64_sub_opH_nan_or_inf>:
800070a2:	bf db       	cbr	r11,0x1f
800070a4:	f7 ea 10 0e 	or	lr,r11,r10
800070a8:	c0 81       	brne	800070b8 <__avr32_f64_sub_return_nan>
800070aa:	e0 46 07 ff 	cp.w	r6,2047
800070ae:	c0 50       	breq	800070b8 <__avr32_f64_sub_return_nan>
800070b0:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800070b4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800070b8 <__avr32_f64_sub_return_nan>:
800070b8:	3f fa       	mov	r10,-1
800070ba:	3f fb       	mov	r11,-1
800070bc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800070c0 <__avr32_f64_sub_subnormal_result>:
800070c0:	5c 37       	neg	r7
800070c2:	2f f7       	sub	r7,-1
800070c4:	f1 b7 04 c0 	satu	r7,0x6
800070c8:	e0 47 00 20 	cp.w	r7,32
800070cc:	c1 14       	brge	800070ee <__avr32_f64_sub_subnormal_result+0x2e>
800070ce:	ee 08 11 20 	rsub	r8,r7,32
800070d2:	f4 08 09 49 	lsl	r9,r10,r8
800070d6:	5f 16       	srne	r6
800070d8:	f4 07 0a 4a 	lsr	r10,r10,r7
800070dc:	0c 4a       	or	r10,r6
800070de:	f6 08 09 49 	lsl	r9,r11,r8
800070e2:	f5 e9 10 0a 	or	r10,r10,r9
800070e6:	f4 07 0a 4b 	lsr	r11,r10,r7
800070ea:	30 07       	mov	r7,0
800070ec:	cb 3b       	rjmp	80007052 <__avr32_f64_sub_longnormalize_done>
800070ee:	ee 08 11 40 	rsub	r8,r7,64
800070f2:	f6 08 09 49 	lsl	r9,r11,r8
800070f6:	14 49       	or	r9,r10
800070f8:	5f 16       	srne	r6
800070fa:	f6 07 0a 4a 	lsr	r10,r11,r7
800070fe:	0c 4a       	or	r10,r6
80007100:	30 0b       	mov	r11,0
80007102:	30 07       	mov	r7,0
80007104:	ca 7b       	rjmp	80007052 <__avr32_f64_sub_longnormalize_done>
80007106:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000710a <__avr32_f64_sub_longshift>:
8000710a:	f1 b6 04 c0 	satu	r6,0x6
8000710e:	f0 0e 17 00 	moveq	lr,r8
80007112:	c0 40       	breq	8000711a <__avr32_f64_sub_longshift+0x10>
80007114:	f2 05 09 4e 	lsl	lr,r9,r5
80007118:	10 4e       	or	lr,r8
8000711a:	f2 06 0a 48 	lsr	r8,r9,r6
8000711e:	30 09       	mov	r9,0
80007120:	58 0e       	cp.w	lr,0
80007122:	5f 1e       	srne	lr
80007124:	1c 48       	or	r8,lr
80007126:	c8 3b       	rjmp	8000702c <__avr32_f64_sub_shift_done>

80007128 <__avr32_f64_sub_longnormalize>:
80007128:	f4 06 12 00 	clz	r6,r10
8000712c:	f9 b7 03 00 	movlo	r7,0
80007130:	f9 b6 03 00 	movlo	r6,0
80007134:	f9 bc 03 00 	movlo	r12,0
80007138:	f7 b6 02 e0 	subhs	r6,-32
8000713c:	f4 06 09 4b 	lsl	r11,r10,r6
80007140:	30 0a       	mov	r10,0
80007142:	0c 17       	sub	r7,r6
80007144:	fe 9a ff be 	brle	800070c0 <__avr32_f64_sub_subnormal_result>
80007148:	c8 5b       	rjmp	80007052 <__avr32_f64_sub_longnormalize_done>
8000714a:	d7 03       	nop

8000714c <__avr32_f64_add_from_sub>:
8000714c:	ee 19 80 00 	eorh	r9,0x8000

80007150 <__avr32_f64_add>:
80007150:	f7 e9 20 0c 	eor	r12,r11,r9
80007154:	fe 96 ff 2e 	brmi	80006fb0 <__avr32_f64_sub_from_add>
80007158:	eb cd 40 e0 	pushm	r5-r7,lr
8000715c:	16 9c       	mov	r12,r11
8000715e:	e6 1c 80 00 	andh	r12,0x8000,COH
80007162:	bf db       	cbr	r11,0x1f
80007164:	bf d9       	cbr	r9,0x1f
80007166:	12 3b       	cp.w	r11,r9
80007168:	c0 72       	brcc	80007176 <__avr32_f64_add+0x26>
8000716a:	16 97       	mov	r7,r11
8000716c:	12 9b       	mov	r11,r9
8000716e:	0e 99       	mov	r9,r7
80007170:	14 97       	mov	r7,r10
80007172:	10 9a       	mov	r10,r8
80007174:	0e 98       	mov	r8,r7
80007176:	30 0e       	mov	lr,0
80007178:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000717c:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80007180:	b5 ab       	sbr	r11,0x14
80007182:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80007186:	c6 20       	breq	8000724a <__avr32_f64_add_op2_subnormal>
80007188:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000718c:	b5 a9       	sbr	r9,0x14
8000718e:	e0 47 07 ff 	cp.w	r7,2047
80007192:	c2 80       	breq	800071e2 <__avr32_f64_add_opH_nan_or_inf>
80007194:	0e 26       	rsub	r6,r7
80007196:	c1 20       	breq	800071ba <__avr32_f64_add_shift_done>
80007198:	e0 46 00 36 	cp.w	r6,54
8000719c:	c1 52       	brcc	800071c6 <__avr32_f64_add_res_of_done>
8000719e:	ec 05 11 20 	rsub	r5,r6,32
800071a2:	e0 46 00 20 	cp.w	r6,32
800071a6:	c3 52       	brcc	80007210 <__avr32_f64_add_longshift>
800071a8:	f0 05 09 4e 	lsl	lr,r8,r5
800071ac:	f2 05 09 45 	lsl	r5,r9,r5
800071b0:	f0 06 0a 48 	lsr	r8,r8,r6
800071b4:	f2 06 0a 49 	lsr	r9,r9,r6
800071b8:	0a 48       	or	r8,r5

800071ba <__avr32_f64_add_shift_done>:
800071ba:	10 0a       	add	r10,r8
800071bc:	f6 09 00 4b 	adc	r11,r11,r9
800071c0:	ed bb 00 15 	bld	r11,0x15
800071c4:	c3 40       	breq	8000722c <__avr32_f64_add_res_of>

800071c6 <__avr32_f64_add_res_of_done>:
800071c6:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800071ca:	18 4b       	or	r11,r12

800071cc <__avr32_f64_add_round>:
800071cc:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
800071d0:	18 4e       	or	lr,r12
800071d2:	ee 1e 80 00 	eorh	lr,0x8000
800071d6:	f1 be 04 20 	satu	lr,0x1
800071da:	1c 0a       	add	r10,lr
800071dc:	5c 0b       	acr	r11
800071de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071e2 <__avr32_f64_add_opH_nan_or_inf>:
800071e2:	b5 cb       	cbr	r11,0x14
800071e4:	f7 ea 10 0e 	or	lr,r11,r10
800071e8:	c1 01       	brne	80007208 <__avr32_f64_add_return_nan>
800071ea:	e0 46 07 ff 	cp.w	r6,2047
800071ee:	c0 30       	breq	800071f4 <__avr32_f64_add_opL_nan_or_inf>
800071f0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071f4 <__avr32_f64_add_opL_nan_or_inf>:
800071f4:	b5 c9       	cbr	r9,0x14
800071f6:	f3 e8 10 0e 	or	lr,r9,r8
800071fa:	c0 71       	brne	80007208 <__avr32_f64_add_return_nan>
800071fc:	30 0a       	mov	r10,0
800071fe:	fc 1b 7f f0 	movh	r11,0x7ff0
80007202:	18 4b       	or	r11,r12
80007204:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007208 <__avr32_f64_add_return_nan>:
80007208:	3f fa       	mov	r10,-1
8000720a:	3f fb       	mov	r11,-1
8000720c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007210 <__avr32_f64_add_longshift>:
80007210:	f1 b6 04 c0 	satu	r6,0x6
80007214:	f0 0e 17 00 	moveq	lr,r8
80007218:	c0 60       	breq	80007224 <__avr32_f64_add_longshift+0x14>
8000721a:	f2 05 09 4e 	lsl	lr,r9,r5
8000721e:	58 08       	cp.w	r8,0
80007220:	5f 18       	srne	r8
80007222:	10 4e       	or	lr,r8
80007224:	f2 06 0a 48 	lsr	r8,r9,r6
80007228:	30 09       	mov	r9,0
8000722a:	cc 8b       	rjmp	800071ba <__avr32_f64_add_shift_done>

8000722c <__avr32_f64_add_res_of>:
8000722c:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80007230:	a1 9b       	lsr	r11,0x1
80007232:	5d 0a       	ror	r10
80007234:	5d 0e       	ror	lr
80007236:	2f f7       	sub	r7,-1
80007238:	e0 47 07 ff 	cp.w	r7,2047
8000723c:	f9 ba 00 00 	moveq	r10,0
80007240:	f9 bb 00 00 	moveq	r11,0
80007244:	f9 be 00 00 	moveq	lr,0
80007248:	cb fb       	rjmp	800071c6 <__avr32_f64_add_res_of_done>

8000724a <__avr32_f64_add_op2_subnormal>:
8000724a:	30 16       	mov	r6,1
8000724c:	58 07       	cp.w	r7,0
8000724e:	ca 01       	brne	8000718e <__avr32_f64_add+0x3e>
80007250:	b5 cb       	cbr	r11,0x14
80007252:	10 0a       	add	r10,r8
80007254:	f6 09 00 4b 	adc	r11,r11,r9
80007258:	18 4b       	or	r11,r12
8000725a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000725e:	d7 03       	nop

80007260 <__avr32_u32_to_f64>:
80007260:	f8 cb 00 00 	sub	r11,r12,0
80007264:	30 0c       	mov	r12,0
80007266:	c0 38       	rjmp	8000726c <__avr32_s32_to_f64+0x4>

80007268 <__avr32_s32_to_f64>:
80007268:	18 9b       	mov	r11,r12
8000726a:	5c 4b       	abs	r11
8000726c:	30 0a       	mov	r10,0
8000726e:	5e 0b       	reteq	r11
80007270:	d4 01       	pushm	lr
80007272:	e0 69 04 1e 	mov	r9,1054
80007276:	f6 08 12 00 	clz	r8,r11
8000727a:	c1 70       	breq	800072a8 <__avr32_s32_to_f64+0x40>
8000727c:	c0 c3       	brcs	80007294 <__avr32_s32_to_f64+0x2c>
8000727e:	f0 0e 11 20 	rsub	lr,r8,32
80007282:	f6 08 09 4b 	lsl	r11,r11,r8
80007286:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000728a:	1c 4b       	or	r11,lr
8000728c:	f4 08 09 4a 	lsl	r10,r10,r8
80007290:	10 19       	sub	r9,r8
80007292:	c0 b8       	rjmp	800072a8 <__avr32_s32_to_f64+0x40>
80007294:	f4 08 12 00 	clz	r8,r10
80007298:	f9 b8 03 00 	movlo	r8,0
8000729c:	f7 b8 02 e0 	subhs	r8,-32
800072a0:	f4 08 09 4b 	lsl	r11,r10,r8
800072a4:	30 0a       	mov	r10,0
800072a6:	10 19       	sub	r9,r8
800072a8:	58 09       	cp.w	r9,0
800072aa:	e0 89 00 30 	brgt	8000730a <__avr32_s32_to_f64+0xa2>
800072ae:	5c 39       	neg	r9
800072b0:	2f f9       	sub	r9,-1
800072b2:	e0 49 00 36 	cp.w	r9,54
800072b6:	c0 43       	brcs	800072be <__avr32_s32_to_f64+0x56>
800072b8:	30 0b       	mov	r11,0
800072ba:	30 0a       	mov	r10,0
800072bc:	c2 68       	rjmp	80007308 <__avr32_s32_to_f64+0xa0>
800072be:	2f 69       	sub	r9,-10
800072c0:	f2 08 11 20 	rsub	r8,r9,32
800072c4:	e0 49 00 20 	cp.w	r9,32
800072c8:	c0 b2       	brcc	800072de <__avr32_s32_to_f64+0x76>
800072ca:	f4 08 09 4e 	lsl	lr,r10,r8
800072ce:	f6 08 09 48 	lsl	r8,r11,r8
800072d2:	f4 09 0a 4a 	lsr	r10,r10,r9
800072d6:	f6 09 0a 4b 	lsr	r11,r11,r9
800072da:	10 4b       	or	r11,r8
800072dc:	c0 88       	rjmp	800072ec <__avr32_s32_to_f64+0x84>
800072de:	f6 08 09 4e 	lsl	lr,r11,r8
800072e2:	14 4e       	or	lr,r10
800072e4:	16 9a       	mov	r10,r11
800072e6:	30 0b       	mov	r11,0
800072e8:	f4 09 0a 4a 	lsr	r10,r10,r9
800072ec:	ed ba 00 00 	bld	r10,0x0
800072f0:	c0 92       	brcc	80007302 <__avr32_s32_to_f64+0x9a>
800072f2:	1c 7e       	tst	lr,lr
800072f4:	c0 41       	brne	800072fc <__avr32_s32_to_f64+0x94>
800072f6:	ed ba 00 01 	bld	r10,0x1
800072fa:	c0 42       	brcc	80007302 <__avr32_s32_to_f64+0x9a>
800072fc:	2f fa       	sub	r10,-1
800072fe:	f7 bb 02 ff 	subhs	r11,-1
80007302:	5c fc       	rol	r12
80007304:	5d 0b       	ror	r11
80007306:	5d 0a       	ror	r10
80007308:	d8 02       	popm	pc
8000730a:	e0 68 03 ff 	mov	r8,1023
8000730e:	ed ba 00 0b 	bld	r10,0xb
80007312:	f7 b8 00 ff 	subeq	r8,-1
80007316:	10 0a       	add	r10,r8
80007318:	5c 0b       	acr	r11
8000731a:	f7 b9 03 fe 	sublo	r9,-2
8000731e:	e0 49 07 ff 	cp.w	r9,2047
80007322:	c0 55       	brlt	8000732c <__avr32_s32_to_f64+0xc4>
80007324:	30 0a       	mov	r10,0
80007326:	fc 1b ff e0 	movh	r11,0xffe0
8000732a:	c0 c8       	rjmp	80007342 <__floatsidf_return_op1>
8000732c:	ed bb 00 1f 	bld	r11,0x1f
80007330:	f7 b9 01 01 	subne	r9,1
80007334:	ab 9a       	lsr	r10,0xb
80007336:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000733a:	a1 7b       	lsl	r11,0x1
8000733c:	ab 9b       	lsr	r11,0xb
8000733e:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80007342 <__floatsidf_return_op1>:
80007342:	a1 7c       	lsl	r12,0x1
80007344:	5d 0b       	ror	r11
80007346:	d8 02       	popm	pc

80007348 <__avr32_f64_div>:
80007348:	eb cd 40 ff 	pushm	r0-r7,lr
8000734c:	f7 e9 20 0e 	eor	lr,r11,r9
80007350:	f6 07 16 14 	lsr	r7,r11,0x14
80007354:	a9 7b       	lsl	r11,0x9
80007356:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000735a:	a9 7a       	lsl	r10,0x9
8000735c:	bd bb       	sbr	r11,0x1d
8000735e:	e4 1b 3f ff 	andh	r11,0x3fff
80007362:	ab d7       	cbr	r7,0xb
80007364:	e0 80 00 cc 	breq	800074fc <__avr32_f64_div_round_subnormal+0x54>
80007368:	e0 47 07 ff 	cp.w	r7,2047
8000736c:	e0 84 00 b5 	brge	800074d6 <__avr32_f64_div_round_subnormal+0x2e>
80007370:	f2 06 16 14 	lsr	r6,r9,0x14
80007374:	a9 79       	lsl	r9,0x9
80007376:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000737a:	a9 78       	lsl	r8,0x9
8000737c:	bd b9       	sbr	r9,0x1d
8000737e:	e4 19 3f ff 	andh	r9,0x3fff
80007382:	ab d6       	cbr	r6,0xb
80007384:	e0 80 00 e2 	breq	80007548 <__avr32_f64_div_round_subnormal+0xa0>
80007388:	e0 46 07 ff 	cp.w	r6,2047
8000738c:	e0 84 00 b2 	brge	800074f0 <__avr32_f64_div_round_subnormal+0x48>
80007390:	0c 17       	sub	r7,r6
80007392:	fe 37 fc 01 	sub	r7,-1023
80007396:	fc 1c 80 00 	movh	r12,0x8000
8000739a:	f8 03 16 01 	lsr	r3,r12,0x1
8000739e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800073a2:	5c d4       	com	r4
800073a4:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800073a8:	e6 09 06 44 	mulu.d	r4,r3,r9
800073ac:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800073b0:	e6 05 06 44 	mulu.d	r4,r3,r5
800073b4:	ea 03 15 02 	lsl	r3,r5,0x2
800073b8:	e6 09 06 44 	mulu.d	r4,r3,r9
800073bc:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800073c0:	e6 05 06 44 	mulu.d	r4,r3,r5
800073c4:	ea 03 15 02 	lsl	r3,r5,0x2
800073c8:	e6 09 06 44 	mulu.d	r4,r3,r9
800073cc:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800073d0:	e6 05 06 44 	mulu.d	r4,r3,r5
800073d4:	ea 03 15 02 	lsl	r3,r5,0x2
800073d8:	e6 08 06 40 	mulu.d	r0,r3,r8
800073dc:	e4 09 07 40 	macu.d	r0,r2,r9
800073e0:	e6 09 06 44 	mulu.d	r4,r3,r9
800073e4:	02 04       	add	r4,r1
800073e6:	5c 05       	acr	r5
800073e8:	a3 65       	lsl	r5,0x2
800073ea:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800073ee:	a3 64       	lsl	r4,0x2
800073f0:	5c 34       	neg	r4
800073f2:	f8 05 01 45 	sbc	r5,r12,r5
800073f6:	e6 04 06 40 	mulu.d	r0,r3,r4
800073fa:	e4 05 07 40 	macu.d	r0,r2,r5
800073fe:	e6 05 06 44 	mulu.d	r4,r3,r5
80007402:	02 04       	add	r4,r1
80007404:	5c 05       	acr	r5
80007406:	ea 03 15 02 	lsl	r3,r5,0x2
8000740a:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000740e:	e8 02 15 02 	lsl	r2,r4,0x2
80007412:	e6 08 06 40 	mulu.d	r0,r3,r8
80007416:	e4 09 07 40 	macu.d	r0,r2,r9
8000741a:	e6 09 06 44 	mulu.d	r4,r3,r9
8000741e:	02 04       	add	r4,r1
80007420:	5c 05       	acr	r5
80007422:	a3 65       	lsl	r5,0x2
80007424:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80007428:	a3 64       	lsl	r4,0x2
8000742a:	5c 34       	neg	r4
8000742c:	f8 05 01 45 	sbc	r5,r12,r5
80007430:	e6 04 06 40 	mulu.d	r0,r3,r4
80007434:	e4 05 07 40 	macu.d	r0,r2,r5
80007438:	e6 05 06 44 	mulu.d	r4,r3,r5
8000743c:	02 04       	add	r4,r1
8000743e:	5c 05       	acr	r5
80007440:	ea 03 15 02 	lsl	r3,r5,0x2
80007444:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80007448:	e8 02 15 02 	lsl	r2,r4,0x2
8000744c:	e6 0a 06 40 	mulu.d	r0,r3,r10
80007450:	e4 0b 07 40 	macu.d	r0,r2,r11
80007454:	e6 0b 06 42 	mulu.d	r2,r3,r11
80007458:	02 02       	add	r2,r1
8000745a:	5c 03       	acr	r3
8000745c:	ed b3 00 1c 	bld	r3,0x1c
80007460:	c0 90       	breq	80007472 <__avr32_f64_div+0x12a>
80007462:	a1 72       	lsl	r2,0x1
80007464:	5c f3       	rol	r3
80007466:	20 17       	sub	r7,1
80007468:	a3 9a       	lsr	r10,0x3
8000746a:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000746e:	a3 9b       	lsr	r11,0x3
80007470:	c0 58       	rjmp	8000747a <__avr32_f64_div+0x132>
80007472:	a5 8a       	lsr	r10,0x4
80007474:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80007478:	a5 8b       	lsr	r11,0x4
8000747a:	58 07       	cp.w	r7,0
8000747c:	e0 8a 00 8b 	brle	80007592 <__avr32_f64_div_res_subnormal>
80007480:	e0 12 ff 00 	andl	r2,0xff00
80007484:	e8 12 00 80 	orl	r2,0x80
80007488:	e6 08 06 40 	mulu.d	r0,r3,r8
8000748c:	e4 09 07 40 	macu.d	r0,r2,r9
80007490:	e4 08 06 44 	mulu.d	r4,r2,r8
80007494:	e6 09 06 48 	mulu.d	r8,r3,r9
80007498:	00 05       	add	r5,r0
8000749a:	f0 01 00 48 	adc	r8,r8,r1
8000749e:	5c 09       	acr	r9
800074a0:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800074a4:	58 04       	cp.w	r4,0
800074a6:	5c 25       	cpc	r5

800074a8 <__avr32_f64_div_round_subnormal>:
800074a8:	f4 08 13 00 	cpc	r8,r10
800074ac:	f6 09 13 00 	cpc	r9,r11
800074b0:	5f 36       	srlo	r6
800074b2:	f8 06 17 00 	moveq	r6,r12
800074b6:	e4 0a 16 08 	lsr	r10,r2,0x8
800074ba:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
800074be:	e6 0b 16 08 	lsr	r11,r3,0x8
800074c2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800074c6:	ed be 00 1f 	bld	lr,0x1f
800074ca:	ef bb 00 1f 	bst	r11,0x1f
800074ce:	0c 0a       	add	r10,r6
800074d0:	5c 0b       	acr	r11
800074d2:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800074d6:	e4 1b 00 0f 	andh	r11,0xf
800074da:	14 4b       	or	r11,r10
800074dc:	e0 81 00 a7 	brne	8000762a <__avr32_f64_div_res_subnormal+0x98>
800074e0:	f2 06 16 14 	lsr	r6,r9,0x14
800074e4:	ab d6       	cbr	r6,0xb
800074e6:	e0 46 07 ff 	cp.w	r6,2047
800074ea:	e0 81 00 a4 	brne	80007632 <__avr32_f64_div_res_subnormal+0xa0>
800074ee:	c9 e8       	rjmp	8000762a <__avr32_f64_div_res_subnormal+0x98>
800074f0:	e4 19 00 0f 	andh	r9,0xf
800074f4:	10 49       	or	r9,r8
800074f6:	e0 81 00 9a 	brne	8000762a <__avr32_f64_div_res_subnormal+0x98>
800074fa:	c9 28       	rjmp	8000761e <__avr32_f64_div_res_subnormal+0x8c>
800074fc:	a3 7b       	lsl	r11,0x3
800074fe:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80007502:	a3 7a       	lsl	r10,0x3
80007504:	f5 eb 10 04 	or	r4,r10,r11
80007508:	e0 80 00 a0 	breq	80007648 <__avr32_f64_div_op1_zero>
8000750c:	f6 04 12 00 	clz	r4,r11
80007510:	c1 70       	breq	8000753e <__avr32_f64_div_round_subnormal+0x96>
80007512:	c0 c3       	brcs	8000752a <__avr32_f64_div_round_subnormal+0x82>
80007514:	e8 05 11 20 	rsub	r5,r4,32
80007518:	f6 04 09 4b 	lsl	r11,r11,r4
8000751c:	f4 05 0a 45 	lsr	r5,r10,r5
80007520:	0a 4b       	or	r11,r5
80007522:	f4 04 09 4a 	lsl	r10,r10,r4
80007526:	08 17       	sub	r7,r4
80007528:	c0 b8       	rjmp	8000753e <__avr32_f64_div_round_subnormal+0x96>
8000752a:	f4 04 12 00 	clz	r4,r10
8000752e:	f9 b4 03 00 	movlo	r4,0
80007532:	f7 b4 02 e0 	subhs	r4,-32
80007536:	f4 04 09 4b 	lsl	r11,r10,r4
8000753a:	30 0a       	mov	r10,0
8000753c:	08 17       	sub	r7,r4
8000753e:	a3 8a       	lsr	r10,0x2
80007540:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80007544:	a3 8b       	lsr	r11,0x2
80007546:	c1 1b       	rjmp	80007368 <__avr32_f64_div+0x20>
80007548:	a3 79       	lsl	r9,0x3
8000754a:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000754e:	a3 78       	lsl	r8,0x3
80007550:	f3 e8 10 04 	or	r4,r9,r8
80007554:	c6 f0       	breq	80007632 <__avr32_f64_div_res_subnormal+0xa0>
80007556:	f2 04 12 00 	clz	r4,r9
8000755a:	c1 70       	breq	80007588 <__avr32_f64_div_round_subnormal+0xe0>
8000755c:	c0 c3       	brcs	80007574 <__avr32_f64_div_round_subnormal+0xcc>
8000755e:	e8 05 11 20 	rsub	r5,r4,32
80007562:	f2 04 09 49 	lsl	r9,r9,r4
80007566:	f0 05 0a 45 	lsr	r5,r8,r5
8000756a:	0a 49       	or	r9,r5
8000756c:	f0 04 09 48 	lsl	r8,r8,r4
80007570:	08 16       	sub	r6,r4
80007572:	c0 b8       	rjmp	80007588 <__avr32_f64_div_round_subnormal+0xe0>
80007574:	f0 04 12 00 	clz	r4,r8
80007578:	f9 b4 03 00 	movlo	r4,0
8000757c:	f7 b4 02 e0 	subhs	r4,-32
80007580:	f0 04 09 49 	lsl	r9,r8,r4
80007584:	30 08       	mov	r8,0
80007586:	08 16       	sub	r6,r4
80007588:	a3 88       	lsr	r8,0x2
8000758a:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000758e:	a3 89       	lsr	r9,0x2
80007590:	cf ca       	rjmp	80007388 <__avr32_f64_div+0x40>

80007592 <__avr32_f64_div_res_subnormal>:
80007592:	5c 37       	neg	r7
80007594:	2f f7       	sub	r7,-1
80007596:	f1 b7 04 c0 	satu	r7,0x6
8000759a:	e0 47 00 20 	cp.w	r7,32
8000759e:	c1 54       	brge	800075c8 <__avr32_f64_div_res_subnormal+0x36>
800075a0:	ee 06 11 20 	rsub	r6,r7,32
800075a4:	e4 07 0a 42 	lsr	r2,r2,r7
800075a8:	e6 06 09 4c 	lsl	r12,r3,r6
800075ac:	18 42       	or	r2,r12
800075ae:	e6 07 0a 43 	lsr	r3,r3,r7
800075b2:	f4 06 09 41 	lsl	r1,r10,r6
800075b6:	f4 07 0a 4a 	lsr	r10,r10,r7
800075ba:	f6 06 09 4c 	lsl	r12,r11,r6
800075be:	18 4a       	or	r10,r12
800075c0:	f6 07 0a 4b 	lsr	r11,r11,r7
800075c4:	30 00       	mov	r0,0
800075c6:	c1 58       	rjmp	800075f0 <__avr32_f64_div_res_subnormal+0x5e>
800075c8:	ee 06 11 20 	rsub	r6,r7,32
800075cc:	f9 b0 00 00 	moveq	r0,0
800075d0:	f9 bc 00 00 	moveq	r12,0
800075d4:	c0 50       	breq	800075de <__avr32_f64_div_res_subnormal+0x4c>
800075d6:	f4 06 09 40 	lsl	r0,r10,r6
800075da:	f6 06 09 4c 	lsl	r12,r11,r6
800075de:	e6 07 0a 42 	lsr	r2,r3,r7
800075e2:	30 03       	mov	r3,0
800075e4:	f4 07 0a 41 	lsr	r1,r10,r7
800075e8:	18 41       	or	r1,r12
800075ea:	f6 07 0a 4a 	lsr	r10,r11,r7
800075ee:	30 0b       	mov	r11,0
800075f0:	e0 12 ff 00 	andl	r2,0xff00
800075f4:	e8 12 00 80 	orl	r2,0x80
800075f8:	e6 08 06 46 	mulu.d	r6,r3,r8
800075fc:	e4 09 07 46 	macu.d	r6,r2,r9
80007600:	e4 08 06 44 	mulu.d	r4,r2,r8
80007604:	e6 09 06 48 	mulu.d	r8,r3,r9
80007608:	0c 05       	add	r5,r6
8000760a:	f0 07 00 48 	adc	r8,r8,r7
8000760e:	5c 09       	acr	r9
80007610:	30 07       	mov	r7,0
80007612:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80007616:	00 34       	cp.w	r4,r0
80007618:	e2 05 13 00 	cpc	r5,r1
8000761c:	c4 6b       	rjmp	800074a8 <__avr32_f64_div_round_subnormal>
8000761e:	1c 9b       	mov	r11,lr
80007620:	e6 1b 80 00 	andh	r11,0x8000,COH
80007624:	30 0a       	mov	r10,0
80007626:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000762a:	3f fb       	mov	r11,-1
8000762c:	30 0a       	mov	r10,0
8000762e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80007632:	f5 eb 10 04 	or	r4,r10,r11
80007636:	c0 90       	breq	80007648 <__avr32_f64_div_op1_zero>
80007638:	1c 9b       	mov	r11,lr
8000763a:	e6 1b 80 00 	andh	r11,0x8000,COH
8000763e:	ea 1b 7f f0 	orh	r11,0x7ff0
80007642:	30 0a       	mov	r10,0
80007644:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80007648 <__avr32_f64_div_op1_zero>:
80007648:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000764c:	ce f0       	breq	8000762a <__avr32_f64_div_res_subnormal+0x98>
8000764e:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80007652:	e0 44 07 ff 	cp.w	r4,2047
80007656:	ce 41       	brne	8000761e <__avr32_f64_div_res_subnormal+0x8c>
80007658:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000765c:	ce 10       	breq	8000761e <__avr32_f64_div_res_subnormal+0x8c>
8000765e:	ce 6b       	rjmp	8000762a <__avr32_f64_div_res_subnormal+0x98>

80007660 <__avr32_f32_div>:
80007660:	f7 ec 20 08 	eor	r8,r11,r12
80007664:	a1 7c       	lsl	r12,0x1
80007666:	a1 7b       	lsl	r11,0x1
80007668:	c7 a0       	breq	8000775c <__divsf_return_op1+0x16>
8000766a:	18 7c       	tst	r12,r12
8000766c:	f9 b9 00 00 	moveq	r9,0
80007670:	c0 90       	breq	80007682 <__avr32_f32_div+0x22>
80007672:	f8 09 16 18 	lsr	r9,r12,0x18
80007676:	c7 e0       	breq	80007772 <__divsf_return_op1+0x2c>
80007678:	e0 49 00 ff 	cp.w	r9,255
8000767c:	c6 82       	brcc	8000774c <__divsf_return_op1+0x6>
8000767e:	a7 7c       	lsl	r12,0x7
80007680:	bf bc       	sbr	r12,0x1f
80007682:	f6 0a 16 18 	lsr	r10,r11,0x18
80007686:	c7 e0       	breq	80007782 <__divsf_return_op1+0x3c>
80007688:	e0 4a 00 ff 	cp.w	r10,255
8000768c:	c6 62       	brcc	80007758 <__divsf_return_op1+0x12>
8000768e:	a7 7b       	lsl	r11,0x7
80007690:	bf bb       	sbr	r11,0x1f
80007692:	58 09       	cp.w	r9,0
80007694:	f5 bc 00 00 	subfeq	r12,0
80007698:	5e 0d       	reteq	0
8000769a:	1a d5       	st.w	--sp,r5
8000769c:	bb 27       	st.d	--sp,r6
8000769e:	14 19       	sub	r9,r10
800076a0:	28 19       	sub	r9,-127
800076a2:	fc 1a 80 00 	movh	r10,0x8000
800076a6:	a3 8c       	lsr	r12,0x2
800076a8:	f6 05 16 02 	lsr	r5,r11,0x2
800076ac:	f4 0b 16 01 	lsr	r11,r10,0x1
800076b0:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
800076b4:	5c d6       	com	r6
800076b6:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
800076ba:	f6 05 06 46 	mulu.d	r6,r11,r5
800076be:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076c2:	f6 07 06 46 	mulu.d	r6,r11,r7
800076c6:	ee 0b 15 02 	lsl	r11,r7,0x2
800076ca:	f6 05 06 46 	mulu.d	r6,r11,r5
800076ce:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076d2:	f6 07 06 46 	mulu.d	r6,r11,r7
800076d6:	ee 0b 15 02 	lsl	r11,r7,0x2
800076da:	f6 05 06 46 	mulu.d	r6,r11,r5
800076de:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076e2:	f6 07 06 46 	mulu.d	r6,r11,r7
800076e6:	ee 0b 15 02 	lsl	r11,r7,0x2
800076ea:	f6 05 06 46 	mulu.d	r6,r11,r5
800076ee:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076f2:	f6 07 06 46 	mulu.d	r6,r11,r7
800076f6:	ee 0b 15 02 	lsl	r11,r7,0x2
800076fa:	f6 0c 06 46 	mulu.d	r6,r11,r12
800076fe:	a5 8c       	lsr	r12,0x4
80007700:	ed b7 00 1c 	bld	r7,0x1c
80007704:	c0 40       	breq	8000770c <__avr32_f32_div+0xac>
80007706:	a1 77       	lsl	r7,0x1
80007708:	20 19       	sub	r9,1
8000770a:	a1 7c       	lsl	r12,0x1
8000770c:	58 09       	cp.w	r9,0
8000770e:	e0 8a 00 42 	brle	80007792 <__avr32_f32_div_res_subnormal>
80007712:	e0 17 ff e0 	andl	r7,0xffe0
80007716:	e8 17 00 10 	orl	r7,0x10
8000771a:	ea 07 06 4a 	mulu.d	r10,r5,r7
8000771e:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
80007722:	58 0a       	cp.w	r10,0

80007724 <__avr32_f32_div_round_subnormal>:
80007724:	f8 0b 13 00 	cpc	r11,r12
80007728:	5f 3b       	srlo	r11
8000772a:	ea 0b 17 00 	moveq	r11,r5
8000772e:	ee 0c 16 05 	lsr	r12,r7,0x5
80007732:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
80007736:	bb 07       	ld.d	r6,sp++
80007738:	1b 05       	ld.w	r5,sp++
8000773a:	ed b8 00 1f 	bld	r8,0x1f
8000773e:	ef bc 00 1f 	bst	r12,0x1f
80007742:	16 0c       	add	r12,r11
80007744:	5e fc       	retal	r12

80007746 <__divsf_return_op1>:
80007746:	a1 78       	lsl	r8,0x1
80007748:	5d 0c       	ror	r12
8000774a:	5e fc       	retal	r12
8000774c:	5e 1e       	retne	-1
8000774e:	fc 19 ff 00 	movh	r9,0xff00
80007752:	12 3b       	cp.w	r11,r9
80007754:	cf 93       	brcs	80007746 <__divsf_return_op1>
80007756:	5e fe       	retal	-1
80007758:	5e 0d       	reteq	0
8000775a:	5e fe       	retal	-1
8000775c:	18 7c       	tst	r12,r12
8000775e:	5e 0e       	reteq	-1
80007760:	f8 09 16 18 	lsr	r9,r12,0x18
80007764:	c0 70       	breq	80007772 <__divsf_return_op1+0x2c>
80007766:	e0 49 00 ff 	cp.w	r9,255
8000776a:	cf 12       	brcc	8000774c <__divsf_return_op1+0x6>
8000776c:	fc 1c ff 00 	movh	r12,0xff00
80007770:	ce bb       	rjmp	80007746 <__divsf_return_op1>
80007772:	a7 7c       	lsl	r12,0x7
80007774:	f8 09 12 00 	clz	r9,r12
80007778:	f8 09 09 4c 	lsl	r12,r12,r9
8000777c:	f2 09 11 01 	rsub	r9,r9,1
80007780:	c8 1b       	rjmp	80007682 <__avr32_f32_div+0x22>
80007782:	a7 7b       	lsl	r11,0x7
80007784:	f6 0a 12 00 	clz	r10,r11
80007788:	f6 0a 09 4b 	lsl	r11,r11,r10
8000778c:	f4 0a 11 01 	rsub	r10,r10,1
80007790:	c8 5b       	rjmp	8000769a <__avr32_f32_div+0x3a>

80007792 <__avr32_f32_div_res_subnormal>:
80007792:	5c 39       	neg	r9
80007794:	2f f9       	sub	r9,-1
80007796:	f1 b9 04 a0 	satu	r9,0x5
8000779a:	f2 0a 11 20 	rsub	r10,r9,32
8000779e:	ee 09 0a 47 	lsr	r7,r7,r9
800077a2:	f8 0a 09 46 	lsl	r6,r12,r10
800077a6:	f8 09 0a 4c 	lsr	r12,r12,r9
800077aa:	e0 17 ff e0 	andl	r7,0xffe0
800077ae:	e8 17 00 10 	orl	r7,0x10
800077b2:	ea 07 06 4a 	mulu.d	r10,r5,r7
800077b6:	30 09       	mov	r9,0
800077b8:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
800077bc:	0c 3a       	cp.w	r10,r6
800077be:	cb 3b       	rjmp	80007724 <__avr32_f32_div_round_subnormal>

800077c0 <__avr32_f32_to_f64>:
800077c0:	f8 0b 15 01 	lsl	r11,r12,0x1
800077c4:	f9 ba 00 00 	moveq	r10,0
800077c8:	5e 0b       	reteq	r11
800077ca:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
800077ce:	e0 49 00 ff 	cp.w	r9,255
800077d2:	c1 e0       	breq	8000780e <__extendsfdf_return_op1+0x6>
800077d4:	a7 7b       	lsl	r11,0x7
800077d6:	30 0a       	mov	r10,0
800077d8:	58 09       	cp.w	r9,0
800077da:	f7 b9 00 ff 	subeq	r9,-1
800077de:	5f 18       	srne	r8
800077e0:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
800077e4:	fe 39 fc 80 	sub	r9,-896
800077e8:	f6 08 12 00 	clz	r8,r11
800077ec:	10 19       	sub	r9,r8
800077ee:	f6 08 09 4b 	lsl	r11,r11,r8
800077f2:	ed bb 00 1f 	bld	r11,0x1f
800077f6:	f7 b9 01 01 	subne	r9,1
800077fa:	ab 9a       	lsr	r10,0xb
800077fc:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007800:	a1 7b       	lsl	r11,0x1
80007802:	ab 9b       	lsr	r11,0xb
80007804:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80007808 <__extendsfdf_return_op1>:
80007808:	a1 7c       	lsl	r12,0x1
8000780a:	5d 0b       	ror	r11
8000780c:	5e fb       	retal	r11
8000780e:	fc 1a ff e0 	movh	r10,0xffe0
80007812:	a9 6b       	lsl	r11,0x8
80007814:	f9 bb 01 ff 	movne	r11,-1
80007818:	f4 0b 17 00 	moveq	r11,r10
8000781c:	30 0a       	mov	r10,0
8000781e:	cf 5b       	rjmp	80007808 <__extendsfdf_return_op1>

80007820 <__avr32_f64_to_f32>:
80007820:	f6 09 15 01 	lsl	r9,r11,0x1
80007824:	b5 99       	lsr	r9,0x15
80007826:	5e 0d       	reteq	0
80007828:	f6 08 15 0a 	lsl	r8,r11,0xa
8000782c:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80007830:	ab 6a       	lsl	r10,0xa
80007832:	5c 3a       	neg	r10
80007834:	5c fc       	rol	r12
80007836:	e0 49 07 ff 	cp.w	r9,2047
8000783a:	c1 a0       	breq	8000786e <__truncdfsf_return_op1+0x6>
8000783c:	e0 29 03 80 	sub	r9,896
80007840:	bf bc       	sbr	r12,0x1f
80007842:	58 09       	cp.w	r9,0
80007844:	e0 8a 00 1a 	brle	80007878 <__truncdfsf_return_op1+0x10>
80007848:	37 fa       	mov	r10,127
8000784a:	ed bc 00 08 	bld	r12,0x8
8000784e:	f7 ba 00 ff 	subeq	r10,-1
80007852:	14 0c       	add	r12,r10
80007854:	f7 b9 03 fe 	sublo	r9,-2
80007858:	ed bc 00 1f 	bld	r12,0x1f
8000785c:	f7 b9 01 01 	subne	r9,1
80007860:	f8 0c 16 07 	lsr	r12,r12,0x7
80007864:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80007868 <__truncdfsf_return_op1>:
80007868:	a1 7b       	lsl	r11,0x1
8000786a:	5d 0c       	ror	r12
8000786c:	5e fc       	retal	r12
8000786e:	bf dc       	cbr	r12,0x1f
80007870:	5e 1e       	retne	-1
80007872:	fc 1c 7f 80 	movh	r12,0x7f80
80007876:	5e fc       	retal	r12
80007878:	f2 09 11 01 	rsub	r9,r9,1
8000787c:	59 99       	cp.w	r9,25
8000787e:	f9 bc 02 00 	movhs	r12,0
80007882:	c1 32       	brcc	800078a8 <__truncdfsf_return_op1+0x40>
80007884:	f2 0a 11 20 	rsub	r10,r9,32
80007888:	f8 0a 09 4a 	lsl	r10,r12,r10
8000788c:	5f 1a       	srne	r10
8000788e:	f8 09 0a 4c 	lsr	r12,r12,r9
80007892:	14 4c       	or	r12,r10
80007894:	37 fa       	mov	r10,127
80007896:	ed bc 00 08 	bld	r12,0x8
8000789a:	f7 ba 00 ff 	subeq	r10,-1
8000789e:	14 0c       	add	r12,r10
800078a0:	f8 0c 16 07 	lsr	r12,r12,0x7
800078a4:	a1 7b       	lsl	r11,0x1
800078a6:	5d 0c       	ror	r12
800078a8:	5e fc       	retal	r12

800078aa <__avr32_udiv64>:
800078aa:	d4 31       	pushm	r0-r7,lr
800078ac:	1a 97       	mov	r7,sp
800078ae:	20 3d       	sub	sp,12
800078b0:	10 9c       	mov	r12,r8
800078b2:	12 9e       	mov	lr,r9
800078b4:	14 93       	mov	r3,r10
800078b6:	58 09       	cp.w	r9,0
800078b8:	e0 81 00 bd 	brne	80007a32 <__avr32_udiv64+0x188>
800078bc:	16 38       	cp.w	r8,r11
800078be:	e0 88 00 40 	brls	8000793e <__avr32_udiv64+0x94>
800078c2:	f0 08 12 00 	clz	r8,r8
800078c6:	c0 d0       	breq	800078e0 <__avr32_udiv64+0x36>
800078c8:	f6 08 09 4b 	lsl	r11,r11,r8
800078cc:	f0 09 11 20 	rsub	r9,r8,32
800078d0:	f8 08 09 4c 	lsl	r12,r12,r8
800078d4:	f4 09 0a 49 	lsr	r9,r10,r9
800078d8:	f4 08 09 43 	lsl	r3,r10,r8
800078dc:	f3 eb 10 0b 	or	r11,r9,r11
800078e0:	f8 0e 16 10 	lsr	lr,r12,0x10
800078e4:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800078e8:	f6 0e 0d 00 	divu	r0,r11,lr
800078ec:	e6 0b 16 10 	lsr	r11,r3,0x10
800078f0:	00 99       	mov	r9,r0
800078f2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800078f6:	e0 0a 02 48 	mul	r8,r0,r10
800078fa:	10 3b       	cp.w	r11,r8
800078fc:	c0 a2       	brcc	80007910 <__avr32_udiv64+0x66>
800078fe:	20 19       	sub	r9,1
80007900:	18 0b       	add	r11,r12
80007902:	18 3b       	cp.w	r11,r12
80007904:	c0 63       	brcs	80007910 <__avr32_udiv64+0x66>
80007906:	10 3b       	cp.w	r11,r8
80007908:	f7 b9 03 01 	sublo	r9,1
8000790c:	f7 dc e3 0b 	addcs	r11,r11,r12
80007910:	f6 08 01 01 	sub	r1,r11,r8
80007914:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007918:	e2 0e 0d 00 	divu	r0,r1,lr
8000791c:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007920:	00 98       	mov	r8,r0
80007922:	e0 0a 02 4a 	mul	r10,r0,r10
80007926:	14 33       	cp.w	r3,r10
80007928:	c0 82       	brcc	80007938 <__avr32_udiv64+0x8e>
8000792a:	20 18       	sub	r8,1
8000792c:	18 03       	add	r3,r12
8000792e:	18 33       	cp.w	r3,r12
80007930:	c0 43       	brcs	80007938 <__avr32_udiv64+0x8e>
80007932:	14 33       	cp.w	r3,r10
80007934:	f7 b8 03 01 	sublo	r8,1
80007938:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000793c:	cd f8       	rjmp	80007afa <__avr32_udiv64+0x250>
8000793e:	58 08       	cp.w	r8,0
80007940:	c0 51       	brne	8000794a <__avr32_udiv64+0xa0>
80007942:	30 19       	mov	r9,1
80007944:	f2 08 0d 08 	divu	r8,r9,r8
80007948:	10 9c       	mov	r12,r8
8000794a:	f8 06 12 00 	clz	r6,r12
8000794e:	c0 41       	brne	80007956 <__avr32_udiv64+0xac>
80007950:	18 1b       	sub	r11,r12
80007952:	30 19       	mov	r9,1
80007954:	c4 08       	rjmp	800079d4 <__avr32_udiv64+0x12a>
80007956:	ec 01 11 20 	rsub	r1,r6,32
8000795a:	f4 01 0a 49 	lsr	r9,r10,r1
8000795e:	f8 06 09 4c 	lsl	r12,r12,r6
80007962:	f6 06 09 48 	lsl	r8,r11,r6
80007966:	f6 01 0a 41 	lsr	r1,r11,r1
8000796a:	f3 e8 10 08 	or	r8,r9,r8
8000796e:	f8 03 16 10 	lsr	r3,r12,0x10
80007972:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80007976:	e2 03 0d 00 	divu	r0,r1,r3
8000797a:	f0 0b 16 10 	lsr	r11,r8,0x10
8000797e:	00 9e       	mov	lr,r0
80007980:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007984:	e0 05 02 49 	mul	r9,r0,r5
80007988:	12 3b       	cp.w	r11,r9
8000798a:	c0 a2       	brcc	8000799e <__avr32_udiv64+0xf4>
8000798c:	20 1e       	sub	lr,1
8000798e:	18 0b       	add	r11,r12
80007990:	18 3b       	cp.w	r11,r12
80007992:	c0 63       	brcs	8000799e <__avr32_udiv64+0xf4>
80007994:	12 3b       	cp.w	r11,r9
80007996:	f7 be 03 01 	sublo	lr,1
8000799a:	f7 dc e3 0b 	addcs	r11,r11,r12
8000799e:	12 1b       	sub	r11,r9
800079a0:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800079a4:	f6 03 0d 02 	divu	r2,r11,r3
800079a8:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800079ac:	04 99       	mov	r9,r2
800079ae:	e4 05 02 4b 	mul	r11,r2,r5
800079b2:	16 38       	cp.w	r8,r11
800079b4:	c0 a2       	brcc	800079c8 <__avr32_udiv64+0x11e>
800079b6:	20 19       	sub	r9,1
800079b8:	18 08       	add	r8,r12
800079ba:	18 38       	cp.w	r8,r12
800079bc:	c0 63       	brcs	800079c8 <__avr32_udiv64+0x11e>
800079be:	16 38       	cp.w	r8,r11
800079c0:	f7 b9 03 01 	sublo	r9,1
800079c4:	f1 dc e3 08 	addcs	r8,r8,r12
800079c8:	f4 06 09 43 	lsl	r3,r10,r6
800079cc:	f0 0b 01 0b 	sub	r11,r8,r11
800079d0:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800079d4:	f8 06 16 10 	lsr	r6,r12,0x10
800079d8:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800079dc:	f6 06 0d 00 	divu	r0,r11,r6
800079e0:	e6 0b 16 10 	lsr	r11,r3,0x10
800079e4:	00 9a       	mov	r10,r0
800079e6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800079ea:	e0 0e 02 48 	mul	r8,r0,lr
800079ee:	10 3b       	cp.w	r11,r8
800079f0:	c0 a2       	brcc	80007a04 <__avr32_udiv64+0x15a>
800079f2:	20 1a       	sub	r10,1
800079f4:	18 0b       	add	r11,r12
800079f6:	18 3b       	cp.w	r11,r12
800079f8:	c0 63       	brcs	80007a04 <__avr32_udiv64+0x15a>
800079fa:	10 3b       	cp.w	r11,r8
800079fc:	f7 ba 03 01 	sublo	r10,1
80007a00:	f7 dc e3 0b 	addcs	r11,r11,r12
80007a04:	f6 08 01 01 	sub	r1,r11,r8
80007a08:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007a0c:	e2 06 0d 00 	divu	r0,r1,r6
80007a10:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007a14:	00 98       	mov	r8,r0
80007a16:	e0 0e 02 4b 	mul	r11,r0,lr
80007a1a:	16 33       	cp.w	r3,r11
80007a1c:	c0 82       	brcc	80007a2c <__avr32_udiv64+0x182>
80007a1e:	20 18       	sub	r8,1
80007a20:	18 03       	add	r3,r12
80007a22:	18 33       	cp.w	r3,r12
80007a24:	c0 43       	brcs	80007a2c <__avr32_udiv64+0x182>
80007a26:	16 33       	cp.w	r3,r11
80007a28:	f7 b8 03 01 	sublo	r8,1
80007a2c:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80007a30:	c6 98       	rjmp	80007b02 <__avr32_udiv64+0x258>
80007a32:	16 39       	cp.w	r9,r11
80007a34:	e0 8b 00 65 	brhi	80007afe <__avr32_udiv64+0x254>
80007a38:	f2 09 12 00 	clz	r9,r9
80007a3c:	c0 b1       	brne	80007a52 <__avr32_udiv64+0x1a8>
80007a3e:	10 3a       	cp.w	r10,r8
80007a40:	5f 2a       	srhs	r10
80007a42:	1c 3b       	cp.w	r11,lr
80007a44:	5f b8       	srhi	r8
80007a46:	10 4a       	or	r10,r8
80007a48:	f2 0a 18 00 	cp.b	r10,r9
80007a4c:	c5 90       	breq	80007afe <__avr32_udiv64+0x254>
80007a4e:	30 18       	mov	r8,1
80007a50:	c5 98       	rjmp	80007b02 <__avr32_udiv64+0x258>
80007a52:	f0 09 09 46 	lsl	r6,r8,r9
80007a56:	f2 03 11 20 	rsub	r3,r9,32
80007a5a:	fc 09 09 4e 	lsl	lr,lr,r9
80007a5e:	f0 03 0a 48 	lsr	r8,r8,r3
80007a62:	f6 09 09 4c 	lsl	r12,r11,r9
80007a66:	f4 03 0a 42 	lsr	r2,r10,r3
80007a6a:	ef 46 ff f4 	st.w	r7[-12],r6
80007a6e:	f6 03 0a 43 	lsr	r3,r11,r3
80007a72:	18 42       	or	r2,r12
80007a74:	f1 ee 10 0c 	or	r12,r8,lr
80007a78:	f8 01 16 10 	lsr	r1,r12,0x10
80007a7c:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007a80:	e6 01 0d 04 	divu	r4,r3,r1
80007a84:	e4 03 16 10 	lsr	r3,r2,0x10
80007a88:	08 9e       	mov	lr,r4
80007a8a:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007a8e:	e8 06 02 48 	mul	r8,r4,r6
80007a92:	10 33       	cp.w	r3,r8
80007a94:	c0 a2       	brcc	80007aa8 <__avr32_udiv64+0x1fe>
80007a96:	20 1e       	sub	lr,1
80007a98:	18 03       	add	r3,r12
80007a9a:	18 33       	cp.w	r3,r12
80007a9c:	c0 63       	brcs	80007aa8 <__avr32_udiv64+0x1fe>
80007a9e:	10 33       	cp.w	r3,r8
80007aa0:	f7 be 03 01 	sublo	lr,1
80007aa4:	e7 dc e3 03 	addcs	r3,r3,r12
80007aa8:	10 13       	sub	r3,r8
80007aaa:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80007aae:	e6 01 0d 00 	divu	r0,r3,r1
80007ab2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007ab6:	00 98       	mov	r8,r0
80007ab8:	e0 06 02 46 	mul	r6,r0,r6
80007abc:	0c 3b       	cp.w	r11,r6
80007abe:	c0 a2       	brcc	80007ad2 <__avr32_udiv64+0x228>
80007ac0:	20 18       	sub	r8,1
80007ac2:	18 0b       	add	r11,r12
80007ac4:	18 3b       	cp.w	r11,r12
80007ac6:	c0 63       	brcs	80007ad2 <__avr32_udiv64+0x228>
80007ac8:	0c 3b       	cp.w	r11,r6
80007aca:	f7 dc e3 0b 	addcs	r11,r11,r12
80007ace:	f7 b8 03 01 	sublo	r8,1
80007ad2:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007ad6:	ee f4 ff f4 	ld.w	r4,r7[-12]
80007ada:	0c 1b       	sub	r11,r6
80007adc:	f0 04 06 42 	mulu.d	r2,r8,r4
80007ae0:	06 95       	mov	r5,r3
80007ae2:	16 35       	cp.w	r5,r11
80007ae4:	e0 8b 00 0a 	brhi	80007af8 <__avr32_udiv64+0x24e>
80007ae8:	5f 0b       	sreq	r11
80007aea:	f4 09 09 49 	lsl	r9,r10,r9
80007aee:	12 32       	cp.w	r2,r9
80007af0:	5f b9       	srhi	r9
80007af2:	f7 e9 00 09 	and	r9,r11,r9
80007af6:	c0 60       	breq	80007b02 <__avr32_udiv64+0x258>
80007af8:	20 18       	sub	r8,1
80007afa:	30 09       	mov	r9,0
80007afc:	c0 38       	rjmp	80007b02 <__avr32_udiv64+0x258>
80007afe:	30 09       	mov	r9,0
80007b00:	12 98       	mov	r8,r9
80007b02:	10 9a       	mov	r10,r8
80007b04:	12 93       	mov	r3,r9
80007b06:	10 92       	mov	r2,r8
80007b08:	12 9b       	mov	r11,r9
80007b0a:	2f dd       	sub	sp,-12
80007b0c:	d8 32       	popm	r0-r7,pc

80007b0e <memcpy>:
80007b0e:	58 8a       	cp.w	r10,8
80007b10:	c2 f5       	brlt	80007b6e <memcpy+0x60>
80007b12:	f9 eb 10 09 	or	r9,r12,r11
80007b16:	e2 19 00 03 	andl	r9,0x3,COH
80007b1a:	e0 81 00 97 	brne	80007c48 <memcpy+0x13a>
80007b1e:	e0 4a 00 20 	cp.w	r10,32
80007b22:	c3 b4       	brge	80007b98 <memcpy+0x8a>
80007b24:	f4 08 14 02 	asr	r8,r10,0x2
80007b28:	f0 09 11 08 	rsub	r9,r8,8
80007b2c:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007b30:	76 69       	ld.w	r9,r11[0x18]
80007b32:	99 69       	st.w	r12[0x18],r9
80007b34:	76 59       	ld.w	r9,r11[0x14]
80007b36:	99 59       	st.w	r12[0x14],r9
80007b38:	76 49       	ld.w	r9,r11[0x10]
80007b3a:	99 49       	st.w	r12[0x10],r9
80007b3c:	76 39       	ld.w	r9,r11[0xc]
80007b3e:	99 39       	st.w	r12[0xc],r9
80007b40:	76 29       	ld.w	r9,r11[0x8]
80007b42:	99 29       	st.w	r12[0x8],r9
80007b44:	76 19       	ld.w	r9,r11[0x4]
80007b46:	99 19       	st.w	r12[0x4],r9
80007b48:	76 09       	ld.w	r9,r11[0x0]
80007b4a:	99 09       	st.w	r12[0x0],r9
80007b4c:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007b50:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007b54:	e0 1a 00 03 	andl	r10,0x3
80007b58:	f4 0a 11 04 	rsub	r10,r10,4
80007b5c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007b60:	17 a9       	ld.ub	r9,r11[0x2]
80007b62:	b0 a9       	st.b	r8[0x2],r9
80007b64:	17 99       	ld.ub	r9,r11[0x1]
80007b66:	b0 99       	st.b	r8[0x1],r9
80007b68:	17 89       	ld.ub	r9,r11[0x0]
80007b6a:	b0 89       	st.b	r8[0x0],r9
80007b6c:	5e fc       	retal	r12
80007b6e:	f4 0a 11 09 	rsub	r10,r10,9
80007b72:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007b76:	17 f9       	ld.ub	r9,r11[0x7]
80007b78:	b8 f9       	st.b	r12[0x7],r9
80007b7a:	17 e9       	ld.ub	r9,r11[0x6]
80007b7c:	b8 e9       	st.b	r12[0x6],r9
80007b7e:	17 d9       	ld.ub	r9,r11[0x5]
80007b80:	b8 d9       	st.b	r12[0x5],r9
80007b82:	17 c9       	ld.ub	r9,r11[0x4]
80007b84:	b8 c9       	st.b	r12[0x4],r9
80007b86:	17 b9       	ld.ub	r9,r11[0x3]
80007b88:	b8 b9       	st.b	r12[0x3],r9
80007b8a:	17 a9       	ld.ub	r9,r11[0x2]
80007b8c:	b8 a9       	st.b	r12[0x2],r9
80007b8e:	17 99       	ld.ub	r9,r11[0x1]
80007b90:	b8 99       	st.b	r12[0x1],r9
80007b92:	17 89       	ld.ub	r9,r11[0x0]
80007b94:	b8 89       	st.b	r12[0x0],r9
80007b96:	5e fc       	retal	r12
80007b98:	eb cd 40 c0 	pushm	r6-r7,lr
80007b9c:	18 99       	mov	r9,r12
80007b9e:	22 0a       	sub	r10,32
80007ba0:	b7 07       	ld.d	r6,r11++
80007ba2:	b3 26       	st.d	r9++,r6
80007ba4:	b7 07       	ld.d	r6,r11++
80007ba6:	b3 26       	st.d	r9++,r6
80007ba8:	b7 07       	ld.d	r6,r11++
80007baa:	b3 26       	st.d	r9++,r6
80007bac:	b7 07       	ld.d	r6,r11++
80007bae:	b3 26       	st.d	r9++,r6
80007bb0:	22 0a       	sub	r10,32
80007bb2:	cf 74       	brge	80007ba0 <memcpy+0x92>
80007bb4:	2f 0a       	sub	r10,-16
80007bb6:	c0 65       	brlt	80007bc2 <memcpy+0xb4>
80007bb8:	b7 07       	ld.d	r6,r11++
80007bba:	b3 26       	st.d	r9++,r6
80007bbc:	b7 07       	ld.d	r6,r11++
80007bbe:	b3 26       	st.d	r9++,r6
80007bc0:	21 0a       	sub	r10,16
80007bc2:	5c 3a       	neg	r10
80007bc4:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80007bc8:	d7 03       	nop
80007bca:	d7 03       	nop
80007bcc:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007bd0:	f3 66 00 0e 	st.b	r9[14],r6
80007bd4:	f7 36 00 0d 	ld.ub	r6,r11[13]
80007bd8:	f3 66 00 0d 	st.b	r9[13],r6
80007bdc:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007be0:	f3 66 00 0c 	st.b	r9[12],r6
80007be4:	f7 36 00 0b 	ld.ub	r6,r11[11]
80007be8:	f3 66 00 0b 	st.b	r9[11],r6
80007bec:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007bf0:	f3 66 00 0a 	st.b	r9[10],r6
80007bf4:	f7 36 00 09 	ld.ub	r6,r11[9]
80007bf8:	f3 66 00 09 	st.b	r9[9],r6
80007bfc:	f7 36 00 08 	ld.ub	r6,r11[8]
80007c00:	f3 66 00 08 	st.b	r9[8],r6
80007c04:	f7 36 00 07 	ld.ub	r6,r11[7]
80007c08:	f3 66 00 07 	st.b	r9[7],r6
80007c0c:	f7 36 00 06 	ld.ub	r6,r11[6]
80007c10:	f3 66 00 06 	st.b	r9[6],r6
80007c14:	f7 36 00 05 	ld.ub	r6,r11[5]
80007c18:	f3 66 00 05 	st.b	r9[5],r6
80007c1c:	f7 36 00 04 	ld.ub	r6,r11[4]
80007c20:	f3 66 00 04 	st.b	r9[4],r6
80007c24:	f7 36 00 03 	ld.ub	r6,r11[3]
80007c28:	f3 66 00 03 	st.b	r9[3],r6
80007c2c:	f7 36 00 02 	ld.ub	r6,r11[2]
80007c30:	f3 66 00 02 	st.b	r9[2],r6
80007c34:	f7 36 00 01 	ld.ub	r6,r11[1]
80007c38:	f3 66 00 01 	st.b	r9[1],r6
80007c3c:	f7 36 00 00 	ld.ub	r6,r11[0]
80007c40:	f3 66 00 00 	st.b	r9[0],r6
80007c44:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007c48:	20 1a       	sub	r10,1
80007c4a:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007c4e:	f8 0a 0b 09 	st.b	r12[r10],r9
80007c52:	cf b1       	brne	80007c48 <memcpy+0x13a>
80007c54:	5e fc       	retal	r12

80007c56 <memset>:
80007c56:	18 98       	mov	r8,r12
80007c58:	c0 38       	rjmp	80007c5e <memset+0x8>
80007c5a:	10 cb       	st.b	r8++,r11
80007c5c:	20 1a       	sub	r10,1
80007c5e:	58 0a       	cp.w	r10,0
80007c60:	cf d1       	brne	80007c5a <memset+0x4>
80007c62:	5e fc       	retal	r12

80007c64 <strncpy>:
80007c64:	30 08       	mov	r8,0
80007c66:	10 3a       	cp.w	r10,r8
80007c68:	5e 0c       	reteq	r12
80007c6a:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007c6e:	f8 08 0b 09 	st.b	r12[r8],r9
80007c72:	2f f8       	sub	r8,-1
80007c74:	58 09       	cp.w	r9,0
80007c76:	cf 81       	brne	80007c66 <strncpy+0x2>
80007c78:	10 3a       	cp.w	r10,r8
80007c7a:	5e 0c       	reteq	r12
80007c7c:	f8 08 0b 09 	st.b	r12[r8],r9
80007c80:	2f f8       	sub	r8,-1
80007c82:	cf bb       	rjmp	80007c78 <strncpy+0x14>

Disassembly of section .exception:

80007e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80007e00:	c0 08       	rjmp	80007e00 <_evba>
	...

80007e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80007e04:	c0 08       	rjmp	80007e04 <_handle_TLB_Multiple_Hit>
	...

80007e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80007e08:	c0 08       	rjmp	80007e08 <_handle_Bus_Error_Data_Fetch>
	...

80007e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80007e0c:	c0 08       	rjmp	80007e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80007e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80007e10:	c0 08       	rjmp	80007e10 <_handle_NMI>
	...

80007e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80007e14:	c0 08       	rjmp	80007e14 <_handle_Instruction_Address>
	...

80007e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80007e18:	c0 08       	rjmp	80007e18 <_handle_ITLB_Protection>
	...

80007e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80007e1c:	c0 08       	rjmp	80007e1c <_handle_Breakpoint>
	...

80007e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80007e20:	c0 08       	rjmp	80007e20 <_handle_Illegal_Opcode>
	...

80007e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80007e24:	c0 08       	rjmp	80007e24 <_handle_Unimplemented_Instruction>
	...

80007e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80007e28:	c0 08       	rjmp	80007e28 <_handle_Privilege_Violation>
	...

80007e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR UC3.
_handle_Floating_Point:
	rjmp $
80007e2c:	c0 08       	rjmp	80007e2c <_handle_Floating_Point>
	...

80007e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR UC3.
_handle_Coprocessor_Absent:
	rjmp $
80007e30:	c0 08       	rjmp	80007e30 <_handle_Coprocessor_Absent>
	...

80007e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80007e34:	c0 08       	rjmp	80007e34 <_handle_Data_Address_Read>
	...

80007e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80007e38:	c0 08       	rjmp	80007e38 <_handle_Data_Address_Write>
	...

80007e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80007e3c:	c0 08       	rjmp	80007e3c <_handle_DTLB_Protection_Read>
	...

80007e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80007e40:	c0 08       	rjmp	80007e40 <_handle_DTLB_Protection_Write>
	...

80007e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80007e44:	c0 08       	rjmp	80007e44 <_handle_DTLB_Modified>
	...

80007e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80007e50:	c0 08       	rjmp	80007e50 <_handle_ITLB_Miss>
	...

80007e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80007e60:	c0 08       	rjmp	80007e60 <_handle_DTLB_Miss_Read>
	...

80007e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80007e70:	c0 08       	rjmp	80007e70 <_handle_DTLB_Miss_Write>
	...

80007f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	lda.w   pc, SCALLYield
80007f00:	fe cf 26 d8 	sub	pc,pc,9944

80007f04 <_int0>:
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
	rete
.endr
80007f04:	30 0c       	mov	r12,0
80007f06:	fe b0 f5 99 	rcall	80006a38 <_get_interrupt_handler>
80007f0a:	58 0c       	cp.w	r12,0
80007f0c:	f8 0f 17 10 	movne	pc,r12
80007f10:	d6 03       	rete

80007f12 <_int1>:
80007f12:	30 1c       	mov	r12,1
80007f14:	fe b0 f5 92 	rcall	80006a38 <_get_interrupt_handler>
80007f18:	58 0c       	cp.w	r12,0
80007f1a:	f8 0f 17 10 	movne	pc,r12
80007f1e:	d6 03       	rete

80007f20 <_int2>:
80007f20:	30 2c       	mov	r12,2
80007f22:	fe b0 f5 8b 	rcall	80006a38 <_get_interrupt_handler>
80007f26:	58 0c       	cp.w	r12,0
80007f28:	f8 0f 17 10 	movne	pc,r12
80007f2c:	d6 03       	rete

80007f2e <_int3>:
80007f2e:	30 3c       	mov	r12,3
80007f30:	fe b0 f5 84 	rcall	80006a38 <_get_interrupt_handler>
80007f34:	58 0c       	cp.w	r12,0
80007f36:	f8 0f 17 10 	movne	pc,r12
80007f3a:	d6 03       	rete
80007f3c:	d7 03       	nop
80007f3e:	d7 03       	nop
80007f40:	d7 03       	nop
80007f42:	d7 03       	nop
80007f44:	d7 03       	nop
80007f46:	d7 03       	nop
80007f48:	d7 03       	nop
80007f4a:	d7 03       	nop
80007f4c:	d7 03       	nop
80007f4e:	d7 03       	nop
80007f50:	d7 03       	nop
80007f52:	d7 03       	nop
80007f54:	d7 03       	nop
80007f56:	d7 03       	nop
80007f58:	d7 03       	nop
80007f5a:	d7 03       	nop
80007f5c:	d7 03       	nop
80007f5e:	d7 03       	nop
80007f60:	d7 03       	nop
80007f62:	d7 03       	nop
80007f64:	d7 03       	nop
80007f66:	d7 03       	nop
80007f68:	d7 03       	nop
80007f6a:	d7 03       	nop
80007f6c:	d7 03       	nop
80007f6e:	d7 03       	nop
80007f70:	d7 03       	nop
80007f72:	d7 03       	nop
80007f74:	d7 03       	nop
80007f76:	d7 03       	nop
80007f78:	d7 03       	nop
80007f7a:	d7 03       	nop
80007f7c:	d7 03       	nop
80007f7e:	d7 03       	nop
80007f80:	d7 03       	nop
80007f82:	d7 03       	nop
80007f84:	d7 03       	nop
80007f86:	d7 03       	nop
80007f88:	d7 03       	nop
80007f8a:	d7 03       	nop
80007f8c:	d7 03       	nop
80007f8e:	d7 03       	nop
80007f90:	d7 03       	nop
80007f92:	d7 03       	nop
80007f94:	d7 03       	nop
80007f96:	d7 03       	nop
80007f98:	d7 03       	nop
80007f9a:	d7 03       	nop
80007f9c:	d7 03       	nop
80007f9e:	d7 03       	nop
80007fa0:	d7 03       	nop
80007fa2:	d7 03       	nop
80007fa4:	d7 03       	nop
80007fa6:	d7 03       	nop
80007fa8:	d7 03       	nop
80007faa:	d7 03       	nop
80007fac:	d7 03       	nop
80007fae:	d7 03       	nop
80007fb0:	d7 03       	nop
80007fb2:	d7 03       	nop
80007fb4:	d7 03       	nop
80007fb6:	d7 03       	nop
80007fb8:	d7 03       	nop
80007fba:	d7 03       	nop
80007fbc:	d7 03       	nop
80007fbe:	d7 03       	nop
80007fc0:	d7 03       	nop
80007fc2:	d7 03       	nop
80007fc4:	d7 03       	nop
80007fc6:	d7 03       	nop
80007fc8:	d7 03       	nop
80007fca:	d7 03       	nop
80007fcc:	d7 03       	nop
80007fce:	d7 03       	nop
80007fd0:	d7 03       	nop
80007fd2:	d7 03       	nop
80007fd4:	d7 03       	nop
80007fd6:	d7 03       	nop
80007fd8:	d7 03       	nop
80007fda:	d7 03       	nop
80007fdc:	d7 03       	nop
80007fde:	d7 03       	nop
80007fe0:	d7 03       	nop
80007fe2:	d7 03       	nop
80007fe4:	d7 03       	nop
80007fe6:	d7 03       	nop
80007fe8:	d7 03       	nop
80007fea:	d7 03       	nop
80007fec:	d7 03       	nop
80007fee:	d7 03       	nop
80007ff0:	d7 03       	nop
80007ff2:	d7 03       	nop
80007ff4:	d7 03       	nop
80007ff6:	d7 03       	nop
80007ff8:	d7 03       	nop
80007ffa:	d7 03       	nop
80007ffc:	d7 03       	nop
80007ffe:	d7 03       	nop
