

================================================================
== Vivado HLS Report for 'math_accel_Block_ZrsILi32ELb0EE11ap_int_1'
================================================================
* Date:           Sun Sep  4 20:47:50 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        math_accel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      1.66|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      1|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      3|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      3|      4|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_48     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_out_stream_TREADY  |   1|          2|    1|          2|
    |out_stream_TDATA_blk_n            |   1|          2|    1|          2|
    |tmp_last_V_2_reload_blk_n         |   1|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |   3|          6|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_reg_ioackin_out_stream_TREADY  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  3|   0|    3|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|sqrt_res                     |  in |   32|   ap_none  |                   sqrt_res                  |    pointer   |
|tmp_last_V_2_reload_dout     |  in |    1|   ap_fifo  |             tmp_last_V_2_reload             |    pointer   |
|tmp_last_V_2_reload_empty_n  |  in |    1|   ap_fifo  |             tmp_last_V_2_reload             |    pointer   |
|tmp_last_V_2_reload_read     | out |    1|   ap_fifo  |             tmp_last_V_2_reload             |    pointer   |
|out_stream_TDATA             | out |   32|    axis    |             out_stream_V_data_V             |    pointer   |
|out_stream_TVALID            | out |    1|    axis    |             out_stream_V_dest_V             |    pointer   |
|out_stream_TREADY            |  in |    1|    axis    |             out_stream_V_dest_V             |    pointer   |
|out_stream_TDEST             | out |    1|    axis    |             out_stream_V_dest_V             |    pointer   |
|out_stream_TKEEP             | out |    4|    axis    |             out_stream_V_keep_V             |    pointer   |
|out_stream_TSTRB             | out |    4|    axis    |             out_stream_V_strb_V             |    pointer   |
|out_stream_TUSER             | out |    1|    axis    |             out_stream_V_user_V             |    pointer   |
|out_stream_TLAST             | out |    1|    axis    |             out_stream_V_last_V             |    pointer   |
|out_stream_TID               | out |    1|    axis    |              out_stream_V_id_V              |    pointer   |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.66ns
ST_1: stg_2 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %out_stream_V_dest_V, i1* %out_stream_V_id_V, i1* %out_stream_V_last_V, i1* %out_stream_V_user_V, i4* %out_stream_V_strb_V, i4* %out_stream_V_keep_V, i32* %out_stream_V_data_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806)

ST_1: tmp_data_V [1/1] 0.00ns
entry:1  %tmp_data_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %sqrt_res)

ST_1: stg_4 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i1* %tmp_last_V_2_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: tmp_last_V [1/1] 1.66ns
entry:3  %tmp_last_V = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %tmp_last_V_2_reload)

ST_1: stg_6 [1/1] 0.00ns
entry:4  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 undef, i1 undef, i1 %tmp_last_V, i1 undef, i1 undef)

ST_1: stg_7 [1/1] 0.00ns
entry:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sqrt_res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_last_V_2_reload]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2      (specinterface) [ 00]
tmp_data_V (read         ) [ 00]
stg_4      (specinterface) [ 00]
tmp_last_V (read         ) [ 00]
stg_6      (write        ) [ 00]
stg_7      (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sqrt_res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_res"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_last_V_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_last_V_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_data_V_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_last_V_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stg_6_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="0" index="3" bw="4" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="0"/>
<pin id="66" dir="0" index="5" bw="1" slack="0"/>
<pin id="67" dir="0" index="6" bw="1" slack="0"/>
<pin id="68" dir="0" index="7" bw="1" slack="0"/>
<pin id="69" dir="0" index="8" bw="32" slack="0"/>
<pin id="70" dir="0" index="9" bw="1" slack="0"/>
<pin id="71" dir="0" index="10" bw="1" slack="0"/>
<pin id="72" dir="0" index="11" bw="1" slack="0"/>
<pin id="73" dir="0" index="12" bw="1" slack="0"/>
<pin id="74" dir="0" index="13" bw="1" slack="0"/>
<pin id="75" dir="0" index="14" bw="1" slack="0"/>
<pin id="76" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="60" pin=6"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="60" pin=7"/></net>

<net id="85"><net_src comp="48" pin="2"/><net_sink comp="60" pin=8"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="60" pin=9"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="60" pin=10"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="60" pin=11"/></net>

<net id="89"><net_src comp="54" pin="2"/><net_sink comp="60" pin=12"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="60" pin=13"/></net>

<net id="91"><net_src comp="46" pin="0"/><net_sink comp="60" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {1 }
	Port: out_stream_V_keep_V | {1 }
	Port: out_stream_V_strb_V | {1 }
	Port: out_stream_V_user_V | {1 }
	Port: out_stream_V_last_V | {1 }
	Port: out_stream_V_id_V | {1 }
	Port: out_stream_V_dest_V | {1 }
 - Input state : 
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : sqrt_res | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : tmp_last_V_2_reload | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : out_stream_V_data_V | {}
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : out_stream_V_keep_V | {}
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : out_stream_V_strb_V | {}
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : out_stream_V_user_V | {}
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : out_stream_V_last_V | {}
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : out_stream_V_id_V | {}
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 : out_stream_V_dest_V | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
|   read   | tmp_data_V_read_fu_48 |
|          | tmp_last_V_read_fu_54 |
|----------|-----------------------|
|   write  |   stg_6_write_fu_60   |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
