static inline unsigned int F_1 ( unsigned V_1 )\r\n{\r\nreturn F_2 ( V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_3 ( unsigned long V_3 , unsigned V_1 )\r\n{\r\nF_4 ( V_3 , V_2 + V_1 ) ;\r\n}\r\nstatic void F_5 ( struct V_4 * V_5 )\r\n{\r\nF_3 ( V_5 -> V_6 , V_7 ) ;\r\n}\r\nstatic void F_6 ( struct V_4 * V_5 )\r\n{\r\nF_3 ( 1 , V_8 ) ;\r\nF_3 ( V_5 -> V_6 , V_9 ) ;\r\nF_3 ( 1 , V_10 ) ;\r\n}\r\nstatic void F_7 ( struct V_4 * V_5 )\r\n{\r\nF_3 ( V_5 -> V_6 , V_11 ) ;\r\n}\r\nstatic int F_8 ( struct V_4 * V_5 , unsigned int V_12 )\r\n{\r\nunsigned V_13 = F_9 ( V_5 -> V_6 ) ;\r\nunsigned V_14 = F_10 ( V_5 -> V_6 ) ;\r\nunsigned V_15 = F_1 ( F_11 ( V_13 ) ) ;\r\nunsigned type = F_1 ( F_12 ( V_13 ) ) ;\r\nswitch ( V_12 ) {\r\ncase V_16 :\r\nV_15 |= V_14 ;\r\ntype |= V_14 ;\r\nbreak;\r\ncase V_17 :\r\nV_15 &= ~ V_14 ;\r\ntype |= V_14 ;\r\nbreak;\r\ncase V_18 :\r\nV_15 |= V_14 ;\r\ntype &= ~ V_14 ;\r\nbreak;\r\ncase V_19 :\r\nV_15 &= ~ V_14 ;\r\ntype &= ~ V_14 ;\r\nbreak;\r\ndefault:\r\nreturn - V_20 ;\r\n}\r\nF_3 ( V_15 , F_11 ( V_13 ) ) ;\r\nF_3 ( type , F_12 ( V_13 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_21 * V_22 , unsigned int V_23 ,\r\nT_1 V_24 )\r\n{\r\nF_14 ( L_1 , V_23 , V_24 ) ;\r\nF_15 ( V_23 , & V_25 ) ;\r\nF_16 ( V_23 ) ;\r\nF_17 ( V_23 , V_26 ) ;\r\nreturn 0 ;\r\n}\r\nint T_2 F_18 ( struct V_27 * V_28 , struct V_27 * V_29 )\r\n{\r\nT_3 V_30 = V_31 . V_32 ;\r\nT_4 * V_33 = V_31 . V_34 ;\r\nT_3 * V_35 = V_31 . V_36 ;\r\nunsigned V_37 = F_19 ( V_30 ) ;\r\nint V_38 , V_39 ;\r\nV_40 = V_41 ;\r\nif ( V_28 ) {\r\nV_2 = F_20 ( V_28 , 0 ) ;\r\nif ( F_21 ( V_28 , L_2 , & V_30 ) )\r\nF_22 ( L_3 ,\r\nV_30 ) ;\r\n} else {\r\nV_2 = F_23 ( V_31 . V_42 , V_43 ) ;\r\n}\r\nif ( F_24 ( ! V_2 ) )\r\nreturn - V_20 ;\r\nF_3 ( 0 , V_44 ) ;\r\nF_3 ( 0 , F_25 ( 0 ) ) ;\r\nfor ( V_38 = 0 ; V_38 < V_37 ; V_38 ++ )\r\nF_3 ( ~ 0 , F_26 ( V_38 ) ) ;\r\nF_3 ( 0 , V_45 ) ;\r\nF_3 ( 0 , V_46 ) ;\r\nfor ( V_38 = 0 ; V_38 < V_37 ; V_38 ++ )\r\nF_3 ( ~ 0 , F_27 ( V_38 ) ) ;\r\nF_3 ( 1 , V_10 ) ;\r\nV_37 = ( V_30 + 3 ) >> 2 ;\r\nif ( V_33 ) {\r\nunsigned V_47 , V_48 ;\r\nT_3 V_49 ;\r\nfor ( V_48 = V_38 = 0 ; V_38 < V_37 ; V_38 ++ ) {\r\nfor ( V_49 = V_47 = 0 ; V_47 < 4 ; V_47 ++ , V_48 ++ ) {\r\nV_49 >>= 8 ;\r\nif ( V_48 < V_30 )\r\nV_49 |= V_33 [ V_48 ] << 24 ;\r\n}\r\nF_3 ( V_49 , F_28 ( V_38 ) ) ;\r\n}\r\n} else {\r\nfor ( V_38 = 0 ; V_38 < V_37 ; V_38 ++ )\r\nF_3 ( 0x0f0f0f0f , F_28 ( V_38 ) ) ;\r\n}\r\nif ( V_35 )\r\nfor ( V_38 = 0 ; V_35 [ V_38 ] != - 1 ; V_38 ++ )\r\nF_3 ( V_35 [ V_38 ] , F_29 ( V_38 ) ) ;\r\nV_39 = F_30 ( - 1 , 0 , V_30 , 0 ) ;\r\nif ( V_39 < 0 ) {\r\nF_22 ( L_4 ) ;\r\nV_39 = 0 ;\r\n}\r\nV_50 = F_31 ( V_28 , V_30 ,\r\nV_39 , 0 , & V_51 , NULL ) ;\r\nif ( ! V_50 ) {\r\nF_32 ( L_5 ) ;\r\nreturn - V_20 ;\r\n}\r\nF_3 ( 1 , V_44 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_33 ( void )\r\n{\r\nF_18 ( NULL , NULL ) ;\r\n}
