-- generated by newgenasym Thu Oct 21 13:44:45 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad9122bcpzrl is
    port (    
	AVDD33:    INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	AVSS:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	\cs#\:     INOUT  STD_LOGIC;    
	CVDD18:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	CVSS:      INOUT  STD_LOGIC;    
	D0N:       INOUT  STD_LOGIC;    
	D0P:       INOUT  STD_LOGIC;    
	D10N:      INOUT  STD_LOGIC;    
	D10P:      INOUT  STD_LOGIC;    
	D11N:      INOUT  STD_LOGIC;    
	D11P:      INOUT  STD_LOGIC;    
	D12N:      INOUT  STD_LOGIC;    
	D12P:      INOUT  STD_LOGIC;    
	D13N:      INOUT  STD_LOGIC;    
	D13P:      INOUT  STD_LOGIC;    
	D14N:      INOUT  STD_LOGIC;    
	D14P:      INOUT  STD_LOGIC;    
	D15N:      INOUT  STD_LOGIC;    
	D15P:      INOUT  STD_LOGIC;    
	D1N:       INOUT  STD_LOGIC;    
	D1P:       INOUT  STD_LOGIC;    
	D2N:       INOUT  STD_LOGIC;    
	D2P:       INOUT  STD_LOGIC;    
	D3N:       INOUT  STD_LOGIC;    
	D3P:       INOUT  STD_LOGIC;    
	D4N:       INOUT  STD_LOGIC;    
	D4P:       INOUT  STD_LOGIC;    
	D5N:       INOUT  STD_LOGIC;    
	D5P:       INOUT  STD_LOGIC;    
	D6N:       INOUT  STD_LOGIC;    
	D6P:       INOUT  STD_LOGIC;    
	D7N:       INOUT  STD_LOGIC;    
	D7P:       INOUT  STD_LOGIC;    
	D8N:       INOUT  STD_LOGIC;    
	D8P:       INOUT  STD_LOGIC;    
	D9N:       INOUT  STD_LOGIC;    
	D9P:       INOUT  STD_LOGIC;    
	DACCLKN:   INOUT  STD_LOGIC;    
	DACCLKP:   INOUT  STD_LOGIC;    
	DCIN:      INOUT  STD_LOGIC;    
	DCIP:      INOUT  STD_LOGIC;    
	DVDD18:    INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	DVSS:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	EPAD:      INOUT  STD_LOGIC;    
	FRAMEN:    INOUT  STD_LOGIC;    
	FRAMEP:    INOUT  STD_LOGIC;    
	FSADJ:     INOUT  STD_LOGIC;    
	IOUT1N:    INOUT  STD_LOGIC;    
	IOUT1P:    INOUT  STD_LOGIC;    
	IOUT2N:    INOUT  STD_LOGIC;    
	IOUT2P:    INOUT  STD_LOGIC;    
	IOVDD:     INOUT  STD_LOGIC;    
	\irq#\:    INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	REFCLKN:   INOUT  STD_LOGIC;    
	REFCLKP:   INOUT  STD_LOGIC;    
	REFIO:     INOUT  STD_LOGIC;    
	\reset#\:  INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	SDIO:      INOUT  STD_LOGIC;    
	SDO:       INOUT  STD_LOGIC);
end ad9122bcpzrl;
