[options]
isa rv32imc

[depth]
insn            20
reg       15    30
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30
csrw            30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog -sv @basedir@/cores/@core@/configure.sv
read_verilog -sv @basedir@/cores/@core@/constants.sv
read_verilog -sv @basedir@/cores/@core@/functions.sv
read_verilog -sv @basedir@/cores/@core@/wires.sv
read_verilog -sv @basedir@/cores/@core@/alu.sv
read_verilog -sv @basedir@/cores/@core@/agu.sv
read_verilog -sv @basedir@/cores/@core@/bcu.sv
read_verilog -sv @basedir@/cores/@core@/lsu.sv
read_verilog -sv @basedir@/cores/@core@/csr_alu.sv
read_verilog -sv @basedir@/cores/@core@/div.sv
read_verilog -sv @basedir@/cores/@core@/mul.sv
read_verilog -sv @basedir@/cores/@core@/predecoder.sv
read_verilog -sv @basedir@/cores/@core@/postdecoder.sv
read_verilog -sv @basedir@/cores/@core@/register.sv
read_verilog -sv @basedir@/cores/@core@/csr.sv
read_verilog -sv @basedir@/cores/@core@/compress.sv
read_verilog -sv @basedir@/cores/@core@/fetchbuffer.sv
read_verilog -sv @basedir@/cores/@core@/forwarding.sv
read_verilog -sv @basedir@/cores/@core@/fetch_stage.sv
read_verilog -sv @basedir@/cores/@core@/execute_stage.sv
read_verilog -sv @basedir@/cores/@core@/arbiter.sv
read_verilog -sv @basedir@/cores/@core@/cpu.sv