-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Oct 20 19:36:42 2021
-- Host        : KT8I3J8KKD96Z0T running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sobel_top/ip/sobel_top_sobel_algo_0_0/sobel_top_sobel_algo_0_0_sim_netlist.vhdl
-- Design      : sobel_top_sobel_algo_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg676-1
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
R80NnScBgIZD14acGTeYZyZzlDoMDRJH97QvrM1z3/BPxjYOI5xO+RmLRE3ogivikKxeQqDB3hYo
CtT6MXJE8w==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
pzFf5UkhQCihEthT9/vXIu9qyyEco3ugn72RSG7p68vod9TXq7nS9azLrnGkzXHs3PQFBkq+3+ZG
PNN41vDN58/lK8pIjiAlp2V0xXr8ZRf/QoS3nU9pnZ3CEwxt9CGwUMks2MBnm+VSjWWRxbkUaTxZ
+kjzVWvQpUuyFFsOEs8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
xDcafb3KrEW7vk1Eyiww/9CKbzlKF9C0uKrVBz5bHy5+6GMNsnwfCSkgxU14+VriR3jhdDN7viwB
M3a2pKPouTEOz066rknyw5X/sQ4hniBD3iUl4NQWkHTGym3kv31ZUeZYdl5ODPvzfUJOWUvkAXp/
gf4rtgV5FBbGm8qJS4jxuFSsv4rhcb7t+cae5sULvX9h7Uh0lEoAlNX3YmEW0fWj4bhIgTdzT2gk
C1ytdGU/UAnitwmujc/k+32KWV0i/o3dHRhIc31iawLLSmuBJYefDEaLG6KE8nGHeuho45Se0dhe
7kIaZp4SW1wGf7C0xxqwh1cgZ7+6eWgYBqVY1g==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OrzITnToGC+ryHZVkpDHCj6CgE4vEVrPZ7Z829783FsE2zjugDCdpipuFZ7ikbeX4Bc52TEJ4mFm
0OxylPcCXPIE74pJ186gBXkmldW4bGFMhTmUHJ94bRAsyJjr329fm+j77y2NmfbHMVOsljahWWK4
OMppytgOrZcnsnsORsbXvvikZALiCB2t+Qc4RdHc3/98o+DDvRf+gwTZNX0GMOitJmVVvqxqw6No
K3aHL26WS+5291/TUz7aF7ySSp+k84h+0omwPrcy0Xc3URWaoYbqLrWiEi22RgQYitI1tEsa+afh
tv3h9WNr+65gWTbdbwWyOz1NeXJSaNV/mc+/Lg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
riYGAyaVfIXieMgcJVFsucQ9kUNBkyzgx5CLlDibSmqSJjCaDvK63ymwoZpsGDT9Rugub8H1Y8xX
XUpLlzZGCXrlWs6NgjXfNxVpLlkmz7GswYkQ6KhUkZhRuPh0HrpJPt1ne+1pTM6fzi5LXsyTv6sn
TisWpJPdsnmBDHgM6jupb4Iv3OG7/q/NPck9K59oFLN+AyKeQ/8pEy2j7xpMiFTRlE1OTJj2mjHF
yWQWyURMafr1KK5t9Wu7YuocfKiTo0f6okHNafEo/nNpObW1D/liUJlS5GVguNNbnFjSuun9SM4T
MXhUoU0rVPqSkeCGnTpMMYK0MY5IwmbyZXn/fQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
HyAIbEI1uxEAA90t6+VWFTmyUje1JDZQZoMv6A5VyFWA8tJ80b/Pwhc93aHby8xZos0WjlEANrxF
3hJ/l8XJYMVZWlVytBIRAZYGbhnMBOGo/5sjE6O2Ap0308iwfA50rb1ZITdKRqNiW+PlWkaGC+3R
QMUfNUa7cSm841V7mmc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GUEL70ZQ78wO25wq2V+5JNZcUKzj485nYHAlIxulC+dFYZ1T3bS7X0juNGn/cdIyRbeWgA5z1viA
KyiSR064Z0BmWFsIYHfLEP1CENE6B/DkEgUM//4pBnGxH0CUe8wWHQBcyJQAxQHemECYQ5/QfTqT
96OTv0jwZ8yRjX1vKXS1qZKREGwNAsV3Kgrd9M5oaNz3PuISlyOOLoxPx9Qvu0Z0QYAzZbksLAI6
oekHTbR7CXs/P7+GCnbyf0lD6RFUyKASz8PAAvPi/+knG0A5BGQv9W8rEQ1GlCyJMbWqS7UMYIM5
Aany0Gd6zUtHqzCJMTpR0Gv6o8IS9bMCD8CICQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
maW0pjV7In/+G5K9vbvbTPKCoy/C8IGptncuJNdPxR0Di15TwYlWxr4/hpJgdfYy4P9Hr0LuMIp5
Td2/vDW+6zadvVG0wue0YMuZai2S6iGO1BAH4LJ4Y1KmCV5CHMUHiWNeE3kW6wk/dpxDv6dt2+i2
jlYQdsAt6wOi5guD5hKmib82lEaJno01jfZBqeJLUkWnL/hI2Uzfkup6a0OqJRnj9nnE33dqS5Du
OMI3AhhMojQPiXJgdyRXDbfUxPpYnFbJDOgUP2zI3AW6JUoxcz1DgGMve5DC20sy9G6h8wllx10u
8UqPsPRNBawJklZPg9iNPc/W0f+WH0xX8GqXPg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KrcWhoFV6HZ19ITphso/hR9gY2NKE7IwlKhhpIbbkd21C6RXLUXuIfqMEK3cK97eJ/9bZ8xjW83S
abutTKY4ynEWHPjZn6CTR0OXfIZ8O7nnkdurJcG+3Z05BNVmCIq7lXZb4713VWSR2cGHg15XK56s
yqIBZ72oLi9TSlq5Oq1J5I0TKOntD4RewDvY0wRJUHm+xFlXUbXUkMjX8oFXmU6P8WSbhl5Y4Pki
NQRQyLyD/5HiFZ+aAORpaBE8NkQudptTR+jpzz3K99N2QGjFoWSB0nqNl6jqbRuTVzoN3r5bXyCp
YQ9LEnV2p7l11MZIxB4zO/CZxTwcXOimX1x/qA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 13200)
`protect data_block
jiFyh+e1SjGUNpmLCZfAZYfORXqsnDZJsib2jj7CYw57CSUcn6OhRJbxOKCbCIMPdHwtJugl8odM
9yNC/ZWPX2Vcwai0Bz1AyyrrYzTUCNxcnhZTc0RqzotCvCCmr9EAdD1XpD1aulaflgWoNKLtODeZ
9ZyebyyOoqVFN6yjy+Ot3Q0KLTaojO+YSpQ5S6u2vVPPdWtyU259c/xGe7fvt7WJgL5R6zvKMiai
1dLioWNAicdEX31503gIa9UKGFUYXjd91quyPpYGB/YvcUvUf+1bCkYDSJMKvY+WgYaOSaUkP4+K
qvPukGcbvjWDOjJNVObKI6vYqqZ4wYNEnPi8AJPAl+JJszGCbLmhYQbb5LjV1kOU/jKNu+puz8g3
xZYA2cht2UGuTDr77GcnI+pQieeCMk67yoG5QfumAvIQVNOCPwKBg3ZLior+Vkpvd4NSPqYPLcwt
RetW+wRjMIXBZbtAfQWOoOZpDyBc8aAal7Wtmwd48GHUaW+7Xtze8UU6rqpX25x171li/RoawbMS
wHwmF+QXgB5aumB6cw+rHzAznXYKriNLMgtV+98IkyvxTkbKQ2DFsiJJx1kJB1jv0qSv9nQghfSp
W4zZVTC43TR1lUQSes8Rb4MG3KoffTUnGpdg+8xjvg4OOzJcsdRFOtsaci4uATefkotbPLYD92+n
m6Qyz4n5YxVDgE/92S1+0KAVDIiJ8WoRz0673kYr2fDirPLTi3s57cL+R+JBRg7MELf3QK59hMaX
dWYZvh2aliKj8z5DvyuLiIhc4OTMc278KYyNEb/hK9OdyznC1wQ4xh+ySx1w4TABEbWjHq3yZsx1
XtWTiEAZQGTB7bO/A9+UMXqr8T/Y8RCbGq17c2V1Y6b3PVZC0HnXmbeKrPgSYnL5ZFbS7tnqPiTA
KaFYT0GmLcWnMPUDet0Btff4s3QBgE/ruOgl7rBlXCYNlELRas+paRbu8Z86FkPZWKOcSe8t7EHQ
KbSX7hHpjS80InUrg6VGfiBLh3h/PHMsQXMw7hJdrbHUfTIglygf3uPQBhX/bpPEsXIlCTsFwDII
8xnwC3CDwpsJCofMgpKVOBqY4MjQaKrCsd25oTFg5pkEq2DQD9CkNZMbOvbId5+BCAJ3wc9bw/DP
QAam5890+ylixJ0tYFU071RqtRTwVkSEmtnUECRRXRY7ChbWUQR8lvQoTnYXdfUDZ1cEqWYT+QnN
AWSAGXKAIoZxqyMFkCinBtCdZAezgO4HxoNXUQrmCiGSAnzmeyCoO8oTeqV43u2ZgmBpzFQ6grwJ
kfqzbdgM3++KfSUbYq+aYR2MltsW9CfKFBLfgHSKWfq9BVLKqWjJKa9HmrXdHJlylcbGY2WnJh7e
L7mzn7d1csIotqCWoL8/LfkeYtH55ux9Sxs8HXVoWJV/U1/mdGwwqC/2MUPzm5bgEUvFa0a/WJwh
muGtPdixJEGXn2zLHkF7RGsGodXJXMLvDmFMVnwiSFu6ko7KyUCf1fLbr/AOgSURHcM57itTtdEu
6QT6+ikeNlXCJGyvwUKJC3QCLzl3W0xAmaWkl7whxMqdLO7D1c4lbRm3UOGqQCA7/iolGXKuGtdE
v3Vj6xCKy6L5W+teYTEi4lIiGWKROPqdaJdO0cLFKTVTjw7pcn4JeqFLE4V4SLuY3lu+BGqBk53w
HDbo1kf5Vrjg+khXu+z3OHrz7/t1n5W9d6v/37sIHBdPBCDe1P0RBSP+gxtIrtVueNDBsRSpL0L7
DwmkI3QAyuSxzEgaZjxnLBELxybPGhAp8t0chVny21GdKKgkGvuCl73q17jAjdTekBQHSv3kHM9P
pb4a6N94XTwJvIJHm4vK0YsXmiT2C7rEDpqbRBW4Zo2m3lEPl9M26NEDSwYpDrcZ111GFqqgRmFo
pN+yfe3ihDOkoeEq//88/Dzm67Lz1c18o3qR0FM+Nrl0Rkiw8OAcwkIA+g3lewmQwfqzUE3v/pVx
xrkJdugmD8PxeOOxuI3AOaFm29GRSZ+rsX5Z/XDJesBipfIzg6U73Kpg5VYut+h0SzGLGMQkt4f/
RoaTEh2LC7n9Y0D7wDJKSMkNpOdo9wCUPDQVaUYRMcPmAEqJsToXJw/DEUrTFSKWg5zeumkBaAX7
+CaH9sn/Fbpbzgem5KrgAMe6108U7T85xnrn1lKMbN3TLye3mFyUabAdIVT4utfj3pVlLjAJgOhe
TIcSwJ0PKLJkNTe9WvAtzd5FXaPHkArKpVxqXcilAF22dSa4ZXbeN86bvEDy7ujlQsC3Jx98pM/9
n6juy0glp4B1Q90otijbV/mg865+Hw8ygct6ZS4Rr/yGiBsnkegKh8PE3lZZYf2yao2baylLNFDw
u7Ws0BqdskGqT4Tqa++XOwO9WmVOCDqqIfzBje6WQzKOd/XsyFXA5F+R4uq0sQZ8e/Gts1I/s/dB
r9VLJ4sxYrTzUiOjhCYOlWz5oyQ9W3NYRyc1B6wa2C/Uqa40VOCwOf3ytbg9jofE8oPbMQV7T1eG
nSDRxlKLfYM+jQ9zFiK0Rzag+eFyV2cxY/eSQJ214LuByQn4mLohWEjB88JGKqpQyE/3Nk3uslmt
JZ7SW4ghEy4D141UabNIJBzIUDJtW5cLfV6MRRbR2d+Nx0pQ2chuafJR3/sKD2MNkO7jhBWrA6Ri
JaJWARmb/luc90D8dV/fg+rL9pN/BmYcOsm7+0RLWZYGFX4GxvXQqjXXwV4L7Gi9um//UGHOsBkY
ipy/bFwRq1nZq97rXveukQ9/rRcJ/RFXzUtUDy1xccsFffFE5PFOOD0TZ5AjGeSuIHa7pMzfS8rz
t9JFw8XJMSnJtFKIW8KUkeHrgb1pG+T0bQG3k86JaHZkj9PKbVqvwIXfUPLyu4WGOJe1aA3C39ER
cTtf5Z4kugGZIiQfQLsUHuDiI5XtgvqVeIVkk9tj1nbEe4y6+U1kX0nyA4LApUPv4CALdIYT+4Iw
4rerCn6nE6rN4UNvy6oBo4fT/6ZaSFkIvdaU2A2D2LfztTNv8bP4mHRfpaSOmjTstrWufxj5Loa8
7QLzR2qFk/DoU4fwFxtsPyTl8wGrhilLzleko8tXDlfOyV5WC6bgZB5fzUZ098B1MHoLzZHG6ayQ
HBUHiUMxe2BPgzY1FtU28HmDiOZ5Bq5zHsemYRiUKuqFxNSX0wDFRihFeXZ1o1noPL53/xuayDki
s81tVgHdkHPdGNxaA0R/9zbs5MqtkcP58gzPuzdRhR3aM1f/0XyjywRh4AAFcqJdFVX1erte6Mj2
Xtm9wjmTiWtcLLx7LQLrNpHoDdsxkRBctqFbYz0SY5WaVjHJUNi8GMBXKrRCDcp9bNGVs5sggW3e
7rPicwZ8KW2AuAzoVyIFxdVym26mTt+q6hdI4RuvSQcnCultjtfM1r/0MS5k4uXeLSDc2yGL7Do0
TlsDLwTHgAeoTorGin0q/5jx7cO9DeVfSru5UiBitOU4gL0wZWTbZ5zYtZScycQ8qoCqUEbRifue
auMVe0MpluQrQ9YEYUM66zULShmqESE4XVCnCSKBs6Ec9Aenp7JFnOfri7KFDiJ8cZXM7t5zvXfO
RdNVrdhNJE8ZjoxzLmZKjB6bIlYaluTGlIKJh/TZbLMb4/yKyyL4Cwe5i0llfYGAs/e4MY5zAYAj
ZBWOP3BIJk8o/I5ixueHaDw/gW8J7UtPOyx3yKWiGuiImMOSFymFfBnVx2rH5gbjurkXI88vVZmG
OsZfdTh0QeaOHALy//L8yUjY2PBmCk8I1wQPwFenBNajEnFOWs4s+xUXd0Ai6aweq7HJmz1BXKRp
7TGM954dR1rWxJhDY6ACSkDzRDUhjhnAzZexje9xKBP2jk1Q3xRtAe0O3pFMZeJUcNfH28jUClVX
i51gleNt2VE81x6WNkwEuMnUA9HFdlwKGBYqm0lhgNLmvpsCQrKAvmG/Aq3+7wWSMfXUtpx7nKkI
ioXC0xYpCfjNPuwAZwPL5PWB7MPy3h/tC+/gZPZvRidQkBEIVz3c+ad4jyduLEAx6ySJHtnupJ02
LlCXr06r6+XkcA9T5rQ4M48wZhekJtbJi5Fi/PO3pglzRiCnmneq37WZ+JRwdS/hh49BNSgJMlws
P5JW7PTw28VBACnQqt/o5O+bL/CP+sHkhY4Sn7k6MFty4h38obgLxO0vfZ30jeSza/izFGxSundn
9Z4ZN95ecwyffFAh1IMN8zD8C5dagsTT0qje8iWf7rQveII9tzsgrx/2c5KJSR1xopagqz4xxNBV
aJkvHjnTRkqxgDYrKD1rFxTwdCl7qEoqaxpYbrtWwfwTU4/6BRKiF//fG51Pa7b0IpI0R9OMcTag
4Qf4HUvRpAmSe00mbMwgpFknnVIqM+qeu2AT4AJbDjV/RrmDZ08f2eBh4TNiQ1Kyz1UPeG4bmt8R
FlaIxd2DVp06exjBukAyaOJCG4+cUli+5SfNmEcQv3KJPEm1QFZ5Wtkk4pX3ut3T7x3oAtQ/OCND
VMAbNHA12krz4+S6AJorhq7zfHsIMAvDMyMYtXH2f3ds6ftgQwL1ykd0xxXkLQKE0nFDOSt5p3hH
6hjESHpzYymm9a9XEwkaBGSLBAUaEFpuvyTEksdbp0Fxs+oU/0GmlLdkm8a1t6VOdPKirNRrV2P2
W4KfrUDXKR/9Jr/kBJChG1+/PAkvRNDmL1aPjvbVdwKUWAnJlU1Umg9gsfL3pgK9Jt4jM92k+wWM
edd5SGe6Ifxjl4GDM5Yn2BzgDZyuIH9WFGEHpbxjfOP7caCTAw7dTKL62nw5GjWFCcSg0BJofyE+
5Cd8gew+A1IOe6txap1XBHAopcsRmpGduvAmi9URLkCskK0nGoIzNZ74e3Mm5Vn3vG832mlXcUFl
LkSQA/Ar4D72BEbeYGUFz1XL8diJdFg95bwM0B53JYPaivWjOqhovkKH5f/tQDriTA9P0Cn1lm2Q
TLeGKFrV5De8MLtWscXMi8Pk5Xv1rw6hjoJoH8GYcNDg4H2Kl6eU6IE+/cHXBWAGN48zAP2wHKbl
r+J7xps1ak7BlmCMbh8HptcVIsIYMYlceA+TSeFlLZbCSPZp97M4hwp6mXGeIkw32oGLbK4Ug942
EqRbh2xCZKX4MksmlP8bhgbKq2OioX2reClxc1CzuPl6ku5R9QiHKxUiZuY8aVU7xqAo8s1O1W88
7wTu1LPojBhbCxBO18nWf4Ov54ykGKbGui05YOwXbq0SowoPGZfPOx/AE/NSxY+vZN/yFaAfV7Bt
vZZtQShJDf84XfG952VwnObdSKwxGHyL4OK9V5xhyK4kshEclzcNHxvAcbpinjHfwtP0powj/1K/
sUM7i8F7s2uIVTZ7qjhWfx6WOGfmC1HyYmH9FP8qXvYh04RWvT5+UcwD61Gk6XnI5HQsvXv9xGRs
dR6T+Q9G2A2lCibh/sLAyKG3unG4nZMyq62deqhUd95Th4bfjx6Sq+1F2UfXJY0pvURo8Ptnms9y
tJ0JVCNUOhPLIWi9ZzqstdbUX4sMzuqd5pyoL6GGQbLhWILpb1XTvnRUUcL8ix3h5iqf2TcGwnNE
ZKFCI2K25f/KhgbRWyawtOXU47nauqfn5RY2P+W9OLsC5rzqjG9iSL2Ml4zcaP/KwSyvrIV46rAD
OeOc8yai77aOKdLkHhQhgBCRtmApiVj3CU41wa9eZuC7yQ/AWI16MSYqlgBd1n5auF6E46O0Voie
QagHGO2BtixQ9wJ3SNfQAuD4tIRF9xgme+5Z7aaQI+uFQEhP8IiYRECGGI8JFog3GGW2lHJ74L3W
YASPwCkhZ0T003Hmxt4BuZWFKa/C/6blcAfbyXzy7E+msjpvreGI6/jtYIO8E4vpaG2DV558I1ee
S13ki+Fwo0CtrptEVsQe6ZbMh/RDuCPPGqDqp4x/x6swpN8u8AdKu5bIpVTkQuRtbHkKqQ6URmtS
R26SaSg1jGHj4Cj6Yju5tDFJ4+P3P8JJmZ3po9KbnyXXvgJJefzKE/ZrsNPqhQ/e6sPgLrAoLb0m
SaPYb2mquB8cIanlKTA4u+xujSwpAKunMP1QW/ZCCOV56UnWinacmnBheKv1dc378ANi63Ou8KOP
ZKEZeGTbMXgOn9I2oLLsYcCpaFxUOYOF9XXK+WLpclEgAHr4WTQRb1BlQUYZJ3Bxl4oB9y03ztwT
xIPZzyPHR8rlVUSoFs7Df0qhmrAl6mKMUBKGNk6sBvfQ+G6KplTxMIUsjgKlbSIwhrycx20n1pgT
/vlFVWwreR91m1tndYGPkiG7BKA0p1krV/sLdXwrqDXs4ivJ4ZBl5MLj78N5FMt4gFliYUNd6+aO
KX28iTrshJYZ3qTMmPfsdtAhc6/svyK3XX+WuCIcOnPVz/sPCzGs8KFnRZ+zHVhSJ/h2utAF8Wme
jvWWvjIhyLLH698nl2nCNso0O+Z01CU9v2Sn3NSm6r5Xz8mnpEUpcGGFV8rbejn+xGfkw1ykFwUv
TSfquBjF7WCsRyokgg2TwCn35nzOD5ZvihHm4OF2kB5Uy/XQTw/k0sIbgcMyf5Cnw2e1lVEr021Q
SCtb6mEJPk8etGQ38evSKd4WgYwIfWhsivRl72P+QGc2bp5Xa2yf7e1sSDc05U1kXMmBIdnPqecq
XoHh3fFsSE5niRHHZgbLhCPEvCy/NcV8qX8nR2ldblbI9erjomkdK+97McvKvbxmQJfcnp/FNq4U
zsLt68GhNzS0a4SJLHTOofUtPN5ShOk/Wvad4kHAliqnc6UxBj5g24Fytjvy9vFJ0CUZ50Cocpjr
r9YTmR+6JipbgRT8eX4x6UFapr8o9GCb14YESk6skXgnzu3UOOe8Z8XEC6X99RklQyokONv8DMEh
fGJ1m2zs7ifSUAT4XePqM8WWG/i6sjpGS+ZkypXXMssxALS6vAYNbQsqSq3nsrYyizI2e4Gc0KWu
Pp0iv/Ql7Wew01SNI5wRBoab5aXB4xeTbbkzOCojxBMz6KWu7QhXcfB3vklsGLucruveo2ve1XH7
sQFrmJBXdqDAbrODWvcAaQVylTazwr30dKuJQRsUUiXuaLihI9LWSEPEVFPus10LAuMDvHzVTsIx
ZwBCmxPfdaTNW7pa2i9jymf5VRgWUBzjcavKwxWH0Z1FeDFrCWpVh6S1eN9jLN6iQxCtFBqAhNUf
zAKljrUM/yZBbuP0Gy89Q8oFtEo+4OheCGDtycROdAb89iUieS19UUahLRttEH+ahom7bIv/tlEf
dkPBf1HqbW+oJlTXQcU0DUkdqSh4M5XL8n58YnNHflUXDhWC2X1wBMA7OFvraZcUMTuECgRwJGKW
0vbDOPYfxE6N/YzDFwp6pxpt47AZ9AK6ex+hHcavVE9Quj+hs28dpSPHkZaVTDtONm9cwgxNnqtf
tgsoFYdGWeNhFm+Xj4J7NBJM5xD1+gwOUqdvaoSPzzv9uMouBUzmpu7p9txDH1aEbOlUj9cYw5/a
p6NM4bW9Ru6cV/OX7iqGGPMpetPzURQEpCsnoJ3gXC1w8RDnsu23bYiR/WAlY8xtt+ZO/l0GFCtx
J/UK8gdxN4rCEHVVoqZLx0Jbhd5TiJA2OUm+ICSVB/kOK6d9ULlb+wTL7RwF4EDtKXthS3sW0u/I
vfDFmTuezSyDWIz6FsQG1Mci6t1Tr0N5khoIwfPbP03teafZimCNT00N2o6SHltCVBul8JIfN9jy
Z5k9BnOyWY7Fz8hgNMIzksxcinRc2vePZulJHjH2Peiir5dHaTYepUd5/Dt73F+Z5gPVb4+dBhnR
PfKslRX1yFUElqkJ2h5r/qs52urz8eg3pdORT4yrIde1dnVFhrlhwjRGS7qJouJE6tEuLF1+mnfV
bWvMjFnfYW4Z7NhXCNRinfPAnYrebk1YSGsQS4vckrh5xFwkrLpV1r27W9L7/MUzk675J1yeEYRK
b57dH7zrVolsQbQaybk/2b873nmukbdRLMMT2tWW8Dr9MV86Fa2I9Tv+pl3chHjRP+2TkNqsLBq5
igFU92pPBi7uJUGE5gQeqy3B1G7iKVib+p9aaY79AR3v7Oo9iwWdutGOLbwzEWvKfucxlsbkMuXw
xhk5gXMHUJuduwZ7/y2be9MFM7meyHU9ochf/BgIuEIpjM7i8zGIHrtIRGukEVojwWZY1pOgPr0t
Tg2vycfCchpEyS+NiLeMB4kKR9h5mzvZP7Nm+pQbcWquTSpz8mtHuNeaP/b0QPSqRwKybJb/brTZ
2Nf70HpJKwiA8fg763Vq6TAXXH7E316QgNtg4CGBYz4GpFItU3a4G9u4pkeguiXWWfW5n/Pvzjha
dEV/p3eydqrp328TtWlhLvxTsSCZ+pFUUG78odfBGvVoW4PnIeUM/VGZf0LDWvBx4OOJ6v9vTa7m
TH6HvOfOFPyj1yOBQ2bjTdj4OTu8+UsI/0Rvt+fN3lyaqV+KLk3exf8bCFrcmZiufg/Lyf9m2xUl
RwvepNtn/rE/QA3vPqtrhSURnPxilw/Vf5YewN5V/R8SmBb2Ja6Vv8WSjDnj2JazcUHgosiBTgY/
0CFCfGAeoIsJvj5VWkUNYJgcgArfwr9TEPLrXMOqpw/uuwpNzbBl1BxU8UMkRqyo9m3vagjFHOn0
31RIOJ6TbsiLuttd0s9xYwajI349+lX7AOqzUaV0kQT4lTSwppO/CGQSBrdwWT9M1VIkd34IU6RY
j4tIKHH2tJ6954lB1yaj91QEnYMMJhu51oSBneKr4nVHKdl2byJmVS5uHQJGaPD7OStP/ZzMUu8F
Y3RcH8YjUPiW2eQNgilFUcFPfecShWphTV4bKdrDmLmGC426G1+2yjys2D1zX3lSp9zrZkxjSxET
sZKHgd1KaJPUpqNVqJG6Co3iK13YCeE30/LBREMnrW+4MwNwX/tg1zqBuy0lbM/9wVxseUlXSc+7
rsYqY+LHbK6JiBv0llaUHG5EkA1lg160ih6D29lFfHfv1yNT1tFhEfBbRECxrDECFyAFkfYHO6xQ
5olIT7YuBzomUYW/ikkFZZmdUytG7HjvruLwWLe2TDZJlU9NsIECx9H9A62t+1U4gzhQ6VE7o0Iu
lhY3VzWEQJcvwc6DCk1GJ/LuekEWoeWOwWB6QkFw9NsRJlJWKjibVSN1GjFctIv87ivHK8Vswy3M
jAOzotiLrS1nIR/xAYk6dPzmzS77GA0UHtDsFToMhDeCN1Q797bsDWWY2OF+uWcIGG+qRDK/0sUZ
Q+APx+QJwnIqnQDhix+k4BCzPPiqWn6NcME40ap0p9zPP8DKyafgfmLT/rpDumT6Qb//gmj8dP1x
9GUxIZONXPItHMr3pcZ1CMxscKwWF/TKXGWp37ouc2CDdeYvadXk1n/ro0GJkEhg5f8qiMRhXjZq
SEOeomQdA0ueLCost+ZVDsEkiD7xZWpgw+DWkRJ3qTzISoxf7lh99QYZqlGyeIQAORUlhw6kvy0g
/B6Rj8rrooHFlpC2pwQQsDHbyCgD3CqeejFgOy0ekg24C8WSIw+d7zfGprErq9DUtYwTjE5YaW1m
g9NEoQhUu65pLhZekQs6uFRjzkdEAKD8e47upHO+hPOrNqdfafzgB2fr4AI+EoGBjDIzfJ+yAHbu
M+R2LO9G7ri+jL17Tvu2SaWx/CGvcNeiMd6CbYFdHfX4W4KjUaYg0s+VhV95ko5RwaMSmy1hpiVz
tOkW5VRyFyFM2QKek3hG7zIpaCZ5lg8U4uvdQVKxWwIQpsY1qo8xYW4WWBaJ4FKa+WolzelDqWXT
gfBVG3hjmjLmpAlzCD8jhOW6JwVURHuCz3CwG+unwhMf6DGMBhjz6p2mM1BqRM9yM5wBRJH4ZS6i
d9R56t/OFubGH54Get/twN0dZYa7Q8gFbKlUrILRos8/Lees4988C8vLlX2CSdaeV2TXmxC91efT
EisieVDv3XesD2ZzdBmNbID3mohgfE739dtXyDehVxGtiGCibIgah0vhHB8dJXO9RFgIiISKoU1G
NZzLESUhF9oOdj9wO4c/fJ5KNtpXdTLTksI9ZMjVLm+ygg42E6RL+y/3WnvhW7cmwgIeO4brGICz
GElmmEt/JHbhZjHvY7vFa4zZBuSbxzSYfRnk96d6oXX4euZVsUycslxuF4+k9LaVA6RF5By60lca
yE7MhlBlwYoIGiTPZLHtbFQEBt3Q0VNSQwIgbCkpCiE3byiCed/tJ/XZuUW8J1TVbR0eCPpTC/4x
Aid3AoznGtC7/xV0hL09/m6dJpguRL7gfcs3BjuzcXBVIdx0a4J7GFWxByCMqjT7wkBv6mJ0vRBD
+mzb5idle95O4jxtkXbUfFeY7J5u4kRsffqWQptEDMhvlDnNuU5hILIq1WyM1SJ7XN3xzqY+Qv9I
FCykt3Ch3OjReYX05GPzBfosc/bgr7Y+ter8z7CmYecBYujWZ5XEfzX0ks3GDAyYogUKl4W3YQRi
bQiii+jn/OZLE6jBL6ybWd9j5hm1wvHHEdA8I1fuBoPvHZ4Ic0SRFdjje46nE9vrgq45RJ7BtEt8
rwsTDCch5mv7M9wGzOZV8ojXUcc4PVhCJ5DyyxoLlSEYucyB+LhmbwXHiR40IUodah4VE3qcS/mB
1nP+qv138KKJBNVAkjYSLI75ZATT3k9fpgrDQB3cGjbACHVaXu5E0HVM6clnTDMYzr+wJ8Sp92qj
MmoSTduJZq6Myy7bZhJsvC+Ibiz7i293NnsboUVhHU5GuNP96MbphHQ2qODvnGmKaFZ0zp0by1rd
HyhbqsdRwTa/E/WVhl83qvRGljybSdeGIBTc7SIVX0esc6aSO5pK+5723qK4xrnuQSWGXKmfcEAD
URDk6q/Npkp7mQV+H6aLlQ5xR1DyOTJXU1gMlm0EwooPMMpBhh6qpsGyXxes73iFs4TNepKaaO2V
s+rr7+wGqm6wn9fk8ixS6vf6uoQMLqy6mZKu1YnilMfpmhGokQflpq4+1SJV0zijT6bPnq2nwg6R
ROgVR12/hIXoIHgjmco2RjL0LeAbHQClqSerDqNf7SUA6gRSmbUfOYa9LTS1a7wdtIlUTXKefGyN
jqTyT6AoxDvrdrmT/7NawcqTPKqyhqRbJB+ZK4IAcsVCFcQT/szSH+4EtlVFMBa67xv53rkZOTvJ
5rKZxwTdTNEPN0wmA9MCUzVxNC7YFSFzj1nPMidmbJW+QyxlO5JS2aOPJe2VYSYcd9fzU3ZxXtLm
8s4i5KCrc7nbViQaxnIPezPBFQjqGhwW0nP6kU1i7B2QTL6SAD2aQ8m4zFJPBQcGpMJfhtgRMV2T
DhXaZeFlGVSKWBNKUDSsuONL/8IUL8ZmPkYBCyI2nym+zCNfjd7Eida2bCygq9ezSOXs1viq0Avn
DMB4YvXA5Sq3jR3DgbTa6qvYMwpvFOvO4Va/kk+AjdZovkiR8weTOHCiN2QjhN4pIdTWOSzI0zMT
kmYejv9dZ11Q/syxW7SRW6gBJhcs0AtkUlNZIrBrPZyXuC+9UMbgT1G7+5hlPKuhzF5jqimsUvuX
/7RS/lFqokV+fkrMaovaXabAXBz/MERu0FPNvbfLfYpFjKoFlXShho1wyi0nVzuH6lmTKeO3LE8U
p3w9M9yyydj1VUfoAsjsudKv3iNy0qPulVOxyJIBk2wyVoEHdgDx6n35hihNrSZIMMXsllmGMTTo
MFFcX+WWHeB29PPFvb18MD33+ZejTY7AuzbKz77BIIr2VLKvGoeIWmdXgmm/a3q34schc7fY5W43
vaa7MuSz7irkjzQnyU+wMmNCH237ceZmis2an03nneqKYaXlC0lXNYCTjQkbUy568d+yKBS8DR3L
mggkHlnc9nlv2GYkvAfmZFOtL5YKMrsWRfwrKSTERHDBDM/buRzuOV5N/4lJwjkDFDM2DHUOOPa1
TLMzk6cLwfyw9kFlxTbVouDxKxzljA6EhTgZsKeLzgjOx1Pzg7mO0nn+/qN4jit0gQxQvsfzi1mC
5SQXiCC5dCYN5btHwdVd8NmO/Dcps1LUMEJCmMvaaFo+sGAgIoMNlKwiwIMDK4dWd1DEq+Xj6rLy
eK2EcSJuoKWKBM8RQJ2ipvWKzgR1yuq0ImCmjOtC5JJpAm1YQGL+wGhAZJ7NsF+0XgS0wrvhQ0P6
HFL7dwLZezqI8U57elzKIfJAHu5hZh/o2Rri9HWPICkBgBl9gvvP6goLcNkzf5k9JJwX61xRYCib
Ls0xvQuWHo3bQfdLV++3i20pIYsyoEW68eNXr7LlNIXBG5uVLYQneuI21221G1fd4E1Qs+43edRl
t9hse3+bymCZWTu5XjX4OeXGQgwrYMIgLOc7OFhe5CvvT1z5KHAG0pUpDwocojM6QGwbKr0yTMa7
HORd2t8TiRhabauh6+o8FGL7lM5cGzIQVwZl5230G/Z8XzmINTAf3nBfNwQVShNg46g6rL15Vtjs
f/k7/DX2sLzDTl8MzymdbmPXd3hrOCLlM1nWFyGJDZQWk6NkFDc8vpsfFt2P2ccLxTFI/Jk+GKNI
SXeWjl61NSYROHCKJneHdS7JhVAsdI+PQYtoktY6WxVPQt7Iv5eQwFI505rJ7kIiwsfj1q/yfIRI
taW1sFgPbaruxSdCTW8ogEt/ddYtaqXlEh5PxTYxM94MFS/vhLDIi65UaGc+RDS2f/mrpZe0bqhD
/3Ko5bt9ek7/LZlCzmrAgjYpF2okRi4Ze3We0WUSEqBcLwJ21pmpowQxkzypdKreGfkR/1gfHopE
cvkJEEc53lcg30RkAdooKKEgYnbVILnn16rFUUwwF7QYsO7NI5VDRZBcsJ1wH7WruZ08R2lGhBa4
Sllb6z+Y2+KYD+qEIfdPeQW2WbY1HGxCoBO5DPFotWInwV5LZWqy6+B8/RELLaLfH4DKFyEnrTHj
utYNRn26OwBvhFh1qvkN/je00MBxnrqr/OD3PNgFbvizCj/+f9B3O3PD51vnLI5PsXABkj5irK+I
hL5yR4+m14Le6T6fa6EpD4GF/yOBe9CD+qjQJ8DC5vBVgq6u0zTLopyrorUtlkBnj/6fSFpXEKcm
VP1YFDAeROv39ULp0VWj8h3C6fAKZwcIZwyc/dg6bCAQTGd4f6NkZJELAcX04mYej0feR7K68v9n
xr2fixADH6WKGj9PcCN2n5KxOiR9Y3Sr5jRHOEMfkeTUOJpgk6I3Vq+emF1OxSY73lpualZH958X
EdPvACJK40AFn99IW8YuOPyR+phFTqycu7uRrGvvwjJ1LBvZ8euqNY/9OB5lmPwuAZJ4AOWJ5U4n
vLqipJ9BevQYHJJrQ1fDlGX13TO90MhUvQ4tDSmhJ8VimJf+1T4Yi84BttWu80FQlzRh5pzTORiq
BKwfmiG21c80bOxQhFurV9GAlQBtkmqVT9bAuI6ftf//VwUOrqO3fDT68owc5PyxN6RKppqMJpSc
THD4XTUdflOt3GevE5pJMapOMGd1cWWjN3CXTFN9R385MBTtMrJ7PaRfyjDupJ9TQT7YfJiOsImG
ScoXJAi1OdVW8ViShBLDAdcihTBiEEPUpFsoFFA3kCWa2bSZf1jV25Sxq54ihyJ35NT3qq3SgTXW
TBm3MlY84hXNh+RVd6d+IdKNBmsReQSuDQHDYsbzj/tUk/K8SyPs869VwErVtSQlqbrgvmKoTRuP
GIOE4I5hGJ3ledo8a73VSq5MzJg4ghKuSkwOR2AIYDng0BkXyal1ThJWQ34hBrIB1IO1QNkH886h
aXqt4nIndhCpAVvgzFPwK9+OPtHLbcpXmd3u4RM4WHmnkbOFwMdJFykR2wDcy8lgY+iuIAFOAh5t
SF9M6UcFevn4zamdSDIMt4hNgbTLuinmLHC8hyGEpN0/ceFMiaTjAK4BKdsBiuVlteGuQbG/tdeD
OmHNR+Lww2EQXGIReM0ixRzr9NmE6eaeNis/hXmoTBSyy3O6LULitugug841f8cXQ45ZTp61Bndh
7JIm97qS05hzwZjLmi/PVrcsA5EhnXdLQbRrQkuyh4j99XJ71bbhUwjUwFx/9t+MijOnBohLhsJY
NfCMuH0zpSOMMJxMfw17LR9QMnZAjX462EdyCNA5OOa9tl05M3O4AIJ63S0myPokqJJsoDS9sEFf
r+AraX1pYz38RBdfdsSAAw4UtQAXwlSbXCogP2atZOY5ZI1zJ95a/79ZVf5AWnhbcOxVp6UamIUj
j8oQQmHYS7zV26eMT0BWJyR867qj1GLEY5ROg4lOz5jP9n64Pw5aIcVQh3GQllMFXnBgLaadkyed
IXW9Y+7o2ynd/q6DwF6SqJsXZU4xBfxTZE1SJdyF2gaPwiPUC8JyLGQbrTvy7YPU7IE6hWQWllWU
3sF0FqBrgXWYE33KEdhGdvnnfA66aLFZK+3STfM0J3Nc+2ZCilyYvfdzY2FXg4+Jos1S57uwPWMR
N6fIrxkn6SW/UuDt2UeKqeWh94kyelEGtXT1qQnm4hkU4srj8/2APm0Af9M3iToPcu9RpZltP7IE
GyD8TjbqdkEqafLL5jDdcQQFPaU5dumVoVURI/CX0zdKuNxFeumHVVRM/4zlmfBCz09Cn92SNsgc
GasySYGwjLlzFf1llhjVV4qGpK+5aZ/mdIf1x+kS3g4twbCxAqLVu/TKsolINuKMpTAnhkcID17Q
1i3zvOGSxn5Eqw6BCl+eOYA1g/LrBP3N5Qn+WuMNKESTpW5QyOERR6AXQgoBL84j2QElUu2yWj8M
Fx6JnKU2MUkLoqbAjk+TpcK9BOXzFE4B77xNawZfRBqHRuAcYFEcFqMg04eqZtEgATJpPX5NHQfX
NPq34qKq7a06d7GgdTOCD2talgIQ8UnB2iHj5IjPeb1fe4t2K14XtK3e/3zeG+6/TvliG6M8cAZw
InbGzlDTte/Np812imQljyhNAk9FF5ryfEA6BPMpIerKZng7yjv8yOy/yVLqB2p5BcDnvZOxFAA1
V7OBs5SBr8Lzw7SldJXHGCBY9FiEwSU/dE0SlmVUBBcFMvi+xTZrsYDXLZeiND8qDSj7m6oJucPD
6Btbs6VKsUBxVcr3dWioqwRXmP5cSNYO3r85cWyJhAazFLA/bufvgSL8lbW1/qIasAGwcafYMy+M
kXZXy9ypXUZYgWFcWK3Arr/gMy6bDgVX638/TbiXIgqdaTtW0BAPBUWOpq0bTnKdowUsouuTyoyI
8x/TwJu62sNHzTGqKvtUWVimieu6uYSE9Nh+iE61n+1tJb7LVvo+O985DGujBDQ33kJsi0Pg4JMC
u2wFBJF2JPpHUeYXNCxczVHKp8v4uj2vz02QZ5nFisLJhBGTy02iMejfPoTnv2tqRNeEpWh4Owec
MiqsxkXud3L/3HDDrrrXFhFQ8793H/ObVpsI+TiJLcbya0Gxg4xkcMsj5S7yvEbwFzVIJTxdZ3AM
o2nB8zzluqYsLaDvemkUX3A5gUbpeLYGMWRricUrcz/Xpk1HgJ26WNarJ2FA9D6Thrjh4138/TD9
PGQBbT1IsRuYuEkSK6otYu3viSpr7ivKMiNrFSJ8w4NUFnFVHfUU+A/UYfb/Rzp/O7a25iUlacLz
LzXrp/Q/s1mUUWzQFXr63hRlfB6PYK6QJBVQuWuaBH4YhnsyWZCYwgZ4BF6G2G/ykFWk13znG1/W
5CF35V0lqdr5FlBZO0LCvofp0JDXkgxKSZuFnAEBfED8OWuQTCUYFnOu4LpfOEWgGPSnT1HGH0zR
NU/toKxSE8IJURUnvIAH9XrpRHULGEX4qiojGaa0iHyIhScFw9aaN7PGVgsc5W1DKRYpcKmeVAyU
caR1jPaJSQBvjIwT2Z2QEMkgJBZ2azoIPB9RluzPIbmlfXFUZB6F+E0aeI3uRuRqtS9LF7wDu8Mz
5/dze4+inFHPr6v2jhptSSArgEFA5hW7zkimDpD4EJsNG9Z1chVF1Ihk2a2T9/SeFEn1lRZqKnrZ
ZMtR55hYJZ4pqv2o4cDxH6uU/+DEj+8rOXra6tcPho5MdTNCNbf/eC3BavVX2GmmhOm0pi9PulVx
Ogf1AXKE4jNEqUDCTIr/IGdO8T5Fwym8K+ddMjV/iQ48H40ai0m6YlxZ5qtLE1xv2rRQ+3f9CYLd
Bju9MjkMCUTJXHKppooQVTN6Hq18SwQvCL4cGSSjSkopjMtN8MT2HQes8JeQmQVRU1F8uX8NOOa/
TbIJKNwJ7nR9YHFfwzaBnKO4bXWgWpZW3Ns8rRkA+KmLU+rEvSFmWXA43HhzHxt5ID8bH5noDIrh
WzRaVCEjb3q4GS/20WT+AEXXl1QJ+MqDudTnCx3xR8VJqYEelvl1VGIzMQg7+o0XaZwGvhKO9s2X
2JprHkPqO3yDTBku9YxbAc1/zREG1cYVjwlUgjsU6rCeTlUBsfKxHf0t/7CZxjRiTYf2mMFLPgS2
ikyVJTbmI6eUxU82xMgthHEKAErBHOSd0Bx3i9wUOf4VV52WzgQX2E89CI2zpI9AC8DTN0dGmzLx
3QTQKzKyrzgaQNQQWwufhY5tmH//TDDLq4fg7PHEmmagWZx4jfvj/C12Gb8zSqO7NBeFUw6KxT3O
tnfL6revn+EfR+v6X7YG5vOPffkkyKw09DO9MioRAKzUH61u+DUkqZpELC3WpgjV+WNxmXafcH7d
yIbU6JiKs/Sq/9SgfxPu7KUi6iujpv4IYY5LRPk/+7UQ24H9WDdhQsO/2vRzrB5/R3RkKhjM/eDK
RRD959oU+zwpFROFG4OjTSolCIQ8H7akwuLQBGenfFIJKJWkrykCQBzeml1bng/h0/Jl/WG/aFPj
2N5sCH9FMWQ4z0aNlZcjkIJOTgn1kkWgp+iUh3LYXOEAh8Y//X9xb5adEFSdPPFnJ03/Y1Dh8Ofm
/oSNJba8e1i1DGfQQG9Jv/5esDaOJ0PWn4CNIKsDxR6eLeZlFY2fILS7JQD8kELPjs1f7aJRX8t+
/Gml4RAQzSrhKlt6XJGIoBC6+5Am1hkKnyKYg5303VkCXjF7LLsxvfVTWSCWDSTwpbxQu1cbxUPO
7KNaY2bp9AAANutIV8on7XzGZCbrdEtV/NWbDPAAo1o9y14s5MGFGCW/utzNw37/WqKqCsP13w+O
yFJA3oTj49Oti2JoGAG6vn8PdM7vrxt+jYGWCN85QW7HZ0GNJ3IbA6k+3oKEwKr6gPMs6qncd/bO
09h8oloLx/NxL5eAfAo4LmlSkdSuMu7ojkIETE33Ifi1ACKmCOsapnE97EfEn2NXcelMZQhbX369
qBa87r1LUo+hg0H1c1T6konB00xixmK1+Hg3/zLMjIg7/H3oeDEZbbmbasWfwYz+bI1Wv+RZa9rx
+lnbYGmK3Xk+ooiS5hXwoAZjWPUcbS2j9vwAZxBv1BXyA9JA+HBUtJMdllrKdYQHa6urcbfgmvmN
6xJSez5gzmZXASjH/7U9mxi94VNvUzsdigVexVTXhADBPCElmrLT3w8S6Y1nVHE+y76Hg87issqS
uvXVTG4nLKGF95Bsda0jlYHK89PCq/TizrMwLx+BV+CsWxBRRKFqXv6CaDSYmmWuxH589MaVYoNJ
9QxFRHe/ucNK9FLYsynjWLzz5ZYg9YW/Hmzu3Mu8IxRpZW7D4mWyWbpb2otmWY2/Xjo2ugKWSVP2
UJQ1JIwhN3TiyKkxzASQhv8pOHi8b589rce84V2KJjdF
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 is
  port (
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 4;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "0";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "0";
  attribute C_DEPTH : integer;
  attribute C_DEPTH of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 6;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "./";
  attribute C_HAS_A : integer;
  attribute C_HAS_A of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_MEM_INIT_FILE : string;
  attribute C_MEM_INIT_FILE of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "no_coe_file_loaded";
  attribute C_OPT_GOAL : integer;
  attribute C_OPT_GOAL of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_PARSER_TYPE : integer;
  attribute C_PARSER_TYPE of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_READ_MIF : integer;
  attribute C_READ_MIF of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_REG_LAST_BIT : integer;
  attribute C_REG_LAST_BIT of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 1;
  attribute C_SHIFT_TYPE : integer;
  attribute C_SHIFT_TYPE of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "0";
  attribute C_SYNC_ENABLE : integer;
  attribute C_SYNC_ENABLE of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_SYNC_PRIORITY : integer;
  attribute C_SYNC_PRIORITY of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "kintex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 : entity is "c_shift_ram_v12_0_12";
end sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12;

architecture STRUCTURE of sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12 is
  attribute c_addr_width of i_synth : label is 4;
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_default_data of i_synth : label is "0";
  attribute c_depth of i_synth : label is 6;
  attribute c_elaboration_dir of i_synth : label is "./";
  attribute c_has_a of i_synth : label is 0;
  attribute c_has_ce of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 0;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_mem_init_file of i_synth : label is "no_coe_file_loaded";
  attribute c_opt_goal of i_synth : label is 0;
  attribute c_parser_type of i_synth : label is 0;
  attribute c_read_mif of i_synth : label is 0;
  attribute c_reg_last_bit of i_synth : label is 1;
  attribute c_shift_type of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_sync_enable of i_synth : label is 0;
  attribute c_sync_priority of i_synth : label is 1;
  attribute c_verbosity of i_synth : label is 0;
  attribute c_width of i_synth : label is 1;
  attribute c_xdevicefamily of i_synth : label is "kintex7";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12_viv
     port map (
      A(3 downto 0) => B"0000",
      CE => '0',
      CLK => CLK,
      D(0) => D(0),
      Q(0) => Q(0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_top_sobel_algo_0_0_c_shift_ram_1 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sobel_top_sobel_algo_0_0_c_shift_ram_1 : entity is "c_shift_ram_1,c_shift_ram_v12_0_12,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sobel_top_sobel_algo_0_0_c_shift_ram_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_top_sobel_algo_0_0_c_shift_ram_1 : entity is "c_shift_ram_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sobel_top_sobel_algo_0_0_c_shift_ram_1 : entity is "c_shift_ram_v12_0_12,Vivado 2018.3";
end sobel_top_sobel_algo_0_0_c_shift_ram_1;

architecture STRUCTURE of sobel_top_sobel_algo_0_0_c_shift_ram_1 is
  attribute c_addr_width : integer;
  attribute c_addr_width of U0 : label is 4;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_default_data : string;
  attribute c_default_data of U0 : label is "0";
  attribute c_depth : integer;
  attribute c_depth of U0 : label is 6;
  attribute c_elaboration_dir : string;
  attribute c_elaboration_dir of U0 : label is "./";
  attribute c_has_a : integer;
  attribute c_has_a of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_mem_init_file : string;
  attribute c_mem_init_file of U0 : label is "no_coe_file_loaded";
  attribute c_opt_goal : integer;
  attribute c_opt_goal of U0 : label is 0;
  attribute c_parser_type : integer;
  attribute c_parser_type of U0 : label is 0;
  attribute c_read_mif : integer;
  attribute c_read_mif of U0 : label is 0;
  attribute c_reg_last_bit : integer;
  attribute c_reg_last_bit of U0 : label is 1;
  attribute c_shift_type : integer;
  attribute c_shift_type of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_sync_enable : integer;
  attribute c_sync_enable of U0 : label is 0;
  attribute c_sync_priority : integer;
  attribute c_sync_priority of U0 : label is 1;
  attribute c_verbosity : integer;
  attribute c_verbosity of U0 : label is 0;
  attribute c_width : integer;
  attribute c_width of U0 : label is 1;
  attribute c_xdevicefamily : string;
  attribute c_xdevicefamily of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of D : signal is "xilinx.com:signal:data:1.0 d_intf DATA";
  attribute X_INTERFACE_PARAMETER of D : signal is "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute X_INTERFACE_PARAMETER of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.sobel_top_sobel_algo_0_0_c_shift_ram_v12_0_12
     port map (
      A(3 downto 0) => B"0000",
      CE => '1',
      CLK => CLK,
      D(0) => D(0),
      Q(0) => Q(0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_top_sobel_algo_0_0_sobel_algo is
  port (
    clk : in STD_LOGIC;
    rst_p : in STD_LOGIC;
    mat_row_1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mat_row_2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mat_row_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mat_flag : in STD_LOGIC;
    sobel_out : out STD_LOGIC;
    output_valid : out STD_LOGIC
  );
  attribute COL_NUM : integer;
  attribute COL_NUM of sobel_top_sobel_algo_0_0_sobel_algo : entity is 5;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_top_sobel_algo_0_0_sobel_algo : entity is "sobel_algo";
  attribute SOBEL_THRESHOLD : integer;
  attribute SOBEL_THRESHOLD of sobel_top_sobel_algo_0_0_sobel_algo : entity is 70;
end sobel_top_sobel_algo_0_0_sobel_algo;

architecture STRUCTURE of sobel_top_sobel_algo_0_0_sobel_algo is
  signal Gx_temp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gx_temp0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gx_temp2 : STD_LOGIC;
  signal \Gx_temp[3]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp[3]_i_3_n_0\ : STD_LOGIC;
  signal \Gx_temp[3]_i_4_n_0\ : STD_LOGIC;
  signal \Gx_temp[3]_i_5_n_0\ : STD_LOGIC;
  signal \Gx_temp[3]_i_6_n_0\ : STD_LOGIC;
  signal \Gx_temp[3]_i_7_n_0\ : STD_LOGIC;
  signal \Gx_temp[3]_i_8_n_0\ : STD_LOGIC;
  signal \Gx_temp[3]_i_9_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_3_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_4_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_5_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_6_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_7_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_8_n_0\ : STD_LOGIC;
  signal \Gx_temp[7]_i_9_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_10_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_11_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_12_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_13_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_14_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_15_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_16_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_3_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_4_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_7_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_8_n_0\ : STD_LOGIC;
  signal \Gx_temp[9]_i_9_n_0\ : STD_LOGIC;
  signal Gx_temp_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gx_temp_12 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \Gx_temp_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[3]_i_6_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[3]_i_7_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_6_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_7_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_8_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[7]_i_9_n_0\ : STD_LOGIC;
  signal \Gx_temp_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \Gx_temp_1_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Gx_temp_1_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \Gx_temp_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_1_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal Gx_temp_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gx_temp_22 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \Gx_temp_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[3]_i_6_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[3]_i_7_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_6_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_7_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_8_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \Gx_temp_2[9]_i_2_n_0\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \Gx_temp_2_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Gx_temp_2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \Gx_temp_2_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_2_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \Gx_temp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gx_temp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Gx_temp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Gx_temp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gx_temp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Gx_temp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Gx_temp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Gx_temp_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \Gx_temp_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \Gx_temp_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \Gx_temp_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \Gx_temp_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal Gxy_temp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Gxy_temp[10]_i_2_n_0\ : STD_LOGIC;
  signal \Gxy_temp[10]_i_3_n_0\ : STD_LOGIC;
  signal \Gxy_temp[3]_i_2_n_0\ : STD_LOGIC;
  signal \Gxy_temp[3]_i_3_n_0\ : STD_LOGIC;
  signal \Gxy_temp[3]_i_4_n_0\ : STD_LOGIC;
  signal \Gxy_temp[3]_i_5_n_0\ : STD_LOGIC;
  signal \Gxy_temp[7]_i_2_n_0\ : STD_LOGIC;
  signal \Gxy_temp[7]_i_3_n_0\ : STD_LOGIC;
  signal \Gxy_temp[7]_i_4_n_0\ : STD_LOGIC;
  signal \Gxy_temp[7]_i_5_n_0\ : STD_LOGIC;
  signal \Gxy_temp_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \Gxy_temp_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \Gxy_temp_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \Gxy_temp_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \Gxy_temp_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Gxy_temp_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal Gy_temp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gy_temp0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gy_temp2 : STD_LOGIC;
  signal \Gy_temp[3]_i_6_n_0\ : STD_LOGIC;
  signal \Gy_temp[3]_i_7_n_0\ : STD_LOGIC;
  signal \Gy_temp[3]_i_8_n_0\ : STD_LOGIC;
  signal \Gy_temp[3]_i_9_n_0\ : STD_LOGIC;
  signal \Gy_temp[7]_i_6_n_0\ : STD_LOGIC;
  signal \Gy_temp[7]_i_7_n_0\ : STD_LOGIC;
  signal \Gy_temp[7]_i_8_n_0\ : STD_LOGIC;
  signal \Gy_temp[7]_i_9_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_10_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_11_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_12_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_13_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_14_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_15_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_16_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_3_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_4_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_7_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_8_n_0\ : STD_LOGIC;
  signal \Gy_temp[9]_i_9_n_0\ : STD_LOGIC;
  signal Gy_temp_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gy_temp_12 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \Gy_temp_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[3]_i_6_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[3]_i_7_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_6_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_7_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_8_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[7]_i_9_n_0\ : STD_LOGIC;
  signal \Gy_temp_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \Gy_temp_1_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Gy_temp_1_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \Gy_temp_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \Gy_temp_1_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal Gy_temp_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gy_temp_22 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \Gy_temp_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[3]_i_6_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[3]_i_7_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_6_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_7_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_8_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \Gy_temp_2[9]_i_2_n_0\ : STD_LOGIC;
  signal \Gy_temp_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gy_temp_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Gy_temp_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Gy_temp_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Gy_temp_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gy_temp_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Gy_temp_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Gy_temp_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Gy_temp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gy_temp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Gy_temp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Gy_temp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Gy_temp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gy_temp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Gy_temp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Gy_temp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Gy_temp_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \Gy_temp_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \Gy_temp_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \Gy_temp_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \Gy_temp_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \clk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mat_p11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mat_p13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mat_p22 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mat_p31 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mat_p33 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_flag_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sobel_flag_0 : STD_LOGIC;
  signal sobel_out_reg_i_1_n_0 : STD_LOGIC;
  signal sobel_out_reg_i_2_n_0 : STD_LOGIC;
  signal \NLW_Gx_temp_1_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gx_temp_1_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gx_temp_2_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gx_temp_2_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gx_temp_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gx_temp_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Gx_temp_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gx_temp_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gx_temp_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gxy_temp_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gxy_temp_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Gy_temp_1_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gy_temp_1_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gy_temp_2_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gy_temp_2_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gy_temp_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gy_temp_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Gy_temp_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gy_temp_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gy_temp_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \Gx_temp_1[3]_i_2\ : label is "lutpair15";
  attribute HLUTNM of \Gx_temp_1[3]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \Gx_temp_1[3]_i_5\ : label is "lutpair15";
  attribute HLUTNM of \Gx_temp_1[7]_i_2\ : label is "lutpair19";
  attribute HLUTNM of \Gx_temp_1[7]_i_3\ : label is "lutpair18";
  attribute HLUTNM of \Gx_temp_1[7]_i_4\ : label is "lutpair17";
  attribute HLUTNM of \Gx_temp_1[7]_i_5\ : label is "lutpair16";
  attribute HLUTNM of \Gx_temp_1[7]_i_7\ : label is "lutpair19";
  attribute HLUTNM of \Gx_temp_1[7]_i_8\ : label is "lutpair18";
  attribute HLUTNM of \Gx_temp_1[7]_i_9\ : label is "lutpair17";
  attribute HLUTNM of \Gx_temp_2[3]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \Gx_temp_2[3]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \Gx_temp_2[3]_i_5\ : label is "lutpair10";
  attribute HLUTNM of \Gx_temp_2[7]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \Gx_temp_2[7]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \Gx_temp_2[7]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \Gx_temp_2[7]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \Gx_temp_2[7]_i_7\ : label is "lutpair14";
  attribute HLUTNM of \Gx_temp_2[7]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \Gx_temp_2[7]_i_9\ : label is "lutpair12";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Gx_temp_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gx_temp_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gx_temp_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM of \Gy_temp_1[3]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \Gy_temp_1[3]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \Gy_temp_1[3]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \Gy_temp_1[7]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \Gy_temp_1[7]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \Gy_temp_1[7]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \Gy_temp_1[7]_i_5\ : label is "lutpair6";
  attribute HLUTNM of \Gy_temp_1[7]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \Gy_temp_1[7]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \Gy_temp_1[7]_i_9\ : label is "lutpair7";
  attribute HLUTNM of \Gy_temp_2[3]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \Gy_temp_2[3]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \Gy_temp_2[3]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \Gy_temp_2[7]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \Gy_temp_2[7]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \Gy_temp_2[7]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \Gy_temp_2[7]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \Gy_temp_2[7]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \Gy_temp_2[7]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \Gy_temp_2[7]_i_9\ : label is "lutpair2";
  attribute METHODOLOGY_DRC_VIOS of \Gy_temp_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gy_temp_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gy_temp_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \clk_cnt[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \clk_cnt[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of output_flag_i_1 : label is "soft_lutpair0";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of shift_ram_1 : label is "c_shift_ram_1,c_shift_ram_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of shift_ram_1 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of shift_ram_1 : label is "c_shift_ram_v12_0_12,Vivado 2018.3";
begin
\Gx_temp[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(3),
      I1 => Gx_temp_1(3),
      I2 => Gx_temp2,
      O => \Gx_temp[3]_i_2_n_0\
    );
\Gx_temp[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(2),
      I1 => Gx_temp_1(2),
      I2 => Gx_temp2,
      O => \Gx_temp[3]_i_3_n_0\
    );
\Gx_temp[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(1),
      I1 => Gx_temp_1(1),
      I2 => Gx_temp2,
      O => \Gx_temp[3]_i_4_n_0\
    );
\Gx_temp[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(0),
      I1 => Gx_temp_1(0),
      I2 => Gx_temp2,
      O => \Gx_temp[3]_i_5_n_0\
    );
\Gx_temp[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(3),
      I1 => Gx_temp_1(3),
      O => \Gx_temp[3]_i_6_n_0\
    );
\Gx_temp[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(2),
      I1 => Gx_temp_1(2),
      O => \Gx_temp[3]_i_7_n_0\
    );
\Gx_temp[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(1),
      I1 => Gx_temp_1(1),
      O => \Gx_temp[3]_i_8_n_0\
    );
\Gx_temp[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(0),
      I1 => Gx_temp_1(0),
      O => \Gx_temp[3]_i_9_n_0\
    );
\Gx_temp[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(7),
      I1 => Gx_temp_1(7),
      I2 => Gx_temp2,
      O => \Gx_temp[7]_i_2_n_0\
    );
\Gx_temp[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(6),
      I1 => Gx_temp_1(6),
      I2 => Gx_temp2,
      O => \Gx_temp[7]_i_3_n_0\
    );
\Gx_temp[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(5),
      I1 => Gx_temp_1(5),
      I2 => Gx_temp2,
      O => \Gx_temp[7]_i_4_n_0\
    );
\Gx_temp[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(4),
      I1 => Gx_temp_1(4),
      I2 => Gx_temp2,
      O => \Gx_temp[7]_i_5_n_0\
    );
\Gx_temp[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(7),
      I1 => Gx_temp_1(7),
      O => \Gx_temp[7]_i_6_n_0\
    );
\Gx_temp[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(6),
      I1 => Gx_temp_1(6),
      O => \Gx_temp[7]_i_7_n_0\
    );
\Gx_temp[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(5),
      I1 => Gx_temp_1(5),
      O => \Gx_temp[7]_i_8_n_0\
    );
\Gx_temp[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(4),
      I1 => Gx_temp_1(4),
      O => \Gx_temp[7]_i_9_n_0\
    );
\Gx_temp[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gx_temp_1(4),
      I1 => Gx_temp_2(4),
      I2 => Gx_temp_2(5),
      I3 => Gx_temp_1(5),
      O => \Gx_temp[9]_i_10_n_0\
    );
\Gx_temp[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gx_temp_1(2),
      I1 => Gx_temp_2(2),
      I2 => Gx_temp_2(3),
      I3 => Gx_temp_1(3),
      O => \Gx_temp[9]_i_11_n_0\
    );
\Gx_temp[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gx_temp_1(0),
      I1 => Gx_temp_2(0),
      I2 => Gx_temp_2(1),
      I3 => Gx_temp_1(1),
      O => \Gx_temp[9]_i_12_n_0\
    );
\Gx_temp[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gx_temp_1(6),
      I1 => Gx_temp_2(6),
      I2 => Gx_temp_1(7),
      I3 => Gx_temp_2(7),
      O => \Gx_temp[9]_i_13_n_0\
    );
\Gx_temp[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gx_temp_1(4),
      I1 => Gx_temp_2(4),
      I2 => Gx_temp_1(5),
      I3 => Gx_temp_2(5),
      O => \Gx_temp[9]_i_14_n_0\
    );
\Gx_temp[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gx_temp_1(2),
      I1 => Gx_temp_2(2),
      I2 => Gx_temp_1(3),
      I3 => Gx_temp_2(3),
      O => \Gx_temp[9]_i_15_n_0\
    );
\Gx_temp[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gx_temp_1(0),
      I1 => Gx_temp_2(0),
      I2 => Gx_temp_1(1),
      I3 => Gx_temp_2(1),
      O => \Gx_temp[9]_i_16_n_0\
    );
\Gx_temp[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gx_temp_2(8),
      I1 => Gx_temp_1(8),
      I2 => Gx_temp2,
      O => \Gx_temp[9]_i_2_n_0\
    );
\Gx_temp[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(9),
      I1 => Gx_temp_1(9),
      O => \Gx_temp[9]_i_3_n_0\
    );
\Gx_temp[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_temp_2(8),
      I1 => Gx_temp_1(8),
      O => \Gx_temp[9]_i_4_n_0\
    );
\Gx_temp[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gx_temp_1(8),
      I1 => Gx_temp_2(8),
      I2 => Gx_temp_2(9),
      I3 => Gx_temp_1(9),
      O => \Gx_temp[9]_i_7_n_0\
    );
\Gx_temp[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gx_temp_1(8),
      I1 => Gx_temp_2(8),
      I2 => Gx_temp_1(9),
      I3 => Gx_temp_2(9),
      O => \Gx_temp[9]_i_8_n_0\
    );
\Gx_temp[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gx_temp_1(6),
      I1 => Gx_temp_2(6),
      I2 => Gx_temp_2(7),
      I3 => Gx_temp_1(7),
      O => \Gx_temp[9]_i_9_n_0\
    );
\Gx_temp_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_12(2),
      I1 => mat_p31(2),
      I2 => mat_p11(2),
      O => \Gx_temp_1[3]_i_2_n_0\
    );
\Gx_temp_1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mat_p11(2),
      I1 => Gx_temp_12(2),
      I2 => mat_p31(2),
      O => \Gx_temp_1[3]_i_3_n_0\
    );
\Gx_temp_1[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_12(3),
      I1 => mat_p31(3),
      I2 => mat_p11(3),
      I3 => \Gx_temp_1[3]_i_2_n_0\,
      O => \Gx_temp_1[3]_i_4_n_0\
    );
\Gx_temp_1[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => Gx_temp_12(2),
      I1 => mat_p31(2),
      I2 => mat_p11(2),
      I3 => mat_p31(1),
      I4 => Gx_temp_12(1),
      O => \Gx_temp_1[3]_i_5_n_0\
    );
\Gx_temp_1[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Gx_temp_12(1),
      I1 => mat_p31(1),
      I2 => mat_p11(1),
      O => \Gx_temp_1[3]_i_6_n_0\
    );
\Gx_temp_1[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mat_p11(0),
      I1 => mat_p31(0),
      O => \Gx_temp_1[3]_i_7_n_0\
    );
\Gx_temp_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_12(6),
      I1 => mat_p31(6),
      I2 => mat_p11(6),
      O => \Gx_temp_1[7]_i_2_n_0\
    );
\Gx_temp_1[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_12(5),
      I1 => mat_p31(5),
      I2 => mat_p11(5),
      O => \Gx_temp_1[7]_i_3_n_0\
    );
\Gx_temp_1[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_12(4),
      I1 => mat_p31(4),
      I2 => mat_p11(4),
      O => \Gx_temp_1[7]_i_4_n_0\
    );
\Gx_temp_1[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_12(3),
      I1 => mat_p31(3),
      I2 => mat_p11(3),
      O => \Gx_temp_1[7]_i_5_n_0\
    );
\Gx_temp_1[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gx_temp_1[7]_i_2_n_0\,
      I1 => mat_p31(7),
      I2 => Gx_temp_12(7),
      I3 => mat_p11(7),
      O => \Gx_temp_1[7]_i_6_n_0\
    );
\Gx_temp_1[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_12(6),
      I1 => mat_p31(6),
      I2 => mat_p11(6),
      I3 => \Gx_temp_1[7]_i_3_n_0\,
      O => \Gx_temp_1[7]_i_7_n_0\
    );
\Gx_temp_1[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_12(5),
      I1 => mat_p31(5),
      I2 => mat_p11(5),
      I3 => \Gx_temp_1[7]_i_4_n_0\,
      O => \Gx_temp_1[7]_i_8_n_0\
    );
\Gx_temp_1[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_12(4),
      I1 => mat_p31(4),
      I2 => mat_p11(4),
      I3 => \Gx_temp_1[7]_i_5_n_0\,
      O => \Gx_temp_1[7]_i_9_n_0\
    );
\Gx_temp_1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => mat_p11(7),
      I1 => mat_p31(7),
      I2 => Gx_temp_12(7),
      I3 => Gx_temp_12(8),
      O => \Gx_temp_1[9]_i_2_n_0\
    );
\Gx_temp_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[3]_i_1_n_7\,
      Q => Gx_temp_1(0)
    );
\Gx_temp_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[3]_i_1_n_6\,
      Q => Gx_temp_1(1)
    );
\Gx_temp_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[3]_i_1_n_5\,
      Q => Gx_temp_1(2)
    );
\Gx_temp_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[3]_i_1_n_4\,
      Q => Gx_temp_1(3)
    );
\Gx_temp_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gx_temp_1_reg[3]_i_1_n_0\,
      CO(2) => \Gx_temp_1_reg[3]_i_1_n_1\,
      CO(1) => \Gx_temp_1_reg[3]_i_1_n_2\,
      CO(0) => \Gx_temp_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gx_temp_1[3]_i_2_n_0\,
      DI(2) => \Gx_temp_1[3]_i_3_n_0\,
      DI(1 downto 0) => mat_p11(1 downto 0),
      O(3) => \Gx_temp_1_reg[3]_i_1_n_4\,
      O(2) => \Gx_temp_1_reg[3]_i_1_n_5\,
      O(1) => \Gx_temp_1_reg[3]_i_1_n_6\,
      O(0) => \Gx_temp_1_reg[3]_i_1_n_7\,
      S(3) => \Gx_temp_1[3]_i_4_n_0\,
      S(2) => \Gx_temp_1[3]_i_5_n_0\,
      S(1) => \Gx_temp_1[3]_i_6_n_0\,
      S(0) => \Gx_temp_1[3]_i_7_n_0\
    );
\Gx_temp_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[7]_i_1_n_7\,
      Q => Gx_temp_1(4)
    );
\Gx_temp_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[7]_i_1_n_6\,
      Q => Gx_temp_1(5)
    );
\Gx_temp_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[7]_i_1_n_5\,
      Q => Gx_temp_1(6)
    );
\Gx_temp_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[7]_i_1_n_4\,
      Q => Gx_temp_1(7)
    );
\Gx_temp_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gx_temp_1_reg[3]_i_1_n_0\,
      CO(3) => \Gx_temp_1_reg[7]_i_1_n_0\,
      CO(2) => \Gx_temp_1_reg[7]_i_1_n_1\,
      CO(1) => \Gx_temp_1_reg[7]_i_1_n_2\,
      CO(0) => \Gx_temp_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gx_temp_1[7]_i_2_n_0\,
      DI(2) => \Gx_temp_1[7]_i_3_n_0\,
      DI(1) => \Gx_temp_1[7]_i_4_n_0\,
      DI(0) => \Gx_temp_1[7]_i_5_n_0\,
      O(3) => \Gx_temp_1_reg[7]_i_1_n_4\,
      O(2) => \Gx_temp_1_reg[7]_i_1_n_5\,
      O(1) => \Gx_temp_1_reg[7]_i_1_n_6\,
      O(0) => \Gx_temp_1_reg[7]_i_1_n_7\,
      S(3) => \Gx_temp_1[7]_i_6_n_0\,
      S(2) => \Gx_temp_1[7]_i_7_n_0\,
      S(1) => \Gx_temp_1[7]_i_8_n_0\,
      S(0) => \Gx_temp_1[7]_i_9_n_0\
    );
\Gx_temp_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[9]_i_1_n_7\,
      Q => Gx_temp_1(8)
    );
\Gx_temp_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_1_reg[9]_i_1_n_2\,
      Q => Gx_temp_1(9)
    );
\Gx_temp_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gx_temp_1_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Gx_temp_1_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Gx_temp_1_reg[9]_i_1_n_2\,
      CO(0) => \NLW_Gx_temp_1_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Gx_temp_12(8),
      O(3 downto 1) => \NLW_Gx_temp_1_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Gx_temp_1_reg[9]_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Gx_temp_1[9]_i_2_n_0\
    );
\Gx_temp_2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_22(2),
      I1 => mat_p33(2),
      I2 => mat_p13(2),
      O => \Gx_temp_2[3]_i_2_n_0\
    );
\Gx_temp_2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mat_p13(2),
      I1 => Gx_temp_22(2),
      I2 => mat_p33(2),
      O => \Gx_temp_2[3]_i_3_n_0\
    );
\Gx_temp_2[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_22(3),
      I1 => mat_p33(3),
      I2 => mat_p13(3),
      I3 => \Gx_temp_2[3]_i_2_n_0\,
      O => \Gx_temp_2[3]_i_4_n_0\
    );
\Gx_temp_2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => Gx_temp_22(2),
      I1 => mat_p33(2),
      I2 => mat_p13(2),
      I3 => mat_p33(1),
      I4 => Gx_temp_22(1),
      O => \Gx_temp_2[3]_i_5_n_0\
    );
\Gx_temp_2[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Gx_temp_22(1),
      I1 => mat_p33(1),
      I2 => mat_p13(1),
      O => \Gx_temp_2[3]_i_6_n_0\
    );
\Gx_temp_2[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mat_p13(0),
      I1 => mat_p33(0),
      O => \Gx_temp_2[3]_i_7_n_0\
    );
\Gx_temp_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_22(6),
      I1 => mat_p33(6),
      I2 => mat_p13(6),
      O => \Gx_temp_2[7]_i_2_n_0\
    );
\Gx_temp_2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_22(5),
      I1 => mat_p33(5),
      I2 => mat_p13(5),
      O => \Gx_temp_2[7]_i_3_n_0\
    );
\Gx_temp_2[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_22(4),
      I1 => mat_p33(4),
      I2 => mat_p13(4),
      O => \Gx_temp_2[7]_i_4_n_0\
    );
\Gx_temp_2[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gx_temp_22(3),
      I1 => mat_p33(3),
      I2 => mat_p13(3),
      O => \Gx_temp_2[7]_i_5_n_0\
    );
\Gx_temp_2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gx_temp_2[7]_i_2_n_0\,
      I1 => mat_p33(7),
      I2 => Gx_temp_22(7),
      I3 => mat_p13(7),
      O => \Gx_temp_2[7]_i_6_n_0\
    );
\Gx_temp_2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_22(6),
      I1 => mat_p33(6),
      I2 => mat_p13(6),
      I3 => \Gx_temp_2[7]_i_3_n_0\,
      O => \Gx_temp_2[7]_i_7_n_0\
    );
\Gx_temp_2[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_22(5),
      I1 => mat_p33(5),
      I2 => mat_p13(5),
      I3 => \Gx_temp_2[7]_i_4_n_0\,
      O => \Gx_temp_2[7]_i_8_n_0\
    );
\Gx_temp_2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gx_temp_22(4),
      I1 => mat_p33(4),
      I2 => mat_p13(4),
      I3 => \Gx_temp_2[7]_i_5_n_0\,
      O => \Gx_temp_2[7]_i_9_n_0\
    );
\Gx_temp_2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => mat_p13(7),
      I1 => mat_p33(7),
      I2 => Gx_temp_22(7),
      I3 => Gx_temp_22(8),
      O => \Gx_temp_2[9]_i_2_n_0\
    );
\Gx_temp_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[3]_i_1_n_7\,
      Q => Gx_temp_2(0)
    );
\Gx_temp_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[3]_i_1_n_6\,
      Q => Gx_temp_2(1)
    );
\Gx_temp_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[3]_i_1_n_5\,
      Q => Gx_temp_2(2)
    );
\Gx_temp_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[3]_i_1_n_4\,
      Q => Gx_temp_2(3)
    );
\Gx_temp_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gx_temp_2_reg[3]_i_1_n_0\,
      CO(2) => \Gx_temp_2_reg[3]_i_1_n_1\,
      CO(1) => \Gx_temp_2_reg[3]_i_1_n_2\,
      CO(0) => \Gx_temp_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gx_temp_2[3]_i_2_n_0\,
      DI(2) => \Gx_temp_2[3]_i_3_n_0\,
      DI(1 downto 0) => mat_p13(1 downto 0),
      O(3) => \Gx_temp_2_reg[3]_i_1_n_4\,
      O(2) => \Gx_temp_2_reg[3]_i_1_n_5\,
      O(1) => \Gx_temp_2_reg[3]_i_1_n_6\,
      O(0) => \Gx_temp_2_reg[3]_i_1_n_7\,
      S(3) => \Gx_temp_2[3]_i_4_n_0\,
      S(2) => \Gx_temp_2[3]_i_5_n_0\,
      S(1) => \Gx_temp_2[3]_i_6_n_0\,
      S(0) => \Gx_temp_2[3]_i_7_n_0\
    );
\Gx_temp_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[7]_i_1_n_7\,
      Q => Gx_temp_2(4)
    );
\Gx_temp_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[7]_i_1_n_6\,
      Q => Gx_temp_2(5)
    );
\Gx_temp_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[7]_i_1_n_5\,
      Q => Gx_temp_2(6)
    );
\Gx_temp_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[7]_i_1_n_4\,
      Q => Gx_temp_2(7)
    );
\Gx_temp_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gx_temp_2_reg[3]_i_1_n_0\,
      CO(3) => \Gx_temp_2_reg[7]_i_1_n_0\,
      CO(2) => \Gx_temp_2_reg[7]_i_1_n_1\,
      CO(1) => \Gx_temp_2_reg[7]_i_1_n_2\,
      CO(0) => \Gx_temp_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gx_temp_2[7]_i_2_n_0\,
      DI(2) => \Gx_temp_2[7]_i_3_n_0\,
      DI(1) => \Gx_temp_2[7]_i_4_n_0\,
      DI(0) => \Gx_temp_2[7]_i_5_n_0\,
      O(3) => \Gx_temp_2_reg[7]_i_1_n_4\,
      O(2) => \Gx_temp_2_reg[7]_i_1_n_5\,
      O(1) => \Gx_temp_2_reg[7]_i_1_n_6\,
      O(0) => \Gx_temp_2_reg[7]_i_1_n_7\,
      S(3) => \Gx_temp_2[7]_i_6_n_0\,
      S(2) => \Gx_temp_2[7]_i_7_n_0\,
      S(1) => \Gx_temp_2[7]_i_8_n_0\,
      S(0) => \Gx_temp_2[7]_i_9_n_0\
    );
\Gx_temp_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[9]_i_1_n_7\,
      Q => Gx_temp_2(8)
    );
\Gx_temp_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gx_temp_2_reg[9]_i_1_n_2\,
      Q => Gx_temp_2(9)
    );
\Gx_temp_2_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gx_temp_2_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Gx_temp_2_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Gx_temp_2_reg[9]_i_1_n_2\,
      CO(0) => \NLW_Gx_temp_2_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Gx_temp_22(8),
      O(3 downto 1) => \NLW_Gx_temp_2_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Gx_temp_2_reg[9]_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Gx_temp_2[9]_i_2_n_0\
    );
\Gx_temp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(0),
      Q => Gx_temp(0)
    );
\Gx_temp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(1),
      Q => Gx_temp(1)
    );
\Gx_temp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(2),
      Q => Gx_temp(2)
    );
\Gx_temp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(3),
      Q => Gx_temp(3)
    );
\Gx_temp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gx_temp_reg[3]_i_1_n_0\,
      CO(2) => \Gx_temp_reg[3]_i_1_n_1\,
      CO(1) => \Gx_temp_reg[3]_i_1_n_2\,
      CO(0) => \Gx_temp_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Gx_temp[3]_i_2_n_0\,
      DI(2) => \Gx_temp[3]_i_3_n_0\,
      DI(1) => \Gx_temp[3]_i_4_n_0\,
      DI(0) => \Gx_temp[3]_i_5_n_0\,
      O(3 downto 0) => Gx_temp0(3 downto 0),
      S(3) => \Gx_temp[3]_i_6_n_0\,
      S(2) => \Gx_temp[3]_i_7_n_0\,
      S(1) => \Gx_temp[3]_i_8_n_0\,
      S(0) => \Gx_temp[3]_i_9_n_0\
    );
\Gx_temp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(4),
      Q => Gx_temp(4)
    );
\Gx_temp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(5),
      Q => Gx_temp(5)
    );
\Gx_temp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(6),
      Q => Gx_temp(6)
    );
\Gx_temp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(7),
      Q => Gx_temp(7)
    );
\Gx_temp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gx_temp_reg[3]_i_1_n_0\,
      CO(3) => \Gx_temp_reg[7]_i_1_n_0\,
      CO(2) => \Gx_temp_reg[7]_i_1_n_1\,
      CO(1) => \Gx_temp_reg[7]_i_1_n_2\,
      CO(0) => \Gx_temp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gx_temp[7]_i_2_n_0\,
      DI(2) => \Gx_temp[7]_i_3_n_0\,
      DI(1) => \Gx_temp[7]_i_4_n_0\,
      DI(0) => \Gx_temp[7]_i_5_n_0\,
      O(3 downto 0) => Gx_temp0(7 downto 4),
      S(3) => \Gx_temp[7]_i_6_n_0\,
      S(2) => \Gx_temp[7]_i_7_n_0\,
      S(1) => \Gx_temp[7]_i_8_n_0\,
      S(0) => \Gx_temp[7]_i_9_n_0\
    );
\Gx_temp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(8),
      Q => Gx_temp(8)
    );
\Gx_temp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gx_temp0(9),
      Q => Gx_temp(9)
    );
\Gx_temp_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gx_temp_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_Gx_temp_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Gx_temp_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Gx_temp[9]_i_2_n_0\,
      O(3 downto 2) => \NLW_Gx_temp_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Gx_temp0(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Gx_temp[9]_i_3_n_0\,
      S(0) => \Gx_temp[9]_i_4_n_0\
    );
\Gx_temp_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gx_temp_reg[9]_i_6_n_0\,
      CO(3 downto 1) => \NLW_Gx_temp_reg[9]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Gx_temp2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Gx_temp[9]_i_7_n_0\,
      O(3 downto 0) => \NLW_Gx_temp_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Gx_temp[9]_i_8_n_0\
    );
\Gx_temp_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gx_temp_reg[9]_i_6_n_0\,
      CO(2) => \Gx_temp_reg[9]_i_6_n_1\,
      CO(1) => \Gx_temp_reg[9]_i_6_n_2\,
      CO(0) => \Gx_temp_reg[9]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => \Gx_temp[9]_i_9_n_0\,
      DI(2) => \Gx_temp[9]_i_10_n_0\,
      DI(1) => \Gx_temp[9]_i_11_n_0\,
      DI(0) => \Gx_temp[9]_i_12_n_0\,
      O(3 downto 0) => \NLW_Gx_temp_reg[9]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \Gx_temp[9]_i_13_n_0\,
      S(2) => \Gx_temp[9]_i_14_n_0\,
      S(1) => \Gx_temp[9]_i_15_n_0\,
      S(0) => \Gx_temp[9]_i_16_n_0\
    );
\Gxy_temp[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(9),
      I1 => Gy_temp(9),
      O => \Gxy_temp[10]_i_2_n_0\
    );
\Gxy_temp[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(8),
      I1 => Gy_temp(8),
      O => \Gxy_temp[10]_i_3_n_0\
    );
\Gxy_temp[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(3),
      I1 => Gy_temp(3),
      O => \Gxy_temp[3]_i_2_n_0\
    );
\Gxy_temp[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(2),
      I1 => Gy_temp(2),
      O => \Gxy_temp[3]_i_3_n_0\
    );
\Gxy_temp[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(1),
      I1 => Gy_temp(1),
      O => \Gxy_temp[3]_i_4_n_0\
    );
\Gxy_temp[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(0),
      I1 => Gy_temp(0),
      O => \Gxy_temp[3]_i_5_n_0\
    );
\Gxy_temp[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(7),
      I1 => Gy_temp(7),
      O => \Gxy_temp[7]_i_2_n_0\
    );
\Gxy_temp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(6),
      I1 => Gy_temp(6),
      O => \Gxy_temp[7]_i_3_n_0\
    );
\Gxy_temp[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(5),
      I1 => Gy_temp(5),
      O => \Gxy_temp[7]_i_4_n_0\
    );
\Gxy_temp[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx_temp(4),
      I1 => Gy_temp(4),
      O => \Gxy_temp[7]_i_5_n_0\
    );
\Gxy_temp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[3]_i_1_n_7\,
      Q => Gxy_temp(0)
    );
\Gxy_temp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[10]_i_1_n_1\,
      Q => Gxy_temp(10)
    );
\Gxy_temp_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gxy_temp_reg[7]_i_1_n_0\,
      CO(3) => \NLW_Gxy_temp_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Gxy_temp_reg[10]_i_1_n_1\,
      CO(1) => \NLW_Gxy_temp_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \Gxy_temp_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Gx_temp(9 downto 8),
      O(3 downto 2) => \NLW_Gxy_temp_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \Gxy_temp_reg[10]_i_1_n_6\,
      O(0) => \Gxy_temp_reg[10]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \Gxy_temp[10]_i_2_n_0\,
      S(0) => \Gxy_temp[10]_i_3_n_0\
    );
\Gxy_temp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[3]_i_1_n_6\,
      Q => Gxy_temp(1)
    );
\Gxy_temp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[3]_i_1_n_5\,
      Q => Gxy_temp(2)
    );
\Gxy_temp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[3]_i_1_n_4\,
      Q => Gxy_temp(3)
    );
\Gxy_temp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gxy_temp_reg[3]_i_1_n_0\,
      CO(2) => \Gxy_temp_reg[3]_i_1_n_1\,
      CO(1) => \Gxy_temp_reg[3]_i_1_n_2\,
      CO(0) => \Gxy_temp_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Gx_temp(3 downto 0),
      O(3) => \Gxy_temp_reg[3]_i_1_n_4\,
      O(2) => \Gxy_temp_reg[3]_i_1_n_5\,
      O(1) => \Gxy_temp_reg[3]_i_1_n_6\,
      O(0) => \Gxy_temp_reg[3]_i_1_n_7\,
      S(3) => \Gxy_temp[3]_i_2_n_0\,
      S(2) => \Gxy_temp[3]_i_3_n_0\,
      S(1) => \Gxy_temp[3]_i_4_n_0\,
      S(0) => \Gxy_temp[3]_i_5_n_0\
    );
\Gxy_temp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[7]_i_1_n_7\,
      Q => Gxy_temp(4)
    );
\Gxy_temp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[7]_i_1_n_6\,
      Q => Gxy_temp(5)
    );
\Gxy_temp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[7]_i_1_n_5\,
      Q => Gxy_temp(6)
    );
\Gxy_temp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[7]_i_1_n_4\,
      Q => Gxy_temp(7)
    );
\Gxy_temp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gxy_temp_reg[3]_i_1_n_0\,
      CO(3) => \Gxy_temp_reg[7]_i_1_n_0\,
      CO(2) => \Gxy_temp_reg[7]_i_1_n_1\,
      CO(1) => \Gxy_temp_reg[7]_i_1_n_2\,
      CO(0) => \Gxy_temp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Gx_temp(7 downto 4),
      O(3) => \Gxy_temp_reg[7]_i_1_n_4\,
      O(2) => \Gxy_temp_reg[7]_i_1_n_5\,
      O(1) => \Gxy_temp_reg[7]_i_1_n_6\,
      O(0) => \Gxy_temp_reg[7]_i_1_n_7\,
      S(3) => \Gxy_temp[7]_i_2_n_0\,
      S(2) => \Gxy_temp[7]_i_3_n_0\,
      S(1) => \Gxy_temp[7]_i_4_n_0\,
      S(0) => \Gxy_temp[7]_i_5_n_0\
    );
\Gxy_temp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[10]_i_1_n_7\,
      Q => Gxy_temp(8)
    );
\Gxy_temp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gxy_temp_reg[10]_i_1_n_6\,
      Q => Gxy_temp(9)
    );
\Gy_temp[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(3),
      I1 => Gy_temp_1(3),
      I2 => Gy_temp2,
      O => p_1_in(3)
    );
\Gy_temp[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(2),
      I1 => Gy_temp_1(2),
      I2 => Gy_temp2,
      O => p_1_in(2)
    );
\Gy_temp[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(1),
      I1 => Gy_temp_1(1),
      I2 => Gy_temp2,
      O => p_1_in(1)
    );
\Gy_temp[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(0),
      I1 => Gy_temp_1(0),
      I2 => Gy_temp2,
      O => p_1_in(0)
    );
\Gy_temp[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(3),
      I1 => Gy_temp_1(3),
      O => \Gy_temp[3]_i_6_n_0\
    );
\Gy_temp[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(2),
      I1 => Gy_temp_1(2),
      O => \Gy_temp[3]_i_7_n_0\
    );
\Gy_temp[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(1),
      I1 => Gy_temp_1(1),
      O => \Gy_temp[3]_i_8_n_0\
    );
\Gy_temp[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(0),
      I1 => Gy_temp_1(0),
      O => \Gy_temp[3]_i_9_n_0\
    );
\Gy_temp[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(7),
      I1 => Gy_temp_1(7),
      I2 => Gy_temp2,
      O => p_1_in(7)
    );
\Gy_temp[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(6),
      I1 => Gy_temp_1(6),
      I2 => Gy_temp2,
      O => p_1_in(6)
    );
\Gy_temp[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(5),
      I1 => Gy_temp_1(5),
      I2 => Gy_temp2,
      O => p_1_in(5)
    );
\Gy_temp[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(4),
      I1 => Gy_temp_1(4),
      I2 => Gy_temp2,
      O => p_1_in(4)
    );
\Gy_temp[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(7),
      I1 => Gy_temp_1(7),
      O => \Gy_temp[7]_i_6_n_0\
    );
\Gy_temp[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(6),
      I1 => Gy_temp_1(6),
      O => \Gy_temp[7]_i_7_n_0\
    );
\Gy_temp[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(5),
      I1 => Gy_temp_1(5),
      O => \Gy_temp[7]_i_8_n_0\
    );
\Gy_temp[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(4),
      I1 => Gy_temp_1(4),
      O => \Gy_temp[7]_i_9_n_0\
    );
\Gy_temp[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gy_temp_1(4),
      I1 => Gy_temp_2(4),
      I2 => Gy_temp_2(5),
      I3 => Gy_temp_1(5),
      O => \Gy_temp[9]_i_10_n_0\
    );
\Gy_temp[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gy_temp_1(2),
      I1 => Gy_temp_2(2),
      I2 => Gy_temp_2(3),
      I3 => Gy_temp_1(3),
      O => \Gy_temp[9]_i_11_n_0\
    );
\Gy_temp[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gy_temp_1(0),
      I1 => Gy_temp_2(0),
      I2 => Gy_temp_2(1),
      I3 => Gy_temp_1(1),
      O => \Gy_temp[9]_i_12_n_0\
    );
\Gy_temp[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gy_temp_1(6),
      I1 => Gy_temp_2(6),
      I2 => Gy_temp_1(7),
      I3 => Gy_temp_2(7),
      O => \Gy_temp[9]_i_13_n_0\
    );
\Gy_temp[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gy_temp_1(4),
      I1 => Gy_temp_2(4),
      I2 => Gy_temp_1(5),
      I3 => Gy_temp_2(5),
      O => \Gy_temp[9]_i_14_n_0\
    );
\Gy_temp[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gy_temp_1(2),
      I1 => Gy_temp_2(2),
      I2 => Gy_temp_1(3),
      I3 => Gy_temp_2(3),
      O => \Gy_temp[9]_i_15_n_0\
    );
\Gy_temp[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gy_temp_1(0),
      I1 => Gy_temp_2(0),
      I2 => Gy_temp_1(1),
      I3 => Gy_temp_2(1),
      O => \Gy_temp[9]_i_16_n_0\
    );
\Gy_temp[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => Gy_temp_2(8),
      I1 => Gy_temp_1(8),
      I2 => Gy_temp2,
      O => p_1_in(8)
    );
\Gy_temp[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(9),
      I1 => Gy_temp_1(9),
      O => \Gy_temp[9]_i_3_n_0\
    );
\Gy_temp[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gy_temp_2(8),
      I1 => Gy_temp_1(8),
      O => \Gy_temp[9]_i_4_n_0\
    );
\Gy_temp[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gy_temp_1(8),
      I1 => Gy_temp_2(8),
      I2 => Gy_temp_2(9),
      I3 => Gy_temp_1(9),
      O => \Gy_temp[9]_i_7_n_0\
    );
\Gy_temp[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gy_temp_1(8),
      I1 => Gy_temp_2(8),
      I2 => Gy_temp_1(9),
      I3 => Gy_temp_2(9),
      O => \Gy_temp[9]_i_8_n_0\
    );
\Gy_temp[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gy_temp_1(6),
      I1 => Gy_temp_2(6),
      I2 => Gy_temp_2(7),
      I3 => Gy_temp_1(7),
      O => \Gy_temp[9]_i_9_n_0\
    );
\Gy_temp_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_12(2),
      I1 => mat_p13(2),
      I2 => mat_p11(2),
      O => \Gy_temp_1[3]_i_2_n_0\
    );
\Gy_temp_1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mat_p11(2),
      I1 => Gy_temp_12(2),
      I2 => mat_p13(2),
      O => \Gy_temp_1[3]_i_3_n_0\
    );
\Gy_temp_1[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_12(3),
      I1 => mat_p13(3),
      I2 => mat_p11(3),
      I3 => \Gy_temp_1[3]_i_2_n_0\,
      O => \Gy_temp_1[3]_i_4_n_0\
    );
\Gy_temp_1[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => Gy_temp_12(2),
      I1 => mat_p13(2),
      I2 => mat_p11(2),
      I3 => mat_p13(1),
      I4 => Gy_temp_12(1),
      O => \Gy_temp_1[3]_i_5_n_0\
    );
\Gy_temp_1[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Gy_temp_12(1),
      I1 => mat_p13(1),
      I2 => mat_p11(1),
      O => \Gy_temp_1[3]_i_6_n_0\
    );
\Gy_temp_1[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mat_p11(0),
      I1 => mat_p13(0),
      O => \Gy_temp_1[3]_i_7_n_0\
    );
\Gy_temp_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_12(6),
      I1 => mat_p13(6),
      I2 => mat_p11(6),
      O => \Gy_temp_1[7]_i_2_n_0\
    );
\Gy_temp_1[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_12(5),
      I1 => mat_p13(5),
      I2 => mat_p11(5),
      O => \Gy_temp_1[7]_i_3_n_0\
    );
\Gy_temp_1[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_12(4),
      I1 => mat_p13(4),
      I2 => mat_p11(4),
      O => \Gy_temp_1[7]_i_4_n_0\
    );
\Gy_temp_1[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_12(3),
      I1 => mat_p13(3),
      I2 => mat_p11(3),
      O => \Gy_temp_1[7]_i_5_n_0\
    );
\Gy_temp_1[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gy_temp_1[7]_i_2_n_0\,
      I1 => mat_p13(7),
      I2 => Gy_temp_12(7),
      I3 => mat_p11(7),
      O => \Gy_temp_1[7]_i_6_n_0\
    );
\Gy_temp_1[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_12(6),
      I1 => mat_p13(6),
      I2 => mat_p11(6),
      I3 => \Gy_temp_1[7]_i_3_n_0\,
      O => \Gy_temp_1[7]_i_7_n_0\
    );
\Gy_temp_1[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_12(5),
      I1 => mat_p13(5),
      I2 => mat_p11(5),
      I3 => \Gy_temp_1[7]_i_4_n_0\,
      O => \Gy_temp_1[7]_i_8_n_0\
    );
\Gy_temp_1[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_12(4),
      I1 => mat_p13(4),
      I2 => mat_p11(4),
      I3 => \Gy_temp_1[7]_i_5_n_0\,
      O => \Gy_temp_1[7]_i_9_n_0\
    );
\Gy_temp_1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => mat_p11(7),
      I1 => mat_p13(7),
      I2 => Gy_temp_12(7),
      I3 => Gy_temp_12(8),
      O => \Gy_temp_1[9]_i_2_n_0\
    );
\Gy_temp_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[3]_i_1_n_7\,
      Q => Gy_temp_1(0)
    );
\Gy_temp_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[3]_i_1_n_6\,
      Q => Gy_temp_1(1)
    );
\Gy_temp_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[3]_i_1_n_5\,
      Q => Gy_temp_1(2)
    );
\Gy_temp_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[3]_i_1_n_4\,
      Q => Gy_temp_1(3)
    );
\Gy_temp_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gy_temp_1_reg[3]_i_1_n_0\,
      CO(2) => \Gy_temp_1_reg[3]_i_1_n_1\,
      CO(1) => \Gy_temp_1_reg[3]_i_1_n_2\,
      CO(0) => \Gy_temp_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gy_temp_1[3]_i_2_n_0\,
      DI(2) => \Gy_temp_1[3]_i_3_n_0\,
      DI(1 downto 0) => mat_p11(1 downto 0),
      O(3) => \Gy_temp_1_reg[3]_i_1_n_4\,
      O(2) => \Gy_temp_1_reg[3]_i_1_n_5\,
      O(1) => \Gy_temp_1_reg[3]_i_1_n_6\,
      O(0) => \Gy_temp_1_reg[3]_i_1_n_7\,
      S(3) => \Gy_temp_1[3]_i_4_n_0\,
      S(2) => \Gy_temp_1[3]_i_5_n_0\,
      S(1) => \Gy_temp_1[3]_i_6_n_0\,
      S(0) => \Gy_temp_1[3]_i_7_n_0\
    );
\Gy_temp_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[7]_i_1_n_7\,
      Q => Gy_temp_1(4)
    );
\Gy_temp_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[7]_i_1_n_6\,
      Q => Gy_temp_1(5)
    );
\Gy_temp_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[7]_i_1_n_5\,
      Q => Gy_temp_1(6)
    );
\Gy_temp_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[7]_i_1_n_4\,
      Q => Gy_temp_1(7)
    );
\Gy_temp_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gy_temp_1_reg[3]_i_1_n_0\,
      CO(3) => \Gy_temp_1_reg[7]_i_1_n_0\,
      CO(2) => \Gy_temp_1_reg[7]_i_1_n_1\,
      CO(1) => \Gy_temp_1_reg[7]_i_1_n_2\,
      CO(0) => \Gy_temp_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gy_temp_1[7]_i_2_n_0\,
      DI(2) => \Gy_temp_1[7]_i_3_n_0\,
      DI(1) => \Gy_temp_1[7]_i_4_n_0\,
      DI(0) => \Gy_temp_1[7]_i_5_n_0\,
      O(3) => \Gy_temp_1_reg[7]_i_1_n_4\,
      O(2) => \Gy_temp_1_reg[7]_i_1_n_5\,
      O(1) => \Gy_temp_1_reg[7]_i_1_n_6\,
      O(0) => \Gy_temp_1_reg[7]_i_1_n_7\,
      S(3) => \Gy_temp_1[7]_i_6_n_0\,
      S(2) => \Gy_temp_1[7]_i_7_n_0\,
      S(1) => \Gy_temp_1[7]_i_8_n_0\,
      S(0) => \Gy_temp_1[7]_i_9_n_0\
    );
\Gy_temp_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[9]_i_1_n_7\,
      Q => Gy_temp_1(8)
    );
\Gy_temp_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => \Gy_temp_1_reg[9]_i_1_n_2\,
      Q => Gy_temp_1(9)
    );
\Gy_temp_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gy_temp_1_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Gy_temp_1_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Gy_temp_1_reg[9]_i_1_n_2\,
      CO(0) => \NLW_Gy_temp_1_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Gy_temp_12(8),
      O(3 downto 1) => \NLW_Gy_temp_1_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Gy_temp_1_reg[9]_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Gy_temp_1[9]_i_2_n_0\
    );
\Gy_temp_2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_22(2),
      I1 => mat_p33(2),
      I2 => mat_p31(2),
      O => \Gy_temp_2[3]_i_2_n_0\
    );
\Gy_temp_2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mat_p31(2),
      I1 => Gy_temp_22(2),
      I2 => mat_p33(2),
      O => \Gy_temp_2[3]_i_3_n_0\
    );
\Gy_temp_2[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_22(3),
      I1 => mat_p33(3),
      I2 => mat_p31(3),
      I3 => \Gy_temp_2[3]_i_2_n_0\,
      O => \Gy_temp_2[3]_i_4_n_0\
    );
\Gy_temp_2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => Gy_temp_22(2),
      I1 => mat_p33(2),
      I2 => mat_p31(2),
      I3 => mat_p33(1),
      I4 => Gy_temp_22(1),
      O => \Gy_temp_2[3]_i_5_n_0\
    );
\Gy_temp_2[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Gy_temp_22(1),
      I1 => mat_p33(1),
      I2 => mat_p31(1),
      O => \Gy_temp_2[3]_i_6_n_0\
    );
\Gy_temp_2[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mat_p31(0),
      I1 => mat_p33(0),
      O => \Gy_temp_2[3]_i_7_n_0\
    );
\Gy_temp_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_22(6),
      I1 => mat_p33(6),
      I2 => mat_p31(6),
      O => \Gy_temp_2[7]_i_2_n_0\
    );
\Gy_temp_2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_22(5),
      I1 => mat_p33(5),
      I2 => mat_p31(5),
      O => \Gy_temp_2[7]_i_3_n_0\
    );
\Gy_temp_2[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_22(4),
      I1 => mat_p33(4),
      I2 => mat_p31(4),
      O => \Gy_temp_2[7]_i_4_n_0\
    );
\Gy_temp_2[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Gy_temp_22(3),
      I1 => mat_p33(3),
      I2 => mat_p31(3),
      O => \Gy_temp_2[7]_i_5_n_0\
    );
\Gy_temp_2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gy_temp_2[7]_i_2_n_0\,
      I1 => mat_p33(7),
      I2 => Gy_temp_22(7),
      I3 => mat_p31(7),
      O => \Gy_temp_2[7]_i_6_n_0\
    );
\Gy_temp_2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_22(6),
      I1 => mat_p33(6),
      I2 => mat_p31(6),
      I3 => \Gy_temp_2[7]_i_3_n_0\,
      O => \Gy_temp_2[7]_i_7_n_0\
    );
\Gy_temp_2[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_22(5),
      I1 => mat_p33(5),
      I2 => mat_p31(5),
      I3 => \Gy_temp_2[7]_i_4_n_0\,
      O => \Gy_temp_2[7]_i_8_n_0\
    );
\Gy_temp_2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Gy_temp_22(4),
      I1 => mat_p33(4),
      I2 => mat_p31(4),
      I3 => \Gy_temp_2[7]_i_5_n_0\,
      O => \Gy_temp_2[7]_i_9_n_0\
    );
\Gy_temp_2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => mat_p31(7),
      I1 => mat_p33(7),
      I2 => Gy_temp_22(7),
      I3 => Gy_temp_22(8),
      O => \Gy_temp_2[9]_i_2_n_0\
    );
\Gy_temp_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(0),
      Q => Gy_temp_2(0)
    );
\Gy_temp_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(1),
      Q => Gy_temp_2(1)
    );
\Gy_temp_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(2),
      Q => Gy_temp_2(2)
    );
\Gy_temp_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(3),
      Q => Gy_temp_2(3)
    );
\Gy_temp_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gy_temp_2_reg[3]_i_1_n_0\,
      CO(2) => \Gy_temp_2_reg[3]_i_1_n_1\,
      CO(1) => \Gy_temp_2_reg[3]_i_1_n_2\,
      CO(0) => \Gy_temp_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gy_temp_2[3]_i_2_n_0\,
      DI(2) => \Gy_temp_2[3]_i_3_n_0\,
      DI(1 downto 0) => mat_p31(1 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \Gy_temp_2[3]_i_4_n_0\,
      S(2) => \Gy_temp_2[3]_i_5_n_0\,
      S(1) => \Gy_temp_2[3]_i_6_n_0\,
      S(0) => \Gy_temp_2[3]_i_7_n_0\
    );
\Gy_temp_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(4),
      Q => Gy_temp_2(4)
    );
\Gy_temp_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(5),
      Q => Gy_temp_2(5)
    );
\Gy_temp_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(6),
      Q => Gy_temp_2(6)
    );
\Gy_temp_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(7),
      Q => Gy_temp_2(7)
    );
\Gy_temp_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gy_temp_2_reg[3]_i_1_n_0\,
      CO(3) => \Gy_temp_2_reg[7]_i_1_n_0\,
      CO(2) => \Gy_temp_2_reg[7]_i_1_n_1\,
      CO(1) => \Gy_temp_2_reg[7]_i_1_n_2\,
      CO(0) => \Gy_temp_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gy_temp_2[7]_i_2_n_0\,
      DI(2) => \Gy_temp_2[7]_i_3_n_0\,
      DI(1) => \Gy_temp_2[7]_i_4_n_0\,
      DI(0) => \Gy_temp_2[7]_i_5_n_0\,
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \Gy_temp_2[7]_i_6_n_0\,
      S(2) => \Gy_temp_2[7]_i_7_n_0\,
      S(1) => \Gy_temp_2[7]_i_8_n_0\,
      S(0) => \Gy_temp_2[7]_i_9_n_0\
    );
\Gy_temp_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(8),
      Q => Gy_temp_2(8)
    );
\Gy_temp_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => p_0_in(9),
      Q => Gy_temp_2(9)
    );
\Gy_temp_2_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gy_temp_2_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Gy_temp_2_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in(9),
      CO(0) => \NLW_Gy_temp_2_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Gy_temp_22(8),
      O(3 downto 1) => \NLW_Gy_temp_2_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(8),
      S(3 downto 1) => B"001",
      S(0) => \Gy_temp_2[9]_i_2_n_0\
    );
\Gy_temp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(0),
      Q => Gy_temp(0)
    );
\Gy_temp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(1),
      Q => Gy_temp(1)
    );
\Gy_temp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(2),
      Q => Gy_temp(2)
    );
\Gy_temp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(3),
      Q => Gy_temp(3)
    );
\Gy_temp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gy_temp_reg[3]_i_1_n_0\,
      CO(2) => \Gy_temp_reg[3]_i_1_n_1\,
      CO(1) => \Gy_temp_reg[3]_i_1_n_2\,
      CO(0) => \Gy_temp_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(3 downto 0),
      O(3 downto 0) => Gy_temp0(3 downto 0),
      S(3) => \Gy_temp[3]_i_6_n_0\,
      S(2) => \Gy_temp[3]_i_7_n_0\,
      S(1) => \Gy_temp[3]_i_8_n_0\,
      S(0) => \Gy_temp[3]_i_9_n_0\
    );
\Gy_temp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(4),
      Q => Gy_temp(4)
    );
\Gy_temp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(5),
      Q => Gy_temp(5)
    );
\Gy_temp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(6),
      Q => Gy_temp(6)
    );
\Gy_temp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(7),
      Q => Gy_temp(7)
    );
\Gy_temp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gy_temp_reg[3]_i_1_n_0\,
      CO(3) => \Gy_temp_reg[7]_i_1_n_0\,
      CO(2) => \Gy_temp_reg[7]_i_1_n_1\,
      CO(1) => \Gy_temp_reg[7]_i_1_n_2\,
      CO(0) => \Gy_temp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(7 downto 4),
      O(3 downto 0) => Gy_temp0(7 downto 4),
      S(3) => \Gy_temp[7]_i_6_n_0\,
      S(2) => \Gy_temp[7]_i_7_n_0\,
      S(1) => \Gy_temp[7]_i_8_n_0\,
      S(0) => \Gy_temp[7]_i_9_n_0\
    );
\Gy_temp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(8),
      Q => Gy_temp(8)
    );
\Gy_temp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => Gy_temp0(9),
      Q => Gy_temp(9)
    );
\Gy_temp_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gy_temp_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_Gy_temp_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Gy_temp_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_1_in(8),
      O(3 downto 2) => \NLW_Gy_temp_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Gy_temp0(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Gy_temp[9]_i_3_n_0\,
      S(0) => \Gy_temp[9]_i_4_n_0\
    );
\Gy_temp_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gy_temp_reg[9]_i_6_n_0\,
      CO(3 downto 1) => \NLW_Gy_temp_reg[9]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Gy_temp2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Gy_temp[9]_i_7_n_0\,
      O(3 downto 0) => \NLW_Gy_temp_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Gy_temp[9]_i_8_n_0\
    );
\Gy_temp_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gy_temp_reg[9]_i_6_n_0\,
      CO(2) => \Gy_temp_reg[9]_i_6_n_1\,
      CO(1) => \Gy_temp_reg[9]_i_6_n_2\,
      CO(0) => \Gy_temp_reg[9]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => \Gy_temp[9]_i_9_n_0\,
      DI(2) => \Gy_temp[9]_i_10_n_0\,
      DI(1) => \Gy_temp[9]_i_11_n_0\,
      DI(0) => \Gy_temp[9]_i_12_n_0\,
      O(3 downto 0) => \NLW_Gy_temp_reg[9]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \Gy_temp[9]_i_13_n_0\,
      S(2) => \Gy_temp[9]_i_14_n_0\,
      S(1) => \Gy_temp[9]_i_15_n_0\,
      S(0) => \Gy_temp[9]_i_16_n_0\
    );
\clk_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_cnt_reg__0\(0),
      I1 => \clk_cnt_reg__0\(2),
      O => \clk_cnt[0]_i_1_n_0\
    );
\clk_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \clk_cnt_reg__0\(1),
      I1 => \clk_cnt_reg__0\(0),
      I2 => \clk_cnt_reg__0\(2),
      O => \clk_cnt[1]_i_1_n_0\
    );
\clk_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \clk_cnt_reg__0\(1),
      I1 => \clk_cnt_reg__0\(0),
      I2 => \clk_cnt_reg__0\(2),
      O => \clk_cnt[2]_i_1_n_0\
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sobel_flag_0,
      CLR => rst_p,
      D => \clk_cnt[0]_i_1_n_0\,
      Q => \clk_cnt_reg__0\(0)
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sobel_flag_0,
      CLR => rst_p,
      D => \clk_cnt[1]_i_1_n_0\,
      Q => \clk_cnt_reg__0\(1)
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sobel_flag_0,
      CLR => rst_p,
      D => \clk_cnt[2]_i_1_n_0\,
      Q => \clk_cnt_reg__0\(2)
    );
\mat_p11_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(1),
      Q => mat_p11(0)
    );
\mat_p11_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(2),
      Q => mat_p11(1)
    );
\mat_p11_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(3),
      Q => mat_p11(2)
    );
\mat_p11_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(4),
      Q => mat_p11(3)
    );
\mat_p11_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(5),
      Q => mat_p11(4)
    );
\mat_p11_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(6),
      Q => mat_p11(5)
    );
\mat_p11_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(7),
      Q => mat_p11(6)
    );
\mat_p11_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_12(8),
      Q => mat_p11(7)
    );
\mat_p12_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(0),
      Q => Gy_temp_12(1)
    );
\mat_p12_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(1),
      Q => Gy_temp_12(2)
    );
\mat_p12_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(2),
      Q => Gy_temp_12(3)
    );
\mat_p12_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(3),
      Q => Gy_temp_12(4)
    );
\mat_p12_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(4),
      Q => Gy_temp_12(5)
    );
\mat_p12_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(5),
      Q => Gy_temp_12(6)
    );
\mat_p12_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(6),
      Q => Gy_temp_12(7)
    );
\mat_p12_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p13(7),
      Q => Gy_temp_12(8)
    );
\mat_p13_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(0),
      Q => mat_p13(0)
    );
\mat_p13_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(1),
      Q => mat_p13(1)
    );
\mat_p13_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(2),
      Q => mat_p13(2)
    );
\mat_p13_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(3),
      Q => mat_p13(3)
    );
\mat_p13_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(4),
      Q => mat_p13(4)
    );
\mat_p13_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(5),
      Q => mat_p13(5)
    );
\mat_p13_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(6),
      Q => mat_p13(6)
    );
\mat_p13_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_1_in(7),
      Q => mat_p13(7)
    );
\mat_p21_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(0),
      Q => Gx_temp_12(1)
    );
\mat_p21_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(1),
      Q => Gx_temp_12(2)
    );
\mat_p21_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(2),
      Q => Gx_temp_12(3)
    );
\mat_p21_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(3),
      Q => Gx_temp_12(4)
    );
\mat_p21_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(4),
      Q => Gx_temp_12(5)
    );
\mat_p21_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(5),
      Q => Gx_temp_12(6)
    );
\mat_p21_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(6),
      Q => Gx_temp_12(7)
    );
\mat_p21_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p22(7),
      Q => Gx_temp_12(8)
    );
\mat_p22_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(1),
      Q => mat_p22(0)
    );
\mat_p22_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(2),
      Q => mat_p22(1)
    );
\mat_p22_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(3),
      Q => mat_p22(2)
    );
\mat_p22_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(4),
      Q => mat_p22(3)
    );
\mat_p22_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(5),
      Q => mat_p22(4)
    );
\mat_p22_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(6),
      Q => mat_p22(5)
    );
\mat_p22_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(7),
      Q => mat_p22(6)
    );
\mat_p22_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gx_temp_22(8),
      Q => mat_p22(7)
    );
\mat_p23_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(0),
      Q => Gx_temp_22(1)
    );
\mat_p23_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(1),
      Q => Gx_temp_22(2)
    );
\mat_p23_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(2),
      Q => Gx_temp_22(3)
    );
\mat_p23_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(3),
      Q => Gx_temp_22(4)
    );
\mat_p23_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(4),
      Q => Gx_temp_22(5)
    );
\mat_p23_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(5),
      Q => Gx_temp_22(6)
    );
\mat_p23_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(6),
      Q => Gx_temp_22(7)
    );
\mat_p23_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_2_in(7),
      Q => Gx_temp_22(8)
    );
\mat_p31_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(1),
      Q => mat_p31(0)
    );
\mat_p31_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(2),
      Q => mat_p31(1)
    );
\mat_p31_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(3),
      Q => mat_p31(2)
    );
\mat_p31_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(4),
      Q => mat_p31(3)
    );
\mat_p31_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(5),
      Q => mat_p31(4)
    );
\mat_p31_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(6),
      Q => mat_p31(5)
    );
\mat_p31_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(7),
      Q => mat_p31(6)
    );
\mat_p31_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => Gy_temp_22(8),
      Q => mat_p31(7)
    );
\mat_p32_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(0),
      Q => Gy_temp_22(1)
    );
\mat_p32_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(1),
      Q => Gy_temp_22(2)
    );
\mat_p32_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(2),
      Q => Gy_temp_22(3)
    );
\mat_p32_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(3),
      Q => Gy_temp_22(4)
    );
\mat_p32_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(4),
      Q => Gy_temp_22(5)
    );
\mat_p32_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(5),
      Q => Gy_temp_22(6)
    );
\mat_p32_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(6),
      Q => Gy_temp_22(7)
    );
\mat_p32_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_p33(7),
      Q => Gy_temp_22(8)
    );
\mat_p33_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(0),
      Q => mat_p33(0)
    );
\mat_p33_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(1),
      Q => mat_p33(1)
    );
\mat_p33_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(2),
      Q => mat_p33(2)
    );
\mat_p33_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(3),
      Q => mat_p33(3)
    );
\mat_p33_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(4),
      Q => mat_p33(4)
    );
\mat_p33_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(5),
      Q => mat_p33(5)
    );
\mat_p33_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(6),
      Q => mat_p33(6)
    );
\mat_p33_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mat_flag,
      CLR => rst_p,
      D => mat_row_3_in(7),
      Q => mat_p33(7)
    );
output_flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \clk_cnt_reg__0\(0),
      I1 => \clk_cnt_reg__0\(1),
      I2 => \clk_cnt_reg__0\(2),
      O => output_flag_i_1_n_0
    );
output_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sobel_flag_0,
      CLR => rst_p,
      D => output_flag_i_1_n_0,
      Q => output_valid
    );
shift_ram_1: entity work.sobel_top_sobel_algo_0_0_c_shift_ram_1
     port map (
      CLK => clk,
      D(0) => mat_flag,
      Q(0) => sobel_flag_0
    );
sobel_out_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => Gxy_temp(7),
      I1 => Gxy_temp(10),
      I2 => sobel_out_reg_i_2_n_0,
      I3 => Gxy_temp(6),
      I4 => Gxy_temp(8),
      I5 => Gxy_temp(9),
      O => sobel_out_reg_i_1_n_0
    );
sobel_out_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => Gxy_temp(4),
      I1 => Gxy_temp(3),
      I2 => Gxy_temp(1),
      I3 => Gxy_temp(0),
      I4 => Gxy_temp(2),
      I5 => Gxy_temp(5),
      O => sobel_out_reg_i_2_n_0
    );
sobel_out_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_p,
      D => sobel_out_reg_i_1_n_0,
      Q => sobel_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_top_sobel_algo_0_0 is
  port (
    clk : in STD_LOGIC;
    rst_p : in STD_LOGIC;
    mat_row_1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mat_row_2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mat_row_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mat_flag : in STD_LOGIC;
    sobel_out : out STD_LOGIC;
    output_valid : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sobel_top_sobel_algo_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sobel_top_sobel_algo_0_0 : entity is "sobel_top_sobel_algo_0_0,sobel_algo,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sobel_top_sobel_algo_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of sobel_top_sobel_algo_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sobel_top_sobel_algo_0_0 : entity is "sobel_algo,Vivado 2018.3";
end sobel_top_sobel_algo_0_0;

architecture STRUCTURE of sobel_top_sobel_algo_0_0 is
  attribute COL_NUM : integer;
  attribute COL_NUM of inst : label is 5;
  attribute SOBEL_THRESHOLD : integer;
  attribute SOBEL_THRESHOLD of inst : label is 70;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN sobel_top_clk_0, INSERT_VIP 0";
begin
inst: entity work.sobel_top_sobel_algo_0_0_sobel_algo
     port map (
      clk => clk,
      mat_flag => mat_flag,
      mat_row_1_in(7 downto 0) => mat_row_1_in(7 downto 0),
      mat_row_2_in(7 downto 0) => mat_row_2_in(7 downto 0),
      mat_row_3_in(7 downto 0) => mat_row_3_in(7 downto 0),
      output_valid => output_valid,
      rst_p => rst_p,
      sobel_out => sobel_out
    );
end STRUCTURE;
