file riscboy_fpga_ecp5evn.v
file $HDL/common/blinky.v
file $HDL/common/fpga_reset.v
file $HDL/common/tristate_io.v
#file $HDL/common/pullup_input.v
list $HDL/riscboy_core/riscboy_core.f
