Analysis & Synthesis report for hp
Wed Mar 15 17:40:04 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 15 17:40:04 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; hp                                          ;
; Top-level Entity Name       ; hp                                          ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSTFD6D5F31I7     ;                    ;
; Top-level entity name                                                           ; hp                 ; hp                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 15 17:39:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hp -c hp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/common/pf.sv
    Info (12023): Found entity 1: pf_m File: /home/sescer/quartus_projects/fpga/lib/common/pf.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv
    Info (12023): Found entity 1: avmm_if File: /home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv
    Info (12023): Found entity 1: avmm_slave_stub File: /home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv
    Info (12023): Found entity 1: avmm_dw_translator_m File: /home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv
    Info (12023): Found entity 1: avmm_crossbar_m File: /home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v
    Info (12023): Found entity 1: pcie_avmm File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_2 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_avalon_st_adapter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_rsp_mux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_rsp_demux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_cmd_mux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_cmd_demux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_router_001_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: pcie_avmm_mm_interconnect_0_router_001 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_2_router_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: pcie_avmm_mm_interconnect_2_router File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_1 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_1_router_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: pcie_avmm_mm_interconnect_1_router File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: pcie_avmm_mm_interconnect_0_router_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: pcie_avmm_mm_interconnect_0_router File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v
    Info (12023): Found entity 1: altpcie_cv_hip_avmm_hwtcl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v
    Info (12023): Found entity 1: altpcie_cv_hip_ast_hwtcl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v Line: 20
Info (12021): Found 4 design units, including 4 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v
    Info (12023): Found entity 1: altpcie_av_hip_128bit_atom File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v Line: 22
    Info (12023): Found entity 2: altpcie_tl_cfg_pipe File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v Line: 6149
    Info (12023): Found entity 3: altpcie_av_hd_dpcmn_bitsync File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v Line: 6200
    Info (12023): Found entity 4: altpcie_av_hd_dpcmn_bitsync2 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v Line: 6241
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v
    Info (12023): Found entity 1: altpcie_av_hip_ast_hwtcl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v
    Info (12023): Found entity 1: altpcierd_hip_rs File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v
    Info (12023): Found entity 1: altpcie_rs_hip File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_addrtrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_fixtrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_vartrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v
    Info (12023): Found entity 1: altpciexpav_stif_app File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v
    Info (12023): Found entity 1: altpciexpav_stif_control_register File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_avalon File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_interrupt File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_rp File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v
    Info (12023): Found entity 1: altpciexpav_stif_cfg_status File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_mailbox File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_p2a_addrtrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v
    Info (12023): Found entity 1: altpciexpav_stif_reg_fifo File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v
    Info (12023): Found entity 1: altpciexpav_stif_rx File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_resp File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v
    Info (12023): Found entity 1: altpciexpav_stif_tx File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_tx_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txavl_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txresp_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v
    Info (12023): Found entity 1: altpciexpav_clksync File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v
    Info (12023): Found entity 1: altpciexpav128_a2p_addrtrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v
    Info (12023): Found entity 1: altpciexpav128_a2p_fixtrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v
    Info (12023): Found entity 1: altpciexpav128_a2p_vartrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v
    Info (12023): Found entity 1: altpciexpav128_app File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v
    Info (12023): Found entity 1: altpciexpav128_clksync File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v
    Info (12023): Found entity 1: altpciexpav128_control_register File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v
    Info (12023): Found entity 1: altpciexpav128_cr_avalon File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v
    Info (12023): Found entity 1: altpciexpav128_cr_interrupt File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v
    Info (12023): Found entity 1: altpciexpav128_cr_rp File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v
    Info (12023): Found entity 1: altpciexpav128_cfg_status File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v
    Info (12023): Found entity 1: altpciexpav128_cr_mailbox File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v
    Info (12023): Found entity 1: altpciexpav128_p2a_addrtrans File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v Line: 17
Warning (10720): Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 14320. File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v
    Info (12023): Found entity 1: altpciexpav128_rx File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_rx_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v
    Info (12023): Found entity 1: altpciexpav128_fifo File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v
    Info (12023): Found entity 1: altpciexpav128_rxm_adapter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v
    Info (12023): Found entity 1: altpciexpav128_rx_resp File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v Line: 19
Warning (10720): Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12110. File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v
    Info (12023): Found entity 1: altpciexpav128_tx File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_tx_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_txavl_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_txresp_cntrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v
    Info (12023): Found entity 1: altpciexpav_lite_app File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v
    Info (12023): Found entity 1: altpciexpav128_underflow_adapter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (pcie_avmm) File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (pcie_avmm) File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: av_xcvr_avmm_csr File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv
    Info (12023): Found entity 1: av_tx_pma_ch File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv
    Info (12023): Found entity 1: av_tx_pma File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv
    Info (12023): Found entity 1: av_rx_pma File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv
    Info (12023): Found entity 1: av_pma File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv
    Info (12023): Found entity 1: av_pcs_ch File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv
    Info (12023): Found entity 1: av_pcs File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv
    Info (12023): Found entity 1: av_xcvr_avmm File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv
    Info (12023): Found entity 1: av_xcvr_native File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv
    Info (12023): Found entity 1: av_xcvr_plls File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv
    Info (12023): Found entity 1: av_xcvr_data_adapter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_rx_pcs_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_tx_pcs_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pcs_pma_interface_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pld_pcs_interface_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: av_hssi_pipe_gen1_2_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pcs_pma_interface_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pld_pcs_interface_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pcs_pma_interface_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pld_pcs_interface_rbc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv
    Info (12023): Found entity 1: alt_reset_ctrl_lego File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv
    Info (12023): Found entity 1: alt_reset_ctrl_tgx_cdrauto File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (pcie_avmm) File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv
    Info (12023): Found entity 1: alt_xcvr_csr_common File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie_avmm) File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv
    Info (12023): Found entity 1: alt_xcvr_csr_pcs8g File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv Line: 23
    Info (12023): Found entity 2: csr_indexed_write_mux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv Line: 51
    Info (12023): Found entity 3: csr_indexed_read_only_reg File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv
    Info (12023): Found entity 1: alt_xcvr_mgmt2dec File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv
    Info (12023): Found entity 1: av_xcvr_emsip_adapter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv
    Info (12023): Found entity 1: av_xcvr_pipe_native_hip File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv
    Info (12022): Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (pcie_avmm) File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cal_seq File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv
    Info (12023): Found entity 1: alt_xreconf_cif File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv
    Info (12023): Found entity 1: alt_xreconf_uif File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv
    Info (12023): Found entity 1: alt_xreconf_basic_acq File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog_av File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_datactrl_av File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_rmw_av File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv
    Info (12023): Found entity 1: alt_xreconf_analog_ctrlsm File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation_av File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_eyemon File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dfe File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_adce File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_av File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_cal_av File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_control_av File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_mif File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_ctrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_avmm File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_pll File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll_ctrl File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_soc File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_ram File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_direct File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv
    Info (12023): Found entity 1: alt_arbiter_acq File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_basic File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_addr File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_ch File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_rom File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv
    Info (12023): Found entity 1: av_xrbasic_lif_csr File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv
    Info (12023): Found entity 1: av_xrbasic_lif File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_basic File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv
    Info (12023): Found entity 1: alt_xcvr_m2s File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_basic File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v Line: 6
Info (12021): Found 3 design units, including 3 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 21
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 87
    Info (12023): Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/hp.sv
    Info (12022): Found design unit 1: hp_pkg (SystemVerilog) File: /home/sescer/quartus_projects/fpga/src/hp.svh Line: 4
    Info (12023): Found entity 1: hp File: /home/sescer/quartus_projects/fpga/src/hp.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/pcie.sv
    Info (12023): Found entity 1: pcie_m File: /home/sescer/quartus_projects/fpga/src/pcie.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/avalon_slave.sv
    Info (12023): Found entity 1: avalon_slave File: /home/sescer/quartus_projects/fpga/src/avalon_slave.sv Line: 3
Error (10170): Verilog HDL syntax error at page_controller.sv(8) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/sescer/quartus_projects/fpga/src/page_controller.sv Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/page_controller.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/big_slave.sv
    Info (12023): Found entity 1: big_slave File: /home/sescer/quartus_projects/fpga/src/big_slave.sv Line: 3
Error (10170): Verilog HDL syntax error at page_selector.sv(7) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/sescer/quartus_projects/fpga/src/page_selector.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/page_selector.sv
Info (144001): Generated suppressed messages file /home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings
    Error: Peak virtual memory: 978 megabytes
    Error: Processing ended: Wed Mar 15 17:40:04 2023
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.map.smsg.


