<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1064' type='llvm::SDValue llvm::SelectionDAG::getMemIntrinsicNode(unsigned int Opcode, const llvm::SDLoc &amp; dl, llvm::SDVTList VTList, ArrayRef&lt;llvm::SDValue&gt; Ops, llvm::EVT MemVT, llvm::MachinePointerInfo PtrInfo, unsigned int Align = 0, MachineMemOperand::Flags Flags = MachineMemOperand::MOLoad | MachineMemOperand::MOStore, unsigned int Size = 0)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1060'>/// Creates a MemIntrinsicNode that may produce a
  /// result and takes a list of operands. Opcode may be INTRINSIC_VOID,
  /// INTRINSIC_W_CHAIN, or a target-specific opcode with a value not
  /// less than FIRST_TARGET_MEMORY_OPCODE.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='6744' ll='6759' type='llvm::SDValue llvm::SelectionDAG::getMemIntrinsicNode(unsigned int Opcode, const llvm::SDLoc &amp; dl, llvm::SDVTList VTList, ArrayRef&lt;llvm::SDValue&gt; Ops, llvm::EVT MemVT, llvm::MachinePointerInfo PtrInfo, unsigned int Align = 0, MachineMemOperand::Flags Flags = MachineMemOperand::MOLoad | MachineMemOperand::MOStore, unsigned int Size = 0)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='4785' u='c' c='_ZN4llvm19SelectionDAGBuilder20visitTargetIntrinsicERKNS_8CallInstEj'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1559' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1620' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1827' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2732' u='c' c='_ZNK4llvm19NVPTXTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8144' u='c' c='_ZNK4llvm17PPCTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7516' u='c' c='_ZL24EltsFromConsecutiveLoadsN4llvm3EVTENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21794' u='c' c='_ZNK4llvm17X86TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27816' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
