
#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL INSTANCE                                                                                                                              PRIMIITIVE TYPE     USER ATTRIBUTE     MAPPED INSTANCE                                                                                                                             DEPTH X WIDTH     LOW-POWER MODE     ECC     A_DOUT PIPE_REG (EN/ARST/SRST)     B_DOUT PIPE_REG (EN/ARST/SRST)     WRITE MODE (A/B)     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem[69:0]                              RAM                 DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_0                              512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_1                              512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem[128:0]                                        RAM                 DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_0                                         1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_1                                         1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_2                                         1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_3                                         1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_4                                         1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_5                                         1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_6                                         1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem[45:0]                                          RAM                 DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_0                                          1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_1                                          1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_2                                          1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem[76:0]                          RAM                 DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_0                          512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_1                          512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem[144:0]                                          RAM                 DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_0                                           512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_1                                           512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_2                                           512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_3                                           512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1                                                                      NA                  NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1                                                                       NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1                                                                        NA                NA                 0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0]                        RAM                 DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                        512 X 40          0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0]            RAM                 DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_ram_0_0           2K X 10           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0]          RAM                 DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1_ram_1_0_0       2K X 10           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0]          RAM                 DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2_ram_2_0_0       2K X 10           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0]          RAM                 DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3_ram_3_0_0       2K X 10           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0]     RAM                 DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     2K X 10           0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     2K X 10           0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     2K X 10           0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                  MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     2K X 10           0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0]             RAM                 DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram_ram_0_0             1K X 20           0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL INSTANCE                                                                                                                                                               PRIMITIVE TYPE     USER ATTRIBUTE     MAPPED INSTANCE                                                                                                                                                                             DEPTH X WIDTH     LOW-POWER MODE     ECC     R_ADDR REG (EN/ARST/SRST)     R_DATA PIPE REG (EN/ARST/SRST)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                    64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[67:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_5                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[67:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_5                                                                           64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[7:0]                                                              RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[72:0]                                                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem[73:0]                                                    RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                    64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[70:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_3                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_4                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_5                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[12:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0                                       64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_1                                       64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[72:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1                                     64 X 12           0                  0       1 (1/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2                                     64 X 12           0                  0       1 (1/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_3                                     64 X 12           0                  0       1 (1/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_4                                     64 X 12           0                  0       1 (1/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_5                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_6                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[8:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0                                      64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_rdFIFORAM.mem[63:0]                                                                                                                    RAM                DEFAULT            CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_rdFIFORAM.mem_mem_0_0                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_rdFIFORAM.mem_mem_0_1                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_rdFIFORAM.mem_mem_0_2                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_rdFIFORAM.mem_mem_0_3                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_rdFIFORAM.mem_mem_0_4                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_rdFIFORAM.mem_mem_0_5                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     1 (1/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem[63:0]                                                                                                                    RAM                DEFAULT            CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_0                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_1                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_2                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_3                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_4                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_5                                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.bid_buffer_gen\.bid_buffer.util_ram.mem[5:0]                                                                            RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.bid_buffer_gen\.bid_buffer.util_ram.mem_mem_0_0                                                                                          64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem[94:0]                                                                                             RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_0                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_1                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_2                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_3                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_4                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_5                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_6                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_7                                                                                                            64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem[63:0]                                                      RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_0                                                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_1                                                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_2                                                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_3                                                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_4                                                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_5                                                                     64 X 12           0                  0       1 (1/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo[63:0]                          RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_0     64 X 12           0                  0       0 (0/0/0)                     1 (1/1/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_4     64 X 12           0                  0       0 (0/0/0)                     1 (1/1/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_5     64 X 12           0                  0       0 (0/0/0)                     1 (1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size[8:0]                                                                                                             RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size_wrtq_b_size_0_0                                                                                                                   64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                       RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                       RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                  DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64 X 12           0                  0       1 (1/0/0)                     1 (1/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly[7:0]                                                                    RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly_indly_0_0                                                                                64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly[7:0]                                                                   RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly_outdly_0_0                                                                              64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.fifo_array[7:0]                                                                                                                    RAM                DEFAULT            LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.fifo_array_fifo_array_0_0                                                                                                                           64 X 12           0                  0       1 (1/0/0)                     1 (1/0/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151[31:0]                                                                                                                     RAM                DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151__T_1151_0_0                                                                                                                                64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151__T_1151_0_1                                                                                                                                64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151__T_1151_0_2                                                                                                                                64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151_1[31:0]                                                                                                                   RAM                DEFAULT            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_0                                                                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_1                                                                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                  MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_2                                                                                                                            64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q[8]                                                                                                                  RAM                DEFAULT            SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q_fifo_mem_q_0_0                                                                                                                       64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q[8]                                                                                                                  RAM                DEFAULT            SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q_fifo_mem_q_0_0                                                                                                                       64 X 12           0                  0       0 (0/0/0)                     0 (0/0/0)                     
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT  #####

