Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/lzq123/co/P7/mips/mips_txt_isim_beh.exe -prj D:/lzq123/co/P7/mips/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "D:/lzq123/co/P7/mips/decode.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/pc.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/npc.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/mw_reg.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/mudi.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/grf.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/fd_reg.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/ext.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/em_reg.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/dmwd.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/dmext.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/dmen.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/de_reg.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/cp0.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/control.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/conflict.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/cmp.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/alu.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/P7_standard_timer_2019.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/cpu.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/bridge.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/mips.v" into library work
Analyzing Verilog file "D:/lzq123/co/P7/mips/mips_tb.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/lzq123/co/P7/mips/cpu.v" Line 218: Port ALUOp is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/lzq123/co/P7/mips/cpu.v" Line 228: Port NPCOp is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/lzq123/co/P7/mips/cpu.v" Line 238: Port NPCOp is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/lzq123/co/P7/mips/cpu.v" Line 248: Port NPCOp is not connected to this instance
Completed static elaboration
Compiling module control
Compiling module decode
Compiling module conflict
Compiling module pc
Compiling module fd_reg
Compiling module npc
Compiling module grf
Compiling module ext
Compiling module cmp
Compiling module de_reg
Compiling module alu
Compiling module mudi
Compiling module em_reg
Compiling module dmwd
Compiling module dmen
Compiling module dmext
Compiling module cp0
Compiling module mw_reg
Compiling module cpu
Compiling module bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 24 Verilog Units
Built simulation executable D:/lzq123/co/P7/mips/mips_txt_isim_beh.exe
Fuse Memory Usage: 33672 KB
Fuse CPU Usage: 124 ms
