# ğŸ“¡ Frequency Modulation using Verilog in Quartus Prime  

## ğŸ”¹ Overview  
This project demonstrates **Frequency Modulation (FM)** using **Verilog** in **Quartus Prime**, leveraging **DSP IP cores** for signal generation and mathematical operations. The design utilizes **Alteraâ€™s DSP Builder IPs** to efficiently process signals in an FPGA-based system.  

## âœ¨ Features  
âœ… **FM Signal Generation** â€“ Implements frequency modulation using digital logic.  
âœ… **DSP IP Core Integration** â€“ Utilizes Quartus Primeâ€™s DSP IP cores for efficient signal processing.  
âœ… **Mathematical Operations** â€“ Basic arithmetic operations for modulation are handled through hardware resources.  
âœ… **Simulation & Testing** â€“ Verified using **ModelSim** and **Quartus Prime**'s built-in simulation tools.  

## ğŸ› ï¸ Tools & Technologies  
- **Quartus Prime** â€“ FPGA Development  
- **Verilog** â€“ RTL Coding  
- **DSP IP Cores** â€“ Signal Processing  
- **ModelSim** â€“ Simulation & Debugging  


