
---------- Begin Simulation Statistics ----------
final_tick                               2178074470400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 380968                       # Simulator instruction rate (inst/s)
host_mem_usage                               16986508                       # Number of bytes of host memory used
host_op_rate                                   380959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.63                       # Real time elapsed on the host
host_tick_rate                               94084792                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1000028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000247                       # Number of seconds simulated
sim_ticks                                   246976400                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     56.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            479298                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           479676                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.617414                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.617414                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          636                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159985                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    59                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.642646                       # Inst execution rate
system.switch_cpus.iew.exec_refs               485202                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46468                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           11625                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        451528                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        48868                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1047192                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        438734                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1436                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1014196                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            655                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             6                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1124588                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1012848                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.715787                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            804965                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.640463                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1013287                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1045728                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          806947                       # number of integer regfile writes
system.switch_cpus.ipc                       1.619658                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.619658                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        529077     52.09%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       439809     43.30%     95.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46750      4.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1015636                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              478228                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.470866                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           53419     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         424005     88.66%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           804      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1493864                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3129750                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1012848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1094173                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1047133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1015636                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        47009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3615                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        52758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       616639                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.647051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.188261                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       158869     25.76%     25.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        99064     16.07%     41.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       166440     26.99%     68.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       185372     30.06%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         6894      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       616639                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.644978                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       167978                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           17                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       451528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        48868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2086424                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   617416                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49621                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       284488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           284495                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       284488                       # number of overall hits
system.cpu.dcache.overall_hits::total          284495                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        45986                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45990                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        45986                       # number of overall misses
system.cpu.dcache.overall_misses::total         45990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651175200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    651175200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651175200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    651175200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       330474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       330485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       330474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       330485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.363636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.139152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.139159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.363636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.139152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.139159                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14160.292263                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14159.060665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14160.292263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14159.060665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          342                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24674                       # number of writebacks
system.cpu.dcache.writebacks::total             24674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        21058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        21058                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21058                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        24928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        24928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    371648400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    371648400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    371648400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    371648400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.075431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.075431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075429                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14908.873556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14908.873556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14908.873556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14908.873556                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24674                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       239152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        45528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    619320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    619320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       284680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       284691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.363636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.159927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.159935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13603.057459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13601.862426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        21058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    340159600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    340159600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.085956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.085953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13901.087045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13901.087045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        45336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     31855200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31855200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 69552.838428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69552.838428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     31488800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31488800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 68752.838428                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68752.838428                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           250.888739                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               62948                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24674                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.551187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2177827494400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.067828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   248.820911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.008077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.971957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2668810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2668810                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           24                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        98776                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            98800                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           24                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        98776                       # number of overall hits
system.cpu.icache.overall_hits::total           98800                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1843200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1843200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1843200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1843200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        98809                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        98834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        98809                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        98834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000334                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000334                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55854.545455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54211.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55854.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54211.764706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1002000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1002000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 71571.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71571.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 71571.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71571.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           24                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        98776                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           98800                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1843200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1843200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        98809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        98834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000334                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55854.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54211.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1002000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1002000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 71571.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71571.428571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            14.969808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2177827494400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    13.969809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.027285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            790687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           790687                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 2177827504000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    246966400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        22487                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22487                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        22487                       # number of overall hits
system.l2.overall_hits::total                   22487                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2441                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2460                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2441                       # number of overall misses
system.l2.overall_misses::total                  2460                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       990800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    212535600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        213526400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       990800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    212535600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       213526400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        24928                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24947                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        24928                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24947                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.097922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098609                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.097922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098609                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 70771.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87069.070053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86799.349593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 70771.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87069.070053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86799.349593                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       910                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3369                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    200555400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    201477400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     59911920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    200555400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    261389320                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.097922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.097922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135046                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 65857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82161.163458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82068.187373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65549.146608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 65857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82161.163458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77586.619175                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          455                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              455                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24219                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24219                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24219                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24219                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          914                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            914                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     59911920                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     59911920                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65549.146608                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65549.146608                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    91                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 367                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     30229600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      30229600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.801310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.801310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82369.482289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82369.482289                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     28430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.801310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.801310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77465.940054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77465.940054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       990800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       990800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           14                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 70771.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 66053.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       922000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       922000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 65857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    182306000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182306000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.084757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87900.675024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87731.472570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    172125400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    172125400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.084757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82991.996143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82991.996143                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3464                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3464                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   300                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1963.653843                       # Cycle average of tags in use
system.l2.tags.total_refs                       44974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22487                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2177830733200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1960.274060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.379783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.239291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.239704                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          655                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.378052                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    819524                       # Number of tag accesses
system.l2.tags.data_accesses                   819524                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000668292                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6738                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6738                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  431232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1746.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     246821602                       # Total gap between requests
system.mem_ctrls.avgGap                      73262.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       116992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       312448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 473697081.988400459290                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 7255753.991069591604                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1265092535.157205104828                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           28                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         4882                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     58943368                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       780388                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    214422502                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     32244.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27871.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     43921.04                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       116992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       312448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        431872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          914                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3374                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       518268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2073073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    473697082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      7255754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1265092535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1748636712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       518268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      7255754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7774022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       518268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2073073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    473697082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      7255754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1265092535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1748636712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6738                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               160664862                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              25280976                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          274146258                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23844.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40686.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4907                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   235.719298                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   187.984394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   210.210270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            2      0.11%      0.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1165     63.87%     63.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          352     19.30%     83.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          122      6.69%     89.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           50      2.74%     92.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           34      1.86%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           15      0.82%     95.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      0.49%     95.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           75      4.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                431232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1746.045371                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    9187057.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    4524236.640000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   22092646.464000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 19982866.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 125203234.464000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4350466.512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  185340508.080000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   750.438131                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      8955400                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    229951000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    10103655.744000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    4961059.488000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   22502995.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 19982866.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 128401154.112000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1587174.792000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  187538906.184000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   759.339379                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      2838468                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    236067932                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3007                       # Transaction distribution
system.membus.trans_dist::ReadExReq               367                       # Transaction distribution
system.membus.trans_dist::ReadExResp              367                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3007                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       431872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  431872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3374                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             4735688                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           31252434                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          171819                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       171368                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          631                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        89206                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           89187                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.978701                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               5                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        45393                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          624                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       604497                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.654273                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.850616                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       297082     49.15%     49.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        67322     11.14%     60.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         4785      0.79%     61.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        18121      3.00%     64.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       217187     35.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       604497                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000003                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477336                       # Number of memory references committed
system.switch_cpus.commit.loads                431540                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158654                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841349                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522667     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431540     43.15%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45796      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000003                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       217187                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            47870                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        433238                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             65991                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         68880                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            655                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        87084                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             8                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1055014                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2054                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         1054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1084389                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              171819                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        89192                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                614870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1324                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines             98810                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            28                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       616639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.760140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.755869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           395849     64.19%     64.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            23849      3.87%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16301      2.64%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            26754      4.34%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            44178      7.16%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             9090      1.47%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33444      5.42%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            11560      1.87%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            55614      9.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       616639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.278287                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.756334                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              154054                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           19936                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           3068                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    246976400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            655                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            86214                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          284951                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          136                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             95159                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        149520                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1048679                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          1742                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            29                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          54091                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            574                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        94215                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1331380                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1578740                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1081031                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271509                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            59704                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              32                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            402694                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1432706                       # The number of ROB reads
system.switch_cpus.rob.writes                 2103079                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000003                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             24487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24219                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            15                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24474                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           30                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        74536                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 74566                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6349312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6351232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1042                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25989    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25989                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2178074470400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           59324800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             28000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49852000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2180583612000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359950                       # Simulator instruction rate (inst/s)
host_mem_usage                               16988556                       # Number of bytes of host memory used
host_op_rate                                   359954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.56                       # Real time elapsed on the host
host_tick_rate                               82105476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11000174                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002509                       # Number of seconds simulated
sim_ticks                                  2509141600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4052451                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4064409                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000146                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.627285                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.627285                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    5483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        23638                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1353532                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    56                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.734000                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5365545                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             745371                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          484800                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5062950                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           20                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       841158                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12004286                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4620174                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        45809                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10877129                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              8                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20922                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            33                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11352307                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10830963                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.760263                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8630739                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.726640                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10850115                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11539479                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8752425                       # number of integer regfile writes
system.switch_cpus.ipc                       1.594171                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.594171                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5513069     50.47%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4656435     42.63%     93.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       753431      6.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10922938                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4899650                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.448565                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          553455     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4319454     88.16%     99.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         26741      0.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15822584                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33126742                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10830963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14008365                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           12004210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10922938                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2004099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       113869                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1785850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6267371                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.742826                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.164360                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1362767     21.74%     21.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1056155     16.85%     38.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1795710     28.65%     67.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1935593     30.88%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       117146      1.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6267371                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.741303                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              2                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           24                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           76                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2079666                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       429530                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5062950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       841158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23988682                       # number of misc regfile reads
system.switch_cpus.numCycles                  6272854                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       260862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       521792                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             25                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3156659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3156659                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3156659                       # number of overall hits
system.cpu.dcache.overall_hits::total         3156659                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       421243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         421243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       421243                       # number of overall misses
system.cpu.dcache.overall_misses::total        421243                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4052540400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4052540400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4052540400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4052540400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3577902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3577902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3577902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3577902                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.117735                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117735                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.117735                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117735                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9620.433811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9620.433811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9620.433811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9620.433811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1163                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5521                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               282                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              51                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.124113                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   108.254902                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       260862                       # number of writebacks
system.cpu.dcache.writebacks::total            260862                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       160382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       160382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       160382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       160382                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       260861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       260861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260861                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2219680400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2219680400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2219680400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2219680400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.072909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.072909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8509.054247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8509.054247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8509.054247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8509.054247                       # average overall mshr miss latency
system.cpu.dcache.replacements                 260862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2491602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2491602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       416007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        416007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3966523200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3966523200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2907609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2907609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.143075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.143075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9534.751098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9534.751098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       159301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       159301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       256706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       256706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2143471200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2143471200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.088288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.088288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8349.906897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8349.906897                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       665057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         665057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         5236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     86017200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86017200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       670293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       670293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16428.036669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16428.036669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1081                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1081                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     76209200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76209200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18341.564380                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18341.564380                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3663998                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.031963                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.492215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.507785                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.005829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28884078                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28884078                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1451297                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1451297                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1451297                       # number of overall hits
system.cpu.icache.overall_hits::total         1451297                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             83                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            83                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5704399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5704399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5704399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5704399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1451380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1451380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1451380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1451380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68727.698795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68727.698795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68727.698795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68727.698795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3893                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.228571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           69                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           69                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5094399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5094399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5094399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5094399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73831.869565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73831.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73831.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73831.869565                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1451297                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1451297                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5704399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5704399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1451380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1451380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68727.698795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68727.698795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           69                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5094399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5094399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73831.869565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73831.869565                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            50.466618                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1550181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18454.535714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    49.466618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.096614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.098568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11611109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11611109                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2509141600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       255350                       # number of demand (read+write) hits
system.l2.demand_hits::total                   255350                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       255350                       # number of overall hits
system.l2.overall_hits::total                  255350                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           69                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5511                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5580                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           69                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5511                       # number of overall misses
system.l2.overall_misses::total                  5580                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5035600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    438264400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        443300000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5035600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    438264400                       # number of overall miss cycles
system.l2.overall_miss_latency::total       443300000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       260861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               260930                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       260861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              260930                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.021126                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021385                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.021126                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021385                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 72979.710145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79525.385592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 72979.710145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79525.385592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79444.444444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     15283                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2329                       # number of writebacks
system.l2.writebacks::total                      2329                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        16426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21987                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4697400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    410651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    415348400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1067455107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4697400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    410651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1482803507                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.021053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021312                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.021053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084264                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68078.260870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74772.578296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74689.516274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64985.699927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68078.260870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74772.578296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67440.010324                       # average overall mshr miss latency
system.l2.replacements                          17009                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        95680                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            95680                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        95680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        95680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       165182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           165182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       165182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       165182                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        16426                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          16426                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1067455107                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1067455107                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64985.699927                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64985.699927                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3503                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 652                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     51427600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      51427600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.156919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.156919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78876.687117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78876.687117                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     48228600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48228600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.156438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.156438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74197.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74197.846154                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5035600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5035600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 72979.710145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72979.710145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           69                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           69                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4697400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4697400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68078.260870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68078.260870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       251847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            251847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    386836800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    386836800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.018928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79612.430541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79612.430541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    362422400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    362422400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.018862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74849.731516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74849.731516                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   68028                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               68028                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  8208                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7174.265417                       # Cycle average of tags in use
system.l2.tags.total_refs                      535714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.910794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6914.242939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   260.022478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.844024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.031741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.875765                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1109                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.136719                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.838135                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8625933                       # Number of tag accesses
system.l2.tags.data_accesses                  8625933                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      4658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     32778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      9834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000457391532                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4379                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2329                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43922                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4658                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1172                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.32                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43922                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4658                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     184.898876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    114.334938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    997.387562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          266     99.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.329588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.283898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.284664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              108     40.45%     40.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.87%     42.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              135     50.56%     92.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.87%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      3.75%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.37%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.75%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   75008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2811008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               298112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1120.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2509130798                       # Total gap between requests
system.mem_ctrls.avgGap                     103298.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2097792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         8832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       629376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       296128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 836059630.911224722862                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3519928.887233785354                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 250833193.312007576227                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 118019644.646599456668                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        32802                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        10982                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4658                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1027490002                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4130240                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    403303338                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  40372632108                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31324.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29929.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36724.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8667374.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2099328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         8832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       702848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2811008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       298112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       298112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        16401                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         5491                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          21961                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2329                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2329                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    836671792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3519929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    280114921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1120306642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3519929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3519929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    118810353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       118810353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    118810353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    836671792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3519929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    280114921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1239116995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                42750                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                4627                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          288                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               714928080                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             160398000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1434923580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16723.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33565.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37966                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3340                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6066                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   499.349819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   342.745696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   386.634333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          158      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2111     34.80%     37.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          781     12.88%     50.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          430      7.09%     57.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          259      4.27%     61.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          202      3.33%     64.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          162      2.67%     67.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          162      2.67%     70.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1801     29.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6066                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2736000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             296128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1090.412753                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              118.019645                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    31048460.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15309600.768000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   144032406.336000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  10714721.472000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 207563971.776001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1099345425.024000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 189609289.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1697623875.528000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   676.575557                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    416607391                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2008814209                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    32913264.384000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    16235249.184000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   138909665.664000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  12826121.952000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 207563971.776001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1111603704.287999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 179301191.328000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1699353168.575998                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   677.264754                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    393469260                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2031952340                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21311                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2329                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14680                       # Transaction distribution
system.membus.trans_dist::ReadExReq               650                       # Transaction distribution
system.membus.trans_dist::ReadExResp              650                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        60931                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  60931                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3109120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3109120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21961                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21961    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21961                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            71529179                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          203962198                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1667392                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1662901                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        20856                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1107494                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1107147                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.968668                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              96                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            1                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            1                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1963481                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20812                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5762673                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.735332                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.825312                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2557381     44.38%     44.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       787385     13.66%     58.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       145795      2.53%     60.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       167272      2.90%     63.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2104840     36.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5762673                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000004                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000151                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4885059                       # Number of memory references committed
system.switch_cpus.commit.loads               4214767                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1306047                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8694186                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            17                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5115092     51.15%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4214767     42.15%     93.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       670292      6.70%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000151                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2104840                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           532125                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4079033                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            905789                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        729502                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          20922                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1033111                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            48                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       12237213                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         64958                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        15157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13139586                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1667392                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1107243                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6229748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           41936                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                148                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1054                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          254                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1451387                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            55                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6267371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.098746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.898718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3624097     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           229015      3.65%     61.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           205463      3.28%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           390088      6.22%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           507659      8.10%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           142804      2.28%     81.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           227053      3.62%     84.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           293094      4.68%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           648098     10.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6267371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.265811                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.094674                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1712497                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          848190                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         170860                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2509141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          20922                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           946055                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2580703                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         5417                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1200321                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1513953                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       12039940                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         36694                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           146                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         444583                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           2241                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1042542                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     14264837                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            17384275                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         12785576                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               54                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11939234                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2325650                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             594                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4264526                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 15621452                       # The number of ROB reads
system.switch_cpus.rob.writes                24432503                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999999                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000146                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            256776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        98009                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       165182                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14680                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            20122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4155                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            69                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       782585                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                782723                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     66780672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               66789504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37131                       # Total snoops (count)
system.tol2bus.snoopTraffic                    298112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           298061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 298036     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     25      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             298061                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2509141600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          626096000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            138000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         521724000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
